Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Aug  6 15:22:12 2024
| Host         : nothon-Swift-SF314-57 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_design_wrapper_timing_summary_routed.rpt -pb main_design_wrapper_timing_summary_routed.pb -rpx main_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-8   Critical Warning  No common period between related clocks         2           
LUTAR-1    Warning           LUT drives async reset alert                    7           
TIMING-16  Warning           Large setup violation                           10          
TIMING-18  Warning           Missing input or output delay                   25          
TIMING-20  Warning           Non-clocked latch                               1           
LATCH-1    Advisory          Existing latches in the design                  1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF               10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (59)
5. checking no_input_delay (11)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (59)
-------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 58 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.523     -218.870                    504                20514        0.057        0.000                      0                20514        1.536        0.000                       0                  7478  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_fpga_0                          {0.000 2.667}        5.333           187.512         
clk_fpga_1                          {0.000 7.000}        14.000          71.429          
lvds_clk_0                          {0.000 1.736}        3.472           288.018         
  lvds_selectio_data_0_clk_div_out  {0.000 13.888}       27.776          36.002          
lvds_clk_1                          {0.000 1.736}        3.472           288.018         
  lvds_selectio_data_1_clk_div_out  {0.000 13.888}       27.776          36.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               -0.702     -144.183                    464                19972        0.057        0.000                      0                19972        1.536        0.000                       0                  7321  
clk_fpga_1                                                                                                                                                                           12.408        0.000                       0                     1  
lvds_clk_0                                                                                                                                                                            2.001        0.000                       0                    12  
  lvds_selectio_data_0_clk_div_out       22.556        0.000                      0                  119        0.173        0.000                      0                  119       13.388        0.000                       0                    66  
lvds_clk_1                                                                                                                                                                            2.001        0.000                       0                    12  
  lvds_selectio_data_1_clk_div_out       23.789        0.000                      0                  119        0.191        0.000                      0                  119       13.388        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                        lvds_selectio_data_0_clk_div_out       -2.444      -11.651                      5                    5        0.432        0.000                      0                    5  
clk_fpga_0                        lvds_selectio_data_1_clk_div_out       -2.523      -11.630                      5                    5        0.374        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_fpga_0                        clk_fpga_0                              0.768        0.000                      0                  264        0.160        0.000                      0                  264  
**async_default**                 clk_fpga_0                        lvds_selectio_data_0_clk_div_out       -1.752      -24.773                     15                   15        0.152        0.000                      0                   15  
**async_default**                 clk_fpga_0                        lvds_selectio_data_1_clk_div_out       -1.851      -26.633                     15                   15        0.202        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)        clk_fpga_1                  
(none)                      clk_fpga_0    
(none)                      lvds_clk_0    
(none)                      lvds_clk_1    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          464  Failing Endpoints,  Worst Slack       -0.702ns,  Total Violation     -144.183ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.536ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.702ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 1.378ns (24.069%)  route 4.347ns (75.931%))
  Logic Levels:           9  (LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 7.643 - 5.333 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.478     2.557    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X26Y46         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.433     2.990 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.710     3.700    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.105     3.805 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.564     4.369    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I5_O)        0.105     4.474 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.377     4.851    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X23Y46         LUT3 (Prop_lut3_I0_O)        0.105     4.956 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.439     5.394    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y46         LUT2 (Prop_lut2_I1_O)        0.105     5.499 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.222     5.721    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X25Y46         LUT6 (Prop_lut6_I4_O)        0.105     5.826 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.448     6.275    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.380 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.168     6.548    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X21Y46         LUT3 (Prop_lut3_I2_O)        0.105     6.653 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=9, routed)           0.405     7.058    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.105     7.163 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2/O
                         net (fo=59, routed)          0.574     7.737    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I4_O)        0.105     7.842 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=4, routed)           0.440     8.282    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X17Y48         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.328     7.643    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X17Y48         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt_reg[1]/C
                         clock pessimism              0.193     7.836    
                         clock uncertainty           -0.087     7.749    
    SLICE_X17Y48         FDRE (Setup_fdre_C_CE)      -0.168     7.581    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                 -0.702    

Slack (VIOLATED) :        -0.671ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 1.378ns (25.334%)  route 4.061ns (74.666%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 7.643 - 5.333 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.478     2.557    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X26Y46         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.433     2.990 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.710     3.700    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.105     3.805 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.564     4.369    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I5_O)        0.105     4.474 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.377     4.851    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X23Y46         LUT3 (Prop_lut3_I0_O)        0.105     4.956 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.439     5.394    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y46         LUT2 (Prop_lut2_I1_O)        0.105     5.499 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.222     5.721    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X25Y46         LUT6 (Prop_lut6_I4_O)        0.105     5.826 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.448     6.275    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.380 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.425     6.804    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X19Y46         LUT4 (Prop_lut4_I1_O)        0.105     6.909 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_3/O
                         net (fo=9, routed)           0.279     7.188    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_3_n_0
    SLICE_X15Y46         LUT5 (Prop_lut5_I4_O)        0.105     7.293 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_4/O
                         net (fo=1, routed)           0.205     7.498    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_4_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.105     7.603 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_comp/O
                         net (fo=7, routed)           0.393     7.996    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0
    SLICE_X12Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.328     7.643    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X12Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[4]/C
                         clock pessimism              0.193     7.836    
                         clock uncertainty           -0.087     7.749    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.423     7.326    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.326    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                 -0.671    

Slack (VIOLATED) :        -0.671ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 1.378ns (25.334%)  route 4.061ns (74.666%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 7.643 - 5.333 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.478     2.557    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X26Y46         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.433     2.990 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.710     3.700    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.105     3.805 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.564     4.369    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I5_O)        0.105     4.474 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.377     4.851    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X23Y46         LUT3 (Prop_lut3_I0_O)        0.105     4.956 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.439     5.394    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y46         LUT2 (Prop_lut2_I1_O)        0.105     5.499 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.222     5.721    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X25Y46         LUT6 (Prop_lut6_I4_O)        0.105     5.826 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.448     6.275    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.380 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.425     6.804    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X19Y46         LUT4 (Prop_lut4_I1_O)        0.105     6.909 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_3/O
                         net (fo=9, routed)           0.279     7.188    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_3_n_0
    SLICE_X15Y46         LUT5 (Prop_lut5_I4_O)        0.105     7.293 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_4/O
                         net (fo=1, routed)           0.205     7.498    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_4_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.105     7.603 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_comp/O
                         net (fo=7, routed)           0.393     7.996    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0
    SLICE_X12Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.328     7.643    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X12Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[5]/C
                         clock pessimism              0.193     7.836    
                         clock uncertainty           -0.087     7.749    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.423     7.326    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.326    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                 -0.671    

Slack (VIOLATED) :        -0.671ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 1.378ns (25.334%)  route 4.061ns (74.666%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 7.643 - 5.333 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.478     2.557    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X26Y46         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.433     2.990 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.710     3.700    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.105     3.805 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.564     4.369    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I5_O)        0.105     4.474 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.377     4.851    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X23Y46         LUT3 (Prop_lut3_I0_O)        0.105     4.956 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.439     5.394    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y46         LUT2 (Prop_lut2_I1_O)        0.105     5.499 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.222     5.721    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X25Y46         LUT6 (Prop_lut6_I4_O)        0.105     5.826 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.448     6.275    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.380 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.425     6.804    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X19Y46         LUT4 (Prop_lut4_I1_O)        0.105     6.909 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_3/O
                         net (fo=9, routed)           0.279     7.188    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_3_n_0
    SLICE_X15Y46         LUT5 (Prop_lut5_I4_O)        0.105     7.293 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_4/O
                         net (fo=1, routed)           0.205     7.498    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_4_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.105     7.603 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_comp/O
                         net (fo=7, routed)           0.393     7.996    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0
    SLICE_X12Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.328     7.643    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X12Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[6]/C
                         clock pessimism              0.193     7.836    
                         clock uncertainty           -0.087     7.749    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.423     7.326    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.326    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                 -0.671    

Slack (VIOLATED) :        -0.659ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 1.378ns (24.251%)  route 4.304ns (75.749%))
  Logic Levels:           9  (LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 7.643 - 5.333 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.478     2.557    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X26Y46         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.433     2.990 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.710     3.700    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.105     3.805 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.564     4.369    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I5_O)        0.105     4.474 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.377     4.851    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X23Y46         LUT3 (Prop_lut3_I0_O)        0.105     4.956 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.439     5.394    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y46         LUT2 (Prop_lut2_I1_O)        0.105     5.499 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.222     5.721    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X25Y46         LUT6 (Prop_lut6_I4_O)        0.105     5.826 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.448     6.275    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.380 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.168     6.548    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X21Y46         LUT3 (Prop_lut3_I2_O)        0.105     6.653 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=9, routed)           0.405     7.058    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.105     7.163 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2/O
                         net (fo=59, routed)          0.440     7.603    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_0
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.105     7.708 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[7]_i_1/O
                         net (fo=8, routed)           0.531     8.239    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[7]_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.328     7.643    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X13Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[1]/C
                         clock pessimism              0.193     7.836    
                         clock uncertainty           -0.087     7.749    
    SLICE_X13Y47         FDRE (Setup_fdre_C_CE)      -0.168     7.581    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[1]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                 -0.659    

Slack (VIOLATED) :        -0.659ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 1.378ns (24.251%)  route 4.304ns (75.749%))
  Logic Levels:           9  (LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 7.643 - 5.333 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.478     2.557    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X26Y46         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.433     2.990 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.710     3.700    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.105     3.805 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.564     4.369    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I5_O)        0.105     4.474 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.377     4.851    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X23Y46         LUT3 (Prop_lut3_I0_O)        0.105     4.956 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.439     5.394    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y46         LUT2 (Prop_lut2_I1_O)        0.105     5.499 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.222     5.721    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X25Y46         LUT6 (Prop_lut6_I4_O)        0.105     5.826 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.448     6.275    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.380 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.168     6.548    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X21Y46         LUT3 (Prop_lut3_I2_O)        0.105     6.653 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=9, routed)           0.405     7.058    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.105     7.163 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2/O
                         net (fo=59, routed)          0.440     7.603    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_0
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.105     7.708 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[7]_i_1/O
                         net (fo=8, routed)           0.531     8.239    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[7]_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.328     7.643    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X13Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[6]/C
                         clock pessimism              0.193     7.836    
                         clock uncertainty           -0.087     7.749    
    SLICE_X13Y47         FDRE (Setup_fdre_C_CE)      -0.168     7.581    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[6]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                 -0.659    

Slack (VIOLATED) :        -0.658ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 1.378ns (24.254%)  route 4.304ns (75.746%))
  Logic Levels:           9  (LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 7.643 - 5.333 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.478     2.557    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X26Y46         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.433     2.990 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.710     3.700    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.105     3.805 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.564     4.369    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I5_O)        0.105     4.474 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.377     4.851    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X23Y46         LUT3 (Prop_lut3_I0_O)        0.105     4.956 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.439     5.394    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y46         LUT2 (Prop_lut2_I1_O)        0.105     5.499 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.222     5.721    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X25Y46         LUT6 (Prop_lut6_I4_O)        0.105     5.826 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.448     6.275    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.380 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.168     6.548    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X21Y46         LUT3 (Prop_lut3_I2_O)        0.105     6.653 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=9, routed)           0.405     7.058    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.105     7.163 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2/O
                         net (fo=59, routed)          0.574     7.737    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I4_O)        0.105     7.842 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=4, routed)           0.397     8.239    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.328     7.643    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X17Y49         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt_reg[0]/C
                         clock pessimism              0.193     7.836    
                         clock uncertainty           -0.087     7.749    
    SLICE_X17Y49         FDRE (Setup_fdre_C_CE)      -0.168     7.581    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                 -0.658    

Slack (VIOLATED) :        -0.645ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.378ns (24.184%)  route 4.320ns (75.816%))
  Logic Levels:           9  (LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 7.640 - 5.333 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.478     2.557    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X26Y46         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.433     2.990 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.710     3.700    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.105     3.805 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.564     4.369    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I5_O)        0.105     4.474 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.377     4.851    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X23Y46         LUT3 (Prop_lut3_I0_O)        0.105     4.956 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.439     5.394    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y46         LUT2 (Prop_lut2_I1_O)        0.105     5.499 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.222     5.721    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X25Y46         LUT6 (Prop_lut6_I4_O)        0.105     5.826 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.448     6.275    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.380 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.168     6.548    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X21Y46         LUT3 (Prop_lut3_I2_O)        0.105     6.653 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=9, routed)           0.449     7.102    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X18Y48         LUT5 (Prop_lut5_I4_O)        0.105     7.207 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2_replica_1/O
                         net (fo=5, routed)           0.358     7.565    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aw_pop_repN_1_alias
    SLICE_X17Y47         LUT6 (Prop_lut6_I1_O)        0.105     7.670 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.585     8.255    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X20Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.325     7.640    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X20Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.193     7.833    
                         clock uncertainty           -0.087     7.746    
    SLICE_X20Y47         FDRE (Setup_fdre_C_CE)      -0.136     7.610    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                          7.610    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                 -0.645    

Slack (VIOLATED) :        -0.645ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.378ns (24.184%)  route 4.320ns (75.816%))
  Logic Levels:           9  (LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 7.640 - 5.333 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.478     2.557    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X26Y46         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.433     2.990 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.710     3.700    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.105     3.805 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.564     4.369    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I5_O)        0.105     4.474 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.377     4.851    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X23Y46         LUT3 (Prop_lut3_I0_O)        0.105     4.956 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.439     5.394    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y46         LUT2 (Prop_lut2_I1_O)        0.105     5.499 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.222     5.721    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X25Y46         LUT6 (Prop_lut6_I4_O)        0.105     5.826 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.448     6.275    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.380 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.168     6.548    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X21Y46         LUT3 (Prop_lut3_I2_O)        0.105     6.653 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=9, routed)           0.449     7.102    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X18Y48         LUT5 (Prop_lut5_I4_O)        0.105     7.207 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2_replica_1/O
                         net (fo=5, routed)           0.358     7.565    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aw_pop_repN_1_alias
    SLICE_X17Y47         LUT6 (Prop_lut6_I1_O)        0.105     7.670 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.585     8.255    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X20Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.325     7.640    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X20Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism              0.193     7.833    
                         clock uncertainty           -0.087     7.746    
    SLICE_X20Y47         FDRE (Setup_fdre_C_CE)      -0.136     7.610    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                          7.610    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                 -0.645    

Slack (VIOLATED) :        -0.645ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.378ns (24.184%)  route 4.320ns (75.816%))
  Logic Levels:           9  (LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 7.640 - 5.333 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.478     2.557    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X26Y46         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.433     2.990 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.710     3.700    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.105     3.805 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.564     4.369    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I5_O)        0.105     4.474 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.377     4.851    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X23Y46         LUT3 (Prop_lut3_I0_O)        0.105     4.956 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.439     5.394    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X27Y46         LUT2 (Prop_lut2_I1_O)        0.105     5.499 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.222     5.721    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X25Y46         LUT6 (Prop_lut6_I4_O)        0.105     5.826 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.448     6.275    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.105     6.380 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.168     6.548    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X21Y46         LUT3 (Prop_lut3_I2_O)        0.105     6.653 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=9, routed)           0.449     7.102    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X18Y48         LUT5 (Prop_lut5_I4_O)        0.105     7.207 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2_replica_1/O
                         net (fo=5, routed)           0.358     7.565    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aw_pop_repN_1_alias
    SLICE_X17Y47         LUT6 (Prop_lut6_I1_O)        0.105     7.670 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.585     8.255    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X20Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.325     7.640    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X20Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism              0.193     7.833    
                         clock uncertainty           -0.087     7.746    
    SLICE_X20Y47         FDRE (Setup_fdre_C_CE)      -0.136     7.610    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                          7.610    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                 -0.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][23]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.111%)  route 0.115ns (44.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.562     0.898    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X40Y45         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[34]/Q
                         net (fo=2, routed)           0.115     1.153    main_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/updt_desc_reg2_reg[25][2]
    SLICE_X42Y45         SRL16E                                       r  main_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][23]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.829     1.195    main_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_sg_aclk
    SLICE_X42Y45         SRL16E                                       r  main_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][23]_srl16/CLK
                         clock pessimism             -0.281     0.914    
    SLICE_X42Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.097    main_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][23]_srl16
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.035%)  route 0.153ns (51.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.558     0.894    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.153     1.187    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/ADDRD4
    SLICE_X42Y36         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.824     1.190    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/WCLK
    SLICE_X42Y36         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMA/CLK
                         clock pessimism             -0.263     0.927    
    SLICE_X42Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.127    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMA
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.035%)  route 0.153ns (51.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.558     0.894    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.153     1.187    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/ADDRD4
    SLICE_X42Y36         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.824     1.190    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/WCLK
    SLICE_X42Y36         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMA_D1/CLK
                         clock pessimism             -0.263     0.927    
    SLICE_X42Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.127    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.035%)  route 0.153ns (51.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.558     0.894    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.153     1.187    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/ADDRD4
    SLICE_X42Y36         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.824     1.190    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/WCLK
    SLICE_X42Y36         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMB/CLK
                         clock pessimism             -0.263     0.927    
    SLICE_X42Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.127    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMB
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.035%)  route 0.153ns (51.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.558     0.894    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.153     1.187    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/ADDRD4
    SLICE_X42Y36         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.824     1.190    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/WCLK
    SLICE_X42Y36         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMB_D1/CLK
                         clock pessimism             -0.263     0.927    
    SLICE_X42Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.127    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.035%)  route 0.153ns (51.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.558     0.894    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.153     1.187    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/ADDRD4
    SLICE_X42Y36         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.824     1.190    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/WCLK
    SLICE_X42Y36         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMC/CLK
                         clock pessimism             -0.263     0.927    
    SLICE_X42Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.127    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMC
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.035%)  route 0.153ns (51.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.558     0.894    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.153     1.187    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/ADDRD4
    SLICE_X42Y36         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.824     1.190    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/WCLK
    SLICE_X42Y36         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMC_D1/CLK
                         clock pessimism             -0.263     0.927    
    SLICE_X42Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.127    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.035%)  route 0.153ns (51.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.558     0.894    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.153     1.187    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/ADDRD4
    SLICE_X42Y36         RAMS32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.824     1.190    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/WCLK
    SLICE_X42Y36         RAMS32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMD/CLK
                         clock pessimism             -0.263     0.927    
    SLICE_X42Y36         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.127    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMD
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.035%)  route 0.153ns (51.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.558     0.894    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.153     1.187    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/ADDRD4
    SLICE_X42Y36         RAMS32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.824     1.190    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/WCLK
    SLICE_X42Y36         RAMS32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMD_D1/CLK
                         clock pessimism             -0.263     0.927    
    SLICE_X42Y36         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.127    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_27/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_lt_b2mbaa_ireg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.189ns (41.793%)  route 0.263ns (58.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.561     0.897    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X47Y42         FDRE                                         r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[6]/Q
                         net (fo=5, routed)           0.263     1.301    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg_n_0_[6]
    SLICE_X50Y41         LUT3 (Prop_lut3_I0_O)        0.048     1.349 r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_lt_b2mbaa_ireg1_i_1/O
                         net (fo=1, routed)           0.000     1.349    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_lt_b2mbaa_im0
    SLICE_X50Y41         FDRE                                         r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_lt_b2mbaa_ireg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.824     1.190    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X50Y41         FDRE                                         r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_lt_b2mbaa_ireg1_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y41         FDRE (Hold_fdre_C_D)         0.131     1.286    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_lt_b2mbaa_ireg1_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.333       3.163      RAMB36_X2Y5   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.333       3.163      RAMB36_X2Y5   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.333       3.163      RAMB36_X0Y5   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.333       3.163      RAMB36_X0Y5   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.333       3.163      RAMB18_X1Y12  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         5.333       3.163      RAMB18_X1Y12  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.333       3.163      RAMB18_X1Y13  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         5.333       3.163      RAMB18_X1Y13  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.333       3.163      RAMB36_X1Y9   main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.333       3.163      RAMB36_X1Y9   main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X16Y30  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.592         14.000      12.408     BUFGCTRL_X0Y17  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  lvds_clk_0
  To Clock:  lvds_clk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_clk_0
Waveform(ns):       { 0.000 1.736 }
Period(ns):         3.472
Sources:            { lvds_clk_0_p[0] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y142  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y142  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y138  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y138  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y134  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y134  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y130  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y130  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y126  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y126  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  lvds_selectio_data_0_clk_div_out
  To Clock:  lvds_selectio_data_0_clk_div_out

Setup :            0  Failing Endpoints,  Worst Slack       22.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.556ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 0.848ns (17.132%)  route 4.102ns (82.868%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 30.337 - 27.776 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.675     2.781    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.314 r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/Q7
                         net (fo=14, routed)          1.894     5.207    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[6]
    SLICE_X113Y122       LUT6 (Prop_lut6_I4_O)        0.105     5.312 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.655     5.967    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X113Y121       LUT6 (Prop_lut6_I1_O)        0.105     6.072 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=1, routed)           0.785     6.857    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X109Y121       LUT6 (Prop_lut6_I3_O)        0.105     6.962 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.768     7.730    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608    30.337    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.153    30.490    
                         clock uncertainty           -0.035    30.454    
    SLICE_X113Y125       FDCE (Setup_fdce_C_CE)      -0.168    30.286    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         30.286    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                 22.556    

Slack (MET) :             22.556ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 0.848ns (17.132%)  route 4.102ns (82.868%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 30.337 - 27.776 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.675     2.781    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.314 r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/Q7
                         net (fo=14, routed)          1.894     5.207    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[6]
    SLICE_X113Y122       LUT6 (Prop_lut6_I4_O)        0.105     5.312 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.655     5.967    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X113Y121       LUT6 (Prop_lut6_I1_O)        0.105     6.072 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=1, routed)           0.785     6.857    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X109Y121       LUT6 (Prop_lut6_I3_O)        0.105     6.962 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.768     7.730    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608    30.337    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.153    30.490    
                         clock uncertainty           -0.035    30.454    
    SLICE_X113Y125       FDCE (Setup_fdce_C_CE)      -0.168    30.286    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         30.286    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                 22.556    

Slack (MET) :             22.556ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 0.848ns (17.132%)  route 4.102ns (82.868%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 30.337 - 27.776 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.675     2.781    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.314 r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/Q7
                         net (fo=14, routed)          1.894     5.207    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[6]
    SLICE_X113Y122       LUT6 (Prop_lut6_I4_O)        0.105     5.312 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.655     5.967    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X113Y121       LUT6 (Prop_lut6_I1_O)        0.105     6.072 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=1, routed)           0.785     6.857    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X109Y121       LUT6 (Prop_lut6_I3_O)        0.105     6.962 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.768     7.730    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608    30.337    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.153    30.490    
                         clock uncertainty           -0.035    30.454    
    SLICE_X113Y125       FDCE (Setup_fdce_C_CE)      -0.168    30.286    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         30.286    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                 22.556    

Slack (MET) :             22.556ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 0.848ns (17.132%)  route 4.102ns (82.868%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 30.337 - 27.776 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.675     2.781    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.314 r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/Q7
                         net (fo=14, routed)          1.894     5.207    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[6]
    SLICE_X113Y122       LUT6 (Prop_lut6_I4_O)        0.105     5.312 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.655     5.967    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X113Y121       LUT6 (Prop_lut6_I1_O)        0.105     6.072 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=1, routed)           0.785     6.857    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X109Y121       LUT6 (Prop_lut6_I3_O)        0.105     6.962 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.768     7.730    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608    30.337    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.153    30.490    
                         clock uncertainty           -0.035    30.454    
    SLICE_X113Y125       FDCE (Setup_fdce_C_CE)      -0.168    30.286    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         30.286    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                 22.556    

Slack (MET) :             22.556ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 0.848ns (17.132%)  route 4.102ns (82.868%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 30.337 - 27.776 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.675     2.781    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.314 r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/Q7
                         net (fo=14, routed)          1.894     5.207    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[6]
    SLICE_X113Y122       LUT6 (Prop_lut6_I4_O)        0.105     5.312 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.655     5.967    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X113Y121       LUT6 (Prop_lut6_I1_O)        0.105     6.072 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=1, routed)           0.785     6.857    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X109Y121       LUT6 (Prop_lut6_I3_O)        0.105     6.962 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.768     7.730    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608    30.337    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.153    30.490    
                         clock uncertainty           -0.035    30.454    
    SLICE_X113Y125       FDCE (Setup_fdce_C_CE)      -0.168    30.286    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                         30.286    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                 22.556    

Slack (MET) :             22.556ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 0.848ns (17.132%)  route 4.102ns (82.868%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 30.337 - 27.776 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.675     2.781    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.314 r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/Q7
                         net (fo=14, routed)          1.894     5.207    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[6]
    SLICE_X113Y122       LUT6 (Prop_lut6_I4_O)        0.105     5.312 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.655     5.967    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X113Y121       LUT6 (Prop_lut6_I1_O)        0.105     6.072 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=1, routed)           0.785     6.857    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X109Y121       LUT6 (Prop_lut6_I3_O)        0.105     6.962 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.768     7.730    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608    30.337    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.153    30.490    
                         clock uncertainty           -0.035    30.454    
    SLICE_X113Y125       FDCE (Setup_fdce_C_CE)      -0.168    30.286    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         30.286    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                 22.556    

Slack (MET) :             22.692ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 0.848ns (17.615%)  route 3.966ns (82.385%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 30.337 - 27.776 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.675     2.781    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.314 r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/Q7
                         net (fo=14, routed)          1.894     5.207    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[6]
    SLICE_X113Y122       LUT6 (Prop_lut6_I4_O)        0.105     5.312 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.655     5.967    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X113Y121       LUT6 (Prop_lut6_I1_O)        0.105     6.072 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=1, routed)           0.785     6.857    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X109Y121       LUT6 (Prop_lut6_I3_O)        0.105     6.962 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.632     7.595    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608    30.337    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism              0.153    30.490    
                         clock uncertainty           -0.035    30.454    
    SLICE_X113Y124       FDCE (Setup_fdce_C_CE)      -0.168    30.286    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                         30.286    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                 22.692    

Slack (MET) :             22.692ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 0.848ns (17.615%)  route 3.966ns (82.385%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 30.337 - 27.776 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.675     2.781    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.314 r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/Q7
                         net (fo=14, routed)          1.894     5.207    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[6]
    SLICE_X113Y122       LUT6 (Prop_lut6_I4_O)        0.105     5.312 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.655     5.967    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X113Y121       LUT6 (Prop_lut6_I1_O)        0.105     6.072 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=1, routed)           0.785     6.857    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X109Y121       LUT6 (Prop_lut6_I3_O)        0.105     6.962 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.632     7.595    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608    30.337    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/C
                         clock pessimism              0.153    30.490    
                         clock uncertainty           -0.035    30.454    
    SLICE_X113Y124       FDCE (Setup_fdce_C_CE)      -0.168    30.286    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]
  -------------------------------------------------------------------
                         required time                         30.286    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                 22.692    

Slack (MET) :             22.811ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.848ns (18.065%)  route 3.846ns (81.935%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 30.337 - 27.776 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.675     2.781    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.314 r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/Q7
                         net (fo=14, routed)          1.894     5.207    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[6]
    SLICE_X113Y122       LUT6 (Prop_lut6_I4_O)        0.105     5.312 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.655     5.967    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X113Y121       LUT6 (Prop_lut6_I1_O)        0.105     6.072 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=1, routed)           0.785     6.857    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X109Y121       LUT6 (Prop_lut6_I3_O)        0.105     6.962 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.513     7.475    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X111Y124       FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608    30.337    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X111Y124       FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
                         clock pessimism              0.153    30.490    
                         clock uncertainty           -0.035    30.454    
    SLICE_X111Y124       FDPE (Setup_fdpe_C_CE)      -0.168    30.286    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]
  -------------------------------------------------------------------
                         required time                         30.286    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                 22.811    

Slack (MET) :             23.348ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.047ns (25.141%)  route 3.117ns (74.859%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 30.337 - 27.776 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.671     2.777    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.310 r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/Q8
                         net (fo=13, routed)          1.371     4.681    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[2]
    SLICE_X110Y124       LUT2 (Prop_lut2_I0_O)        0.126     4.807 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_4/O
                         net (fo=2, routed)           0.371     5.178    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_4_n_0
    SLICE_X112Y122       LUT6 (Prop_lut6_I2_O)        0.267     5.445 r  main_design_i/noip_lvds_stream_0/U0/fifo_din[63]_i_3/O
                         net (fo=4, routed)           0.945     6.390    main_design_i/noip_lvds_stream_0/U0/fifo_din[63]_i_3_n_0
    SLICE_X110Y124       LUT4 (Prop_lut4_I1_O)        0.121     6.511 r  main_design_i/noip_lvds_stream_0/U0/pixel_polarity[0]_i_1/O
                         net (fo=1, routed)           0.430     6.941    main_design_i/noip_lvds_stream_0/U0/pixel_polarity[0]_i_1_n_0
    SLICE_X112Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608    30.337    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/C
                         clock pessimism              0.153    30.490    
                         clock uncertainty           -0.035    30.454    
    SLICE_X112Y125       FDCE (Setup_fdce_C_D)       -0.165    30.289    main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]
  -------------------------------------------------------------------
                         required time                         30.289    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                 23.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.190ns (66.356%)  route 0.096ns (33.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.258     1.083    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X110Y116       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141     1.224 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=3, routed)           0.096     1.320    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/out
    SLICE_X111Y116       LUT5 (Prop_lut5_I2_O)        0.049     1.369 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.000     1.369    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i0__3
    SLICE_X111Y116       FDSE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.293     1.418    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X111Y116       FDSE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.323     1.096    
    SLICE_X111Y116       FDSE (Hold_fdse_C_D)         0.100     1.196    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.623%)  route 0.149ns (51.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.259     1.084    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y113       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.141     1.225 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.149     1.374    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[5]
    SLICE_X110Y114       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.295     1.420    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X110Y114       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.301     1.120    
    SLICE_X110Y114       FDRE (Hold_fdre_C_D)         0.047     1.167    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.073%)  route 0.120ns (45.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.250     1.075    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDCE (Prop_fdce_C_Q)         0.141     1.216 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/Q
                         net (fo=2, routed)           0.120     1.336    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[2]
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.409    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism             -0.335     1.075    
    SLICE_X113Y125       FDCE (Hold_fdce_C_D)         0.047     1.122    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.131%)  route 0.140ns (42.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.259     1.084    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y114       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y114       FDRE (Prop_fdre_C_Q)         0.141     1.225 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/Q
                         net (fo=5, routed)           0.140     1.364    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[8]
    SLICE_X109Y114       LUT6 (Prop_lut6_I0_O)        0.045     1.409 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.409    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[10]
    SLICE_X109Y114       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.295     1.420    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y114       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism             -0.337     1.084    
    SLICE_X109Y114       FDRE (Hold_fdre_C_D)         0.092     1.176    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.154%)  route 0.202ns (58.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.259     1.084    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y114       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y114       FDRE (Prop_fdre_C_Q)         0.141     1.225 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/Q
                         net (fo=5, routed)           0.202     1.426    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[8]
    SLICE_X110Y114       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.295     1.420    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X110Y114       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism             -0.301     1.120    
    SLICE_X110Y114       FDRE (Hold_fdre_C_D)         0.072     1.192    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.521%)  route 0.173ns (57.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.259     1.084    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y114       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y114       FDRE (Prop_fdre_C_Q)         0.128     1.212 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/Q
                         net (fo=4, routed)           0.173     1.385    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[9]
    SLICE_X110Y114       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.295     1.420    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X110Y114       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism             -0.301     1.120    
    SLICE_X110Y114       FDRE (Hold_fdre_C_D)         0.022     1.142    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.196%)  route 0.132ns (50.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.250     1.075    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDCE (Prop_fdce_C_Q)         0.128     1.203 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/Q
                         net (fo=2, routed)           0.132     1.335    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[5]
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.409    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism             -0.335     1.075    
    SLICE_X113Y125       FDCE (Hold_fdce_C_D)         0.017     1.092    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.801%)  route 0.167ns (54.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.259     1.084    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X111Y115       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDRE (Prop_fdre_C_Q)         0.141     1.225 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.167     1.392    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X110Y115       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.294     1.419    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X110Y115       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.323     1.097    
    SLICE_X110Y115       FDRE (Hold_fdre_C_D)         0.051     1.148    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.355%)  route 0.150ns (44.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.259     1.084    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y113       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.141     1.225 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.150     1.375    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X109Y113       LUT6 (Prop_lut6_I1_O)        0.045     1.420 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.420    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X109Y113       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.295     1.420    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y113       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.337     1.084    
    SLICE_X109Y113       FDRE (Hold_fdre_C_D)         0.092     1.176    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.395%)  route 0.143ns (40.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.259     1.084    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X112Y115       FDSE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDSE (Prop_fdse_C_Q)         0.164     1.248 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.143     1.391    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X111Y115       LUT6 (Prop_lut6_I2_O)        0.045     1.436 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.436    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[5]
    SLICE_X111Y115       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.294     1.419    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X111Y115       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism             -0.322     1.098    
    SLICE_X111Y115       FDRE (Hold_fdre_C_D)         0.092     1.190    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_selectio_data_0_clk_div_out
Waveform(ns):       { 0.000 13.888 }
Period(ns):         27.776
Sources:            { main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y142   main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y138   main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y134   main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y130   main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y126   main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLKDIV
Min Period        n/a     FDSE/C            n/a            1.000         27.776      26.776     SLICE_X111Y116  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C            n/a            1.000         27.776      26.776     SLICE_X111Y116  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         27.776      26.776     SLICE_X108Y113  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         27.776      26.776     SLICE_X110Y114  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Min Period        n/a     FDRE/C            n/a            1.000         27.776      26.776     SLICE_X108Y114  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y116  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y116  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y116  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y116  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X108Y113  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X108Y113  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X110Y114  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X110Y114  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X108Y114  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X108Y114  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y116  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y116  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y116  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y116  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X108Y113  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X108Y113  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X110Y114  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X110Y114  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X108Y114  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X108Y114  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_clk_1
  To Clock:  lvds_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_clk_1
Waveform(ns):       { 0.000 1.736 }
Period(ns):         3.472
Sources:            { lvds_clk_1_p[0] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y118  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y118  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y114  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y114  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y110  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y110  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y106  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y106  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y102  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y102  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  lvds_selectio_data_1_clk_div_out
  To Clock:  lvds_selectio_data_1_clk_div_out

Setup :            0  Failing Endpoints,  Worst Slack       23.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.789ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.848ns (22.815%)  route 2.869ns (77.185%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 30.363 - 27.776 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.676     2.806    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.339 f  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/Q8
                         net (fo=13, routed)          1.509     4.848    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[2]
    SLICE_X111Y120       LUT5 (Prop_lut5_I1_O)        0.105     4.953 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_6/O
                         net (fo=2, routed)           0.557     5.510    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_6_n_0
    SLICE_X110Y120       LUT6 (Prop_lut6_I0_O)        0.105     5.615 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=1, routed)           0.122     5.737    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X110Y120       LUT6 (Prop_lut6_I3_O)        0.105     5.842 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.681     6.523    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.363    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.153    30.515    
                         clock uncertainty           -0.035    30.480    
    SLICE_X113Y123       FDCE (Setup_fdce_C_CE)      -0.168    30.312    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         30.312    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 23.789    

Slack (MET) :             23.789ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.848ns (22.815%)  route 2.869ns (77.185%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 30.363 - 27.776 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.676     2.806    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.339 f  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/Q8
                         net (fo=13, routed)          1.509     4.848    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[2]
    SLICE_X111Y120       LUT5 (Prop_lut5_I1_O)        0.105     4.953 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_6/O
                         net (fo=2, routed)           0.557     5.510    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_6_n_0
    SLICE_X110Y120       LUT6 (Prop_lut6_I0_O)        0.105     5.615 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=1, routed)           0.122     5.737    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X110Y120       LUT6 (Prop_lut6_I3_O)        0.105     5.842 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.681     6.523    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.363    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.153    30.515    
                         clock uncertainty           -0.035    30.480    
    SLICE_X113Y123       FDCE (Setup_fdce_C_CE)      -0.168    30.312    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         30.312    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 23.789    

Slack (MET) :             23.789ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.848ns (22.815%)  route 2.869ns (77.185%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 30.363 - 27.776 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.676     2.806    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.339 f  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/Q8
                         net (fo=13, routed)          1.509     4.848    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[2]
    SLICE_X111Y120       LUT5 (Prop_lut5_I1_O)        0.105     4.953 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_6/O
                         net (fo=2, routed)           0.557     5.510    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_6_n_0
    SLICE_X110Y120       LUT6 (Prop_lut6_I0_O)        0.105     5.615 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=1, routed)           0.122     5.737    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X110Y120       LUT6 (Prop_lut6_I3_O)        0.105     5.842 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.681     6.523    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.363    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.153    30.515    
                         clock uncertainty           -0.035    30.480    
    SLICE_X113Y123       FDCE (Setup_fdce_C_CE)      -0.168    30.312    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         30.312    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 23.789    

Slack (MET) :             23.789ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.848ns (22.815%)  route 2.869ns (77.185%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 30.363 - 27.776 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.676     2.806    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.339 f  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/Q8
                         net (fo=13, routed)          1.509     4.848    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[2]
    SLICE_X111Y120       LUT5 (Prop_lut5_I1_O)        0.105     4.953 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_6/O
                         net (fo=2, routed)           0.557     5.510    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_6_n_0
    SLICE_X110Y120       LUT6 (Prop_lut6_I0_O)        0.105     5.615 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=1, routed)           0.122     5.737    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X110Y120       LUT6 (Prop_lut6_I3_O)        0.105     5.842 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.681     6.523    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.363    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.153    30.515    
                         clock uncertainty           -0.035    30.480    
    SLICE_X113Y123       FDCE (Setup_fdce_C_CE)      -0.168    30.312    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         30.312    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 23.789    

Slack (MET) :             23.789ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.848ns (22.815%)  route 2.869ns (77.185%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 30.363 - 27.776 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.676     2.806    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.339 f  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/Q8
                         net (fo=13, routed)          1.509     4.848    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[2]
    SLICE_X111Y120       LUT5 (Prop_lut5_I1_O)        0.105     4.953 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_6/O
                         net (fo=2, routed)           0.557     5.510    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_6_n_0
    SLICE_X110Y120       LUT6 (Prop_lut6_I0_O)        0.105     5.615 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=1, routed)           0.122     5.737    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X110Y120       LUT6 (Prop_lut6_I3_O)        0.105     5.842 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.681     6.523    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.363    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.153    30.515    
                         clock uncertainty           -0.035    30.480    
    SLICE_X113Y123       FDCE (Setup_fdce_C_CE)      -0.168    30.312    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         30.312    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 23.789    

Slack (MET) :             23.789ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.848ns (22.815%)  route 2.869ns (77.185%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 30.363 - 27.776 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.676     2.806    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.339 f  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/Q8
                         net (fo=13, routed)          1.509     4.848    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[2]
    SLICE_X111Y120       LUT5 (Prop_lut5_I1_O)        0.105     4.953 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_6/O
                         net (fo=2, routed)           0.557     5.510    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_6_n_0
    SLICE_X110Y120       LUT6 (Prop_lut6_I0_O)        0.105     5.615 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=1, routed)           0.122     5.737    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X110Y120       LUT6 (Prop_lut6_I3_O)        0.105     5.842 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.681     6.523    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.363    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism              0.153    30.515    
                         clock uncertainty           -0.035    30.480    
    SLICE_X113Y123       FDCE (Setup_fdce_C_CE)      -0.168    30.312    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                         30.312    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 23.789    

Slack (MET) :             23.789ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.848ns (22.815%)  route 2.869ns (77.185%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 30.363 - 27.776 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.676     2.806    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.339 f  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/Q8
                         net (fo=13, routed)          1.509     4.848    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[2]
    SLICE_X111Y120       LUT5 (Prop_lut5_I1_O)        0.105     4.953 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_6/O
                         net (fo=2, routed)           0.557     5.510    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_6_n_0
    SLICE_X110Y120       LUT6 (Prop_lut6_I0_O)        0.105     5.615 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=1, routed)           0.122     5.737    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X110Y120       LUT6 (Prop_lut6_I3_O)        0.105     5.842 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.681     6.523    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.363    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/C
                         clock pessimism              0.153    30.515    
                         clock uncertainty           -0.035    30.480    
    SLICE_X113Y123       FDCE (Setup_fdce_C_CE)      -0.168    30.312    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]
  -------------------------------------------------------------------
                         required time                         30.312    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 23.789    

Slack (MET) :             23.860ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 1.032ns (28.532%)  route 2.585ns (71.468%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 30.362 - 27.776 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.678     2.808    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y106        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.341 f  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/Q8
                         net (fo=16, routed)          1.480     4.821    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[3]
    SLICE_X110Y121       LUT2 (Prop_lut2_I1_O)        0.124     4.945 r  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_4/O
                         net (fo=2, routed)           0.500     5.446    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_4_n_0
    SLICE_X111Y121       LUT6 (Prop_lut6_I2_O)        0.267     5.713 r  main_design_i/noip_lvds_stream_1/U0/fifo_din[63]_i_3/O
                         net (fo=4, routed)           0.344     6.057    main_design_i/noip_lvds_stream_1/U0/fifo_din[63]_i_3_n_0
    SLICE_X111Y123       LUT4 (Prop_lut4_I1_O)        0.108     6.165 r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity[0]_i_1/O
                         net (fo=1, routed)           0.260     6.425    main_design_i/noip_lvds_stream_1/U0/pixel_polarity[0]_i_1_n_0
    SLICE_X110Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608    30.362    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X110Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/C
                         clock pessimism              0.153    30.514    
                         clock uncertainty           -0.035    30.479    
    SLICE_X110Y124       FDCE (Setup_fdce_C_D)       -0.194    30.285    main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]
  -------------------------------------------------------------------
                         required time                         30.285    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                 23.860    

Slack (MET) :             23.888ns  (required time - arrival time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.383ns (38.716%)  route 2.189ns (61.284%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 30.377 - 27.776 ) 
    Source Clock Delay      (SCD):    2.816ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.686     2.816    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X108Y102       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDRE (Prop_fdre_C_Q)         0.398     3.214 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/Q
                         net (fo=6, routed)           0.963     4.177    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[7]
    SLICE_X109Y101       LUT4 (Prop_lut4_I2_O)        0.232     4.409 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[3].gms.ms_i_1__1/O
                         net (fo=1, routed)           0.000     4.409    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1_reg_0[3]
    SLICE_X109Y101       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.741 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.741    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.carrynet_3
    SLICE_X109Y102       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.873 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.812     5.685    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/comp1
    SLICE_X111Y105       LUT5 (Prop_lut5_I0_O)        0.289     5.974 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.415     6.389    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i0__3
    SLICE_X111Y105       FDSE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.623    30.377    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X111Y105       FDSE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.153    30.529    
                         clock uncertainty           -0.035    30.494    
    SLICE_X111Y105       FDSE (Setup_fdse_C_D)       -0.217    30.277    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         30.277    
                         arrival time                          -6.389    
  -------------------------------------------------------------------
                         slack                                 23.888    

Slack (MET) :             23.897ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.848ns (23.488%)  route 2.762ns (76.512%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 30.365 - 27.776 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.676     2.806    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.339 f  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/Q8
                         net (fo=13, routed)          1.509     4.848    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[2]
    SLICE_X111Y120       LUT5 (Prop_lut5_I1_O)        0.105     4.953 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_6/O
                         net (fo=2, routed)           0.557     5.510    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_6_n_0
    SLICE_X110Y120       LUT6 (Prop_lut6_I0_O)        0.105     5.615 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=1, routed)           0.122     5.737    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X110Y120       LUT6 (Prop_lut6_I3_O)        0.105     5.842 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.575     6.417    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X111Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611    30.365    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.153    30.517    
                         clock uncertainty           -0.035    30.482    
    SLICE_X111Y122       FDCE (Setup_fdce_C_CE)      -0.168    30.314    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                         30.314    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                 23.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.905%)  route 0.126ns (47.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.251     1.100    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.141     1.241 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/Q
                         net (fo=3, routed)           0.126     1.367    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[1]
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.435    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism             -0.335     1.100    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.076     1.176    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.020%)  route 0.068ns (22.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.251     1.100    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.128     1.228 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/Q
                         net (fo=2, routed)           0.068     1.296    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[8]
    SLICE_X113Y123       LUT2 (Prop_lut2_I1_O)        0.099     1.395 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.395    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[1]_i_1_n_0
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.435    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism             -0.335     1.100    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.092     1.192    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.009%)  route 0.114ns (40.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.264     1.113    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X108Y101       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.164     1.277 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.114     1.391    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X109Y101       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.301     1.451    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y101       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.325     1.126    
    SLICE_X109Y101       FDRE (Hold_fdre_C_D)         0.057     1.183    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.975%)  route 0.129ns (44.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.264     1.113    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X108Y102       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDRE (Prop_fdre_C_Q)         0.164     1.277 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/Q
                         net (fo=5, routed)           0.129     1.406    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[8]
    SLICE_X109Y102       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.301     1.451    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y102       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism             -0.325     1.126    
    SLICE_X109Y102       FDRE (Hold_fdre_C_D)         0.072     1.198    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.404%)  route 0.117ns (38.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.263     1.112    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X111Y105       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.141     1.253 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=3, routed)           0.117     1.370    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/out
    SLICE_X111Y105       LUT6 (Prop_lut6_I5_O)        0.045     1.415 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.000     1.415    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X111Y105       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.300     1.450    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X111Y105       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.338     1.112    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.092     1.204    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.931%)  route 0.158ns (49.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.264     1.113    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X108Y102       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDRE (Prop_fdre_C_Q)         0.164     1.277 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=7, routed)           0.158     1.435    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X111Y101       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.301     1.451    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X111Y101       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.301     1.150    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.070     1.220    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.247ns (72.112%)  route 0.096ns (27.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.264     1.113    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X108Y102       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDRE (Prop_fdre_C_Q)         0.148     1.261 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/Q
                         net (fo=4, routed)           0.096     1.357    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[9]
    SLICE_X108Y102       LUT6 (Prop_lut6_I4_O)        0.099     1.456 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.456    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[10]
    SLICE_X108Y102       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.301     1.451    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X108Y102       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism             -0.338     1.113    
    SLICE_X108Y102       FDRE (Hold_fdre_C_D)         0.121     1.234    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.851%)  route 0.157ns (55.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.263     1.112    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X111Y104       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.128     1.240 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.157     1.398    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4]
    SLICE_X110Y102       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.301     1.451    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X110Y102       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.322     1.129    
    SLICE_X110Y102       FDRE (Hold_fdre_C_D)         0.019     1.148    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.627%)  route 0.189ns (50.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.251     1.100    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.141     1.241 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/Q
                         net (fo=5, routed)           0.189     1.430    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[6]
    SLICE_X109Y124       LUT6 (Prop_lut6_I1_O)        0.045     1.475 r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_i_1/O
                         net (fo=1, routed)           0.000     1.475    main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_i_1_n_0
    SLICE_X109Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.434    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X109Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
                         clock pessimism             -0.301     1.133    
    SLICE_X109Y124       FDCE (Hold_fdce_C_D)         0.091     1.224    main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                            (rising edge-triggered cell FDSE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.120%)  route 0.169ns (47.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.263     1.112    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X111Y105       FDSE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDSE (Prop_fdse_C_Q)         0.141     1.253 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/Q
                         net (fo=3, routed)           0.169     1.422    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_i_reg
    SLICE_X111Y105       LUT5 (Prop_lut5_I4_O)        0.043     1.465 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.000     1.465    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i0__3
    SLICE_X111Y105       FDSE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.300     1.450    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X111Y105       FDSE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.338     1.112    
    SLICE_X111Y105       FDSE (Hold_fdse_C_D)         0.100     1.212    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_selectio_data_1_clk_div_out
Waveform(ns):       { 0.000 13.888 }
Period(ns):         27.776
Sources:            { main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y118   main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y114   main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y110   main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y106   main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y102   main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
Min Period        n/a     FDSE/C            n/a            1.000         27.776      26.776     SLICE_X111Y105  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C            n/a            1.000         27.776      26.776     SLICE_X111Y105  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         27.776      26.776     SLICE_X109Y102  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         27.776      26.776     SLICE_X109Y102  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Min Period        n/a     FDRE/C            n/a            1.000         27.776      26.776     SLICE_X109Y101  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y105  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y105  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y105  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y105  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y102  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y102  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y102  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y102  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y101  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y101  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y105  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y105  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y105  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y105  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y102  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y102  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y102  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y102  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y101  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y101  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lvds_selectio_data_0_clk_div_out

Setup :            5  Failing Endpoints,  Worst Slack       -2.444ns,  Total Violation      -11.651ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.444ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.824ns  (logic 0.538ns (29.489%)  route 1.286ns (70.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 4807.814 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.312  4808.585    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.690 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.974  4809.665    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.614  4807.814    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.814    
                         clock uncertainty           -0.087  4807.727    
    ILOGIC_X1Y138        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.221    main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.221    
                         arrival time                       -4809.665    
  -------------------------------------------------------------------
                         slack                                 -2.444    

Slack (VIOLATED) :        -2.428ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.812ns  (logic 0.538ns (29.693%)  route 1.274ns (70.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 4807.818 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.312  4808.585    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.690 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.962  4809.652    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.617  4807.818    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.818    
                         clock uncertainty           -0.087  4807.730    
    ILOGIC_X1Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.225    main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.224    
                         arrival time                       -4809.652    
  -------------------------------------------------------------------
                         slack                                 -2.428    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.689ns  (logic 0.538ns (31.858%)  route 1.151ns (68.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 4807.809 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.312  4808.585    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.690 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.839  4809.529    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.809    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.809    
                         clock uncertainty           -0.087  4807.721    
    ILOGIC_X1Y130        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.215    main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.215    
                         arrival time                       -4809.529    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.305ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.683ns  (logic 0.538ns (31.973%)  route 1.145ns (68.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 4807.812 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.312  4808.585    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.690 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.833  4809.523    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611  4807.812    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.812    
                         clock uncertainty           -0.087  4807.724    
    ILOGIC_X1Y134        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.218    main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.218    
                         arrival time                       -4809.523    
  -------------------------------------------------------------------
                         slack                                 -2.305    

Slack (VIOLATED) :        -2.160ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.530ns  (logic 0.538ns (35.162%)  route 0.992ns (64.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.556ns = ( 4807.804 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.312  4808.585    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.690 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.680  4809.371    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y126        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.603  4807.804    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y126        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.804    
                         clock uncertainty           -0.087  4807.716    
    ILOGIC_X1Y126        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.210    main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.210    
                         arrival time                       -4809.370    
  -------------------------------------------------------------------
                         slack                                 -2.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.827%)  route 0.570ns (73.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.171     1.377    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.422 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.399     1.821    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y126        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.282     1.407    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y126        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.407    
                         clock uncertainty            0.087     1.495    
    ILOGIC_X1Y126        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.389    main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.209ns (25.282%)  route 0.618ns (74.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.171     1.377    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.422 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.447     1.869    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.291     1.416    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.416    
                         clock uncertainty            0.087     1.504    
    ILOGIC_X1Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.398    main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.030%)  route 0.661ns (75.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.171     1.377    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.422 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.490     1.912    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.412    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.412    
                         clock uncertainty            0.087     1.500    
    ILOGIC_X1Y130        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.394    main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.209ns (23.604%)  route 0.676ns (76.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.171     1.377    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.422 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.505     1.927    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.295     1.420    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.420    
                         clock uncertainty            0.087     1.508    
    ILOGIC_X1Y138        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.402    main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.209ns (23.148%)  route 0.694ns (76.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.171     1.377    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.422 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.523     1.945    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.296     1.421    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.421    
                         clock uncertainty            0.087     1.509    
    ILOGIC_X1Y142        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.403    main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.542    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lvds_selectio_data_1_clk_div_out

Setup :            5  Failing Endpoints,  Worst Slack       -2.523ns,  Total Violation      -11.630ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.523ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.931ns  (logic 0.538ns (27.860%)  route 1.393ns (72.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns = ( 4807.842 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.312  4808.585    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.690 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          1.081  4809.771    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.617  4807.842    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.842    
                         clock uncertainty           -0.087  4807.755    
    ILOGIC_X1Y102        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.249    main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.249    
                         arrival time                       -4809.771    
  -------------------------------------------------------------------
                         slack                                 -2.523    

Slack (VIOLATED) :        -2.399ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.807ns  (logic 0.538ns (29.766%)  route 1.269ns (70.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns = ( 4807.842 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.312  4808.585    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.690 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.957  4809.648    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.617  4807.842    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.842    
                         clock uncertainty           -0.087  4807.755    
    ILOGIC_X1Y106        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.249    main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.249    
                         arrival time                       -4809.647    
  -------------------------------------------------------------------
                         slack                                 -2.399    

Slack (VIOLATED) :        -2.309ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.712ns  (logic 0.538ns (31.420%)  route 1.174ns (68.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 4807.837 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.312  4808.585    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.690 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.862  4809.553    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.612  4807.837    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.837    
                         clock uncertainty           -0.087  4807.750    
    ILOGIC_X1Y114        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.244    main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.244    
                         arrival time                       -4809.553    
  -------------------------------------------------------------------
                         slack                                 -2.309    

Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.665ns  (logic 0.538ns (32.319%)  route 1.127ns (67.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.593ns = ( 4807.840 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.312  4808.585    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.690 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.815  4809.505    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.615  4807.840    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.840    
                         clock uncertainty           -0.087  4807.753    
    ILOGIC_X1Y110        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.247    main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.247    
                         arrival time                       -4809.505    
  -------------------------------------------------------------------
                         slack                                 -2.258    

Slack (VIOLATED) :        -2.141ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.541ns  (logic 0.538ns (34.913%)  route 1.003ns (65.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.312  4808.585    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.690 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.691  4809.381    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.087  4807.747    
    ILOGIC_X1Y118        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.241    main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.241    
                         arrival time                       -4809.381    
  -------------------------------------------------------------------
                         slack                                 -2.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.793%)  route 0.543ns (72.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.171     1.377    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.422 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.372     1.794    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.288     1.438    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.438    
                         clock uncertainty            0.087     1.526    
    ILOGIC_X1Y118        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.420    main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.209ns (25.529%)  route 0.610ns (74.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.171     1.377    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.422 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.439     1.861    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.295     1.445    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.445    
                         clock uncertainty            0.087     1.533    
    ILOGIC_X1Y110        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.427    main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.209ns (24.097%)  route 0.658ns (75.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.171     1.377    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.422 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.487     1.909    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.292     1.442    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.442    
                         clock uncertainty            0.087     1.530    
    ILOGIC_X1Y114        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.424    main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.209ns (23.819%)  route 0.668ns (76.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.171     1.377    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.422 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.497     1.919    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.297     1.447    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.447    
                         clock uncertainty            0.087     1.535    
    ILOGIC_X1Y106        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.429    main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.209ns (21.975%)  route 0.742ns (78.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.171     1.377    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X108Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.422 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.571     1.993    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.298     1.448    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.448    
                         clock uncertainty            0.087     1.536    
    ILOGIC_X1Y102        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.430    main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.564    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.538ns (14.729%)  route 3.115ns (85.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 7.538 - 5.333 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433     3.240 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.300     3.540    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X111Y122       LUT1 (Prop_lut1_I0_O)        0.105     3.645 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         2.814     6.460    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X51Y88         FDCE                                         f  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.222     7.538    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X51Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
                         clock pessimism              0.109     7.646    
                         clock uncertainty           -0.087     7.559    
    SLICE_X51Y88         FDCE (Recov_fdce_C_CLR)     -0.331     7.228    main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]
  -------------------------------------------------------------------
                         required time                          7.228    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.538ns (14.729%)  route 3.115ns (85.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 7.538 - 5.333 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433     3.240 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.300     3.540    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X111Y122       LUT1 (Prop_lut1_I0_O)        0.105     3.645 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         2.814     6.460    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X51Y88         FDCE                                         f  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.222     7.538    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X51Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/C
                         clock pessimism              0.109     7.646    
                         clock uncertainty           -0.087     7.559    
    SLICE_X51Y88         FDCE (Recov_fdce_C_CLR)     -0.331     7.228    main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]
  -------------------------------------------------------------------
                         required time                          7.228    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.538ns (14.729%)  route 3.115ns (85.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 7.538 - 5.333 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433     3.240 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.300     3.540    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X111Y122       LUT1 (Prop_lut1_I0_O)        0.105     3.645 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         2.814     6.460    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X51Y88         FDCE                                         f  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.222     7.538    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X51Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/C
                         clock pessimism              0.109     7.646    
                         clock uncertainty           -0.087     7.559    
    SLICE_X51Y88         FDCE (Recov_fdce_C_CLR)     -0.331     7.228    main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]
  -------------------------------------------------------------------
                         required time                          7.228    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.538ns (14.729%)  route 3.115ns (85.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 7.538 - 5.333 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433     3.240 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.300     3.540    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X111Y122       LUT1 (Prop_lut1_I0_O)        0.105     3.645 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         2.814     6.460    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X51Y88         FDCE                                         f  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.222     7.538    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X51Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/C
                         clock pessimism              0.109     7.646    
                         clock uncertainty           -0.087     7.559    
    SLICE_X51Y88         FDCE (Recov_fdce_C_CLR)     -0.331     7.228    main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]
  -------------------------------------------------------------------
                         required time                          7.228    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.538ns (14.729%)  route 3.115ns (85.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 7.538 - 5.333 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433     3.240 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.300     3.540    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X111Y122       LUT1 (Prop_lut1_I0_O)        0.105     3.645 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         2.814     6.460    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X51Y88         FDCE                                         f  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.222     7.538    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X51Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/C
                         clock pessimism              0.109     7.646    
                         clock uncertainty           -0.087     7.559    
    SLICE_X51Y88         FDCE (Recov_fdce_C_CLR)     -0.331     7.228    main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]
  -------------------------------------------------------------------
                         required time                          7.228    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.538ns (14.729%)  route 3.115ns (85.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 7.538 - 5.333 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433     3.240 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.300     3.540    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X111Y122       LUT1 (Prop_lut1_I0_O)        0.105     3.645 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         2.814     6.460    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X51Y88         FDCE                                         f  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.222     7.538    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X51Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/C
                         clock pessimism              0.109     7.646    
                         clock uncertainty           -0.087     7.559    
    SLICE_X51Y88         FDCE (Recov_fdce_C_CLR)     -0.331     7.228    main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]
  -------------------------------------------------------------------
                         required time                          7.228    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/startup_process.id_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.538ns (14.778%)  route 3.103ns (85.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 7.549 - 5.333 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433     3.240 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.300     3.540    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X111Y122       LUT1 (Prop_lut1_I0_O)        0.105     3.645 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         2.802     6.448    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X49Y90         FDCE                                         f  main_design_i/noip_ctrl_0/U0/startup_process.id_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.233     7.549    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X49Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/startup_process.id_reg[0]/C
                         clock pessimism              0.109     7.657    
                         clock uncertainty           -0.087     7.570    
    SLICE_X49Y90         FDCE (Recov_fdce_C_CLR)     -0.331     7.239    main_design_i/noip_ctrl_0/U0/startup_process.id_reg[0]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.538ns (14.729%)  route 3.115ns (85.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 7.538 - 5.333 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433     3.240 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.300     3.540    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X111Y122       LUT1 (Prop_lut1_I0_O)        0.105     3.645 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         2.814     6.460    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X50Y88         FDPE                                         f  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.222     7.538    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X50Y88         FDPE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[0]/C
                         clock pessimism              0.109     7.646    
                         clock uncertainty           -0.087     7.559    
    SLICE_X50Y88         FDPE (Recov_fdpe_C_PRE)     -0.292     7.267    main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[0]
  -------------------------------------------------------------------
                         required time                          7.267    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.538ns (14.729%)  route 3.115ns (85.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 7.538 - 5.333 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433     3.240 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.300     3.540    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X111Y122       LUT1 (Prop_lut1_I0_O)        0.105     3.645 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         2.814     6.460    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X50Y88         FDCE                                         f  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.222     7.538    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X50Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[7]/C
                         clock pessimism              0.109     7.646    
                         clock uncertainty           -0.087     7.559    
    SLICE_X50Y88         FDCE (Recov_fdce_C_CLR)     -0.292     7.267    main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[7]
  -------------------------------------------------------------------
                         required time                          7.267    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.538ns (14.729%)  route 3.115ns (85.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 7.538 - 5.333 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433     3.240 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.300     3.540    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X111Y122       LUT1 (Prop_lut1_I0_O)        0.105     3.645 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         2.814     6.460    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X50Y88         FDCE                                         f  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.222     7.538    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X50Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[8]/C
                         clock pessimism              0.109     7.646    
                         clock uncertainty           -0.087     7.559    
    SLICE_X50Y88         FDCE (Recov_fdce_C_CLR)     -0.292     7.267    main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[8]
  -------------------------------------------------------------------
                         required time                          7.267    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  0.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.322%)  route 0.167ns (56.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.565     0.901    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X33Y48         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDPE (Prop_fdpe_C_Q)         0.128     1.029 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.167     1.196    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X32Y54         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.825     1.191    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X32Y54         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.030     1.161    
    SLICE_X32Y54         FDPE (Remov_fdpe_C_PRE)     -0.125     1.036    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.322%)  route 0.167ns (56.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.565     0.901    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X33Y48         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDPE (Prop_fdpe_C_Q)         0.128     1.029 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.167     1.196    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X33Y54         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.825     1.191    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X33Y54         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.030     1.161    
    SLICE_X33Y54         FDPE (Remov_fdpe_C_PRE)     -0.149     1.012    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.896%)  route 0.193ns (60.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.578     0.914    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X56Y52         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDPE (Prop_fdpe_C_Q)         0.128     1.042 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.193     1.234    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X54Y51         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.846     1.212    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X54Y51         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.264     0.948    
    SLICE_X54Y51         FDPE (Remov_fdpe_C_PRE)     -0.125     0.823    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.790%)  route 0.438ns (70.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.577     0.913    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X55Y52         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.177     1.231    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/p_0_in[1]
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.276 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.261     1.537    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y49         FDCE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.851     1.217    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X54Y49         FDCE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X54Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.120    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.790%)  route 0.438ns (70.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.577     0.913    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X55Y52         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.177     1.231    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/p_0_in[1]
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.276 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.261     1.537    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y49         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.851     1.217    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X54Y49         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X54Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     1.116    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.563%)  route 0.204ns (61.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.578     0.914    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X56Y52         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDPE (Prop_fdpe_C_Q)         0.128     1.042 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.204     1.246    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X54Y52         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.846     1.212    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X54Y52         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.264     0.948    
    SLICE_X54Y52         FDPE (Remov_fdpe_C_PRE)     -0.125     0.823    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.690%)  route 0.231ns (64.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.551     0.887    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X52Y59         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDPE (Prop_fdpe_C_Q)         0.128     1.015 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.231     1.245    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X50Y56         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.820     1.186    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X50Y56         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.282     0.904    
    SLICE_X50Y56         FDPE (Remov_fdpe_C_PRE)     -0.125     0.779    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.690%)  route 0.231ns (64.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.551     0.887    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X52Y59         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDPE (Prop_fdpe_C_Q)         0.128     1.015 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.231     1.245    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X50Y56         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.820     1.186    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X50Y56         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.282     0.904    
    SLICE_X50Y56         FDPE (Remov_fdpe_C_PRE)     -0.125     0.779    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.206%)  route 0.187ns (55.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.551     0.887    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y59         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDPE (Prop_fdpe_C_Q)         0.148     1.035 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.187     1.221    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X52Y59         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.819     1.185    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X52Y59         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.282     0.903    
    SLICE_X52Y59         FDPE (Remov_fdpe_C_PRE)     -0.148     0.755    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.206%)  route 0.187ns (55.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.551     0.887    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y59         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDPE (Prop_fdpe_C_Q)         0.148     1.035 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.187     1.221    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X52Y59         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.819     1.185    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X52Y59         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.282     0.903    
    SLICE_X52Y59         FDPE (Remov_fdpe_C_PRE)     -0.148     0.755    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.467    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  lvds_selectio_data_0_clk_div_out

Setup :           15  Failing Endpoints,  Worst Slack       -1.752ns,  Total Violation      -24.773ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.302ns  (logic 0.538ns (41.311%)  route 0.764ns (58.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 4807.809 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.322  4808.596    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.105  4808.701 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_replica/O
                         net (fo=14, routed)          0.442  4809.143    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN
    SLICE_X113Y124       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.809    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism              0.000  4807.809    
                         clock uncertainty           -0.087  4807.721    
    SLICE_X113Y124       FDCE (Recov_fdce_C_CLR)     -0.331  4807.390    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                       4807.390    
                         arrival time                       -4809.143    
  -------------------------------------------------------------------
                         slack                                 -1.752    

Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.302ns  (logic 0.538ns (41.311%)  route 0.764ns (58.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 4807.809 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.322  4808.596    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.105  4808.701 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_replica/O
                         net (fo=14, routed)          0.442  4809.143    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN
    SLICE_X113Y124       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.809    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/C
                         clock pessimism              0.000  4807.809    
                         clock uncertainty           -0.087  4807.721    
    SLICE_X113Y124       FDCE (Recov_fdce_C_CLR)     -0.331  4807.390    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]
  -------------------------------------------------------------------
                         required time                       4807.390    
                         arrival time                       -4809.143    
  -------------------------------------------------------------------
                         slack                                 -1.752    

Slack (VIOLATED) :        -1.713ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.302ns  (logic 0.538ns (41.311%)  route 0.764ns (58.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 4807.809 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.322  4808.596    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.105  4808.701 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_replica/O
                         net (fo=14, routed)          0.442  4809.143    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN
    SLICE_X112Y124       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.809    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/C
                         clock pessimism              0.000  4807.809    
                         clock uncertainty           -0.087  4807.721    
    SLICE_X112Y124       FDCE (Recov_fdce_C_CLR)     -0.292  4807.429    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]
  -------------------------------------------------------------------
                         required time                       4807.429    
                         arrival time                       -4809.143    
  -------------------------------------------------------------------
                         slack                                 -1.713    

Slack (VIOLATED) :        -1.679ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.302ns  (logic 0.538ns (41.311%)  route 0.764ns (58.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 4807.809 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.322  4808.596    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.105  4808.701 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_replica/O
                         net (fo=14, routed)          0.442  4809.143    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN
    SLICE_X112Y124       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.809    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/C
                         clock pessimism              0.000  4807.809    
                         clock uncertainty           -0.087  4807.721    
    SLICE_X112Y124       FDCE (Recov_fdce_C_CLR)     -0.258  4807.463    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                       4807.463    
                         arrival time                       -4809.143    
  -------------------------------------------------------------------
                         slack                                 -1.679    

Slack (VIOLATED) :        -1.679ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.302ns  (logic 0.538ns (41.311%)  route 0.764ns (58.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 4807.809 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.322  4808.596    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.105  4808.701 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_replica/O
                         net (fo=14, routed)          0.442  4809.143    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN
    SLICE_X112Y124       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.809    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/C
                         clock pessimism              0.000  4807.809    
                         clock uncertainty           -0.087  4807.721    
    SLICE_X112Y124       FDCE (Recov_fdce_C_CLR)     -0.258  4807.463    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]
  -------------------------------------------------------------------
                         required time                       4807.463    
                         arrival time                       -4809.143    
  -------------------------------------------------------------------
                         slack                                 -1.679    

Slack (VIOLATED) :        -1.679ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.302ns  (logic 0.538ns (41.311%)  route 0.764ns (58.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 4807.809 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.322  4808.596    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.105  4808.701 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_replica/O
                         net (fo=14, routed)          0.442  4809.143    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN
    SLICE_X112Y124       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.809    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                         clock pessimism              0.000  4807.809    
                         clock uncertainty           -0.087  4807.721    
    SLICE_X112Y124       FDCE (Recov_fdce_C_CLR)     -0.258  4807.463    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]
  -------------------------------------------------------------------
                         required time                       4807.463    
                         arrival time                       -4809.143    
  -------------------------------------------------------------------
                         slack                                 -1.679    

Slack (VIOLATED) :        -1.636ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/PRE
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.225ns  (logic 0.538ns (43.908%)  route 0.687ns (56.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 4807.809 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.396  4808.669    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.774 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=1, routed)           0.291  4809.066    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X111Y124       FDPE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.809    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X111Y124       FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
                         clock pessimism              0.000  4807.809    
                         clock uncertainty           -0.087  4807.721    
    SLICE_X111Y124       FDPE (Recov_fdpe_C_PRE)     -0.292  4807.429    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]
  -------------------------------------------------------------------
                         required time                       4807.429    
                         arrival time                       -4809.065    
  -------------------------------------------------------------------
                         slack                                 -1.636    

Slack (VIOLATED) :        -1.620ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.170ns  (logic 0.538ns (46.002%)  route 0.632ns (53.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 4807.809 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.322  4808.596    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.105  4808.701 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_replica/O
                         net (fo=14, routed)          0.309  4809.010    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN
    SLICE_X113Y125       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.809    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.000  4807.809    
                         clock uncertainty           -0.087  4807.721    
    SLICE_X113Y125       FDCE (Recov_fdce_C_CLR)     -0.331  4807.390    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                       4807.390    
                         arrival time                       -4809.010    
  -------------------------------------------------------------------
                         slack                                 -1.620    

Slack (VIOLATED) :        -1.620ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.170ns  (logic 0.538ns (46.002%)  route 0.632ns (53.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 4807.809 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.322  4808.596    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.105  4808.701 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_replica/O
                         net (fo=14, routed)          0.309  4809.010    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN
    SLICE_X113Y125       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.809    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.000  4807.809    
                         clock uncertainty           -0.087  4807.721    
    SLICE_X113Y125       FDCE (Recov_fdce_C_CLR)     -0.331  4807.390    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                       4807.390    
                         arrival time                       -4809.010    
  -------------------------------------------------------------------
                         slack                                 -1.620    

Slack (VIOLATED) :        -1.620ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.170ns  (logic 0.538ns (46.002%)  route 0.632ns (53.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 4807.809 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.322  4808.596    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.105  4808.701 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_replica/O
                         net (fo=14, routed)          0.309  4809.010    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN
    SLICE_X113Y125       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.809    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.000  4807.809    
                         clock uncertainty           -0.087  4807.721    
    SLICE_X113Y125       FDCE (Recov_fdce_C_CLR)     -0.331  4807.390    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                       4807.390    
                         arrival time                       -4809.010    
  -------------------------------------------------------------------
                         slack                                 -1.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.739%)  route 0.331ns (61.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.196     1.402    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.045     1.447 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_replica/O
                         net (fo=14, routed)          0.134     1.582    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN
    SLICE_X112Y125       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.409    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/C
                         clock pessimism              0.000     1.409    
                         clock uncertainty            0.087     1.497    
    SLICE_X112Y125       FDCE (Remov_fdce_C_CLR)     -0.067     1.430    main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.739%)  route 0.331ns (61.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.196     1.402    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.045     1.447 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_replica/O
                         net (fo=14, routed)          0.134     1.582    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN
    SLICE_X112Y125       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.409    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/C
                         clock pessimism              0.000     1.409    
                         clock uncertainty            0.087     1.497    
    SLICE_X112Y125       FDCE (Remov_fdce_C_CLR)     -0.067     1.430    main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/PRE
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.248%)  route 0.310ns (59.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.194     1.400    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.445 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=1, routed)           0.116     1.561    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X111Y124       FDPE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.409    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X111Y124       FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
                         clock pessimism              0.000     1.409    
                         clock uncertainty            0.087     1.497    
    SLICE_X111Y124       FDPE (Remov_fdpe_C_PRE)     -0.095     1.402    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.739%)  route 0.331ns (61.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.196     1.402    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.045     1.447 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_replica/O
                         net (fo=14, routed)          0.134     1.582    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN
    SLICE_X113Y125       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.409    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.000     1.409    
                         clock uncertainty            0.087     1.497    
    SLICE_X113Y125       FDCE (Remov_fdce_C_CLR)     -0.092     1.405    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.739%)  route 0.331ns (61.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.196     1.402    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.045     1.447 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_replica/O
                         net (fo=14, routed)          0.134     1.582    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN
    SLICE_X113Y125       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.409    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.000     1.409    
                         clock uncertainty            0.087     1.497    
    SLICE_X113Y125       FDCE (Remov_fdce_C_CLR)     -0.092     1.405    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.739%)  route 0.331ns (61.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.196     1.402    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.045     1.447 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_replica/O
                         net (fo=14, routed)          0.134     1.582    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN
    SLICE_X113Y125       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.409    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.000     1.409    
                         clock uncertainty            0.087     1.497    
    SLICE_X113Y125       FDCE (Remov_fdce_C_CLR)     -0.092     1.405    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.739%)  route 0.331ns (61.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.196     1.402    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.045     1.447 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_replica/O
                         net (fo=14, routed)          0.134     1.582    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN
    SLICE_X113Y125       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.409    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.000     1.409    
                         clock uncertainty            0.087     1.497    
    SLICE_X113Y125       FDCE (Remov_fdce_C_CLR)     -0.092     1.405    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.739%)  route 0.331ns (61.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.196     1.402    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.045     1.447 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_replica/O
                         net (fo=14, routed)          0.134     1.582    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN
    SLICE_X113Y125       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.409    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.000     1.409    
                         clock uncertainty            0.087     1.497    
    SLICE_X113Y125       FDCE (Remov_fdce_C_CLR)     -0.092     1.405    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.739%)  route 0.331ns (61.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.196     1.402    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.045     1.447 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_replica/O
                         net (fo=14, routed)          0.134     1.582    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN
    SLICE_X113Y125       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.409    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y125       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.000     1.409    
                         clock uncertainty            0.087     1.497    
    SLICE_X113Y125       FDCE (Remov_fdce_C_CLR)     -0.092     1.405    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.209ns (33.912%)  route 0.407ns (66.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.196     1.402    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X113Y125       LUT1 (Prop_lut1_I0_O)        0.045     1.447 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_replica/O
                         net (fo=14, routed)          0.211     1.658    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN
    SLICE_X112Y124       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.409    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/C
                         clock pessimism              0.000     1.409    
                         clock uncertainty            0.087     1.497    
    SLICE_X112Y124       FDCE (Remov_fdce_C_CLR)     -0.067     1.430    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  lvds_selectio_data_1_clk_div_out

Setup :           15  Failing Endpoints,  Worst Slack       -1.851ns,  Total Violation      -26.633ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.851ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.426ns  (logic 0.538ns (37.723%)  route 0.888ns (62.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.290  4808.563    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.668 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.598  4809.267    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.087  4807.747    
    SLICE_X113Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.416    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                       4807.416    
                         arrival time                       -4809.267    
  -------------------------------------------------------------------
                         slack                                 -1.851    

Slack (VIOLATED) :        -1.851ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.426ns  (logic 0.538ns (37.723%)  route 0.888ns (62.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.290  4808.563    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.668 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.598  4809.267    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.087  4807.747    
    SLICE_X113Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.416    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                       4807.416    
                         arrival time                       -4809.267    
  -------------------------------------------------------------------
                         slack                                 -1.851    

Slack (VIOLATED) :        -1.851ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.426ns  (logic 0.538ns (37.723%)  route 0.888ns (62.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.290  4808.563    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.668 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.598  4809.267    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.087  4807.747    
    SLICE_X113Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.416    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                       4807.416    
                         arrival time                       -4809.267    
  -------------------------------------------------------------------
                         slack                                 -1.851    

Slack (VIOLATED) :        -1.851ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.426ns  (logic 0.538ns (37.723%)  route 0.888ns (62.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.290  4808.563    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.668 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.598  4809.267    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.087  4807.747    
    SLICE_X113Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.416    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                       4807.416    
                         arrival time                       -4809.267    
  -------------------------------------------------------------------
                         slack                                 -1.851    

Slack (VIOLATED) :        -1.851ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.426ns  (logic 0.538ns (37.723%)  route 0.888ns (62.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.290  4808.563    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.668 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.598  4809.267    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.087  4807.747    
    SLICE_X113Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.416    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                       4807.416    
                         arrival time                       -4809.267    
  -------------------------------------------------------------------
                         slack                                 -1.851    

Slack (VIOLATED) :        -1.851ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.426ns  (logic 0.538ns (37.723%)  route 0.888ns (62.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.290  4808.563    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.668 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.598  4809.267    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.087  4807.747    
    SLICE_X113Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.416    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                       4807.416    
                         arrival time                       -4809.267    
  -------------------------------------------------------------------
                         slack                                 -1.851    

Slack (VIOLATED) :        -1.851ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.426ns  (logic 0.538ns (37.723%)  route 0.888ns (62.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.290  4808.563    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.668 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.598  4809.267    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/C
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.087  4807.747    
    SLICE_X113Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.416    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]
  -------------------------------------------------------------------
                         required time                       4807.416    
                         arrival time                       -4809.267    
  -------------------------------------------------------------------
                         slack                                 -1.851    

Slack (VIOLATED) :        -1.749ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.323ns  (logic 0.538ns (40.660%)  route 0.785ns (59.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 4807.833 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.290  4808.563    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.668 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.495  4809.164    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X110Y124       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.833    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X110Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/C
                         clock pessimism              0.000  4807.833    
                         clock uncertainty           -0.087  4807.746    
    SLICE_X110Y124       FDCE (Recov_fdce_C_CLR)     -0.331  4807.415    main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]
  -------------------------------------------------------------------
                         required time                       4807.415    
                         arrival time                       -4809.163    
  -------------------------------------------------------------------
                         slack                                 -1.749    

Slack (VIOLATED) :        -1.712ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.287ns  (logic 0.538ns (41.796%)  route 0.749ns (58.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.290  4808.563    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.668 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.459  4809.127    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X109Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X109Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/C
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.087  4807.747    
    SLICE_X109Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.416    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                       4807.416    
                         arrival time                       -4809.127    
  -------------------------------------------------------------------
                         slack                                 -1.712    

Slack (VIOLATED) :        -1.712ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.287ns  (logic 0.538ns (41.796%)  route 0.749ns (58.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.840 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728  4807.840    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433  4808.273 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.290  4808.563    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.668 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.459  4809.127    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X109Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X109Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/C
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.087  4807.747    
    SLICE_X109Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.416    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]
  -------------------------------------------------------------------
                         required time                       4807.416    
                         arrival time                       -4809.127    
  -------------------------------------------------------------------
                         slack                                 -1.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.209ns (35.287%)  route 0.383ns (64.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.159     1.365    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.410 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.225     1.634    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X111Y122       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.087     1.525    
    SLICE_X111Y122       FDCE (Remov_fdce_C_CLR)     -0.092     1.433    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.238%)  route 0.384ns (64.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.159     1.365    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.410 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.225     1.635    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X109Y124       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.434    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X109Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
                         clock pessimism              0.000     1.434    
                         clock uncertainty            0.087     1.522    
    SLICE_X109Y124       FDCE (Remov_fdce_C_CLR)     -0.092     1.430    main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.209ns (34.997%)  route 0.388ns (65.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.159     1.365    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.410 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.229     1.639    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X109Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.435    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X109Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/C
                         clock pessimism              0.000     1.435    
                         clock uncertainty            0.087     1.523    
    SLICE_X109Y123       FDCE (Remov_fdce_C_CLR)     -0.092     1.431    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.209ns (34.997%)  route 0.388ns (65.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.159     1.365    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.410 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.229     1.639    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X109Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.435    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X109Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/C
                         clock pessimism              0.000     1.435    
                         clock uncertainty            0.087     1.523    
    SLICE_X109Y123       FDCE (Remov_fdce_C_CLR)     -0.092     1.431    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.209ns (34.997%)  route 0.388ns (65.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.159     1.365    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.410 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.229     1.639    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X109Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.435    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X109Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/C
                         clock pessimism              0.000     1.435    
                         clock uncertainty            0.087     1.523    
    SLICE_X109Y123       FDCE (Remov_fdce_C_CLR)     -0.092     1.431    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.209ns (34.997%)  route 0.388ns (65.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.159     1.365    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.410 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.229     1.639    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X109Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.435    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X109Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/C
                         clock pessimism              0.000     1.435    
                         clock uncertainty            0.087     1.523    
    SLICE_X109Y123       FDCE (Remov_fdce_C_CLR)     -0.092     1.431    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/PRE
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.772%)  route 0.392ns (65.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.159     1.365    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.410 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.233     1.643    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X110Y123       FDPE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.435    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X110Y123       FDPE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/C
                         clock pessimism              0.000     1.435    
                         clock uncertainty            0.087     1.523    
    SLICE_X110Y123       FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.209ns (32.596%)  route 0.432ns (67.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.159     1.365    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.410 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.273     1.683    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.435    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.000     1.435    
                         clock uncertainty            0.087     1.523    
    SLICE_X113Y123       FDCE (Remov_fdce_C_CLR)     -0.092     1.431    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.209ns (32.596%)  route 0.432ns (67.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.159     1.365    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.410 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.273     1.683    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.435    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.000     1.435    
                         clock uncertainty            0.087     1.523    
    SLICE_X113Y123       FDCE (Remov_fdce_C_CLR)     -0.092     1.431    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.209ns (32.596%)  route 0.432ns (67.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.159     1.365    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X110Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.410 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.273     1.683    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.435    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.000     1.435    
                         clock uncertainty            0.087     1.523    
    SLICE_X113Y123       FDCE (Remov_fdce_C_CLR)     -0.092     1.431    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.253    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.244ns  (logic 0.105ns (8.441%)  route 1.139ns (91.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.139     1.139    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.105     1.244 r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.244    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X58Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.285     2.268    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X58Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.045ns (7.342%)  route 0.568ns (92.658%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.568     0.568    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.045     0.613 r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.613    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X58Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.847     1.213    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X58Y93         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.990ns  (logic 0.538ns (10.782%)  route 4.452ns (89.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433     3.240 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          3.757     6.997    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.105     7.102 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.695     7.797    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X11Y39         FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.327     2.309    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y39         FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.990ns  (logic 0.538ns (10.782%)  route 4.452ns (89.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433     3.240 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          3.757     6.997    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.105     7.102 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.695     7.797    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X11Y39         FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.327     2.309    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y39         FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.684ns  (logic 0.538ns (11.486%)  route 4.146ns (88.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433     3.240 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          3.637     6.877    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X36Y48         LUT1 (Prop_lut1_I0_O)        0.105     6.982 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.509     7.491    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X36Y48         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.254     2.236    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y48         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.684ns  (logic 0.538ns (11.486%)  route 4.146ns (88.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433     3.240 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          3.637     6.877    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X36Y48         LUT1 (Prop_lut1_I0_O)        0.105     6.982 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.509     7.491    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X36Y48         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.254     2.236    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y48         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.446ns  (logic 0.433ns (9.739%)  route 4.013ns (90.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433     3.240 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          4.013     7.253    main_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X41Y97         FDRE                                         r  main_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.235     2.218    main_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X41Y97         FDRE                                         r  main_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.187ns  (logic 0.538ns (12.850%)  route 3.649ns (87.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433     3.240 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          3.248     6.488    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X54Y54         LUT1 (Prop_lut1_I0_O)        0.105     6.593 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.400     6.994    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X54Y53         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.283     2.266    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X54Y53         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.187ns  (logic 0.538ns (12.850%)  route 3.649ns (87.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433     3.240 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          3.248     6.488    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X54Y54         LUT1 (Prop_lut1_I0_O)        0.105     6.593 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.400     6.994    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X54Y53         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.283     2.266    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X54Y53         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.070ns  (logic 0.505ns (12.409%)  route 3.565ns (87.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.433     2.512    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y80         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.379     2.891 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          2.303     5.194    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.126     5.320 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         1.262     6.582    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X18Y36         FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.324     2.306    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y36         FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.070ns  (logic 0.505ns (12.409%)  route 3.565ns (87.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.433     2.512    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y80         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.379     2.891 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          2.303     5.194    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.126     5.320 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         1.262     6.582    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X18Y36         FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.324     2.306    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y36         FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.644ns  (logic 0.538ns (14.763%)  route 3.106ns (85.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.433     3.240 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          2.599     5.839    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X50Y59         LUT1 (Prop_lut1_I0_O)        0.105     5.944 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.507     6.451    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X50Y59         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.224     2.207    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y59         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.548     0.884    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X47Y80         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]/Q
                         net (fo=1, routed)           0.107     1.118    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[18]
    SLICE_X47Y81         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.815     1.181    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X47Y81         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.548     0.884    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X43Y80         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]/Q
                         net (fo=1, routed)           0.107     1.118    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[26]
    SLICE_X43Y81         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.815     1.181    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X43Y81         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.550     0.886    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X43Y82         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/Q
                         net (fo=1, routed)           0.107     1.120    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[12]
    SLICE_X43Y83         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.817     1.183    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X43Y83         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.550     0.886    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X41Y82         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]/Q
                         net (fo=1, routed)           0.107     1.120    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[21]
    SLICE_X41Y83         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.817     1.183    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X41Y83         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.550     0.886    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X47Y82         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/Q
                         net (fo=1, routed)           0.107     1.120    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[24]
    SLICE_X47Y83         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.817     1.183    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X47Y83         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.550     0.886    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X45Y82         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/Q
                         net (fo=1, routed)           0.107     1.120    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[25]
    SLICE_X45Y83         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.817     1.183    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X45Y83         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.550     0.886    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X33Y80         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/Q
                         net (fo=1, routed)           0.107     1.120    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[4]
    SLICE_X33Y81         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.816     1.182    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X33Y81         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.551     0.887    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X35Y81         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/Q
                         net (fo=1, routed)           0.107     1.121    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[11]
    SLICE_X35Y82         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.817     1.183    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X35Y82         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.552     0.888    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X43Y84         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]/Q
                         net (fo=1, routed)           0.107     1.122    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[13]
    SLICE_X43Y85         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.819     1.185    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X43Y85         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.552     0.888    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X47Y84         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]/Q
                         net (fo=1, routed)           0.107     1.122    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[19]
    SLICE_X47Y85         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.819     1.185    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X47Y85         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.554ns  (logic 3.800ns (57.976%)  route 2.754ns (42.024%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          2.754     3.223    hdmi_data_OBUF[0]
    T16                  OBUF (Prop_obuf_I_O)         3.331     6.554 r  hdmi_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.554    hdmi_data[0]
    T16                                                               r  hdmi_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.461ns  (logic 3.817ns (59.089%)  route 2.643ns (40.911%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          2.643     3.112    hdmi_data_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.348     6.461 r  hdmi_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.461    hdmi_data[1]
    U17                                                               r  hdmi_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.371ns  (logic 3.847ns (60.393%)  route 2.523ns (39.607%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          2.523     2.992    hdmi_data_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         3.378     6.371 r  hdmi_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.371    hdmi_data[2]
    V15                                                               r  hdmi_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.252ns  (logic 3.848ns (61.556%)  route 2.403ns (38.444%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          2.403     2.872    hdmi_data_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         3.379     6.252 r  hdmi_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.252    hdmi_data[3]
    W15                                                               r  hdmi_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.931ns  (logic 3.768ns (63.524%)  route 2.164ns (36.476%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          2.164     2.633    hdmi_data_OBUF[4]
    U18                  OBUF (Prop_obuf_I_O)         3.299     5.931 r  hdmi_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.931    hdmi_data[4]
    U18                                                               r  hdmi_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 3.773ns (64.864%)  route 2.044ns (35.136%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          2.044     2.513    hdmi_data_OBUF[5]
    U19                  OBUF (Prop_obuf_I_O)         3.304     5.816 r  hdmi_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.816    hdmi_data[5]
    U19                                                               r  hdmi_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.629ns  (logic 3.731ns (66.281%)  route 1.898ns (33.719%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.898     2.367    hdmi_data_OBUF[6]
    N18                  OBUF (Prop_obuf_I_O)         3.262     5.629 r  hdmi_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.629    hdmi_data[6]
    N18                                                               r  hdmi_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.550ns  (logic 3.788ns (68.249%)  route 1.762ns (31.751%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.762     2.231    hdmi_data_OBUF[15]
    Y19                  OBUF (Prop_obuf_I_O)         3.319     5.550 r  hdmi_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.550    hdmi_data[15]
    Y19                                                               r  hdmi_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.524ns  (logic 3.746ns (67.810%)  route 1.778ns (32.190%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.778     2.247    hdmi_data_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         3.277     5.524 r  hdmi_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.524    hdmi_data[7]
    P19                                                               r  hdmi_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.448ns  (logic 3.794ns (69.638%)  route 1.654ns (30.362%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.654     2.123    hdmi_data_OBUF[14]
    Y18                  OBUF (Prop_obuf_I_O)         3.325     5.448 r  hdmi_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.448    hdmi_data[14]
    Y18                                                               r  hdmi_data[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.404ns (80.694%)  route 0.336ns (19.306%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.336     0.499    hdmi_data_OBUF[11]
    U20                  OBUF (Prop_obuf_I_O)         1.241     1.740 r  hdmi_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.740    hdmi_data[11]
    U20                                                               r  hdmi_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.403ns (79.829%)  route 0.355ns (20.171%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.355     0.518    hdmi_data_OBUF[10]
    T20                  OBUF (Prop_obuf_I_O)         1.240     1.758 r  hdmi_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.758    hdmi_data[10]
    T20                                                               r  hdmi_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.441ns (80.251%)  route 0.355ns (19.749%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.355     0.518    hdmi_data_OBUF[12]
    V20                  OBUF (Prop_obuf_I_O)         1.278     1.795 r  hdmi_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.795    hdmi_data[12]
    V20                                                               r  hdmi_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.382ns (76.797%)  route 0.417ns (23.203%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.417     0.580    hdmi_data_OBUF[9]
    P20                  OBUF (Prop_obuf_I_O)         1.219     1.799 r  hdmi_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.799    hdmi_data[9]
    P20                                                               r  hdmi_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.373ns (74.094%)  route 0.480ns (25.906%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.480     0.643    hdmi_data_OBUF[8]
    N20                  OBUF (Prop_obuf_I_O)         1.210     1.854 r  hdmi_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.854    hdmi_data[8]
    N20                                                               r  hdmi_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.447ns (77.692%)  route 0.415ns (22.308%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.415     0.578    hdmi_data_OBUF[13]
    W20                  OBUF (Prop_obuf_I_O)         1.284     1.862 r  hdmi_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.862    hdmi_data[13]
    W20                                                               r  hdmi_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 1.443ns (75.184%)  route 0.476ns (24.816%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.476     0.639    hdmi_data_OBUF[14]
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.919 r  hdmi_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.919    hdmi_data[14]
    Y18                                                               r  hdmi_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.395ns (71.977%)  route 0.543ns (28.023%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.543     0.706    hdmi_data_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         1.232     1.938 r  hdmi_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.938    hdmi_data[7]
    P19                                                               r  hdmi_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.437ns (73.119%)  route 0.528ns (26.881%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.528     0.691    hdmi_data_OBUF[15]
    Y19                  OBUF (Prop_obuf_I_O)         1.274     1.965 r  hdmi_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.965    hdmi_data[15]
    Y19                                                               r  hdmi_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.380ns (69.491%)  route 0.606ns (30.509%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y69        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.606     0.769    hdmi_data_OBUF[6]
    N18                  OBUF (Prop_obuf_I_O)         1.217     1.986 r  hdmi_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.986    hdmi_data[6]
    N18                                                               r  hdmi_data[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            noip_sck1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.439ns  (logic 3.557ns (37.686%)  route 5.882ns (62.314%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.667     2.667 f  
    PS7_X0Y0             PS7                          0.000     2.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     3.661    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.746 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.984     5.730    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.105     5.835 f  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           2.904     8.738    noip_sck1_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.367    12.106 f  noip_sck1_OBUF_inst/O
                         net (fo=0)                   0.000    12.106    noip_sck1
    Y17                                                               f  noip_sck1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            noip_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.153ns  (logic 3.561ns (38.902%)  route 5.592ns (61.098%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.667     2.667 f  
    PS7_X0Y0             PS7                          0.000     2.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     3.661    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.746 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.984     5.730    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.105     5.835 f  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           2.614     8.449    noip_sck_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.371    11.819 f  noip_sck_OBUF_inst/O
                         net (fo=0)                   0.000    11.819    noip_sck
    V13                                                               f  noip_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.749ns  (logic 3.797ns (43.404%)  route 4.952ns (56.596%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.374     2.453    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X51Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.379     2.832 r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/Q
                         net (fo=2, routed)           0.634     3.466    main_design_i/noip_ctrl_0/U0/pll_clk_en_reg_n_0_[0]
    SLICE_X51Y81         LUT2 (Prop_lut2_I0_O)        0.105     3.571 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           4.318     7.889    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         3.313    11.202 r  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.202    noip_clk_pll[0]
    Y7                                                                r  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            vddpix_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.400ns  (logic 3.747ns (44.605%)  route 4.653ns (55.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.374     2.453    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X51Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.379     2.832 r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/Q
                         net (fo=2, routed)           4.653     7.485    vddpix_toggle_OBUF[0]
    W8                   OBUF (Prop_obuf_I_O)         3.368    10.853 r  vddpix_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.853    vddpix_toggle[0]
    W8                                                                r  vddpix_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            vdd18_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.379ns  (logic 3.800ns (45.355%)  route 4.579ns (54.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.376     2.455    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X50Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.433     2.888 r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/Q
                         net (fo=2, routed)           4.579     7.467    vdd18_toggle_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.367    10.834 r  vdd18_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.834    vdd18_toggle[0]
    V8                                                                r  vdd18_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sw_enable_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.279ns  (logic 3.678ns (44.426%)  route 4.601ns (55.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.385     2.464    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X49Y90         FDPE                                         r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDPE (Prop_fdpe_C_Q)         0.379     2.843 r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/Q
                         net (fo=2, routed)           4.601     7.444    sw_enable_n_OBUF[0]
    Y6                   OBUF (Prop_obuf_I_O)         3.299    10.743 r  sw_enable_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.743    sw_enable_n[0]
    Y6                                                                r  sw_enable_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            noip_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.907ns  (logic 3.725ns (47.106%)  route 4.183ns (52.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.386     2.465    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X48Y92         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.379     2.844 r  main_design_i/noip_ctrl_0/U0/mosi_reg/Q
                         net (fo=3, routed)           4.183     7.027    noip_mosi_OBUF
    Y9                   OBUF (Prop_obuf_I_O)         3.346    10.372 r  noip_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    10.372    noip_mosi
    Y9                                                                r  noip_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.862ns  (logic 4.148ns (52.763%)  route 3.714ns (47.237%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.374     2.453    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X51Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.348     2.801 r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/Q
                         net (fo=2, routed)           0.844     3.645    main_design_i/noip_ctrl_0/U0/pll_clk_en_reg_n_0_[1]
    SLICE_X51Y81         LUT2 (Prop_lut2_I0_O)        0.253     3.898 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           2.869     6.768    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.547    10.315 r  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.315    noip_clk_pll[1]
    U15                                                               r  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            noip_rst_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.518ns  (logic 3.684ns (49.006%)  route 3.834ns (50.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.374     2.453    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X51Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.379     2.832 r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/Q
                         net (fo=2, routed)           3.834     6.666    noip_rst_n_OBUF[0]
    T9                   OBUF (Prop_obuf_I_O)         3.305     9.971 r  noip_rst_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.971    noip_rst_n[0]
    T9                                                                r  noip_rst_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            hdmi_pclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.993ns  (logic 3.359ns (48.030%)  route 3.634ns (51.970%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.667     2.667 f  
    PS7_X0Y0             PS7                          0.000     2.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     3.661    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.746 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        2.640     6.386    hdmi_pclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.274     9.660 f  hdmi_pclk_OBUF_inst/O
                         net (fo=0)                   0.000     9.660    hdmi_pclk
    R17                                                               f  hdmi_pclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/hdmi_ctrl_0/U0/red_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.938ns  (logic 0.164ns (17.486%)  route 0.774ns (82.514%))
  Logic Levels:           0  
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X112Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     1.206 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          0.774     1.980    main_design_i/hdmi_ctrl_0/U0/s00_axis_aresetn
    SLICE_X113Y69        LDCE                                         r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            hdmi_pclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.255ns (53.364%)  route 1.097ns (46.636%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.787     1.123    hdmi_pclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.229     2.352 r  hdmi_pclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.352    hdmi_pclk
    R17                                                               r  hdmi_pclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            vdd18_toggle[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.527ns (62.564%)  route 0.914ns (37.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.551     0.887    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X50Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.148     1.035 r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[1]/Q
                         net (fo=2, routed)           0.914     1.949    vdd18_toggle_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         1.379     3.328 r  vdd18_toggle_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.328    vdd18_toggle[1]
    U12                                                               r  vdd18_toggle[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            noip_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.586ns  (logic 1.396ns (38.930%)  route 2.190ns (61.070%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.799     1.135    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.045     1.180 r  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           1.081     2.261    noip_sck_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.325     3.586 r  noip_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.586    noip_sck
    V13                                                               r  noip_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            noip_ss[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.705ns  (logic 1.465ns (54.153%)  route 1.240ns (45.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.554     0.890    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X48Y90         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.031 r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/Q
                         net (fo=2, routed)           1.240     2.271    noip_ss_OBUF[1]
    Y16                  OBUF (Prop_obuf_I_O)         1.324     3.595 r  noip_ss_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.595    noip_ss[1]
    Y16                                                               r  noip_ss[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            vdd33_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.739ns  (logic 1.483ns (54.153%)  route 1.256ns (45.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.551     0.887    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X50Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.164     1.051 r  main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[0]/Q
                         net (fo=2, routed)           1.256     2.306    vdd33_toggle_OBUF[0]
    T12                  OBUF (Prop_obuf_I_O)         1.319     3.625 r  vdd33_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.625    vdd33_toggle[0]
    T12                                                               r  vdd33_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sw_enable_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.749ns  (logic 1.422ns (51.732%)  route 1.327ns (48.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.551     0.887    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X50Y90         FDPE                                         r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDPE (Prop_fdpe_C_Q)         0.164     1.051 r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/Q
                         net (fo=2, routed)           1.327     2.377    sw_enable_n_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.635 r  sw_enable_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.635    sw_enable_n[1]
    P14                                                               r  sw_enable_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            vddpix_toggle[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.756ns  (logic 1.468ns (53.247%)  route 1.289ns (46.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.550     0.886    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X51Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.128     1.014 r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/Q
                         net (fo=2, routed)           1.289     2.302    vddpix_toggle_OBUF[1]
    W13                  OBUF (Prop_obuf_I_O)         1.340     3.642 r  vddpix_toggle_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.642    vddpix_toggle[1]
    W13                                                               r  vddpix_toggle[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            noip_ss[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.762ns  (logic 1.439ns (52.109%)  route 1.323ns (47.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.554     0.890    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X48Y91         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.031 r  main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/Q
                         net (fo=2, routed)           1.323     2.353    noip_ss_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.298     3.652 r  noip_ss_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.652    noip_ss[0]
    T10                                                               r  noip_ss[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            noip_mosi1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.791ns  (logic 1.420ns (50.863%)  route 1.372ns (49.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.554     0.890    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X48Y92         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  main_design_i/noip_ctrl_0/U0/mosi_reg/Q
                         net (fo=3, routed)           1.372     2.402    noip_mosi1_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.279     3.681 r  noip_mosi1_OBUF_inst/O
                         net (fo=0)                   0.000     3.681    noip_mosi1
    T15                                                               r  noip_mosi1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.524ns  (logic 3.418ns (35.893%)  route 6.105ns (64.107%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           1.787     8.787    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X51Y81         LUT2 (Prop_lut2_I1_O)        0.105     8.892 f  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           4.318    13.210    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         3.313    16.524 f  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.524    noip_clk_pll[0]
    Y7                                                                f  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.328ns  (logic 3.671ns (44.083%)  route 4.657ns (55.917%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           1.787     8.787    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X51Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.911 f  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           2.869    11.781    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.547    15.328 f  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.328    noip_clk_pll[1]
    U15                                                               f  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            clk_test_port
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.222ns  (logic 3.413ns (47.266%)  route 3.808ns (52.734%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.994     7.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           2.814    10.893    clk_test_port_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.328    14.222 f  clk_test_port_OBUF_inst/O
                         net (fo=0)                   0.000    14.222    clk_test_port
    M15                                                               f  clk_test_port (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            clk_test_port
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.309ns (52.567%)  route 1.181ns (47.433%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.871     1.207    clk_test_port_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.283     2.490 r  clk_test_port_OBUF_inst/O
                         net (fo=0)                   0.000     2.490    clk_test_port
    M15                                                               r  clk_test_port (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.314ns  (logic 1.443ns (43.553%)  route 1.871ns (56.447%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.626     0.626    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X51Y81         LUT2 (Prop_lut2_I1_O)        0.042     0.668 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           1.244     1.913    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         1.401     3.314 r  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.314    noip_clk_pll[1]
    U15                                                               r  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.896ns  (logic 1.313ns (33.711%)  route 2.582ns (66.289%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.626     0.626    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X51Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.671 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           1.956     2.627    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         1.268     3.896 r  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.896    noip_clk_pll[0]
    Y7                                                                r  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.956ns  (logic 1.565ns (31.567%)  route 3.392ns (68.433%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 4.882 - 2.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.392     4.851    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.105     4.956 r  main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1/O
                         net (fo=1, routed)           0.000     4.956    main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1_n_0
    SLICE_X46Y91         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.667     2.667 f  
    PS7_X0Y0             PS7                          0.000     2.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.233     4.882    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y91         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.941ns  (logic 1.565ns (31.663%)  route 3.377ns (68.337%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 4.882 - 2.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.377     4.836    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.105     4.941 r  main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1/O
                         net (fo=1, routed)           0.000     4.941    main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1_n_0
    SLICE_X46Y91         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.667     2.667 f  
    PS7_X0Y0             PS7                          0.000     2.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.233     4.882    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y91         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.841ns  (logic 1.565ns (32.321%)  route 3.276ns (67.679%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 4.882 - 2.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.276     4.736    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.105     4.841 r  main_design_i/noip_ctrl_0/U0/read_spi_data[12]_i_1/O
                         net (fo=1, routed)           0.000     4.841    main_design_i/noip_ctrl_0/U0/read_spi_data[12]_i_1_n_0
    SLICE_X46Y91         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.667     2.667 f  
    PS7_X0Y0             PS7                          0.000     2.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.233     4.882    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y91         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.837ns  (logic 1.565ns (32.347%)  route 3.272ns (67.653%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 4.882 - 2.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.272     4.732    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.105     4.837 r  main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1/O
                         net (fo=1, routed)           0.000     4.837    main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1_n_0
    SLICE_X46Y91         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.667     2.667 f  
    PS7_X0Y0             PS7                          0.000     2.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.233     4.882    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y91         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.803ns  (logic 1.565ns (32.578%)  route 3.238ns (67.422%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 4.883 - 2.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.238     4.698    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.105     4.803 r  main_design_i/noip_ctrl_0/U0/read_spi_data[3]_i_1/O
                         net (fo=1, routed)           0.000     4.803    main_design_i/noip_ctrl_0/U0/read_spi_data[3]_i_1_n_0
    SLICE_X46Y92         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.667     2.667 f  
    PS7_X0Y0             PS7                          0.000     2.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.234     4.883    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y92         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.798ns  (logic 1.565ns (32.609%)  route 3.234ns (67.391%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 4.883 - 2.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.234     4.693    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X48Y93         LUT6 (Prop_lut6_I0_O)        0.105     4.798 r  main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1/O
                         net (fo=1, routed)           0.000     4.798    main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1_n_0
    SLICE_X48Y93         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.667     2.667 f  
    PS7_X0Y0             PS7                          0.000     2.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.234     4.883    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X48Y93         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.693ns  (logic 1.565ns (33.339%)  route 3.128ns (66.661%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 4.884 - 2.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.128     4.588    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X42Y92         LUT6 (Prop_lut6_I0_O)        0.105     4.693 r  main_design_i/noip_ctrl_0/U0/read_spi_data[6]_i_1/O
                         net (fo=1, routed)           0.000     4.693    main_design_i/noip_ctrl_0/U0/read_spi_data[6]_i_1_n_0
    SLICE_X42Y92         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.667     2.667 f  
    PS7_X0Y0             PS7                          0.000     2.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.235     4.884    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y92         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.587ns  (logic 1.565ns (34.109%)  route 3.022ns (65.891%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 4.883 - 2.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.022     4.482    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.105     4.587 r  main_design_i/noip_ctrl_0/U0/read_spi_data[4]_i_1/O
                         net (fo=1, routed)           0.000     4.587    main_design_i/noip_ctrl_0/U0/read_spi_data[4]_i_1_n_0
    SLICE_X42Y91         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.667     2.667 f  
    PS7_X0Y0             PS7                          0.000     2.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.234     4.883    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y91         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.530ns  (logic 1.565ns (34.540%)  route 2.965ns (65.460%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 4.883 - 2.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.965     4.425    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.105     4.530 r  main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1/O
                         net (fo=1, routed)           0.000     4.530    main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1_n_0
    SLICE_X46Y92         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.667     2.667 f  
    PS7_X0Y0             PS7                          0.000     2.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.234     4.883    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y92         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.514ns  (logic 1.565ns (34.658%)  route 2.950ns (65.342%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 4.883 - 2.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.950     4.409    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.105     4.514 r  main_design_i/noip_ctrl_0/U0/read_spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     4.514    main_design_i/noip_ctrl_0/U0/read_spi_data[9]_i_1_n_0
    SLICE_X46Y92         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.667     2.667 f  
    PS7_X0Y0             PS7                          0.000     2.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        1.234     4.883    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y92         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.045ns (6.407%)  route 0.657ns (93.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.501     0.501    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X44Y90         LUT1 (Prop_lut1_I0_O)        0.045     0.546 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.157     0.702    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X45Y91         FDPE                                         f  main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.823     1.189    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y91         FDPE                                         r  main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.045ns (6.407%)  route 0.657ns (93.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.501     0.501    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X44Y90         LUT1 (Prop_lut1_I0_O)        0.045     0.546 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.157     0.702    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X45Y91         FDPE                                         f  main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.823     1.189    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y91         FDPE                                         r  main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.045ns (6.407%)  route 0.657ns (93.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.501     0.501    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X44Y90         LUT1 (Prop_lut1_I0_O)        0.045     0.546 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.157     0.702    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X45Y91         FDPE                                         f  main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.823     1.189    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y91         FDPE                                         r  main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[2]/C

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[3]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.045ns (6.407%)  route 0.657ns (93.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.501     0.501    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X44Y90         LUT1 (Prop_lut1_I0_O)        0.045     0.546 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.157     0.702    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X45Y91         FDPE                                         f  main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.823     1.189    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y91         FDPE                                         r  main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[3]/C

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.045ns (6.194%)  route 0.681ns (93.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.501     0.501    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X44Y90         LUT1 (Prop_lut1_I0_O)        0.045     0.546 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.181     0.726    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X48Y94         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.667     2.667 f  
    PS7_X0Y0             PS7                          0.000     2.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     3.003    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.033 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.824     3.857    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X48Y94         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.045ns (6.194%)  route 0.681ns (93.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.501     0.501    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X44Y90         LUT1 (Prop_lut1_I0_O)        0.045     0.546 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.181     0.726    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X48Y94         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.667     2.667 f  
    PS7_X0Y0             PS7                          0.000     2.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     3.003    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.033 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.824     3.857    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X48Y94         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.045ns (6.194%)  route 0.681ns (93.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.501     0.501    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X44Y90         LUT1 (Prop_lut1_I0_O)        0.045     0.546 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.181     0.726    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X48Y94         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.667     2.667 f  
    PS7_X0Y0             PS7                          0.000     2.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     3.003    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.033 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.824     3.857    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X48Y94         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.045ns (6.193%)  route 0.682ns (93.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.501     0.501    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X44Y90         LUT1 (Prop_lut1_I0_O)        0.045     0.546 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.181     0.727    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X44Y96         FDCE                                         f  main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.824     1.190    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y96         FDCE                                         r  main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[16]/C

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.045ns (6.193%)  route 0.682ns (93.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.501     0.501    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X44Y90         LUT1 (Prop_lut1_I0_O)        0.045     0.546 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.181     0.727    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X44Y96         FDCE                                         f  main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.824     1.190    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y96         FDCE                                         r  main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[17]/C

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.045ns (6.193%)  route 0.682ns (93.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.501     0.501    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X44Y90         LUT1 (Prop_lut1_I0_O)        0.045     0.546 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.181     0.727    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X44Y96         FDCE                                         f  main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7324, routed)        0.824     1.190    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y96         FDCE                                         r  main_design_i/noip_ctrl_0/U0/write_data_ctr_reg[20]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  lvds_clk_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_dout2_0_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.960ns  (logic 0.960ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  lvds_dout2_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_n[2]
    M17                  IBUFDS (Prop_ibufds_IB_O)    0.960     0.960 r  main_design_i/lvds_selectio_data_0/inst/pins[2].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.960    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_2
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.153    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.224     2.377 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.240     2.617    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.913ns  (logic 0.913ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 f  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_n[3]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 r  main_design_i/lvds_selectio_data_0/inst/pins[3].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.913    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_3
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.153    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.224     2.377 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.237     2.614    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.878ns  (logic 0.878ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_n[4]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_selectio_data_0/inst/pins[4].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.878    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_4
    ILOGIC_X1Y126        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.153    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.224     2.377 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.231     2.608    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y126        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout0_0_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.866ns  (logic 0.866ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  lvds_dout0_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_n[0]
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.866     0.866 r  main_design_i/lvds_selectio_data_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.866    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_0
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.153    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.224     2.377 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.246     2.623    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout1_0_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.854ns  (logic 0.854ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 f  lvds_dout1_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_n[1]
    F16                  IBUFDS (Prop_ibufds_IB_O)    0.854     0.854 r  main_design_i/lvds_selectio_data_0/inst/pins[1].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.854    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_1
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.153    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.224     2.377 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.244     2.621    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_dout1_0_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.348ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  lvds_dout1_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_p[1]
    F16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/pins[1].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.348    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_1
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.662    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.517     1.179 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.108     1.287    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout0_0_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.360ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  lvds_dout0_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_p[0]
    D19                  IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  main_design_i/lvds_selectio_data_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.360    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_0
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.662    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.517     1.179 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.110     1.289    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.372ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_p[4]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_0/inst/pins[4].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.372    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_4
    ILOGIC_X1Y126        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.662    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.517     1.179 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.098     1.277    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y126        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.407ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_p[3]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/pins[3].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.407    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_3
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.662    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.517     1.179 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.103     1.282    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout2_0_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.453ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  lvds_dout2_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_p[2]
    M17                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  main_design_i/lvds_selectio_data_0/inst/pins[2].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.453    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_2
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.662    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.517     1.179 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.105     1.284    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  lvds_clk_1

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_dout2_1_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.973ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 f  lvds_dout2_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_n[2]
    K14                  IBUFDS (Prop_ibufds_IB_O)    0.973     0.973 r  main_design_i/lvds_selectio_data_1/inst/pins[2].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.973    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_2
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.178    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.224     2.402 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.245     2.646    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.944ns  (logic 0.944ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 f  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_n[3]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 r  main_design_i/lvds_selectio_data_1/inst/pins[3].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.944    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_3
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.178    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.224     2.402 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.246     2.647    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.876ns  (logic 0.876ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_n[4]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/pins[4].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.876    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_4
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.178    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.224     2.402 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.248     2.649    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout0_1_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.861ns  (logic 0.861ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  lvds_dout0_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_n[0]
    G17                  IBUFDS (Prop_ibufds_IB_O)    0.861     0.861 r  main_design_i/lvds_selectio_data_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.861    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_0
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.178    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.224     2.402 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.239     2.640    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout1_1_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.855ns  (logic 0.855ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G20                                               0.000     0.000 f  lvds_dout1_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_n[1]
    G19                  IBUFDS (Prop_ibufds_IB_O)    0.855     0.855 r  main_design_i/lvds_selectio_data_1/inst/pins[1].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.855    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_1
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.178    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.224     2.402 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.244     2.645    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_dout1_1_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.349ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  lvds_dout1_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_p[1]
    G19                  IBUFDS (Prop_ibufds_I_O)     0.349     0.349 r  main_design_i/lvds_selectio_data_1/inst/pins[1].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.349    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_1
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.108     1.312    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout0_1_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.355ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  lvds_dout0_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_p[0]
    G17                  IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  main_design_i/lvds_selectio_data_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.355    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_0
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.105     1.309    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.370ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_p[4]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  main_design_i/lvds_selectio_data_1/inst/pins[4].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.370    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_4
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.112     1.316    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.437ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_p[3]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  main_design_i/lvds_selectio_data_1/inst/pins[3].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.437    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_3
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.110     1.314    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout2_1_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  lvds_dout2_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_p[2]
    K14                  IBUFDS (Prop_ibufds_I_O)     0.465     0.465 r  main_design_i/lvds_selectio_data_1/inst/pins[2].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.465    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_2
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.109     1.313    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLK





