// Seed: 1502698974
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  wire [( "" ) : 1] id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd3,
    parameter id_1 = 32'd60,
    parameter id_3 = 32'd40
) (
    output wire _id_0,
    input uwire _id_1,
    output wor id_2,
    input supply1 _id_3
);
  wire [id_3 : 1] id_5;
  uwire id_6 = (1 - 1) ^ 1;
  logic [id_0 : id_1] id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6
  );
endmodule
