#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x121630150 .scope module, "RiscVCPU_tb" "RiscVCPU_tb" 2 11;
 .timescale -9 -12;
L_0x121644c80 .functor BUFZ 32, v0x121641a30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x121645010 .functor BUFZ 32, L_0x121644d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1216427e0_3 .array/port v0x1216427e0, 3;
L_0x1216450c0 .functor BUFZ 32, v0x1216427e0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1216427e0_4 .array/port v0x1216427e0, 4;
L_0x121645130 .functor BUFZ 32, v0x1216427e0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x121643bd0_0 .net *"_ivl_2", 31 0, L_0x121644d30;  1 drivers
v0x121643c60_0 .net *"_ivl_4", 31 0, L_0x121644e90;  1 drivers
v0x121643cf0_0 .net *"_ivl_5", 29 0, L_0x121644dd0;  1 drivers
L_0x1280780e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x121643d80_0 .net *"_ivl_7", 1 0, L_0x1280780e8;  1 drivers
v0x121643e10_0 .var "clk", 0 0;
v0x121643ee0_0 .net "instruction", 31 0, L_0x121645010;  1 drivers
v0x121643f70_0 .net "pc", 31 0, L_0x121644c80;  1 drivers
v0x121644010_0 .net "reg_x3", 31 0, L_0x1216450c0;  1 drivers
v0x1216440c0_0 .net "reg_x4", 31 0, L_0x121645130;  1 drivers
v0x1216441d0_0 .var "reset", 0 0;
L_0x121644d30 .array/port v0x1216416a0, L_0x121644e90;
L_0x121644e90 .concat [ 30 2 0 0], L_0x121644dd0, L_0x1280780e8;
S_0x12162fb20 .scope module, "cpu" "RiscVCPU" 2 22, 3 1 0, S_0x121630150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x121642d80_0 .net "ALUControl", 3 0, v0x1216405a0_0;  1 drivers
v0x121642e30_0 .net "ALUOp", 1 0, v0x121640650_0;  1 drivers
v0x121642ed0_0 .net "Zero", 0 0, L_0x121644b60;  1 drivers
v0x121642fa0_0 .net "alu_result", 31 0, v0x12163fff0_0;  1 drivers
v0x121643070_0 .net "branch", 0 0, v0x1216406e0_0;  1 drivers
v0x121643140_0 .net "clk", 0 0, v0x121643e10_0;  1 drivers
v0x121643210_0 .net "instruction", 31 0, v0x121641600_0;  1 drivers
v0x1216432e0_0 .net "mem_read", 0 0, v0x121640790_0;  1 drivers
v0x121643370_0 .net "mem_write", 0 0, v0x121640830_0;  1 drivers
v0x121643480_0 .net "opcode", 6 0, L_0x1216444d0;  1 drivers
v0x121643510_0 .net "pc", 31 0, v0x121641a30_0;  1 drivers
v0x1216435a0_0 .net "rd", 4 0, L_0x121644430;  1 drivers
v0x121643670_0 .net "read_data1", 31 0, L_0x121644790;  1 drivers
v0x121643740_0 .net "read_data2", 31 0, L_0x121644a80;  1 drivers
v0x121643810_0 .net "reg_write", 0 0, v0x1216409c0_0;  1 drivers
v0x1216438e0_0 .net "reset", 0 0, v0x1216441d0_0;  1 drivers
v0x121643970_0 .net "rs1", 4 0, L_0x121644260;  1 drivers
v0x121643b40_0 .net "rs2", 4 0, L_0x121644310;  1 drivers
S_0x12162f590 .scope module, "ALU" "ALU" 3 50, 4 1 0, S_0x12162fb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0x12162fa10_0 .net "A", 31 0, L_0x121644790;  alias, 1 drivers
v0x12163fe80_0 .net "ALUControl", 3 0, v0x1216405a0_0;  alias, 1 drivers
v0x12163ff30_0 .net "B", 31 0, L_0x121644a80;  alias, 1 drivers
v0x12163fff0_0 .var "Result", 31 0;
v0x1216400a0_0 .net "Zero", 0 0, L_0x121644b60;  alias, 1 drivers
L_0x1280780a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121640180_0 .net/2u *"_ivl_0", 31 0, L_0x1280780a0;  1 drivers
E_0x121613970 .event anyedge, v0x12163fe80_0, v0x12162fa10_0, v0x12163ff30_0;
L_0x121644b60 .cmp/eq 32, v0x12163fff0_0, L_0x1280780a0;
S_0x1216402b0 .scope module, "CU" "ControlUnit" 3 40, 5 1 0, S_0x12162fb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "mem_read";
    .port_info 2 /OUTPUT 1 "mem_write";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 2 "ALUOp";
    .port_info 6 /OUTPUT 4 "ALUControl";
v0x1216405a0_0 .var "ALUControl", 3 0;
v0x121640650_0 .var "ALUOp", 1 0;
v0x1216406e0_0 .var "branch", 0 0;
v0x121640790_0 .var "mem_read", 0 0;
v0x121640830_0 .var "mem_write", 0 0;
v0x121640910_0 .net "opcode", 6 0, L_0x1216444d0;  alias, 1 drivers
v0x1216409c0_0 .var "reg_write", 0 0;
E_0x121640560 .event anyedge, v0x121640910_0;
S_0x121640b10 .scope module, "ID" "InstructionDecode" 3 21, 6 1 0, S_0x12162fb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 5 "rs1";
    .port_info 2 /OUTPUT 5 "rs2";
    .port_info 3 /OUTPUT 5 "rd";
    .port_info 4 /OUTPUT 7 "opcode";
v0x121640d50_0 .net "instruction", 31 0, v0x121641600_0;  alias, 1 drivers
v0x121640df0_0 .net "opcode", 6 0, L_0x1216444d0;  alias, 1 drivers
v0x121640eb0_0 .net "rd", 4 0, L_0x121644430;  alias, 1 drivers
v0x121640f60_0 .net "rs1", 4 0, L_0x121644260;  alias, 1 drivers
v0x121641010_0 .net "rs2", 4 0, L_0x121644310;  alias, 1 drivers
L_0x121644260 .part v0x121641600_0, 15, 5;
L_0x121644310 .part v0x121641600_0, 20, 5;
L_0x121644430 .part v0x121641600_0, 7, 5;
L_0x1216444d0 .part v0x121641600_0, 0, 7;
S_0x121641180 .scope module, "IF" "InstructionFetch" 3 14, 7 1 0, S_0x12162fb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instruction";
v0x121641550_0 .net "clk", 0 0, v0x121643e10_0;  alias, 1 drivers
v0x121641600_0 .var "instruction", 31 0;
v0x1216416a0 .array "memory", 31 0, 31 0;
v0x121641a30_0 .var "pc", 31 0;
v0x121641ae0_0 .net "reset", 0 0, v0x1216441d0_0;  alias, 1 drivers
v0x1216416a0_0 .array/port v0x1216416a0, 0;
v0x1216416a0_1 .array/port v0x1216416a0, 1;
v0x1216416a0_2 .array/port v0x1216416a0, 2;
E_0x1216413a0/0 .event anyedge, v0x121641a30_0, v0x1216416a0_0, v0x1216416a0_1, v0x1216416a0_2;
v0x1216416a0_3 .array/port v0x1216416a0, 3;
v0x1216416a0_4 .array/port v0x1216416a0, 4;
v0x1216416a0_5 .array/port v0x1216416a0, 5;
v0x1216416a0_6 .array/port v0x1216416a0, 6;
E_0x1216413a0/1 .event anyedge, v0x1216416a0_3, v0x1216416a0_4, v0x1216416a0_5, v0x1216416a0_6;
v0x1216416a0_7 .array/port v0x1216416a0, 7;
v0x1216416a0_8 .array/port v0x1216416a0, 8;
v0x1216416a0_9 .array/port v0x1216416a0, 9;
v0x1216416a0_10 .array/port v0x1216416a0, 10;
E_0x1216413a0/2 .event anyedge, v0x1216416a0_7, v0x1216416a0_8, v0x1216416a0_9, v0x1216416a0_10;
v0x1216416a0_11 .array/port v0x1216416a0, 11;
v0x1216416a0_12 .array/port v0x1216416a0, 12;
v0x1216416a0_13 .array/port v0x1216416a0, 13;
v0x1216416a0_14 .array/port v0x1216416a0, 14;
E_0x1216413a0/3 .event anyedge, v0x1216416a0_11, v0x1216416a0_12, v0x1216416a0_13, v0x1216416a0_14;
v0x1216416a0_15 .array/port v0x1216416a0, 15;
v0x1216416a0_16 .array/port v0x1216416a0, 16;
v0x1216416a0_17 .array/port v0x1216416a0, 17;
v0x1216416a0_18 .array/port v0x1216416a0, 18;
E_0x1216413a0/4 .event anyedge, v0x1216416a0_15, v0x1216416a0_16, v0x1216416a0_17, v0x1216416a0_18;
v0x1216416a0_19 .array/port v0x1216416a0, 19;
v0x1216416a0_20 .array/port v0x1216416a0, 20;
v0x1216416a0_21 .array/port v0x1216416a0, 21;
v0x1216416a0_22 .array/port v0x1216416a0, 22;
E_0x1216413a0/5 .event anyedge, v0x1216416a0_19, v0x1216416a0_20, v0x1216416a0_21, v0x1216416a0_22;
v0x1216416a0_23 .array/port v0x1216416a0, 23;
v0x1216416a0_24 .array/port v0x1216416a0, 24;
v0x1216416a0_25 .array/port v0x1216416a0, 25;
v0x1216416a0_26 .array/port v0x1216416a0, 26;
E_0x1216413a0/6 .event anyedge, v0x1216416a0_23, v0x1216416a0_24, v0x1216416a0_25, v0x1216416a0_26;
v0x1216416a0_27 .array/port v0x1216416a0, 27;
v0x1216416a0_28 .array/port v0x1216416a0, 28;
v0x1216416a0_29 .array/port v0x1216416a0, 29;
v0x1216416a0_30 .array/port v0x1216416a0, 30;
E_0x1216413a0/7 .event anyedge, v0x1216416a0_27, v0x1216416a0_28, v0x1216416a0_29, v0x1216416a0_30;
v0x1216416a0_31 .array/port v0x1216416a0, 31;
E_0x1216413a0/8 .event anyedge, v0x1216416a0_31;
E_0x1216413a0 .event/or E_0x1216413a0/0, E_0x1216413a0/1, E_0x1216413a0/2, E_0x1216413a0/3, E_0x1216413a0/4, E_0x1216413a0/5, E_0x1216413a0/6, E_0x1216413a0/7, E_0x1216413a0/8;
E_0x121641500 .event posedge, v0x121641ae0_0, v0x121641550_0;
L_0x121644dd0 .part v0x121641a30_0, 2, 30;
S_0x121641c00 .scope module, "RF" "RegisterFile" 3 29, 8 1 0, S_0x12162fb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0x121644790 .functor BUFZ 32, L_0x121644570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x121644a80 .functor BUFZ 32, L_0x121644840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x121641f40_0 .net *"_ivl_0", 31 0, L_0x121644570;  1 drivers
v0x121642000_0 .net *"_ivl_10", 6 0, L_0x121644900;  1 drivers
L_0x128078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1216420a0_0 .net *"_ivl_13", 1 0, L_0x128078058;  1 drivers
v0x121642150_0 .net *"_ivl_2", 6 0, L_0x121644610;  1 drivers
L_0x128078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x121642200_0 .net *"_ivl_5", 1 0, L_0x128078010;  1 drivers
v0x1216422f0_0 .net *"_ivl_8", 31 0, L_0x121644840;  1 drivers
v0x1216423a0_0 .net "clk", 0 0, v0x121643e10_0;  alias, 1 drivers
v0x121642430_0 .net "read_data1", 31 0, L_0x121644790;  alias, 1 drivers
v0x1216424e0_0 .net "read_data2", 31 0, L_0x121644a80;  alias, 1 drivers
v0x121642610_0 .net "read_reg1", 4 0, L_0x121644260;  alias, 1 drivers
v0x1216426a0_0 .net "read_reg2", 4 0, L_0x121644310;  alias, 1 drivers
v0x121642730_0 .net "reg_write", 0 0, v0x1216409c0_0;  alias, 1 drivers
v0x1216427e0 .array "registers", 0 31, 31 0;
v0x121642b60_0 .net "write_data", 31 0, v0x12163fff0_0;  alias, 1 drivers
v0x121642c20_0 .net "write_reg", 4 0, L_0x121644430;  alias, 1 drivers
E_0x121641f00 .event posedge, v0x121641550_0;
L_0x121644570 .array/port v0x1216427e0, L_0x121644610;
L_0x121644610 .concat [ 5 2 0 0], L_0x121644260, L_0x128078010;
L_0x121644840 .array/port v0x1216427e0, L_0x121644900;
L_0x121644900 .concat [ 5 2 0 0], L_0x121644310, L_0x128078058;
    .scope S_0x121641180;
T_0 ;
    %wait E_0x121641500;
    %load/vec4 v0x121641ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x121641a30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x121641a30_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x121641a30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x121641180;
T_1 ;
    %pushi/vec4 1114547, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216416a0, 4, 0;
    %pushi/vec4 3179059, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216416a0, 4, 0;
    %pushi/vec4 4293299, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216416a0, 4, 0;
    %pushi/vec4 5276467, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216416a0, 4, 0;
    %pushi/vec4 51, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216416a0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x121641180;
T_2 ;
    %wait E_0x1216413a0;
    %load/vec4 v0x121641a30_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x1216416a0, 4;
    %store/vec4 v0x121641600_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x121641c00;
T_3 ;
    %wait E_0x121641f00;
    %load/vec4 v0x121642730_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x121642c20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x121642b60_0;
    %load/vec4 v0x121642c20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1216427e0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1216402b0;
T_4 ;
    %wait E_0x121640560;
    %load/vec4 v0x121640910_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121640790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121640830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1216406e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1216409c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x121640650_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1216405a0_0, 0, 4;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121640790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121640830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1216406e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1216409c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x121640650_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1216405a0_0, 0, 4;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121640790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121640830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1216406e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1216409c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x121640650_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1216405a0_0, 0, 4;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121640790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121640830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1216406e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1216409c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x121640650_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1216405a0_0, 0, 4;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121640790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121640830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1216406e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1216409c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x121640650_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1216405a0_0, 0, 4;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12162f590;
T_5 ;
    %wait E_0x121613970;
    %load/vec4 v0x12163fe80_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x12162fa10_0;
    %load/vec4 v0x12163ff30_0;
    %add;
    %store/vec4 v0x12163fff0_0, 0, 32;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x12162fa10_0;
    %load/vec4 v0x12163ff30_0;
    %sub;
    %store/vec4 v0x12163fff0_0, 0, 32;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x121630150;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121643e10_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v0x121643e10_0;
    %inv;
    %store/vec4 v0x121643e10_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x121630150;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1216441d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1216441d0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216427e0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216427e0, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216416a0, 4, 0;
    %pushi/vec4 1147443, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216416a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216416a0, 4, 0;
    %pushi/vec4 4292899, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216416a0, 4, 0;
    %pushi/vec4 2130019, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216416a0, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216416a0, 4, 0;
    %pushi/vec4 1147443, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1216416a0, 4, 0;
    %delay 100000, 0;
    %vpi_call 2 60 "$display", "Register x3 = %h", &A<v0x1216427e0, 3> {0 0 0};
    %vpi_call 2 61 "$display", "Register x4 = %h", &A<v0x1216427e0, 4> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1216427e0, 4;
    %cmpi/e 3, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.2, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1216427e0, 4;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 2 64 "$display", "TEST PASSED" {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call 2 66 "$display", "TEST FAILED" {0 0 0};
T_7.1 ;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x121630150;
T_8 ;
    %vpi_call 2 74 "$monitor", "Time = %0t | PC = %h | Instruction = %h | x3 = %h | x4 = %h", $time, v0x121643f70_0, v0x121643ee0_0, v0x121644010_0, v0x1216440c0_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "RiscVCPU_tb.v";
    "RiscVCPU.v";
    "./ALU.v";
    "./ControlUnit.v";
    "./InstructionDecode.v";
    "./InstructionFetch.v";
    "./RegisterFile.v";
