// Seed: 3998677091
module module_0 (
    output wand id_0,
    output supply0 id_1
);
  wor id_3;
  assign id_3 = 1;
  assign id_3 = id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd42
) (
    input supply1 _id_0,
    output tri id_1,
    output supply1 id_2,
    output tri1 id_3
);
  assign id_3 = (id_0);
  initial begin : LABEL_0
    assert (-1);
    assign id_2 = -1;
  end
  tri [id_0 : -1] id_5, id_6;
  assign id_3 = 1;
  assign id_6 = 1 * -1;
  assign id_5 = 1 + id_6 ? 1 : id_6;
  module_0 modCall_1 (
      id_1,
      id_3
  );
  assign modCall_1.id_0 = 0;
  logic id_7;
  ;
endmodule
