

================================================================
== Vitis HLS Report for 'conv_7x7'
================================================================
* Date:           Wed Mar 22 11:02:36 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.949 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    31649|    31649|  0.316 ms|  0.316 ms|  31649|  31649|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- KERNEL_HEIGHT  |    31648|    31648|       344|          -|          -|    92|        no|
        | + WIDTH         |      340|      340|        17|          -|          -|    20|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 7 
7 --> 8 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 9 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%oh = alloca i32 1"   --->   Operation 10 'alloca' 'oh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel = alloca i32 1"   --->   Operation 11 'alloca' 'kernel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i112 %W_buf"   --->   Operation 13 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 14 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 15 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 16 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 17 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%val_V_loc = alloca i64 1"   --->   Operation 18 'alloca' 'val_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln31 = store i7 0, i7 %indvar_flatten" [conv_7x7.cpp:31]   --->   Operation 19 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln31 = store i3 0, i3 %kernel" [conv_7x7.cpp:31]   --->   Operation 20 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln31 = store i5 0, i5 %oh" [conv_7x7.cpp:31]   --->   Operation 21 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln31 = store i6 0, i6 %h" [conv_7x7.cpp:31]   --->   Operation 22 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln31 = br void %WIDTH" [conv_7x7.cpp:31]   --->   Operation 23 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.28>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_1 = load i3 %kernel"   --->   Operation 24 'load' 'kernel_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [conv_7x7.cpp:31]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = trunc i3 %kernel_1"   --->   Operation 26 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.82ns)   --->   "%tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_read_4, i16 %p_read_3, i16 %p_read_2, i16 %p_read_1, i2 %empty"   --->   Operation 27 'mux' 'tmp_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.48ns)   --->   "%icmp_ln31 = icmp_eq  i7 %indvar_flatten_load, i7 92" [conv_7x7.cpp:31]   --->   Operation 28 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.87ns)   --->   "%add_ln31_1 = add i7 %indvar_flatten_load, i7 1" [conv_7x7.cpp:31]   --->   Operation 29 'add' 'add_ln31_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc71, void %for.end73" [conv_7x7.cpp:31]   --->   Operation 30 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%oh_load = load i5 %oh" [conv_7x7.cpp:36]   --->   Operation 31 'load' 'oh_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.65ns)   --->   "%add_ln31 = add i3 %kernel_1, i3 1" [conv_7x7.cpp:31]   --->   Operation 32 'add' 'add_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.36ns)   --->   "%icmp_ln36 = icmp_eq  i5 %oh_load, i5 23" [conv_7x7.cpp:36]   --->   Operation 33 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln31)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.98ns)   --->   "%select_ln31_2 = select i1 %icmp_ln36, i3 %add_ln31, i3 %kernel_1" [conv_7x7.cpp:31]   --->   Operation 34 'select' 'select_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_57 = trunc i3 %add_ln31" [conv_7x7.cpp:31]   --->   Operation 35 'trunc' 'empty_57' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.82ns)   --->   "%tmp_91_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_read_4, i16 %p_read_3, i16 %p_read_2, i16 %p_read_1, i2 %empty_57" [conv_7x7.cpp:31]   --->   Operation 36 'mux' 'tmp_91_mid1' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns)   --->   "%select_ln31_3 = select i1 %icmp_ln36, i16 %tmp_91_mid1, i16 %tmp_2" [conv_7x7.cpp:31]   --->   Operation 37 'select' 'select_ln31_3' <Predicate = (!icmp_ln31)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln77 = ret" [conv_7x7.cpp:77]   --->   Operation 38 'ret' 'ret_ln77' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 39 [1/1] (1.21ns)   --->   "%select_ln31 = select i1 %icmp_ln36, i5 0, i5 %oh_load" [conv_7x7.cpp:31]   --->   Operation 39 'select' 'select_ln31' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i3 %select_ln31_2"   --->   Operation 40 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (3.36ns) (grouped into DSP with root node empty_58)   --->   "%mul_ln1319 = mul i7 %zext_ln1319, i7 23"   --->   Operation 41 'mul' 'mul_ln1319' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%select_ln31_cast = zext i5 %select_ln31" [conv_7x7.cpp:31]   --->   Operation 42 'zext' 'select_ln31_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (root node of the DSP)   --->   "%empty_58 = add i7 %mul_ln1319, i7 %select_ln31_cast"   --->   Operation 43 'add' 'empty_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_cast8 = zext i7 %empty_58"   --->   Operation 44 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%Y_buf_addr = getelementptr i320 %Y_buf, i64 0, i64 %p_cast8"   --->   Operation 45 'getelementptr' 'Y_buf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%Y_buf_load = load i7 %Y_buf_addr" [conv_7x7.cpp:71]   --->   Operation 46 'load' 'Y_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 320> <Depth = 92> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%h_load = load i6 %h" [conv_7x7.cpp:31]   --->   Operation 47 'load' 'h_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KERNEL_HEIGHT_str"   --->   Operation 48 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 92, i64 92, i64 92"   --->   Operation 49 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.18ns)   --->   "%select_ln31_1 = select i1 %icmp_ln36, i6 0, i6 %h_load" [conv_7x7.cpp:31]   --->   Operation 50 'select' 'select_ln31_1' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%select_ln31_2_cast6 = zext i3 %select_ln31_2" [conv_7x7.cpp:31]   --->   Operation 51 'zext' 'select_ln31_2_cast6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln31_2, i2 0"   --->   Operation 52 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1319_7 = zext i5 %tmp_14"   --->   Operation 53 'zext' 'zext_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.78ns)   --->   "%sub_ln1319 = sub i6 %zext_ln1319_7, i6 %select_ln31_2_cast6"   --->   Operation 54 'sub' 'sub_ln1319' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [conv_7x7.cpp:36]   --->   Operation 55 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_59 = or i6 %select_ln31_1, i6 1" [conv_7x7.cpp:31]   --->   Operation 56 'or' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.82ns)   --->   "%indvars_iv_next337 = add i6 %select_ln31_1, i6 2" [conv_7x7.cpp:31]   --->   Operation 57 'add' 'indvars_iv_next337' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.82ns)   --->   "%empty_60 = add i6 %select_ln31_1, i6 3" [conv_7x7.cpp:31]   --->   Operation 58 'add' 'empty_60' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.82ns)   --->   "%empty_61 = add i6 %select_ln31_1, i6 4" [conv_7x7.cpp:31]   --->   Operation 59 'add' 'empty_61' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.82ns)   --->   "%empty_62 = add i6 %select_ln31_1, i6 5" [conv_7x7.cpp:31]   --->   Operation 60 'add' 'empty_62' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.82ns)   --->   "%empty_63 = add i6 %select_ln31_1, i6 6" [conv_7x7.cpp:31]   --->   Operation 61 'add' 'empty_63' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/2] (3.25ns)   --->   "%Y_buf_load = load i7 %Y_buf_addr" [conv_7x7.cpp:71]   --->   Operation 62 'load' 'Y_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 320> <Depth = 92> <RAM>
ST_4 : Operation 63 [1/1] (1.58ns)   --->   "%br_ln40 = br void %for.body8" [conv_7x7.cpp:40]   --->   Operation 63 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 4.61>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_48 = phi i320 %Y_buf_load, void %for.inc71, i320 %or_ln71, void %for.body8.split" [conv_7x7.cpp:71]   --->   Operation 64 'phi' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%ow = phi i5 0, void %for.inc71, i5 %add_ln40, void %for.body8.split" [conv_7x7.cpp:40]   --->   Operation 65 'phi' 'ow' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%w = phi i6 0, void %for.inc71, i6 %indvars_iv_next327, void %for.body8.split"   --->   Operation 66 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.36ns)   --->   "%icmp_ln40 = icmp_eq  i5 %ow, i5 20" [conv_7x7.cpp:40]   --->   Operation 67 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 68 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.78ns)   --->   "%add_ln40 = add i5 %ow, i5 1" [conv_7x7.cpp:40]   --->   Operation 69 'add' 'add_ln40' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.body8.split, void %for.inc67" [conv_7x7.cpp:40]   --->   Operation 70 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.82ns)   --->   "%indvars_iv_next327 = add i6 %w, i6 2"   --->   Operation 71 'add' 'indvars_iv_next327' <Predicate = (!icmp_ln40)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %w, i4 0"   --->   Operation 72 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%empty_50 = or i10 %tmp_16, i10 16"   --->   Operation 73 'or' 'empty_50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_50"   --->   Operation 74 'zext' 'p_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.73ns)   --->   "%empty_51 = add i11 %p_cast, i11 16"   --->   Operation 75 'add' 'empty_51' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.73ns)   --->   "%empty_52 = add i11 %p_cast, i11 32"   --->   Operation 76 'add' 'empty_52' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.73ns)   --->   "%empty_53 = add i11 %p_cast, i11 48"   --->   Operation 77 'add' 'empty_53' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.73ns)   --->   "%empty_54 = add i11 %p_cast, i11 64"   --->   Operation 78 'add' 'empty_54' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (1.73ns)   --->   "%empty_55 = add i11 %p_cast, i11 80"   --->   Operation 79 'add' 'empty_55' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (3.25ns)   --->   "%store_ln71 = store i320 %empty_48, i7 %Y_buf_addr" [conv_7x7.cpp:71]   --->   Operation 80 'store' 'store_ln71' <Predicate = (icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 320> <Depth = 92> <RAM>
ST_5 : Operation 81 [1/1] (1.78ns)   --->   "%add_ln36 = add i5 %select_ln31, i5 1" [conv_7x7.cpp:36]   --->   Operation 81 'add' 'add_ln36' <Predicate = (icmp_ln40)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln36 = store i7 %add_ln31_1, i7 %indvar_flatten" [conv_7x7.cpp:36]   --->   Operation 82 'store' 'store_ln36' <Predicate = (icmp_ln40)> <Delay = 1.58>
ST_5 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln36 = store i3 %select_ln31_2, i3 %kernel" [conv_7x7.cpp:36]   --->   Operation 83 'store' 'store_ln36' <Predicate = (icmp_ln40)> <Delay = 1.58>
ST_5 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln36 = store i5 %add_ln36, i5 %oh" [conv_7x7.cpp:36]   --->   Operation 84 'store' 'store_ln36' <Predicate = (icmp_ln40)> <Delay = 1.58>
ST_5 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln36 = store i6 %indvars_iv_next337, i6 %h" [conv_7x7.cpp:36]   --->   Operation 85 'store' 'store_ln36' <Predicate = (icmp_ln40)> <Delay = 1.58>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln36 = br void %WIDTH" [conv_7x7.cpp:36]   --->   Operation 86 'br' 'br_ln36' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.94>
ST_6 : Operation 87 [2/2] (6.94ns)   --->   "%call_ln31 = call void @conv_7x7_Pipeline_CHANNEL, i6 %select_ln31_1, i736 %X_buf, i6 %empty_59, i6 %indvars_iv_next337, i6 %empty_60, i6 %empty_61, i6 %empty_62, i6 %empty_63, i6 %sub_ln1319, i112 %W_buf, i10 %tmp_16, i10 %empty_50, i11 %empty_51, i11 %empty_52, i11 %empty_53, i11 %empty_54, i11 %empty_55, i16 %val_V_loc" [conv_7x7.cpp:31]   --->   Operation 87 'call' 'call_ln31' <Predicate = true> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln31 = call void @conv_7x7_Pipeline_CHANNEL, i6 %select_ln31_1, i736 %X_buf, i6 %empty_59, i6 %indvars_iv_next337, i6 %empty_60, i6 %empty_61, i6 %empty_62, i6 %empty_63, i6 %sub_ln1319, i112 %W_buf, i10 %tmp_16, i10 %empty_50, i11 %empty_51, i11 %empty_52, i11 %empty_53, i11 %empty_54, i11 %empty_55, i16 %val_V_loc" [conv_7x7.cpp:31]   --->   Operation 88 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.09>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [conv_7x7.cpp:40]   --->   Operation 89 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%val_V_loc_load = load i16 %val_V_loc"   --->   Operation 90 'load' 'val_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (2.07ns)   --->   "%add_ln859 = add i16 %val_V_loc_load, i16 %select_ln31_3"   --->   Operation 91 'add' 'add_ln859' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ow, i4 0" [conv_7x7.cpp:71]   --->   Operation 92 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i9 %shl_ln" [conv_7x7.cpp:71]   --->   Operation 93 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln71)   --->   "%shl_ln71 = shl i320 65535, i320 %zext_ln71" [conv_7x7.cpp:71]   --->   Operation 94 'shl' 'shl_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln71)   --->   "%xor_ln71 = xor i320 %shl_ln71, i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575" [conv_7x7.cpp:71]   --->   Operation 95 'xor' 'xor_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln71)   --->   "%and_ln71 = and i320 %empty_48, i320 %xor_ln71" [conv_7x7.cpp:71]   --->   Operation 96 'and' 'and_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln71)   --->   "%zext_ln71_1 = zext i16 %add_ln859" [conv_7x7.cpp:71]   --->   Operation 97 'zext' 'zext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln71)   --->   "%shl_ln71_1 = shl i320 %zext_ln71_1, i320 %zext_ln71" [conv_7x7.cpp:71]   --->   Operation 98 'shl' 'shl_ln71_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (4.01ns) (out node of the LUT)   --->   "%or_ln71 = or i320 %and_ln71, i320 %shl_ln71_1" [conv_7x7.cpp:71]   --->   Operation 99 'or' 'or_ln71' <Predicate = true> <Delay = 4.01> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.body8" [conv_7x7.cpp:40]   --->   Operation 100 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [11]  (0 ns)
	'store' operation ('store_ln31', conv_7x7.cpp:31) of constant 0 on local variable 'indvar_flatten' [18]  (1.59 ns)

 <State 2>: 4.28ns
The critical path consists of the following:
	'load' operation ('kernel') on local variable 'kernel' [24]  (0 ns)
	'add' operation ('add_ln31', conv_7x7.cpp:31) [34]  (1.65 ns)
	'mux' operation ('tmp_91_mid1', conv_7x7.cpp:31) [48]  (1.83 ns)
	'select' operation ('select_ln31_3', conv_7x7.cpp:31) [49]  (0.805 ns)

 <State 3>: 6.61ns
The critical path consists of the following:
	'mul' operation of DSP[51] ('mul_ln1319') [43]  (3.36 ns)
	'add' operation of DSP[51] ('empty_58') [51]  (0 ns)
	'getelementptr' operation ('Y_buf_addr') [53]  (0 ns)
	'load' operation ('Y_buf_load', conv_7x7.cpp:71) on array 'Y_buf' [61]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('Y_buf_load', conv_7x7.cpp:71) on array 'Y_buf' [61]  (3.25 ns)

 <State 5>: 4.62ns
The critical path consists of the following:
	'add' operation ('add_ln36', conv_7x7.cpp:36) [96]  (1.78 ns)
	'store' operation ('store_ln36', conv_7x7.cpp:36) of variable 'add_ln36', conv_7x7.cpp:36 on local variable 'oh' [99]  (1.59 ns)
	blocking operation 1.25 ns on control path)

 <State 6>: 6.95ns
The critical path consists of the following:
	'call' operation ('call_ln31', conv_7x7.cpp:31) to 'conv_7x7_Pipeline_CHANNEL' [82]  (6.95 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 6.09ns
The critical path consists of the following:
	'load' operation ('val_V_loc_load') on local variable 'val_V_loc' [83]  (0 ns)
	'add' operation ('add_ln859') [84]  (2.08 ns)
	'shl' operation ('shl_ln71_1', conv_7x7.cpp:71) [91]  (0 ns)
	'or' operation ('or_ln71', conv_7x7.cpp:71) [92]  (4.01 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
