[12/27 16:29:48      0s] 
[12/27 16:29:48      0s] Cadence Innovus(TM) Implementation System.
[12/27 16:29:48      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/27 16:29:48      0s] 
[12/27 16:29:48      0s] Version:	v19.13-s080_1, built Fri Jan 24 18:10:46 PST 2020
[12/27 16:29:48      0s] Options:	
[12/27 16:29:48      0s] Date:		Sat Dec 27 16:29:48 2025
[12/27 16:29:48      0s] Host:		cad52 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (32cores*128cpus*Intel(R) Xeon(R) Platinum 8358 CPU @ 2.60GHz 49152KB)
[12/27 16:29:48      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[12/27 16:29:48      0s] 
[12/27 16:29:48      0s] License:
[12/27 16:30:08      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[12/27 16:30:08      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/27 16:30:18      8s] @(#)CDS: Innovus v19.13-s080_1 (64bit) 01/24/2020 18:10 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/27 16:30:18      8s] @(#)CDS: NanoRoute 19.13-s080_1 NR200109-1001/19_13-UB (database version 18.20, 500.7.1) {superthreading v1.52}
[12/27 16:30:18      8s] @(#)CDS: AAE 19.13-s032 (64bit) 01/24/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/27 16:30:18      8s] @(#)CDS: CTE 19.13-s027_1 () Jan  7 2020 13:13:42 ( )
[12/27 16:30:18      8s] @(#)CDS: SYNTECH 19.13-s013_1 () Dec 11 2019 02:45:06 ( )
[12/27 16:30:18      8s] @(#)CDS: CPE v19.13-s058
[12/27 16:30:18      8s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/27 16:30:18      8s] @(#)CDS: OA 22.60-p024 Thu Sep  5 03:05:12 2019
[12/27 16:30:18      8s] @(#)CDS: SGN 18.10-d003 (18-Jul-2018) (64 bit executable, Qt5.9.1)
[12/27 16:30:18      8s] @(#)CDS: RCDB 11.14.18
[12/27 16:30:18      8s] @(#)CDS: STYLUS 19.10-s014_1 (12/03/2019 07:53 PST)
[12/27 16:30:18      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_78869_cad52_zhengyj_lr7gUH.

[12/27 16:30:18      8s] Change the soft stacksize limit to 0.2%RAM (1288 mbytes). Set global soft_stack_size_limit to change the value.
[12/27 16:30:19      8s] 
[12/27 16:30:19      8s] **INFO:  MMMC transition support version v31-84 
[12/27 16:30:19      8s] 
[12/27 16:30:19      8s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/27 16:30:19      8s] <CMD> suppressMessage ENCEXT-2799
[12/27 16:30:19      8s] <CMD> getVersion
[12/27 16:30:19      8s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[12/27 16:30:19      9s] [INFO] Loading Pegasus 23.14 fill procedures
[12/27 16:30:19      9s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[12/27 16:30:19      9s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[12/27 16:30:19      9s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[12/27 16:30:19      9s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[12/27 16:30:19      9s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[12/27 16:30:19      9s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[12/27 16:30:19      9s] <CMD> win
[12/27 16:55:36     54s] <CMD> set init_verilog /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.v
[12/27 16:55:36     54s] <CMD> set init_design_settop 1
[12/27 16:55:36     54s] <CMD> set init_top_cell half_adder
[12/27 16:55:36     54s] <CMD> set init_lef_file {/data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16/OTFT_stdlib_16.tlef /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16/OTFT_stdlib_16.lef}
[12/27 16:55:36     54s] <CMD> set init_mmmc_file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.view
[12/27 16:55:36     54s] <CMD> set init_pwr_net VDD
[12/27 16:55:36     54s] <CMD> set init_gnd_net VSS
[12/27 16:55:36     54s] <CMD> setGenerateViaMode -auto true
[12/27 16:55:36     54s] <CMD> init_design
[12/27 16:55:36     54s] #% Begin Load MMMC data ... (date=12/27 16:55:36, mem=501.9M)
[12/27 16:55:36     54s] #% End Load MMMC data ... (date=12/27 16:55:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=502.1M, current mem=502.1M)
[12/27 16:55:36     54s] 
[12/27 16:55:36     54s] Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16/OTFT_stdlib_16.tlef ...
[12/27 16:55:36     54s] 
[12/27 16:55:36     54s] Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16/OTFT_stdlib_16.lef ...
[12/27 16:55:36     54s] Set DBUPerIGU to M2 pitch 3000.
[12/27 16:55:36     54s] **WARN: (IMPLF-90):	No DATABASE MICRONS statement has been specified, default 100 is used.
[12/27 16:55:36     54s] 
[12/27 16:55:36     54s] viaInitial starts at Sat Dec 27 16:55:36 2025
viaInitial ends at Sat Dec 27 16:55:36 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/27 16:55:36     54s] Loading view definition file from /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.view
[12/27 16:55:36     54s] Reading tt timing library '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16/OTFT_stdlib_16.lib' ...
[12/27 16:55:36     54s] Read 16 cells in library 'OTFT_stdlib' 
[12/27 16:55:36     54s] Ending "PreSetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=539.8M, current mem=513.4M)
[12/27 16:55:36     54s] *** End library_loading (cpu=0.00min, real=0.00min, mem=15.0M, fe_cpu=0.91min, fe_real=25.80min, fe_mem=817.0M) ***
[12/27 16:55:36     54s] #% Begin Load netlist data ... (date=12/27 16:55:36, mem=513.2M)
[12/27 16:55:36     54s] *** Begin netlist parsing (mem=817.0M) ***
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2D8' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2D8' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2D4' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2D4' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2D2' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2D2' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2D1' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2D1' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2D8' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2D8' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2D4' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2D4' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2D2' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2D2' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2D1' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2D1' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVD8' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVD8' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVD4' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVD4' is defined in LEF but not in the timing library.
[12/27 16:55:36     54s] Type 'man IMPVL-159' for more detail.
[12/27 16:55:36     54s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/27 16:55:36     54s] To increase the message display limit, refer to the product command reference manual.
[12/27 16:55:36     54s] Created 16 new cells from 1 timing libraries.
[12/27 16:55:36     54s] Reading netlist ...
[12/27 16:55:36     54s] Backslashed names will retain backslash and a trailing blank character.
[12/27 16:55:36     54s] Reading verilog netlist '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.v'
[12/27 16:55:36     54s] 
[12/27 16:55:36     54s] *** Memory Usage v#1 (Current mem = 817.031M, initial mem = 283.539M) ***
[12/27 16:55:36     54s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=817.0M) ***
[12/27 16:55:36     54s] #% End Load netlist data ... (date=12/27 16:55:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=516.4M, current mem=516.4M)
[12/27 16:55:36     54s] Set top cell to half_adder.
[12/27 16:55:36     54s] Hooked 16 DB cells to tlib cells.
[12/27 16:55:36     54s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=519.3M, current mem=519.3M)
[12/27 16:55:36     54s] Starting recursive module instantiation check.
[12/27 16:55:36     54s] No recursion found.
[12/27 16:55:36     54s] Building hierarchical netlist for Cell half_adder ...
[12/27 16:55:36     54s] *** Netlist is unique.
[12/27 16:55:36     54s] Set DBUPerIGU to techSite CoreSite width 1000.
[12/27 16:55:36     54s] Setting Std. cell height to 90000 DBU (smallest netlist inst).
[12/27 16:55:36     54s] ** info: there are 27 modules.
[12/27 16:55:36     54s] ** info: there are 8 stdCell insts.
[12/27 16:55:36     54s] 
[12/27 16:55:36     54s] *** Memory Usage v#1 (Current mem = 857.457M, initial mem = 283.539M) ***
[12/27 16:55:36     54s] Set Default Net Delay as 1000 ps.
[12/27 16:55:36     54s] Set Default Net Load as 0.5 pF. 
[12/27 16:55:36     54s] Set Default Input Pin Transition as 0.1 ps.
[12/27 16:55:36     54s] Extraction setup Started 
[12/27 16:55:36     54s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/27 16:55:36     54s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/27 16:55:36     54s] Type 'man IMPEXT-2773' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/27 16:55:36     54s] Type 'man IMPEXT-2773' for more detail.
[12/27 16:55:36     54s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/27 16:55:36     54s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/27 16:55:36     54s] Summary of Active RC-Corners : 
[12/27 16:55:36     54s]  
[12/27 16:55:36     54s]  Analysis View: func_typical
[12/27 16:55:36     54s]     RC-Corner Name        : typical
[12/27 16:55:36     54s]     RC-Corner Index       : 0
[12/27 16:55:36     54s]     RC-Corner Temperature : 25 Celsius
[12/27 16:55:36     54s]     RC-Corner Cap Table   : ''
[12/27 16:55:36     54s]     RC-Corner PreRoute Res Factor         : 1
[12/27 16:55:36     54s]     RC-Corner PreRoute Cap Factor         : 1
[12/27 16:55:36     54s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/27 16:55:36     54s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/27 16:55:36     54s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/27 16:55:36     54s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/27 16:55:36     54s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/27 16:55:36     54s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/27 16:55:36     54s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/27 16:55:36     54s] LayerId::1 widthSet size::1
[12/27 16:55:36     54s] LayerId::2 widthSet size::1
[12/27 16:55:36     54s] Updating RC grid for preRoute extraction ...
[12/27 16:55:36     54s] Initializing multi-corner resistance tables ...
[12/27 16:55:36     54s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 16:55:36     54s] *Info: initialize multi-corner CTS.
[12/27 16:55:36     54s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=697.7M, current mem=539.2M)
[12/27 16:55:36     54s] Reading timing constraints file './netlist/half_adder.sdc' ...
[12/27 16:55:36     54s] Current (total cpu=0:00:55.0, real=0:25:48, peak res=705.4M, current mem=705.4M)
[12/27 16:55:36     54s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./netlist/half_adder.sdc, Line 9).
[12/27 16:55:36     54s] 
[12/27 16:55:36     54s] **WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ./netlist/half_adder.sdc, Line 10).
[12/27 16:55:36     54s] 
[12/27 16:55:36     54s] **WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 19).
[12/27 16:55:36     54s] 
[12/27 16:55:36     54s] **WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 20).
[12/27 16:55:36     54s] 
[12/27 16:55:36     54s] INFO (CTE): Reading of timing constraints file ./netlist/half_adder.sdc completed, with 4 WARNING
[12/27 16:55:36     54s] WARNING (CTE-25): Line: 11 of File ./netlist/half_adder.sdc : Skipped unsupported command: set_max_area
[12/27 16:55:36     54s] 
[12/27 16:55:36     54s] 
[12/27 16:55:36     54s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=723.0M, current mem=723.0M)
[12/27 16:55:36     55s] Current (total cpu=0:00:55.0, real=0:25:48, peak res=723.0M, current mem=723.0M)
[12/27 16:55:36     55s] Creating Cell Server ...(0, 1, 1, 1)
[12/27 16:55:36     55s] Summary for sequential cells identification: 
[12/27 16:55:36     55s]   Identified SBFF number: 1
[12/27 16:55:36     55s]   Identified MBFF number: 0
[12/27 16:55:36     55s]   Identified SB Latch number: 0
[12/27 16:55:36     55s]   Identified MB Latch number: 0
[12/27 16:55:36     55s]   Not identified SBFF number: 0
[12/27 16:55:36     55s]   Not identified MBFF number: 0
[12/27 16:55:36     55s]   Not identified SB Latch number: 0
[12/27 16:55:36     55s]   Not identified MB Latch number: 0
[12/27 16:55:36     55s]   Number of sequential cells which are not FFs: 0
[12/27 16:55:36     55s] Total number of combinational cells: 15
[12/27 16:55:36     55s] Total number of sequential cells: 1
[12/27 16:55:36     55s] Total number of tristate cells: 0
[12/27 16:55:36     55s] Total number of level shifter cells: 0
[12/27 16:55:36     55s] Total number of power gating cells: 0
[12/27 16:55:36     55s] Total number of isolation cells: 0
[12/27 16:55:36     55s] Total number of power switch cells: 0
[12/27 16:55:36     55s] Total number of pulse generator cells: 0
[12/27 16:55:36     55s] Total number of always on buffers: 0
[12/27 16:55:36     55s] Total number of retention cells: 0
[12/27 16:55:36     55s] List of usable buffers: BUFD2 BUFD4 BUFD8
[12/27 16:55:36     55s] Total number of usable buffers: 3
[12/27 16:55:36     55s] List of unusable buffers:
[12/27 16:55:36     55s] Total number of unusable buffers: 0
[12/27 16:55:36     55s] List of usable inverters: INVD1 INVD2 INVD4 INVD8
[12/27 16:55:36     55s] Total number of usable inverters: 4
[12/27 16:55:36     55s] List of unusable inverters:
[12/27 16:55:36     55s] Total number of unusable inverters: 0
[12/27 16:55:36     55s] List of identified usable delay cells:
[12/27 16:55:36     55s] Total number of identified usable delay cells: 0
[12/27 16:55:36     55s] List of identified unusable delay cells:
[12/27 16:55:36     55s] Total number of identified unusable delay cells: 0
[12/27 16:55:36     55s] Creating Cell Server, finished. 
[12/27 16:55:36     55s] 
[12/27 16:55:36     55s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/27 16:55:36     55s] Deleting Cell Server ...
[12/27 16:55:36     55s] #% Begin Load MMMC data ... (date=12/27 16:55:36, mem=744.1M)
[12/27 16:55:36     55s] #% End Load MMMC data ... (date=12/27 16:55:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=744.1M, current mem=744.1M)
[12/27 16:55:36     55s] Start generating vias ...
[12/27 16:55:36     55s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[12/27 16:55:36     55s] Type 'man IMPRM-143' for more detail.
[12/27 16:55:36     55s] Generating vias for default rule ...
[12/27 16:55:36     55s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[12/27 16:55:36     55s] Type 'man IMPRM-143' for more detail.
[12/27 16:55:36     55s] Total 5 vias inserted to default rule.
[12/27 16:55:36     55s] Via generation for default rule completed.
[12/27 16:55:36     55s] Found no NONDEFAULTRULE.
[12/27 16:55:36     55s] Via generation completed successfully.
[12/27 16:55:36     55s] 
[12/27 16:55:36     55s] *** Summary of all messages that are not suppressed in this session:
[12/27 16:55:36     55s] Severity  ID               Count  Summary                                  
[12/27 16:55:36     55s] WARNING   IMPLF-90             1  No DATABASE MICRONS statement has been s...
[12/27 16:55:36     55s] WARNING   IMPEXT-2766          2  The sheet resistance for layer %s is not...
[12/27 16:55:36     55s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[12/27 16:55:36     55s] WARNING   IMPVL-159           32  Pin '%s' of cell '%s' is defined in LEF ...
[12/27 16:55:36     55s] WARNING   IMPRM-143            2  %s is not defined on cut layer "%s" in t...
[12/27 16:55:36     55s] WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
[12/27 16:55:36     55s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/27 16:55:36     55s] WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
[12/27 16:55:36     55s] *** Message Summary: 43 warning(s), 0 error(s)
[12/27 16:55:36     55s] 
[12/27 16:55:36     55s] <CMD> setDesignMode -process 250
[12/27 16:55:36     55s] ##  Process: 250           (User Set)               
[12/27 16:55:36     55s] ##     Node: (not set)                           
[12/27 16:55:36     55s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/27 16:55:36     55s] Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[12/27 16:55:36     55s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/27 16:55:36     55s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[12/27 16:55:36     55s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/27 16:55:36     55s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/27 16:55:36     55s] <CMD> setPlaceMode -place_detail_legalization_inst_gap 2
[12/27 16:55:36     55s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -override -verbose
[12/27 16:55:36     55s] 8 new pwr-pin connections were made to global net 'VDD'.
[12/27 16:55:36     55s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -override -verbose
[12/27 16:55:36     55s] 8 new gnd-pin connections were made to global net 'VSS'.
[12/27 16:55:36     55s] <CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
[12/27 16:55:36     55s] <CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
[12/27 16:55:36     55s] <CMD> floorPlan -site CoreSite -s 13500 8100 180 180 180 180
[12/27 16:55:36     55s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/27 16:55:36     55s] <CMD> setPinAssignMode -pinEditInBatch true
[12/27 16:55:36     55s] <CMD> editPin -pin in1 -assign {1350.0 8100.0} -layer M1 -snap USERGRID
[12/27 16:55:36     55s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[12/27 16:55:36     55s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.6M).
[12/27 16:55:36     55s] <CMD> editPin -pin in2 -assign {1912.5 8100.0} -layer M1 -snap USERGRID
[12/27 16:55:36     55s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[12/27 16:55:36     55s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.6M).
[12/27 16:55:36     55s] <CMD> editPin -pin sum -assign {3600.0 8100.0} -layer M1 -snap USERGRID
[12/27 16:55:36     55s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[12/27 16:55:36     55s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.6M).
[12/27 16:55:36     55s] <CMD> editPin -pin cout -assign {4725.0 8100.0} -layer M1 -snap USERGRID
[12/27 16:55:36     55s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[12/27 16:55:36     55s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.6M).
[12/27 16:55:36     55s] <CMD> editPin -pin reset -assign {0.0 1840.90909091} -layer M1 -snap USERGRID
[12/27 16:55:36     55s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[12/27 16:55:36     55s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.6M).
[12/27 16:55:36     55s] <CMD> editPin -pin CLK -assign {3262.5 0.0} -layer M1 -snap USERGRID
[12/27 16:55:36     55s] Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
[12/27 16:55:36     55s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1078.6M).
[12/27 16:55:36     55s] <CMD> setPinAssignMode -pinEditInBatch false
[12/27 16:55:36     55s] <CMD> saveDesign /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc
[12/27 16:55:36     55s] #% Begin save design ... (date=12/27 16:55:36, mem=746.3M)
[12/27 16:55:36     55s] % Begin Save ccopt configuration ... (date=12/27 16:55:36, mem=749.3M)
[12/27 16:55:36     55s] % End Save ccopt configuration ... (date=12/27 16:55:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=750.0M, current mem=750.0M)
[12/27 16:55:36     55s] % Begin Save netlist data ... (date=12/27 16:55:36, mem=750.1M)
[12/27 16:55:36     55s] Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
[12/27 16:55:36     55s] % End Save netlist data ... (date=12/27 16:55:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=750.4M, current mem=750.4M)
[12/27 16:55:37     55s] Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.route.congmap.gz ...
[12/27 16:55:37     55s] % Begin Save AAE data ... (date=12/27 16:55:37, mem=751.1M)
[12/27 16:55:37     55s] Saving AAE Data ...
[12/27 16:55:37     55s] % End Save AAE data ... (date=12/27 16:55:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=751.1M, current mem=751.1M)
[12/27 16:55:37     55s] % Begin Save clock tree data ... (date=12/27 16:55:37, mem=751.6M)
[12/27 16:55:37     55s] % End Save clock tree data ... (date=12/27 16:55:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=751.6M, current mem=751.6M)
[12/27 16:55:37     55s] Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/gui.pref.tcl ...
[12/27 16:55:37     55s] Saving mode setting ...
[12/27 16:55:37     55s] Saving global file ...
[12/27 16:55:37     55s] % Begin Save floorplan data ... (date=12/27 16:55:37, mem=752.3M)
[12/27 16:55:37     55s] Saving floorplan file ...
[12/27 16:55:37     55s] % End Save floorplan data ... (date=12/27 16:55:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=752.3M, current mem=752.3M)
[12/27 16:55:37     55s] Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.pg.gz
[12/27 16:55:37     55s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1074.6M) ***
[12/27 16:55:37     55s] Saving Drc markers ...
[12/27 16:55:37     55s] ... No Drc file written since there is no markers found.
[12/27 16:55:37     55s] % Begin Save placement data ... (date=12/27 16:55:37, mem=752.4M)
[12/27 16:55:37     55s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/27 16:55:37     55s] Save Adaptive View Pruing View Names to Binary file
[12/27 16:55:37     55s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1077.6M) ***
[12/27 16:55:37     55s] % End Save placement data ... (date=12/27 16:55:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=752.5M, current mem=752.5M)
[12/27 16:55:37     55s] % Begin Save routing data ... (date=12/27 16:55:37, mem=752.5M)
[12/27 16:55:37     55s] Saving route file ...
[12/27 16:55:37     55s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1078.6M) ***
[12/27 16:55:37     55s] % End Save routing data ... (date=12/27 16:55:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=757.7M, current mem=756.7M)
[12/27 16:55:37     55s] Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.prop
[12/27 16:55:37     55s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1081.6M) ***
[12/27 16:55:37     55s] % Begin Save power constraints data ... (date=12/27 16:55:37, mem=757.3M)
[12/27 16:55:37     55s] % End Save power constraints data ... (date=12/27 16:55:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=757.4M, current mem=757.4M)
[12/27 16:55:38     56s] Generated self-contained design floorplan.enc.dat.tmp
[12/27 16:55:38     56s] #% End save design ... (date=12/27 16:55:38, total cpu=0:00:01.1, real=0:00:02.0, peak res=760.8M, current mem=760.8M)
[12/27 16:55:38     56s] *** Message Summary: 0 warning(s), 0 error(s)
[12/27 16:55:38     56s] 
[12/27 17:17:24     92s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M2 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog {
    padcore_ring
    block_ring
  } -skip_via_on_pin {
    standardcell
  } -skip_via_on_wire_shape {
    noshape
  }
[12/27 17:17:24     92s] addStripe will allow jog to connect padcore ring and block ring.
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] Stripes will stop at the boundary of the specified area.
[12/27 17:17:24     92s] When breaking rings, the power planner will consider the existence of blocks.
[12/27 17:17:24     92s] Stripes will not extend to closest target.
[12/27 17:17:24     92s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/27 17:17:24     92s] Stripes will not be created over regions without power planning wires.
[12/27 17:17:24     92s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/27 17:17:24     92s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/27 17:17:24     92s] Offset for stripe breaking is set to 0.
[12/27 17:17:24     92s] <CMD> addStripe -nets { VDD VSS } -layer M1 -direction horizontal -width 30 -spacing 870 -set_to_set_distance 1800 -start_from bottom -start_offset 165 -switch_layer_over_obs false -max_same_layer_jog_length 3 -padcore_ring_top_layer_limit M2 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M2 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/27 17:17:24     92s] #% Begin addStripe (date=12/27 17:17:24, mem=772.8M)
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] Initialize fgc environment(mem: 1118.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1118.4M)
[12/27 17:17:24     92s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1118.4M)
[12/27 17:17:24     92s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1118.4M)
[12/27 17:17:24     92s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1118.4M)
[12/27 17:17:24     92s] Starting stripe generation ...
[12/27 17:17:24     92s] Non-Default Mode Option Settings :
[12/27 17:17:24     92s]   NONE
[12/27 17:17:24     92s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/27 17:17:24     92s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/27 17:17:24     92s] Stripe generation is complete.
[12/27 17:17:24     92s] vias are now being generated.
[12/27 17:17:24     92s] addStripe created 9 wires.
[12/27 17:17:24     92s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/27 17:17:24     92s] +--------+----------------+----------------+
[12/27 17:17:24     92s] |  Layer |     Created    |     Deleted    |
[12/27 17:17:24     92s] +--------+----------------+----------------+
[12/27 17:17:24     92s] |   M1   |        9       |       NA       |
[12/27 17:17:24     92s] +--------+----------------+----------------+
[12/27 17:17:24     92s] #% End addStripe (date=12/27 17:17:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=774.0M, current mem=774.0M)
[12/27 17:17:24     92s] <CMD> addStripe -nets { VDD VSS } -layer M2 -direction vertical -width 60 -spacing 200 -set_to_set_distance 3000 -start_from left -start_offset 300 -switch_layer_over_obs false -max_same_layer_jog_length 3 -padcore_ring_top_layer_limit M2 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M2 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/27 17:17:24     92s] #% Begin addStripe (date=12/27 17:17:24, mem=774.0M)
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] Initialize fgc environment(mem: 1118.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1118.4M)
[12/27 17:17:24     92s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1118.4M)
[12/27 17:17:24     92s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1118.4M)
[12/27 17:17:24     92s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1118.4M)
[12/27 17:17:24     92s] Starting stripe generation ...
[12/27 17:17:24     92s] Non-Default Mode Option Settings :
[12/27 17:17:24     92s]   NONE
[12/27 17:17:24     92s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/27 17:17:24     92s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/27 17:17:24     92s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 17:17:24     92s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 17:17:24     92s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 17:17:24     92s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 17:17:24     92s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 17:17:24     92s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 17:17:24     92s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 17:17:24     92s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 17:17:24     92s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 17:17:24     92s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/27 17:17:24     92s] Stripe generation is complete.
[12/27 17:17:24     92s] vias are now being generated.
[12/27 17:17:24     92s] addStripe created 10 wires.
[12/27 17:17:24     92s] ViaGen created 45 vias, deleted 0 via to avoid violation.
[12/27 17:17:24     92s] +--------+----------------+----------------+
[12/27 17:17:24     92s] |  Layer |     Created    |     Deleted    |
[12/27 17:17:24     92s] +--------+----------------+----------------+
[12/27 17:17:24     92s] |  Via1  |       45       |        0       |
[12/27 17:17:24     92s] |   M2   |       10       |       NA       |
[12/27 17:17:24     92s] +--------+----------------+----------------+
[12/27 17:17:24     92s] #% End addStripe (date=12/27 17:17:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=774.6M, current mem=774.6M)
[12/27 17:17:24     92s] <CMD> sroute -connect { corePin } -layerChangeRange { M1 M2 } -blockPinTarget { nearestTarget } -allowJogging false -crossoverViaLayerRange { M1 M2 }
[12/27 17:17:24     92s] #% Begin sroute (date=12/27 17:17:24, mem=774.6M)
[12/27 17:17:24     92s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/27 17:17:24     92s] *** Begin SPECIAL ROUTE on Sat Dec 27 17:17:24 2025 ***
[12/27 17:17:24     92s] SPECIAL ROUTE ran on directory: /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder
[12/27 17:17:24     92s] SPECIAL ROUTE ran on machine: cad52 (Linux 3.10.0-1160.el7.x86_64 Xeon 2.60Ghz)
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] Begin option processing ...
[12/27 17:17:24     92s] srouteConnectPowerBump set to false
[12/27 17:17:24     92s] routeSpecial set to true
[12/27 17:17:24     92s] srouteBottomLayerLimit set to 1
[12/27 17:17:24     92s] srouteConnectBlockPin set to false
[12/27 17:17:24     92s] srouteConnectConverterPin set to false
[12/27 17:17:24     92s] srouteConnectPadPin set to false
[12/27 17:17:24     92s] srouteConnectStripe set to false
[12/27 17:17:24     92s] srouteCrossoverViaBottomLayer set to 1
[12/27 17:17:24     92s] srouteCrossoverViaTopLayer set to 2
[12/27 17:17:24     92s] srouteFollowCorePinEnd set to 3
[12/27 17:17:24     92s] srouteFollowPadPin set to false
[12/27 17:17:24     92s] sroutePadPinAllPorts set to true
[12/27 17:17:24     92s] sroutePreserveExistingRoutes set to true
[12/27 17:17:24     92s] srouteRoutePowerBarPortOnBothDir set to true
[12/27 17:17:24     92s] srouteStopBlockPin set to "nearestTarget"
[12/27 17:17:24     92s] srouteStraightConnections set to "straightWithChanges"
[12/27 17:17:24     92s] srouteTopLayerLimit set to 2
[12/27 17:17:24     92s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2103.00 megs.
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] Reading DB technology information...
[12/27 17:17:24     92s] Finished reading DB technology information.
[12/27 17:17:24     92s] Reading floorplan and netlist information...
[12/27 17:17:24     92s] Finished reading floorplan and netlist information.
[12/27 17:17:24     92s] Read in 5 layers, 2 routing layers, 1 overlap layer
[12/27 17:17:24     92s] Read in 1 nondefault rule, 0 used
[12/27 17:17:24     92s] Read in 26 macros, 4 used
[12/27 17:17:24     92s] Read in 4 components
[12/27 17:17:24     92s]   4 core components: 4 unplaced, 0 placed, 0 fixed
[12/27 17:17:24     92s] Read in 6 physical pins
[12/27 17:17:24     92s]   6 physical pins: 0 unplaced, 6 placed, 0 fixed
[12/27 17:17:24     92s] Read in 6 nets
[12/27 17:17:24     92s] Read in 2 special nets, 2 routed
[12/27 17:17:24     92s] Read in 14 terminals
[12/27 17:17:24     92s] Begin power routing ...
[12/27 17:17:24     92s] CPU time for FollowPin 0 seconds
[12/27 17:17:24     92s] CPU time for FollowPin 0 seconds
[12/27 17:17:24     92s]   Number of Core ports routed: 0  open: 20
[12/27 17:17:24     92s]   Number of Followpin connections: 10
[12/27 17:17:24     92s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2106.00 megs.
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s]  Begin updating DB with routing results ...
[12/27 17:17:24     92s]  Updating DB with 6 io pins ...
[12/27 17:17:24     92s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/27 17:17:24     92s] Pin and blockage extraction finished
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] sroute created 10 wires.
[12/27 17:17:24     92s] ViaGen created 50 vias, deleted 0 via to avoid violation.
[12/27 17:17:24     92s] +--------+----------------+----------------+
[12/27 17:17:24     92s] |  Layer |     Created    |     Deleted    |
[12/27 17:17:24     92s] +--------+----------------+----------------+
[12/27 17:17:24     92s] |   M1   |       10       |       NA       |
[12/27 17:17:24     92s] |  Via1  |       50       |        0       |
[12/27 17:17:24     92s] +--------+----------------+----------------+
[12/27 17:17:24     92s] #% End sroute (date=12/27 17:17:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.7M, current mem=778.6M)
[12/27 17:17:24     92s] <CMD> createPGPin VDD -net VDD -geom M2 180 500 280 600
[12/27 17:17:24     92s] <CMD> createPGPin VSS -net VSS -geom M2 180 200 280 300
[12/27 17:17:24     92s] <CMD> verifyConnectivity -noAntenna -noSoftPGConnect -noUnroutedNet -net VDD
[12/27 17:17:24     92s] VERIFY_CONNECTIVITY use new engine.
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] ******** Start: VERIFY CONNECTIVITY ********
[12/27 17:17:24     92s] Start Time: Sat Dec 27 17:17:24 2025
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] Design Name: half_adder
[12/27 17:17:24     92s] Database Units: 100
[12/27 17:17:24     92s] Design Boundary: (0.0000, 0.0000) (13860.0000, 8460.0000)
[12/27 17:17:24     92s] Error Limit = 1000; Warning Limit = 50
[12/27 17:17:24     92s] Check specified nets
[12/27 17:17:24     92s] *** Checking Net VDD
[12/27 17:17:24     92s] Net VDD: has an unconnected terminal, has special routes with opens.
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] Begin Summary 
[12/27 17:17:24     92s]     1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[12/27 17:17:24     92s]     1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[12/27 17:17:24     92s]     2 total info(s) created.
[12/27 17:17:24     92s] End Summary
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] End Time: Sat Dec 27 17:17:24 2025
[12/27 17:17:24     92s] Time Elapsed: 0:00:00.0
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] ******** End: VERIFY CONNECTIVITY ********
[12/27 17:17:24     92s]   Verification Complete : 2 Viols.  0 Wrngs.
[12/27 17:17:24     92s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] <CMD> verifyConnectivity -noAntenna -noSoftPGConnect -noUnroutedNet -net VSS
[12/27 17:17:24     92s] VERIFY_CONNECTIVITY use new engine.
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] ******** Start: VERIFY CONNECTIVITY ********
[12/27 17:17:24     92s] Start Time: Sat Dec 27 17:17:24 2025
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] Design Name: half_adder
[12/27 17:17:24     92s] Database Units: 100
[12/27 17:17:24     92s] Design Boundary: (0.0000, 0.0000) (13860.0000, 8460.0000)
[12/27 17:17:24     92s] Error Limit = 1000; Warning Limit = 50
[12/27 17:17:24     92s] Check specified nets
[12/27 17:17:24     92s] *** Checking Net VSS
[12/27 17:17:24     92s] Net VSS: has an unconnected terminal, has special routes with opens.
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] Begin Summary 
[12/27 17:17:24     92s]     1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[12/27 17:17:24     92s]     1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[12/27 17:17:24     92s]     2 total info(s) created.
[12/27 17:17:24     92s] End Summary
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] End Time: Sat Dec 27 17:17:24 2025
[12/27 17:17:24     92s] Time Elapsed: 0:00:00.0
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] ******** End: VERIFY CONNECTIVITY ********
[12/27 17:17:24     92s]   Verification Complete : 2 Viols.  0 Wrngs.
[12/27 17:17:24     92s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] <CMD> verify_PG_short -no_routing_blkg
[12/27 17:17:24     92s]  *** Starting VERIFY PG SHORT(MEM: 1122.7) ***
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s]   VERIFY PG SHORT ...... Initializing
[12/27 17:17:24     92s]   VERIFY PG SHORT ...... Deleting Existing Violations
[12/27 17:17:24     92s]   VERIFY PG SHORT ...... Creating Sub-Areas
[12/27 17:17:24     92s]                   ...... bin size: 8000
[12/27 17:17:24     92s]   VERIFY PG SHORT ...... SubArea : 1 of 1
[12/27 17:17:24     92s]   VERIFY PG SHORT ...... Short:  0 Viols.
[12/27 17:17:24     92s]   Verification Complete : 0 Short Viols.
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] **********End: VERIFY PG SHORT**********
[12/27 17:17:24     92s]  *** verify PG short (CPU: 0:00:00.0  MEM: 29.2M)
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s] <CMD> verify_drc
[12/27 17:17:24     92s]  *** Starting Verify DRC (MEM: 1152.0) ***
[12/27 17:17:24     92s] 
[12/27 17:17:24     92s]   VERIFY DRC ...... Starting Verification
[12/27 17:17:24     92s]   VERIFY DRC ...... Initializing
[12/27 17:17:24     92s]   VERIFY DRC ...... Deleting Existing Violations
[12/27 17:17:24     92s]   VERIFY DRC ...... Creating Sub-Areas
[12/27 17:17:24     92s]   VERIFY DRC ...... Using new threading
[12/27 17:17:24     92s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 6960.000 8460.000} 1 of 2
[12/27 17:17:25     93s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/27 17:17:25     93s]   VERIFY DRC ...... Sub-Area: {6960.000 0.000 13860.000 8460.000} 2 of 2
[12/27 17:17:25     93s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/27 17:17:25     93s] 
[12/27 17:17:25     93s]   Verification Complete : 0 Viols.
[12/27 17:17:25     93s] 
[12/27 17:17:25     93s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 1.00  MEM: 135.0M) ***
[12/27 17:17:25     93s] 
[12/27 17:17:25     93s] <CMD> saveDesign /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc
[12/27 17:17:25     93s] #% Begin save design ... (date=12/27 17:17:25, mem=793.9M)
[12/27 17:17:25     93s] % Begin Save ccopt configuration ... (date=12/27 17:17:25, mem=793.9M)
[12/27 17:17:25     93s] % End Save ccopt configuration ... (date=12/27 17:17:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=794.2M, current mem=794.2M)
[12/27 17:17:25     93s] % Begin Save netlist data ... (date=12/27 17:17:25, mem=794.2M)
[12/27 17:17:25     93s] Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
[12/27 17:17:25     93s] % End Save netlist data ... (date=12/27 17:17:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=794.2M, current mem=794.2M)
[12/27 17:17:25     93s] Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.route.congmap.gz ...
[12/27 17:17:25     93s] % Begin Save AAE data ... (date=12/27 17:17:25, mem=794.3M)
[12/27 17:17:25     93s] Saving AAE Data ...
[12/27 17:17:25     93s] % End Save AAE data ... (date=12/27 17:17:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=794.3M, current mem=794.3M)
[12/27 17:17:25     93s] % Begin Save clock tree data ... (date=12/27 17:17:25, mem=794.3M)
[12/27 17:17:25     93s] % End Save clock tree data ... (date=12/27 17:17:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=794.3M, current mem=794.3M)
[12/27 17:17:25     93s] Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/gui.pref.tcl ...
[12/27 17:17:25     93s] Saving mode setting ...
[12/27 17:17:25     93s] Saving global file ...
[12/27 17:17:25     93s] % Begin Save floorplan data ... (date=12/27 17:17:25, mem=790.8M)
[12/27 17:17:25     93s] Saving floorplan file ...
[12/27 17:17:25     93s] % End Save floorplan data ... (date=12/27 17:17:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=790.8M, current mem=790.8M)
[12/27 17:17:25     93s] Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.pg.gz
[12/27 17:17:25     93s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1161.0M) ***
[12/27 17:17:25     93s] Saving Drc markers ...
[12/27 17:17:26     93s] ... 2 markers are saved ...
[12/27 17:17:26     93s] ... 0 geometry drc markers are saved ...
[12/27 17:17:26     93s] ... 0 antenna drc markers are saved ...
[12/27 17:17:26     93s] % Begin Save placement data ... (date=12/27 17:17:26, mem=790.8M)
[12/27 17:17:26     93s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/27 17:17:26     93s] Save Adaptive View Pruing View Names to Binary file
[12/27 17:17:26     93s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1164.0M) ***
[12/27 17:17:26     93s] % End Save placement data ... (date=12/27 17:17:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=790.8M, current mem=790.8M)
[12/27 17:17:26     93s] % Begin Save routing data ... (date=12/27 17:17:26, mem=790.8M)
[12/27 17:17:26     93s] Saving route file ...
[12/27 17:17:26     93s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1161.0M) ***
[12/27 17:17:26     93s] % End Save routing data ... (date=12/27 17:17:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=790.9M, current mem=790.9M)
[12/27 17:17:26     93s] Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.prop
[12/27 17:17:26     93s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1164.0M) ***
[12/27 17:17:26     93s] % Begin Save power constraints data ... (date=12/27 17:17:26, mem=790.9M)
[12/27 17:17:26     93s] % End Save power constraints data ... (date=12/27 17:17:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=790.9M, current mem=790.9M)
[12/27 17:17:27     94s] Generated self-contained design pg.enc.dat.tmp
[12/27 17:17:27     94s] #% End save design ... (date=12/27 17:17:27, total cpu=0:00:01.0, real=0:00:02.0, peak res=794.3M, current mem=791.7M)
[12/27 17:17:27     94s] *** Message Summary: 0 warning(s), 0 error(s)
[12/27 17:17:27     94s] 
[12/27 18:47:13    274s] <CMD> setMultiCpuUsage -localCpu 16 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[12/27 18:47:13    274s] Setting releaseMultiCpuLicenseMode to false.
[12/27 18:47:13    274s] <CMD> setDistributeHost -local
[12/27 18:47:13    274s] The timeout for a remote job to respond is 3600 seconds.
[12/27 18:47:13    274s] Submit command for task runs will be: local
[12/27 18:47:13    274s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/27 18:47:13    274s] <CMD> setEndCapMode -reset
[12/27 18:47:13    274s] <CMD> setEndCapMode -leftEdge BOUNDARY_RIGHT -rightEdge BOUNDARY_LEFT -boundary_tap false
[12/27 18:47:13    274s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[12/27 18:47:13    274s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/27 18:47:13    274s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 2
[12/27 18:47:13    274s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[12/27 18:47:13    274s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {INVD8 INVD4 INVD2 INVD1} -maxAllowedDelay 1
[12/27 18:47:13    274s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 2
[12/27 18:47:13    274s] <CMD> setPlaceMode -fp false -timingDriven 0 -congEffort medium -ignoreScan 1 -placeIOPins 0 -place_detail_legalization_inst_gap 2
[12/27 18:47:13    274s] <CMD> checkDesign -all
[12/27 18:47:13    274s] **WARN: (IMPREPO-207):	There are 4 Cells dimensions not multiple integer of site.
[12/27 18:47:13    274s] OPERPROF: Starting checkPlace at level 1, MEM:1165.2M
[12/27 18:47:13    274s] #spOpts: N=250 
[12/27 18:47:13    274s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1165.2M
[12/27 18:47:13    274s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1165.2M
[12/27 18:47:13    274s] Core basic site is CoreSite
[12/27 18:47:13    274s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 18:47:13    274s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 18:47:13    274s] Use non-trimmed site array because memory saving is not enough.
[12/27 18:47:13    274s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 18:47:13    274s] SiteArray: use 57,344 bytes
[12/27 18:47:13    274s] SiteArray: current memory after site array memory allocation 1165.3M
[12/27 18:47:13    274s] SiteArray: FP blocked sites are writable
[12/27 18:47:13    274s] Estimated cell power/ground rail width = 56.250 um
[12/27 18:47:13    274s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 18:47:13    274s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1165.3M
[12/27 18:47:13    274s] Process 124 wires and vias for routing blockage analysis
[12/27 18:47:13    274s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.008, MEM:1197.3M
[12/27 18:47:13    274s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.019, MEM:1197.3M
[12/27 18:47:13    274s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.019, MEM:1197.3M
[12/27 18:47:13    274s] Begin checking placement ... (start mem=1165.2M, init mem=1197.3M)
[12/27 18:47:13    274s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1197.3M
[12/27 18:47:13    274s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1197.3M
[12/27 18:47:13    274s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1197.3M
[12/27 18:47:13    274s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1197.3M
[12/27 18:47:13    274s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1197.3M
[12/27 18:47:13    274s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1197.3M
[12/27 18:47:13    274s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1197.3M
[12/27 18:47:13    274s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1197.3M
[12/27 18:47:13    274s] *info: Recommended don't use cell = 0           
[12/27 18:47:13    274s] *info: Placed = 0             
[12/27 18:47:13    274s] *info: Unplaced = 8           
[12/27 18:47:13    274s] Placement Density:12.02%(13149000/109350000)
[12/27 18:47:13    274s] Placement Density (including fixed std cells):12.02%(13149000/109350000)
[12/27 18:47:13    274s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1197.3M
[12/27 18:47:13    274s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1197.2M
[12/27 18:47:13    274s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1197.2M)
[12/27 18:47:13    274s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.029, MEM:1197.2M
[12/27 18:47:13    274s] ############################################################################
[12/27 18:47:13    274s] # Innovus Netlist Design Rule Check
[12/27 18:47:13    274s] # Sat Dec 27 18:47:13 2025

[12/27 18:47:13    274s] ############################################################################
[12/27 18:47:13    274s] Design: half_adder
[12/27 18:47:13    274s] 
[12/27 18:47:13    274s] ------ Design Summary:
[12/27 18:47:13    274s] Total Standard Cell Number   (cells) : 8
[12/27 18:47:13    274s] Total Block Cell Number      (cells) : 0
[12/27 18:47:13    274s] Total I/O Pad Cell Number    (cells) : 0
[12/27 18:47:13    274s] Total Standard Cell Area     ( um^2) : 13149000.00
[12/27 18:47:13    274s] Total Block Cell Area        ( um^2) : 0.00
[12/27 18:47:13    274s] Total I/O Pad Cell Area      ( um^2) : 0.00
[12/27 18:47:13    274s] 
[12/27 18:47:13    274s] ------ Design Statistics:
[12/27 18:47:13    274s] 
[12/27 18:47:13    274s] Number of Instances            : 8
[12/27 18:47:13    274s] Number of Non-uniquified Insts : 7
[12/27 18:47:13    274s] Number of Nets                 : 14
[12/27 18:47:13    274s] Average number of Pins per Net : 2.07
[12/27 18:47:13    274s] Maximum number of Pins in Net  : 3
[12/27 18:47:13    274s] 
[12/27 18:47:13    274s] ------ I/O Port summary
[12/27 18:47:13    274s] 
[12/27 18:47:13    274s] Number of Primary I/O Ports    : 6
[12/27 18:47:13    274s] Number of Input Ports          : 4
[12/27 18:47:13    274s] Number of Output Ports         : 2
[12/27 18:47:13    274s] Number of Bidirectional Ports  : 0
[12/27 18:47:13    274s] Number of Power/Ground Ports   : 2
[12/27 18:47:13    274s] Number of Floating Ports                     *: 0
[12/27 18:47:13    274s] Number of Ports Connected to Multiple Pads   *: 0
[12/27 18:47:13    274s] Number of Ports Connected to Core Instances   : 6
[12/27 18:47:13    274s] **WARN: (IMPREPO-202):	There are 6 Ports connected to core instances.
[12/27 18:47:13    274s] 
[12/27 18:47:13    274s] ------ Design Rule Checking:
[12/27 18:47:13    274s] 
[12/27 18:47:13    274s] Number of Output Pins connect to Power/Ground *: 0
[12/27 18:47:13    274s] Number of Insts with Input Pins tied together ?: 0
[12/27 18:47:13    274s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[12/27 18:47:13    274s] Number of Input/InOut Floating Pins            : 0
[12/27 18:47:13    274s] Number of Output Floating Pins                 : 0
[12/27 18:47:13    274s] Number of Output Term Marked TieHi/Lo         *: 0
[12/27 18:47:13    274s] 
[12/27 18:47:13    274s] Number of nets with tri-state drivers          : 0
[12/27 18:47:13    274s] Number of nets with parallel drivers           : 0
[12/27 18:47:13    274s] Number of nets with multiple drivers           : 0
[12/27 18:47:13    274s] Number of nets with no driver (No FanIn)       : 0
[12/27 18:47:13    274s] Number of Output Floating nets (No FanOut)     : 0
[12/27 18:47:13    274s] Number of High Fanout nets (>50)               : 0
[12/27 18:47:13    274s] **WARN: (IMPREPO-213):	There are 6 I/O Pins connected to Non-IO Insts.
[12/27 18:47:13    274s] Checking for any assigns in the netlist...
[12/27 18:47:13    274s]   No assigns found.
[12/27 18:47:13    274s] Checking routing tracks.....
[12/27 18:47:13    274s] Checking other grids.....
[12/27 18:47:13    274s] Checking routing blockage.....
[12/27 18:47:13    274s] Checking components.....
[12/27 18:47:13    274s] Checking constraints (guide/region/fence).....
[12/27 18:47:13    274s] Checking groups.....
[12/27 18:47:13    274s] Checking Ptn Core Box.....
[12/27 18:47:13    274s] 
[12/27 18:47:13    274s] Checking Preroutes.....
[12/27 18:47:13    274s] No. of regular pre-routes not on tracks : 0 
[12/27 18:47:13    274s]  Design check done.
[12/27 18:47:13    274s] Report saved in file checkDesign/half_adder.main.htm.ascii.
[12/27 18:47:13    274s] 
[12/27 18:47:13    274s] *** Summary of all messages that are not suppressed in this session:
[12/27 18:47:13    274s] Severity  ID               Count  Summary                                  
[12/27 18:47:13    274s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[12/27 18:47:13    274s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[12/27 18:47:13    274s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[12/27 18:47:13    274s] *** Message Summary: 3 warning(s), 0 error(s)
[12/27 18:47:13    274s] 
[12/27 18:47:13    274s] <CMD> addEndCap -prefix EndCap
[12/27 18:47:13    274s] OPERPROF: Starting DPlace-Init at level 1, MEM:1197.2M
[12/27 18:47:13    274s] #spOpts: N=250 VtWidth 
[12/27 18:47:13    274s] All LLGs are deleted
[12/27 18:47:13    274s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1197.2M
[12/27 18:47:13    274s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1197.2M
[12/27 18:47:13    274s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1197.2M
[12/27 18:47:13    274s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1197.2M
[12/27 18:47:13    274s] Core basic site is CoreSite
[12/27 18:47:13    274s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 18:47:13    274s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 18:47:13    274s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 18:47:13    274s] SiteArray: use 57,344 bytes
[12/27 18:47:13    274s] SiteArray: current memory after site array memory allocation 1197.3M
[12/27 18:47:13    274s] SiteArray: FP blocked sites are writable
[12/27 18:47:13    274s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 18:47:13    274s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1197.3M
[12/27 18:47:13    274s] Process 124 wires and vias for routing blockage analysis
[12/27 18:47:13    274s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.006, MEM:1197.3M
[12/27 18:47:13    274s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.010, MEM:1197.3M
[12/27 18:47:13    274s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:1197.3M
[12/27 18:47:13    274s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1197.3MB).
[12/27 18:47:13    274s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:1197.3M
[12/27 18:47:13    274s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1197.3M
[12/27 18:47:13    274s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1197.3M
[12/27 18:47:13    274s] Minimum row-size in sites for endcap insertion = 3.
[12/27 18:47:13    274s] Minimum number of sites for row blockage       = 1.
[12/27 18:47:13    274s] Inserted 9 pre-endcap <BOUNDARY_LEFT> cells (prefix EndCap).
[12/27 18:47:13    274s] Inserted 9 post-endcap <BOUNDARY_RIGHT> cells (prefix EndCap).
[12/27 18:47:13    274s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1197.3M
[12/27 18:47:13    274s] For 18 new insts, 18 new pwr-pin connections were made to global net 'VDD'.
[12/27 18:47:13    274s] 18 new gnd-pin connections were made to global net 'VSS'.
[12/27 18:47:13    274s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/27 18:47:13    274s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1197.3M
[12/27 18:47:13    274s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1197.3M
[12/27 18:47:13    274s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1197.2M
[12/27 18:47:13    274s] All LLGs are deleted
[12/27 18:47:13    274s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1197.2M
[12/27 18:47:13    274s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1197.2M
[12/27 18:47:13    274s] <CMD> place_design -noPrePlaceOpt
[12/27 18:47:13    274s] -place_design_floorplan_mode false         # bool, default=false, user setting
[12/27 18:47:13    274s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2, percentage of missing scan cell = 0.00% (0 / 2)
[12/27 18:47:13    274s] 
[12/27 18:47:13    274s] pdi colorize_geometry "" ""
[12/27 18:47:13    274s] 
[12/27 18:47:13    274s] ### Time Record (colorize_geometry) is installed.
[12/27 18:47:13    274s] #Start colorize_geometry on Sat Dec 27 18:47:13 2025
[12/27 18:47:13    274s] #
[12/27 18:47:13    274s] ### Time Record (Pre Callback) is installed.
[12/27 18:47:13    274s] ### Time Record (Pre Callback) is uninstalled.
[12/27 18:47:13    274s] ### Time Record (DB Import) is installed.
[12/27 18:47:13    274s] ### Time Record (DB Import) is uninstalled.
[12/27 18:47:13    274s] ### Time Record (Post Callback) is installed.
[12/27 18:47:13    274s] ### Time Record (Post Callback) is uninstalled.
[12/27 18:47:13    274s] #Cpu time = 00:00:00
[12/27 18:47:13    274s] #Elapsed time = 00:00:00
[12/27 18:47:13    274s] #Increased memory = 3.41 (MB)
[12/27 18:47:13    274s] #Total memory = 804.58 (MB)
[12/27 18:47:13    274s] #Peak memory = 919.53 (MB)
[12/27 18:47:13    274s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Sat Dec 27 18:47:13 2025
[12/27 18:47:13    274s] #
[12/27 18:47:13    274s] ### Time Record (colorize_geometry) is uninstalled.
[12/27 18:47:13    274s] ### 
[12/27 18:47:13    274s] ###   Scalability Statistics
[12/27 18:47:13    274s] ### 
[12/27 18:47:13    274s] ### ------------------------+----------------+----------------+----------------+
[12/27 18:47:13    274s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/27 18:47:13    274s] ### ------------------------+----------------+----------------+----------------+
[12/27 18:47:13    274s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/27 18:47:13    274s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/27 18:47:13    274s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/27 18:47:13    274s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/27 18:47:13    274s] ### ------------------------+----------------+----------------+----------------+
[12/27 18:47:13    274s] ### 
[12/27 18:47:13    274s] *** Starting placeDesign default flow ***
[12/27 18:47:13    274s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/27 18:47:13    274s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1193.2M
[12/27 18:47:13    274s] Deleted 0 physical inst  (cell - / prefix -).
[12/27 18:47:13    274s] Did not delete 18 physical insts as they were marked preplaced.
[12/27 18:47:13    274s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1193.2M
[12/27 18:47:13    274s] Total CPU(s) requested: 16
[12/27 18:47:13    274s] Total CPU(s) enabled with current License(s): 8
[12/27 18:47:13    274s] Current free CPU(s): 8
[12/27 18:47:33    274s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[12/27 18:47:33    274s] Total CPU(s) now enabled: 16
[12/27 18:47:33    274s] Multithreaded Timing Analysis is initialized with 16 threads
[12/27 18:47:33    274s] 
[12/27 18:47:33    274s] INFO: #ExclusiveGroups=0
[12/27 18:47:33    274s] INFO: There are no Exclusive Groups.
[12/27 18:47:33    274s] *** Starting "NanoPlace(TM) placement v#4 (mem=1355.8M)" ...
[12/27 18:47:33    274s] No user-set net weight.
[12/27 18:47:33    274s] Net fanout histogram:
[12/27 18:47:33    274s] 2		: 7 (58.3%) nets
[12/27 18:47:33    274s] 3		: 5 (41.7%) nets
[12/27 18:47:33    274s] 4     -	14	: 0 (0.0%) nets
[12/27 18:47:33    274s] 15    -	39	: 0 (0.0%) nets
[12/27 18:47:33    274s] 40    -	79	: 0 (0.0%) nets
[12/27 18:47:33    274s] 80    -	159	: 0 (0.0%) nets
[12/27 18:47:33    274s] 160   -	319	: 0 (0.0%) nets
[12/27 18:47:33    274s] 320   -	639	: 0 (0.0%) nets
[12/27 18:47:33    274s] 640   -	1279	: 0 (0.0%) nets
[12/27 18:47:33    274s] 1280  -	2559	: 0 (0.0%) nets
[12/27 18:47:33    274s] 2560  -	5119	: 0 (0.0%) nets
[12/27 18:47:33    274s] 5120+		: 0 (0.0%) nets
[12/27 18:47:33    274s] no activity file in design. spp won't run.
[12/27 18:47:33    274s] Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
[12/27 18:47:33    274s] #spOpts: N=250 
[12/27 18:47:33    274s] #std cell=26 (18 fixed + 8 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
[12/27 18:47:33    274s] #ioInst=0 #net=12 #term=29 #term/net=2.42, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=6
[12/27 18:47:33    274s] stdCell: 26 single + 0 double + 0 multi
[12/27 18:47:33    274s] Total standard cell length = 14.7900 (mm), area = 13.3110 (mm^2)
[12/27 18:47:33    274s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1355.8M
[12/27 18:47:33    274s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1355.8M
[12/27 18:47:33    274s] Core basic site is CoreSite
[12/27 18:47:33    274s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 18:47:33    274s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 18:47:33    274s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 18:47:33    274s] SiteArray: use 57,344 bytes
[12/27 18:47:33    274s] SiteArray: current memory after site array memory allocation 1355.8M
[12/27 18:47:33    274s] SiteArray: FP blocked sites are writable
[12/27 18:47:33    274s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 18:47:33    274s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1355.8M
[12/27 18:47:33    274s] Process 124 wires and vias for routing blockage analysis
[12/27 18:47:33    274s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.005, MEM:1387.8M
[12/27 18:47:33    274s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1387.8M
[12/27 18:47:33    274s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1387.8M
[12/27 18:47:33    274s] OPERPROF: Starting pre-place ADS at level 1, MEM:1387.8M
[12/27 18:47:33    274s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1387.8M
[12/27 18:47:33    274s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1387.8M
[12/27 18:47:33    274s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1387.8M
[12/27 18:47:33    274s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1387.8M
[12/27 18:47:33    274s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1387.8M
[12/27 18:47:33    274s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1387.8M
[12/27 18:47:33    274s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1387.8M
[12/27 18:47:33    274s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1387.8M
[12/27 18:47:33    274s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1387.8M
[12/27 18:47:33    274s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1387.8M
[12/27 18:47:33    274s] ADSU 0.120 -> 0.120. GS 7200.000
[12/27 18:47:33    274s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.001, MEM:1387.8M
[12/27 18:47:33    274s] Average module density = 0.120.
[12/27 18:47:33    274s] Density for the design = 0.120.
[12/27 18:47:33    274s]        = stdcell_area 1461 sites (13149000 um^2) / alloc_area 12132 sites (109188000 um^2).
[12/27 18:47:33    274s] Pin Density = 0.002387.
[12/27 18:47:33    274s]             = total # of pins 29 / total area 12150.
[12/27 18:47:33    274s] OPERPROF: Starting spMPad at level 1, MEM:1387.8M
[12/27 18:47:33    274s] OPERPROF:   Starting spContextMPad at level 2, MEM:1387.8M
[12/27 18:47:33    274s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1387.8M
[12/27 18:47:33    274s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1387.8M
[12/27 18:47:33    274s] InitPadU 0.120 -> 0.120 for top
[12/27 18:47:33    274s] Enabling multi-CPU acceleration with 16 CPU(s) for placement
[12/27 18:47:33    274s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1387.8M
[12/27 18:47:33    274s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1387.8M
[12/27 18:47:33    274s] === lastAutoLevel = 4 
[12/27 18:47:33    274s] OPERPROF: Starting spInitNetWt at level 1, MEM:1387.8M
[12/27 18:47:33    274s] 0 delay mode for cte enabled initNetWt.
[12/27 18:47:33    274s] no activity file in design. spp won't run.
[12/27 18:47:33    274s] [spp] 0
[12/27 18:47:33    274s] [adp] 0:1:1:3
[12/27 18:47:33    274s] 0 delay mode for cte disabled initNetWt.
[12/27 18:47:33    274s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.008, MEM:1387.8M
[12/27 18:47:33    274s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/27 18:47:33    274s] OPERPROF: Starting npMain at level 1, MEM:1387.8M
[12/27 18:47:34    274s] OPERPROF:   Starting npPlace at level 2, MEM:1500.9M
[12/27 18:47:34    274s] Iteration  1: Total net bbox = 5.984e+04 (3.35e+04 2.63e+04)
[12/27 18:47:34    274s]               Est.  stn bbox = 5.984e+04 (3.35e+04 2.63e+04)
[12/27 18:47:34    274s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1533.9M
[12/27 18:47:34    274s] Iteration  2: Total net bbox = 5.984e+04 (3.35e+04 2.63e+04)
[12/27 18:47:34    274s]               Est.  stn bbox = 5.984e+04 (3.35e+04 2.63e+04)
[12/27 18:47:34    274s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1533.9M
[12/27 18:47:34    274s] exp_mt_sequential is set from setPlaceMode option to 1
[12/27 18:47:34    274s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[12/27 18:47:34    274s] place_exp_mt_interval set to default 32
[12/27 18:47:34    274s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/27 18:47:34    274s] Iteration  3: Total net bbox = 2.873e+04 (8.27e+03 2.05e+04)
[12/27 18:47:34    274s]               Est.  stn bbox = 2.873e+04 (8.27e+03 2.05e+04)
[12/27 18:47:34    274s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1535.3M
[12/27 18:47:34    274s] Iteration  4: Total net bbox = 2.783e+04 (8.23e+03 1.96e+04)
[12/27 18:47:34    274s]               Est.  stn bbox = 2.783e+04 (8.23e+03 1.96e+04)
[12/27 18:47:34    274s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1535.3M
[12/27 18:47:34    274s] Iteration  5: Total net bbox = 2.926e+04 (8.05e+03 2.12e+04)
[12/27 18:47:34    274s]               Est.  stn bbox = 2.926e+04 (8.05e+03 2.12e+04)
[12/27 18:47:34    274s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1535.3M
[12/27 18:47:34    274s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.012, MEM:1535.3M
[12/27 18:47:34    274s] OPERPROF: Finished npMain at level 1, CPU:0.020, REAL:1.017, MEM:1535.3M
[12/27 18:47:34    274s] [adp] clock
[12/27 18:47:34    274s] [adp] weight, nr nets, wire length
[12/27 18:47:34    274s] [adp]      0        0  0.000000
[12/27 18:47:34    274s] [adp] data
[12/27 18:47:34    274s] [adp] weight, nr nets, wire length
[12/27 18:47:34    274s] [adp]      0       12  35771.610000
[12/27 18:47:34    274s] [adp] 0.000000|0.000000|0.000000
[12/27 18:47:34    274s] Iteration  6: Total net bbox = 3.577e+04 (1.41e+04 2.16e+04)
[12/27 18:47:34    274s]               Est.  stn bbox = 3.577e+04 (1.41e+04 2.16e+04)
[12/27 18:47:34    274s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1535.3M
[12/27 18:47:34    274s] *** cost = 3.577e+04 (1.41e+04 2.16e+04) (cpu for global=0:00:00.0) real=0:00:01.0***
[12/27 18:47:34    274s] Placement multithread real runtime: 0:00:01.0 with 16 threads.
[12/27 18:47:34    274s] net ignore based on current view = 0
[12/27 18:47:34    274s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1535.3M
[12/27 18:47:34    274s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1535.2M
[12/27 18:47:34    274s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[12/27 18:47:34    274s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[12/27 18:47:34    274s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/27 18:47:34    274s] Type 'man IMPSP-9025' for more detail.
[12/27 18:47:34    274s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1535.2M
[12/27 18:47:34    274s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1535.2M
[12/27 18:47:34    274s] #spOpts: N=250 mergeVia=F 
[12/27 18:47:34    274s] All LLGs are deleted
[12/27 18:47:34    274s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1535.2M
[12/27 18:47:34    274s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1535.2M
[12/27 18:47:34    274s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1535.2M
[12/27 18:47:34    274s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1535.2M
[12/27 18:47:34    274s] Core basic site is CoreSite
[12/27 18:47:34    274s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 18:47:34    274s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 18:47:34    274s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 18:47:34    274s] SiteArray: use 57,344 bytes
[12/27 18:47:34    274s] SiteArray: current memory after site array memory allocation 1535.3M
[12/27 18:47:34    274s] SiteArray: FP blocked sites are writable
[12/27 18:47:34    274s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 18:47:34    274s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1535.3M
[12/27 18:47:34    274s] Process 124 wires and vias for routing blockage analysis
[12/27 18:47:34    274s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.010, REAL:0.005, MEM:1535.3M
[12/27 18:47:34    274s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.008, MEM:1535.3M
[12/27 18:47:34    274s] OPERPROF:       Starting CMU at level 4, MEM:1535.3M
[12/27 18:47:34    274s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1535.3M
[12/27 18:47:34    274s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1535.3M
[12/27 18:47:34    274s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1535.3MB).
[12/27 18:47:34    274s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.011, MEM:1535.3M
[12/27 18:47:34    274s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.011, MEM:1535.3M
[12/27 18:47:34    274s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.78869.1
[12/27 18:47:34    274s] OPERPROF: Starting RefinePlace at level 1, MEM:1535.3M
[12/27 18:47:34    274s] *** Starting refinePlace (0:04:35 mem=1535.3M) ***
[12/27 18:47:34    274s] Total net bbox length = 3.577e+04 (1.414e+04 2.163e+04) (ext = 2.300e+04)
[12/27 18:47:34    274s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 18:47:34    274s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1535.3M
[12/27 18:47:34    274s] Starting refinePlace ...
[12/27 18:47:34    274s] ** Cut row section cpu time 0:00:00.0.
[12/27 18:47:34    274s]    Spread Effort: high, standalone mode, useDDP on.
[12/27 18:47:34    274s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1536.3MB) @(0:04:35 - 0:04:35).
[12/27 18:47:34    274s] Move report: preRPlace moves 8 insts, mean move: 520.37 um, max move: 882.34 um
[12/27 18:47:34    274s] 	Max move on inst (U14): (1944.44, 6783.22) --> (2230.00, 7380.00)
[12/27 18:47:34    274s] 	Length: 52 sites, height: 1 rows, site name: CoreSite, cell type: NOR2D1
[12/27 18:47:34    274s] wireLenOptFixPriorityInst 0 inst fixed
[12/27 18:47:34    274s] tweakage running in 16 threads.
[12/27 18:47:34    274s] Placement tweakage begins.
[12/27 18:47:34    274s] wire length = 3.764e+04
[12/27 18:47:34    274s] wire length = 3.599e+04
[12/27 18:47:34    274s] Placement tweakage ends.
[12/27 18:47:34    274s] Move report: tweak moves 3 insts, mean move: 693.33 um, max move: 1040.00 um
[12/27 18:47:34    274s] 	Max move on inst (U10): (2130.00, 5580.00) --> (1090.00, 5580.00)
[12/27 18:47:34    274s] 
[12/27 18:47:34    274s] Running Spiral MT with 16 threads  fetchWidth=8 
[12/27 18:47:34    274s] Move report: legalization moves 1 insts, mean move: 140.00 um, max move: 140.00 um
[12/27 18:47:34    274s] 	Max move on inst (cout_reg): (410.00, 4680.00) --> (270.00, 4680.00)
[12/27 18:47:34    274s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1536.3MB) @(0:04:35 - 0:04:35).
[12/27 18:47:34    274s] Move report: Detail placement moves 8 insts, mean move: 608.42 um, max move: 1003.25 um
[12/27 18:47:34    274s] 	Max move on inst (U10): (1746.50, 5233.25) --> (1090.00, 5580.00)
[12/27 18:47:34    274s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1536.3MB
[12/27 18:47:34    274s] Statistics of distance of Instance movement in refine placement:
[12/27 18:47:34    274s]   maximum (X+Y) =      1003.25 um
[12/27 18:47:34    274s]   inst (U10) with max move: (1746.5, 5233.25) -> (1090, 5580)
[12/27 18:47:34    274s]   mean    (X+Y) =       608.42 um
[12/27 18:47:34    274s] Summary Report:
[12/27 18:47:34    274s] Instances move: 8 (out of 8 movable)
[12/27 18:47:34    274s] Instances flipped: 0
[12/27 18:47:34    274s] Mean displacement: 608.42 um
[12/27 18:47:34    274s] Max displacement: 1003.25 um (Instance: U10) (1746.5, 5233.25) -> (1090, 5580)
[12/27 18:47:34    274s] 	Length: 52 sites, height: 1 rows, site name: CoreSite, cell type: NOR2D1
[12/27 18:47:34    274s] Total instances moved : 8
[12/27 18:47:34    274s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.013, MEM:1536.3M
[12/27 18:47:34    274s] Total net bbox length = 4.510e+04 (2.244e+04 2.266e+04) (ext = 2.710e+04)
[12/27 18:47:34    274s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1536.3MB
[12/27 18:47:34    274s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1536.3MB) @(0:04:35 - 0:04:35).
[12/27 18:47:34    274s] *** Finished refinePlace (0:04:35 mem=1536.3M) ***
[12/27 18:47:34    274s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.78869.1
[12/27 18:47:34    274s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.015, MEM:1536.3M
[12/27 18:47:34    274s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1536.3M
[12/27 18:47:34    274s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1536.2M
[12/27 18:47:34    274s] All LLGs are deleted
[12/27 18:47:34    274s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1536.2M
[12/27 18:47:34    274s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1536.2M
[12/27 18:47:34    274s] *** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=1536.2M) ***
[12/27 18:47:34    274s] #spOpts: N=250 mergeVia=F 
[12/27 18:47:34    274s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1536.2M
[12/27 18:47:34    274s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1536.2M
[12/27 18:47:34    274s] Core basic site is CoreSite
[12/27 18:47:34    274s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 18:47:34    274s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 18:47:34    274s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 18:47:34    274s] SiteArray: use 57,344 bytes
[12/27 18:47:34    274s] SiteArray: current memory after site array memory allocation 1536.3M
[12/27 18:47:34    274s] SiteArray: FP blocked sites are writable
[12/27 18:47:34    274s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 18:47:34    274s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1536.3M
[12/27 18:47:34    274s] Process 124 wires and vias for routing blockage analysis
[12/27 18:47:34    274s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.004, MEM:1536.3M
[12/27 18:47:34    274s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1536.3M
[12/27 18:47:34    274s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1536.3M
[12/27 18:47:34    274s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1536.3M
[12/27 18:47:34    274s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1536.3M
[12/27 18:47:34    274s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2 )
[12/27 18:47:34    274s] Density distribution unevenness ratio = 32.725%
[12/27 18:47:34    274s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1536.3M
[12/27 18:47:34    274s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1536.2M
[12/27 18:47:34    274s] All LLGs are deleted
[12/27 18:47:34    274s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1536.2M
[12/27 18:47:34    274s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1536.2M
[12/27 18:47:34    274s] 
[12/27 18:47:34    274s] Starting congRepair ...
[12/27 18:47:34    274s] User Input Parameters:
[12/27 18:47:34    274s] - Congestion Driven    : On
[12/27 18:47:34    274s] - Timing Driven        : Off
[12/27 18:47:34    274s] - Area-Violation Based : On
[12/27 18:47:34    274s] - Start Rollback Level : -5
[12/27 18:47:34    274s] - Legalized            : On
[12/27 18:47:34    274s] - Window Based         : Off
[12/27 18:47:34    274s] - eDen incr mode       : Off
[12/27 18:47:34    274s] - Small incr mode      : Off
[12/27 18:47:34    274s] 
[12/27 18:47:34    274s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/27 18:47:34    274s] Collecting buffer chain nets ...
[12/27 18:47:34    274s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1536.2M
[12/27 18:47:34    274s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.004, MEM:1536.2M
[12/27 18:47:34    274s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1536.2M
[12/27 18:47:34    274s] Starting Early Global Route congestion estimation: mem = 1536.2M
[12/27 18:47:34    274s] (I)       Started Loading and Dumping File ( Curr Mem: 1536.23 MB )
[12/27 18:47:34    274s] (I)       Reading DB...
[12/27 18:47:34    274s] (I)       Read data from FE... (mem=1536.2M)
[12/27 18:47:34    274s] (I)       Read nodes and places... (mem=1536.2M)
[12/27 18:47:34    274s] (I)       Done Read nodes and places (cpu=0.000s, mem=1536.2M)
[12/27 18:47:34    274s] (I)       Read nets... (mem=1536.2M)
[12/27 18:47:34    274s] (I)       Done Read nets (cpu=0.000s, mem=1536.2M)
[12/27 18:47:34    274s] (I)       Done Read data from FE (cpu=0.000s, mem=1536.2M)
[12/27 18:47:34    274s] (I)       before initializing RouteDB syMemory usage = 1536.2 MB
[12/27 18:47:34    274s] (I)       Honor MSV route constraint: false
[12/27 18:47:34    274s] (I)       Maximum routing layer  : 2
[12/27 18:47:34    274s] (I)       Minimum routing layer  : 1
[12/27 18:47:34    274s] (I)       Supply scale factor H  : 1.00
[12/27 18:47:34    274s] (I)       Supply scale factor V  : 1.00
[12/27 18:47:34    274s] (I)       Tracks used by clock wire: 0
[12/27 18:47:34    274s] (I)       Reverse direction      : 
[12/27 18:47:34    274s] (I)       Honor partition pin guides: true
[12/27 18:47:34    274s] (I)       Route selected nets only: false
[12/27 18:47:34    274s] (I)       Route secondary PG pins: false
[12/27 18:47:34    274s] (I)       Second PG max fanout   : 2147483647
[12/27 18:47:34    274s] (I)       Number threads         : 16
[12/27 18:47:34    274s] (I)       Apply function for special wires: true
[12/27 18:47:34    274s] (I)       Layer by layer blockage reading: true
[12/27 18:47:34    274s] (I)       Offset calculation fix : true
[12/27 18:47:34    274s] (I)       Route stripe layer range: 
[12/27 18:47:34    274s] (I)       Honor partition fences : 
[12/27 18:47:34    274s] (I)       Honor partition pin    : 
[12/27 18:47:34    274s] (I)       Honor partition fences with feedthrough: 
[12/27 18:47:34    274s] (I)       Counted 124 PG shapes. We will not process PG shapes layer by layer.
[12/27 18:47:34    274s] (I)       build grid graph
[12/27 18:47:34    274s] (I)       build grid graph start
[12/27 18:47:34    274s] [NR-eGR] Track table information for default rule: 
[12/27 18:47:34    274s] [NR-eGR] M1 has single uniform track structure
[12/27 18:47:34    274s] [NR-eGR] M2 has single uniform track structure
[12/27 18:47:34    274s] (I)       build grid graph end
[12/27 18:47:34    274s] (I)       ===========================================================================
[12/27 18:47:34    274s] (I)       == Report All Rule Vias ==
[12/27 18:47:34    274s] (I)       ===========================================================================
[12/27 18:47:34    274s] (I)        Via Rule : (Default)
[12/27 18:47:34    274s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 18:47:34    274s] (I)       ---------------------------------------------------------------------------
[12/27 18:47:34    274s] (I)        1    1 : M2_M1_HV                    2 : M2_M1_2x1_HV_E           
[12/27 18:47:34    274s] (I)        2    0 : ---                         0 : ---                      
[12/27 18:47:34    274s] (I)       ===========================================================================
[12/27 18:47:34    274s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1536.23 MB )
[12/27 18:47:34    274s] (I)       Num PG vias on layer 1 : 0
[12/27 18:47:34    274s] (I)       Num PG vias on layer 2 : 0
[12/27 18:47:34    274s] [NR-eGR] Read 219 PG shapes
[12/27 18:47:34    274s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.23 MB )
[12/27 18:47:34    274s] [NR-eGR] #Routing Blockages  : 0
[12/27 18:47:34    274s] [NR-eGR] #Instance Blockages : 111
[12/27 18:47:34    274s] [NR-eGR] #PG Blockages       : 219
[12/27 18:47:34    274s] [NR-eGR] #Bump Blockages     : 0
[12/27 18:47:34    274s] [NR-eGR] #Boundary Blockages : 0
[12/27 18:47:34    274s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 18:47:34    274s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/27 18:47:34    274s] (I)       readDataFromPlaceDB
[12/27 18:47:34    274s] (I)       Read net information..
[12/27 18:47:34    274s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[12/27 18:47:34    274s] (I)       Read testcase time = 0.000 seconds
[12/27 18:47:34    274s] 
[12/27 18:47:34    274s] (I)       early_global_route_priority property id does not exist.
[12/27 18:47:34    274s] (I)       Start initializing grid graph
[12/27 18:47:34    274s] (I)       Early Global GCell Via Thresholds = 
[12/27 18:47:34    274s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 18:47:34    274s] (I)       End initializing grid graph
[12/27 18:47:34    274s] (I)       Model blockages into capacity
[12/27 18:47:34    274s] (I)       Read Num Blocks=1202  Num Prerouted Wires=0  Num CS=0
[12/27 18:47:34    274s] (I)       Started Modeling ( Curr Mem: 1536.23 MB )
[12/27 18:47:34    274s] (I)       Started Modeling Layer 1 ( Curr Mem: 1536.23 MB )
[12/27 18:47:34    274s] (I)       Layer 0 (H) : #blockages 946 : #preroutes 0
[12/27 18:47:34    274s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.23 MB )
[12/27 18:47:34    274s] (I)       Started Modeling Layer 2 ( Curr Mem: 1536.23 MB )
[12/27 18:47:34    274s] (I)       Layer 1 (V) : #blockages 256 : #preroutes 0
[12/27 18:47:34    274s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.23 MB )
[12/27 18:47:34    274s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.23 MB )
[12/27 18:47:34    274s] (I)       Number of ignored nets = 0
[12/27 18:47:34    274s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/27 18:47:34    274s] (I)       Number of clock nets = 0.  Ignored: No
[12/27 18:47:34    274s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 18:47:34    274s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 18:47:34    274s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 18:47:34    274s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 18:47:34    274s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 18:47:34    274s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 18:47:34    274s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 18:47:34    274s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1536.2 MB
[12/27 18:47:34    274s] (I)       Ndr track 0 does not exist
[12/27 18:47:34    274s] (I)       Layer1  viaCost=100.00
[12/27 18:47:34    274s] (I)       ---------------------Grid Graph Info--------------------
[12/27 18:47:34    274s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 18:47:34    274s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 18:47:34    274s] (I)       Site width          :  1000  (dbu)
[12/27 18:47:34    274s] (I)       Row height          : 90000  (dbu)
[12/27 18:47:34    274s] (I)       GCell width         : 90000  (dbu)
[12/27 18:47:34    274s] (I)       GCell height        : 90000  (dbu)
[12/27 18:47:34    274s] (I)       Grid                :    16    10     2
[12/27 18:47:34    274s] (I)       Layer numbers       :     1     2
[12/27 18:47:34    274s] (I)       Vertical capacity   :     0 90000
[12/27 18:47:34    274s] (I)       Horizontal capacity : 90000     0
[12/27 18:47:34    274s] (I)       Default wire width  :  1200  1200
[12/27 18:47:34    274s] (I)       Default wire space  :   800   800
[12/27 18:47:34    274s] (I)       Default wire pitch  :  2000  2000
[12/27 18:47:34    274s] (I)       Default pitch size  :  3000  3000
[12/27 18:47:34    274s] (I)       First track coord   :  1500  1500
[12/27 18:47:34    274s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 18:47:34    274s] (I)       Total num of tracks :   282   462
[12/27 18:47:34    274s] (I)       Num of masks        :     1     1
[12/27 18:47:34    274s] (I)       Num of trim masks   :     0     0
[12/27 18:47:34    274s] (I)       --------------------------------------------------------
[12/27 18:47:34    274s] 
[12/27 18:47:34    274s] [NR-eGR] ============ Routing rule table ============
[12/27 18:47:34    274s] [NR-eGR] Rule id: 0  Nets: 12 
[12/27 18:47:34    274s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 18:47:34    274s] (I)       Pitch:  L1=3000  L2=3000
[12/27 18:47:34    274s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 18:47:34    274s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 18:47:34    274s] [NR-eGR] ========================================
[12/27 18:47:34    274s] [NR-eGR] 
[12/27 18:47:34    274s] (I)       blocked tracks on layer1 : = 1006 / 4512 (22.30%)
[12/27 18:47:34    274s] (I)       blocked tracks on layer2 : = 564 / 4620 (12.21%)
[12/27 18:47:34    274s] (I)       After initializing earlyGlobalRoute syMemory usage = 1536.2 MB
[12/27 18:47:34    274s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.23 MB )
[12/27 18:47:34    274s] (I)       Started Global Routing ( Curr Mem: 1536.23 MB )
[12/27 18:47:34    274s] (I)       ============= Initialization =============
[12/27 18:47:34    274s] (I)       totalPins=29  totalGlobalPin=22 (75.86%)
[12/27 18:47:34    274s] (I)       Started Build MST ( Curr Mem: 1536.23 MB )
[12/27 18:47:34    274s] (I)       Generate topology with 16 threads
[12/27 18:47:34    274s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1544.24 MB )
[12/27 18:47:34    274s] (I)       total 2D Cap : 7990 = (3678 H, 4312 V)
[12/27 18:47:34    274s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 2]
[12/27 18:47:34    274s] (I)       ============  Phase 1a Route ============
[12/27 18:47:34    274s] (I)       Started Phase 1a ( Curr Mem: 1544.24 MB )
[12/27 18:47:34    274s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.25 MB )
[12/27 18:47:34    274s] (I)       Usage: 48 = (22 H, 26 V) = (0.60% H, 0.60% V) = (1.980e+04um H, 2.340e+04um V)
[12/27 18:47:34    274s] (I)       
[12/27 18:47:34    274s] (I)       ============  Phase 1b Route ============
[12/27 18:47:34    274s] (I)       Usage: 48 = (22 H, 26 V) = (0.60% H, 0.60% V) = (1.980e+04um H, 2.340e+04um V)
[12/27 18:47:34    274s] (I)       
[12/27 18:47:34    274s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.320000e+04um
[12/27 18:47:34    274s] (I)       ============  Phase 1c Route ============
[12/27 18:47:34    274s] (I)       Usage: 48 = (22 H, 26 V) = (0.60% H, 0.60% V) = (1.980e+04um H, 2.340e+04um V)
[12/27 18:47:34    274s] (I)       
[12/27 18:47:34    274s] (I)       ============  Phase 1d Route ============
[12/27 18:47:34    274s] (I)       Usage: 48 = (22 H, 26 V) = (0.60% H, 0.60% V) = (1.980e+04um H, 2.340e+04um V)
[12/27 18:47:34    274s] (I)       
[12/27 18:47:34    274s] (I)       ============  Phase 1e Route ============
[12/27 18:47:34    274s] (I)       Started Phase 1e ( Curr Mem: 1560.26 MB )
[12/27 18:47:34    274s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1560.26 MB )
[12/27 18:47:34    274s] (I)       Usage: 48 = (22 H, 26 V) = (0.60% H, 0.60% V) = (1.980e+04um H, 2.340e+04um V)
[12/27 18:47:34    274s] (I)       
[12/27 18:47:34    274s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.320000e+04um
[12/27 18:47:34    274s] [NR-eGR] 
[12/27 18:47:34    274s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1544.25 MB )
[12/27 18:47:34    274s] (I)       Running layer assignment with 16 threads
[12/27 18:47:34    274s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1536.24 MB )
[12/27 18:47:34    274s] (I)       ============  Phase 1l Route ============
[12/27 18:47:34    274s] (I)       
[12/27 18:47:34    274s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 18:47:34    274s] [NR-eGR]                        OverCon            
[12/27 18:47:34    274s] [NR-eGR]                         #Gcell     %Gcell
[12/27 18:47:34    274s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 18:47:34    274s] [NR-eGR] ----------------------------------------------
[12/27 18:47:34    274s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 18:47:34    274s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 18:47:34    274s] [NR-eGR] ----------------------------------------------
[12/27 18:47:34    274s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 18:47:34    274s] [NR-eGR] 
[12/27 18:47:34    274s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1536.24 MB )
[12/27 18:47:34    274s] (I)       total 2D Cap : 8034 = (3703 H, 4331 V)
[12/27 18:47:34    274s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 18:47:34    274s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 18:47:34    274s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1536.2M
[12/27 18:47:34    274s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.011, MEM:1536.2M
[12/27 18:47:34    274s] OPERPROF: Starting HotSpotCal at level 1, MEM:1536.2M
[12/27 18:47:34    274s] [hotspot] +------------+---------------+---------------+
[12/27 18:47:34    274s] [hotspot] |            |   max hotspot | total hotspot |
[12/27 18:47:34    274s] [hotspot] +------------+---------------+---------------+
[12/27 18:47:34    274s] [hotspot] | normalized |          0.00 |          0.00 |
[12/27 18:47:34    274s] [hotspot] +------------+---------------+---------------+
[12/27 18:47:34    274s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/27 18:47:34    274s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/27 18:47:34    274s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:1536.2M
[12/27 18:47:34    274s] Skipped repairing congestion.
[12/27 18:47:34    274s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1536.2M
[12/27 18:47:34    274s] Starting Early Global Route wiring: mem = 1536.2M
[12/27 18:47:34    274s] (I)       ============= track Assignment ============
[12/27 18:47:34    274s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1536.23 MB )
[12/27 18:47:34    274s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.23 MB )
[12/27 18:47:34    274s] (I)       Started Greedy Track Assignment ( Curr Mem: 1536.23 MB )
[12/27 18:47:34    274s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer3, numCutBoxes=0)
[12/27 18:47:34    274s] (I)       Running track assignment with 16 threads
[12/27 18:47:34    274s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.23 MB )
[12/27 18:47:34    274s] (I)       Run Multi-thread track assignment
[12/27 18:47:34    274s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1537.24 MB )
[12/27 18:47:34    274s] [NR-eGR] --------------------------------------------------------------------------
[12/27 18:47:34    274s] [NR-eGR]     M1  (1H) length: 2.320910e+04um, number of vias: 36
[12/27 18:47:34    274s] [NR-eGR]     M2  (2V) length: 2.472000e+04um, number of vias: 0
[12/27 18:47:34    274s] [NR-eGR] Total length: 4.792910e+04um, number of vias: 36
[12/27 18:47:34    274s] [NR-eGR] --------------------------------------------------------------------------
[12/27 18:47:34    274s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/27 18:47:34    274s] [NR-eGR] --------------------------------------------------------------------------
[12/27 18:47:34    274s] Early Global Route wiring runtime: 0.02 seconds, mem = 1537.2M
[12/27 18:47:34    274s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.008, MEM:1537.2M
[12/27 18:47:34    274s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[12/27 18:47:34    274s] *** Finishing placeDesign default flow ***
[12/27 18:47:34    274s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0:21, mem = 1537.2M **
[12/27 18:47:34    274s] Tdgp not successfully inited but do clear!
[12/27 18:47:34    274s] 0 delay mode for cte disabled.
[12/27 18:47:34    274s] SKP cleared!
[12/27 18:47:34    274s] 
[12/27 18:47:34    274s] *** Summary of all messages that are not suppressed in this session:
[12/27 18:47:34    274s] Severity  ID               Count  Summary                                  
[12/27 18:47:34    274s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/27 18:47:34    274s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/27 18:47:34    274s] *** Message Summary: 2 warning(s), 0 error(s)
[12/27 18:47:34    274s] 
[12/27 18:47:34    274s] <CMD> checkPlace
[12/27 18:47:34    274s] OPERPROF: Starting checkPlace at level 1, MEM:1537.2M
[12/27 18:47:34    274s] #spOpts: N=250 
[12/27 18:47:34    274s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1537.2M
[12/27 18:47:34    274s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1537.2M
[12/27 18:47:34    274s] Core basic site is CoreSite
[12/27 18:47:34    274s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 18:47:34    274s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 18:47:34    274s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 18:47:34    274s] SiteArray: use 57,344 bytes
[12/27 18:47:34    274s] SiteArray: current memory after site array memory allocation 1537.3M
[12/27 18:47:34    274s] SiteArray: FP blocked sites are writable
[12/27 18:47:34    274s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 18:47:34    274s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1537.3M
[12/27 18:47:34    274s] Process 124 wires and vias for routing blockage analysis
[12/27 18:47:34    274s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.006, MEM:1537.3M
[12/27 18:47:34    274s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1537.3M
[12/27 18:47:34    274s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1537.3M
[12/27 18:47:34    274s] Begin checking placement ... (start mem=1537.2M, init mem=1537.3M)
[12/27 18:47:34    274s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1537.3M
[12/27 18:47:34    274s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1537.3M
[12/27 18:47:34    274s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1537.3M
[12/27 18:47:34    274s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1537.3M
[12/27 18:47:34    274s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1537.3M
[12/27 18:47:34    274s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1537.3M
[12/27 18:47:34    274s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1537.3M
[12/27 18:47:34    274s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1537.3M
[12/27 18:47:34    274s] *info: Placed = 26             (Fixed = 18)
[12/27 18:47:34    274s] *info: Unplaced = 0           
[12/27 18:47:34    274s] Placement Density:12.04%(13149000/109188000)
[12/27 18:47:34    274s] Placement Density (including fixed std cells):12.17%(13311000/109350000)
[12/27 18:47:34    274s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1537.3M
[12/27 18:47:34    274s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1537.2M
[12/27 18:47:34    274s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1537.2M)
[12/27 18:47:34    274s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.013, MEM:1537.2M
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'topCell'. For help use 'dbSchema topCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
[12/27 18:47:34    274s] Type 'man IMPDBTCL-204' for more detail.
[12/27 18:47:34    274s] **WARN: (EMS-27):	Message (IMPDBTCL-204) has exceeded the current message display limit of 20.
[12/27 18:47:34    274s] To increase the message display limit, refer to the product command reference manual.
[12/27 18:47:34    274s] <CMD> refinePlace
[12/27 18:47:34    274s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/27 18:47:34    274s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1537.2M
[12/27 18:47:34    274s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1537.2M
[12/27 18:47:34    274s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1537.2M
[12/27 18:47:34    274s] #spOpts: N=250 
[12/27 18:47:34    274s] All LLGs are deleted
[12/27 18:47:34    274s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1537.2M
[12/27 18:47:34    274s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1537.2M
[12/27 18:47:34    274s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1537.2M
[12/27 18:47:34    274s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1537.2M
[12/27 18:47:34    274s] Core basic site is CoreSite
[12/27 18:47:34    274s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 18:47:34    274s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 18:47:34    274s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 18:47:34    274s] SiteArray: use 57,344 bytes
[12/27 18:47:34    274s] SiteArray: current memory after site array memory allocation 1537.3M
[12/27 18:47:34    274s] SiteArray: FP blocked sites are writable
[12/27 18:47:34    274s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 18:47:34    274s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1537.3M
[12/27 18:47:34    274s] Process 124 wires and vias for routing blockage analysis
[12/27 18:47:34    274s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.010, REAL:0.005, MEM:1537.3M
[12/27 18:47:34    274s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.008, MEM:1537.3M
[12/27 18:47:34    274s] OPERPROF:         Starting CMU at level 5, MEM:1537.3M
[12/27 18:47:34    274s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1537.3M
[12/27 18:47:34    274s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1537.3M
[12/27 18:47:34    274s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1537.3MB).
[12/27 18:47:34    274s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:1537.3M
[12/27 18:47:34    274s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:1537.3M
[12/27 18:47:34    274s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.78869.2
[12/27 18:47:34    274s] OPERPROF:   Starting RefinePlace at level 2, MEM:1537.3M
[12/27 18:47:34    274s] *** Starting refinePlace (0:04:35 mem=1537.3M) ***
[12/27 18:47:34    274s] Total net bbox length = 4.510e+04 (2.244e+04 2.266e+04) (ext = 2.710e+04)
[12/27 18:47:34    274s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1537.3M
[12/27 18:47:34    274s] Starting refinePlace ...
[12/27 18:47:34    274s] ** Cut row section cpu time 0:00:00.0.
[12/27 18:47:34    274s]    Spread Effort: high, standalone mode, useDDP on.
[12/27 18:47:34    274s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1537.3MB) @(0:04:35 - 0:04:35).
[12/27 18:47:34    274s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 18:47:34    274s] wireLenOptFixPriorityInst 0 inst fixed
[12/27 18:47:34    274s] 
[12/27 18:47:34    274s] Running Spiral MT with 16 threads  fetchWidth=8 
[12/27 18:47:34    274s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 18:47:34    274s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1537.3MB) @(0:04:35 - 0:04:35).
[12/27 18:47:34    274s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 18:47:34    274s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1537.3MB
[12/27 18:47:34    274s] Statistics of distance of Instance movement in refine placement:
[12/27 18:47:34    274s]   maximum (X+Y) =         0.00 um
[12/27 18:47:34    274s]   mean    (X+Y) =         0.00 um
[12/27 18:47:34    274s] Summary Report:
[12/27 18:47:34    274s] Instances move: 0 (out of 8 movable)
[12/27 18:47:34    274s] Instances flipped: 0
[12/27 18:47:34    274s] Mean displacement: 0.00 um
[12/27 18:47:34    274s] Max displacement: 0.00 um 
[12/27 18:47:34    274s] Total instances moved : 0
[12/27 18:47:34    274s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.007, MEM:1537.3M
[12/27 18:47:34    274s] Total net bbox length = 4.510e+04 (2.244e+04 2.266e+04) (ext = 2.710e+04)
[12/27 18:47:34    274s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1537.3MB
[12/27 18:47:34    274s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1537.3MB) @(0:04:35 - 0:04:35).
[12/27 18:47:34    274s] *** Finished refinePlace (0:04:35 mem=1537.3M) ***
[12/27 18:47:34    274s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.78869.2
[12/27 18:47:34    274s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.008, MEM:1537.3M
[12/27 18:47:34    274s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1537.3M
[12/27 18:47:34    274s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1537.2M
[12/27 18:47:34    274s] All LLGs are deleted
[12/27 18:47:34    274s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1537.2M
[12/27 18:47:34    274s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1537.2M
[12/27 18:47:34    274s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.020, REAL:0.020, MEM:1537.2M
[12/27 18:47:34    274s] <CMD> setMultiCpuUsage -localCpu 16 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[12/27 18:47:34    274s] Setting releaseMultiCpuLicenseMode to false.
[12/27 18:47:34    274s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/27 18:47:34    274s] <CMD> optDesign -preCTS
[12/27 18:47:34    274s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 882.6M, totSessionCpu=0:04:35 **
[12/27 18:47:34    274s] Executing: place_opt_design -opt
[12/27 18:47:34    274s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/27 18:47:34    274s] *** Starting GigaPlace ***
[12/27 18:47:34    274s] **INFO: user set placement options
[12/27 18:47:34    274s] setPlaceMode -place_design_floorplan_mode false -place_detail_legalization_inst_gap 2 -place_global_cong_effort medium -place_global_ignore_scan true -place_global_place_io_pins false -timingDriven false
[12/27 18:47:34    274s] **INFO: user set opt options
[12/27 18:47:34    274s] setOptMode -fixCap true -fixFanoutLoad true -fixTran true
[12/27 18:47:34    274s] #optDebug: fT-E <X 2 3 1 0>
[12/27 18:47:34    274s] OPERPROF: Starting DPlace-Init at level 1, MEM:1537.2M
[12/27 18:47:34    274s] #spOpts: N=250 
[12/27 18:47:34    274s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1537.2M
[12/27 18:47:34    274s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1537.2M
[12/27 18:47:34    274s] Core basic site is CoreSite
[12/27 18:47:34    274s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 18:47:34    274s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 18:47:34    274s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 18:47:34    274s] SiteArray: use 57,344 bytes
[12/27 18:47:34    274s] SiteArray: current memory after site array memory allocation 1537.3M
[12/27 18:47:34    274s] SiteArray: FP blocked sites are writable
[12/27 18:47:34    274s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 18:47:34    274s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1537.3M
[12/27 18:47:34    274s] Process 124 wires and vias for routing blockage analysis
[12/27 18:47:35    274s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.004, MEM:1537.3M
[12/27 18:47:35    274s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1537.3M
[12/27 18:47:35    274s] OPERPROF:     Starting CMU at level 3, MEM:1537.3M
[12/27 18:47:35    274s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1537.3M
[12/27 18:47:35    274s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1537.3M
[12/27 18:47:35    274s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1537.3MB).
[12/27 18:47:35    274s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1537.3M
[12/27 18:47:35    274s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1537.3M
[12/27 18:47:35    274s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1537.2M
[12/27 18:47:35    274s] All LLGs are deleted
[12/27 18:47:35    274s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1537.2M
[12/27 18:47:35    274s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1537.2M
[12/27 18:47:35    274s] VSMManager cleared!
[12/27 18:47:35    275s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 883.0M, totSessionCpu=0:04:35 **
[12/27 18:47:35    275s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/27 18:47:35    275s] GigaOpt running with 16 threads.
[12/27 18:47:35    275s] Info: 16 threads available for lower-level modules during optimization.
[12/27 18:47:35    275s] OPERPROF: Starting DPlace-Init at level 1, MEM:1537.2M
[12/27 18:47:35    275s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[12/27 18:47:35    275s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1537.2M
[12/27 18:47:35    275s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1537.2M
[12/27 18:47:35    275s] Core basic site is CoreSite
[12/27 18:47:35    275s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 18:47:35    275s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 18:47:35    275s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 18:47:35    275s] SiteArray: use 57,344 bytes
[12/27 18:47:35    275s] SiteArray: current memory after site array memory allocation 1537.3M
[12/27 18:47:35    275s] SiteArray: FP blocked sites are writable
[12/27 18:47:35    275s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 18:47:35    275s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1537.3M
[12/27 18:47:35    275s] Process 124 wires and vias for routing blockage analysis
[12/27 18:47:35    275s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.004, MEM:1537.3M
[12/27 18:47:35    275s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.007, MEM:1537.3M
[12/27 18:47:35    275s] OPERPROF:     Starting CMU at level 3, MEM:1537.3M
[12/27 18:47:35    275s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1537.3M
[12/27 18:47:35    275s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.007, MEM:1537.3M
[12/27 18:47:35    275s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1537.3MB).
[12/27 18:47:35    275s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.008, MEM:1537.3M
[12/27 18:47:35    275s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 18:47:35    275s] Summary for sequential cells identification: 
[12/27 18:47:35    275s]   Identified SBFF number: 1
[12/27 18:47:35    275s]   Identified MBFF number: 0
[12/27 18:47:35    275s]   Identified SB Latch number: 0
[12/27 18:47:35    275s]   Identified MB Latch number: 0
[12/27 18:47:35    275s]   Not identified SBFF number: 0
[12/27 18:47:35    275s]   Not identified MBFF number: 0
[12/27 18:47:35    275s]   Not identified SB Latch number: 0
[12/27 18:47:35    275s]   Not identified MB Latch number: 0
[12/27 18:47:35    275s]   Number of sequential cells which are not FFs: 0
[12/27 18:47:35    275s]  Visiting view : func_typical
[12/27 18:47:35    275s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 18:47:35    275s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 18:47:35    275s]  Visiting view : func_typical
[12/27 18:47:35    275s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 18:47:35    275s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 18:47:35    275s]  Setting StdDelay to 3090452.80
[12/27 18:47:35    275s] Creating Cell Server, finished. 
[12/27 18:47:35    275s] 
[12/27 18:47:35    275s] LayerId::1 widthSet size::1
[12/27 18:47:35    275s] LayerId::2 widthSet size::1
[12/27 18:47:35    275s] Updating RC grid for preRoute extraction ...
[12/27 18:47:35    275s] Initializing multi-corner resistance tables ...
[12/27 18:47:35    275s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 18:47:35    275s] 
[12/27 18:47:35    275s] Creating Lib Analyzer ...
[12/27 18:47:35    275s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 18:47:35    275s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 18:47:35    275s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 18:47:35    275s] 
[12/27 18:47:35    275s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:35 mem=1543.3M
[12/27 18:47:35    275s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:35 mem=1543.3M
[12/27 18:47:35    275s] Creating Lib Analyzer, finished. 
[12/27 18:47:35    275s] AAE DB initialization (MEM=1566.2 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/27 18:47:35    275s] #optDebug: fT-S <1 2 3 1 0>
[12/27 18:47:35    275s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/27 18:47:35    275s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/27 18:47:35    275s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 893.8M, totSessionCpu=0:04:36 **
[12/27 18:47:35    275s] *** optDesign -preCTS ***
[12/27 18:47:35    275s] DRC Margin: user margin 0.0; extra margin 0.2
[12/27 18:47:35    275s] Setup Target Slack: user slack 0; extra slack 0.0
[12/27 18:47:35    275s] Hold Target Slack: user slack 0
[12/27 18:47:35    275s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/27 18:47:35    275s] Type 'man IMPOPT-3195' for more detail.
[12/27 18:47:35    275s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1566.2M
[12/27 18:47:35    275s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1566.2M
[12/27 18:47:35    275s] Multi-VT timing optimization disabled based on library information.
[12/27 18:47:35    275s] Deleting Cell Server ...
[12/27 18:47:35    275s] Deleting Lib Analyzer.
[12/27 18:47:35    275s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 18:47:35    275s] Summary for sequential cells identification: 
[12/27 18:47:35    275s]   Identified SBFF number: 1
[12/27 18:47:35    275s]   Identified MBFF number: 0
[12/27 18:47:35    275s]   Identified SB Latch number: 0
[12/27 18:47:35    275s]   Identified MB Latch number: 0
[12/27 18:47:35    275s]   Not identified SBFF number: 0
[12/27 18:47:35    275s]   Not identified MBFF number: 0
[12/27 18:47:35    275s]   Not identified SB Latch number: 0
[12/27 18:47:35    275s]   Not identified MB Latch number: 0
[12/27 18:47:35    275s]   Number of sequential cells which are not FFs: 0
[12/27 18:47:35    275s]  Visiting view : func_typical
[12/27 18:47:35    275s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 18:47:35    275s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 18:47:35    275s]  Visiting view : func_typical
[12/27 18:47:35    275s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 18:47:35    275s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 18:47:35    275s]  Setting StdDelay to 3090452.80
[12/27 18:47:35    275s] Creating Cell Server, finished. 
[12/27 18:47:35    275s] 
[12/27 18:47:35    275s] Deleting Cell Server ...
[12/27 18:47:35    275s] 
[12/27 18:47:35    275s] Creating Lib Analyzer ...
[12/27 18:47:35    275s] Creating Cell Server ...(0, 0, 0, 0)
[12/27 18:47:35    275s] Summary for sequential cells identification: 
[12/27 18:47:35    275s]   Identified SBFF number: 1
[12/27 18:47:35    275s]   Identified MBFF number: 0
[12/27 18:47:35    275s]   Identified SB Latch number: 0
[12/27 18:47:35    275s]   Identified MB Latch number: 0
[12/27 18:47:35    275s]   Not identified SBFF number: 0
[12/27 18:47:35    275s]   Not identified MBFF number: 0
[12/27 18:47:35    275s]   Not identified SB Latch number: 0
[12/27 18:47:35    275s]   Not identified MB Latch number: 0
[12/27 18:47:35    275s]   Number of sequential cells which are not FFs: 0
[12/27 18:47:35    275s]  Visiting view : func_typical
[12/27 18:47:35    275s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 18:47:35    275s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 18:47:35    275s]  Visiting view : func_typical
[12/27 18:47:35    275s]    : PowerDomain = none : Weighted F : unweighted  = 3090452.80 (1.000) with rcCorner = 0
[12/27 18:47:35    275s]    : PowerDomain = none : Weighted F : unweighted  = 2362522.40 (1.000) with rcCorner = -1
[12/27 18:47:35    275s]  Setting StdDelay to 3090452.80
[12/27 18:47:35    275s] Creating Cell Server, finished. 
[12/27 18:47:35    275s] 
[12/27 18:47:35    275s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 18:47:35    275s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 18:47:35    275s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 18:47:35    275s] 
[12/27 18:47:35    275s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:36 mem=1566.2M
[12/27 18:47:35    275s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:36 mem=1566.2M
[12/27 18:47:35    275s] Creating Lib Analyzer, finished. 
[12/27 18:47:35    275s] All LLGs are deleted
[12/27 18:47:35    275s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1566.2M
[12/27 18:47:35    275s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1566.2M
[12/27 18:47:35    275s] ### Creating LA Mngr. totSessionCpu=0:04:36 mem=1566.2M
[12/27 18:47:35    275s] ### Creating LA Mngr, finished. totSessionCpu=0:04:36 mem=1566.2M
[12/27 18:47:35    275s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] (I)       Started Loading and Dumping File ( Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] (I)       Reading DB...
[12/27 18:47:35    275s] (I)       Read data from FE... (mem=1566.2M)
[12/27 18:47:35    275s] (I)       Read nodes and places... (mem=1566.2M)
[12/27 18:47:35    275s] (I)       Done Read nodes and places (cpu=0.000s, mem=1566.2M)
[12/27 18:47:35    275s] (I)       Read nets... (mem=1566.2M)
[12/27 18:47:35    275s] (I)       Done Read nets (cpu=0.000s, mem=1566.2M)
[12/27 18:47:35    275s] (I)       Done Read data from FE (cpu=0.000s, mem=1566.2M)
[12/27 18:47:35    275s] (I)       before initializing RouteDB syMemory usage = 1566.2 MB
[12/27 18:47:35    275s] (I)       Honor MSV route constraint: false
[12/27 18:47:35    275s] (I)       Maximum routing layer  : 2
[12/27 18:47:35    275s] (I)       Minimum routing layer  : 1
[12/27 18:47:35    275s] (I)       Supply scale factor H  : 1.00
[12/27 18:47:35    275s] (I)       Supply scale factor V  : 1.00
[12/27 18:47:35    275s] (I)       Tracks used by clock wire: 0
[12/27 18:47:35    275s] (I)       Reverse direction      : 
[12/27 18:47:35    275s] (I)       Honor partition pin guides: true
[12/27 18:47:35    275s] (I)       Route selected nets only: false
[12/27 18:47:35    275s] (I)       Route secondary PG pins: false
[12/27 18:47:35    275s] (I)       Second PG max fanout   : 2147483647
[12/27 18:47:35    275s] (I)       Spread congestion away from blockages: true
[12/27 18:47:35    275s] (I)       Number threads         : 16
[12/27 18:47:35    275s] (I)       Overflow penalty cost  : 10
[12/27 18:47:35    275s] (I)       source-to-sink ratio   : 0.30
[12/27 18:47:35    275s] (I)       Apply function for special wires: true
[12/27 18:47:35    275s] (I)       Layer by layer blockage reading: true
[12/27 18:47:35    275s] (I)       Offset calculation fix : true
[12/27 18:47:35    275s] (I)       Route stripe layer range: 
[12/27 18:47:35    275s] (I)       Honor partition fences : 
[12/27 18:47:35    275s] (I)       Honor partition pin    : 
[12/27 18:47:35    275s] (I)       Honor partition fences with feedthrough: 
[12/27 18:47:35    275s] (I)       Counted 124 PG shapes. We will not process PG shapes layer by layer.
[12/27 18:47:35    275s] (I)       build grid graph
[12/27 18:47:35    275s] (I)       build grid graph start
[12/27 18:47:35    275s] [NR-eGR] Track table information for default rule: 
[12/27 18:47:35    275s] [NR-eGR] M1 has single uniform track structure
[12/27 18:47:35    275s] [NR-eGR] M2 has single uniform track structure
[12/27 18:47:35    275s] (I)       build grid graph end
[12/27 18:47:35    275s] (I)       ===========================================================================
[12/27 18:47:35    275s] (I)       == Report All Rule Vias ==
[12/27 18:47:35    275s] (I)       ===========================================================================
[12/27 18:47:35    275s] (I)        Via Rule : (Default)
[12/27 18:47:35    275s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 18:47:35    275s] (I)       ---------------------------------------------------------------------------
[12/27 18:47:35    275s] (I)        1    1 : M2_M1_HV                    2 : M2_M1_2x1_HV_E           
[12/27 18:47:35    275s] (I)        2    0 : ---                         0 : ---                      
[12/27 18:47:35    275s] (I)       ===========================================================================
[12/27 18:47:35    275s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] (I)       Num PG vias on layer 1 : 0
[12/27 18:47:35    275s] (I)       Num PG vias on layer 2 : 0
[12/27 18:47:35    275s] [NR-eGR] Read 219 PG shapes
[12/27 18:47:35    275s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] [NR-eGR] #Routing Blockages  : 0
[12/27 18:47:35    275s] [NR-eGR] #Instance Blockages : 111
[12/27 18:47:35    275s] [NR-eGR] #PG Blockages       : 219
[12/27 18:47:35    275s] [NR-eGR] #Bump Blockages     : 0
[12/27 18:47:35    275s] [NR-eGR] #Boundary Blockages : 0
[12/27 18:47:35    275s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 18:47:35    275s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/27 18:47:35    275s] (I)       readDataFromPlaceDB
[12/27 18:47:35    275s] (I)       Read net information..
[12/27 18:47:35    275s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[12/27 18:47:35    275s] (I)       Read testcase time = 0.000 seconds
[12/27 18:47:35    275s] 
[12/27 18:47:35    275s] (I)       early_global_route_priority property id does not exist.
[12/27 18:47:35    275s] (I)       Start initializing grid graph
[12/27 18:47:35    275s] (I)       Early Global GCell Via Thresholds = 
[12/27 18:47:35    275s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 18:47:35    275s] (I)       End initializing grid graph
[12/27 18:47:35    275s] (I)       Model blockages into capacity
[12/27 18:47:35    275s] (I)       Read Num Blocks=1202  Num Prerouted Wires=0  Num CS=0
[12/27 18:47:35    275s] (I)       Started Modeling ( Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] (I)       Started Modeling Layer 1 ( Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] (I)       Layer 0 (H) : #blockages 946 : #preroutes 0
[12/27 18:47:35    275s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] (I)       Started Modeling Layer 2 ( Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] (I)       Layer 1 (V) : #blockages 256 : #preroutes 0
[12/27 18:47:35    275s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] (I)       Number of ignored nets = 0
[12/27 18:47:35    275s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/27 18:47:35    275s] (I)       Number of clock nets = 0.  Ignored: No
[12/27 18:47:35    275s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 18:47:35    275s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 18:47:35    275s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 18:47:35    275s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 18:47:35    275s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 18:47:35    275s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 18:47:35    275s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 18:47:35    275s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1566.2 MB
[12/27 18:47:35    275s] (I)       Ndr track 0 does not exist
[12/27 18:47:35    275s] (I)       Layer1  viaCost=100.00
[12/27 18:47:35    275s] (I)       ---------------------Grid Graph Info--------------------
[12/27 18:47:35    275s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 18:47:35    275s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 18:47:35    275s] (I)       Site width          :  1000  (dbu)
[12/27 18:47:35    275s] (I)       Row height          : 90000  (dbu)
[12/27 18:47:35    275s] (I)       GCell width         : 90000  (dbu)
[12/27 18:47:35    275s] (I)       GCell height        : 90000  (dbu)
[12/27 18:47:35    275s] (I)       Grid                :    16    10     2
[12/27 18:47:35    275s] (I)       Layer numbers       :     1     2
[12/27 18:47:35    275s] (I)       Vertical capacity   :     0 90000
[12/27 18:47:35    275s] (I)       Horizontal capacity : 90000     0
[12/27 18:47:35    275s] (I)       Default wire width  :  1200  1200
[12/27 18:47:35    275s] (I)       Default wire space  :   800   800
[12/27 18:47:35    275s] (I)       Default wire pitch  :  2000  2000
[12/27 18:47:35    275s] (I)       Default pitch size  :  3000  3000
[12/27 18:47:35    275s] (I)       First track coord   :  1500  1500
[12/27 18:47:35    275s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 18:47:35    275s] (I)       Total num of tracks :   282   462
[12/27 18:47:35    275s] (I)       Num of masks        :     1     1
[12/27 18:47:35    275s] (I)       Num of trim masks   :     0     0
[12/27 18:47:35    275s] (I)       --------------------------------------------------------
[12/27 18:47:35    275s] 
[12/27 18:47:35    275s] [NR-eGR] ============ Routing rule table ============
[12/27 18:47:35    275s] [NR-eGR] Rule id: 0  Nets: 12 
[12/27 18:47:35    275s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 18:47:35    275s] (I)       Pitch:  L1=3000  L2=3000
[12/27 18:47:35    275s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 18:47:35    275s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 18:47:35    275s] [NR-eGR] ========================================
[12/27 18:47:35    275s] [NR-eGR] 
[12/27 18:47:35    275s] (I)       blocked tracks on layer1 : = 1006 / 4512 (22.30%)
[12/27 18:47:35    275s] (I)       blocked tracks on layer2 : = 564 / 4620 (12.21%)
[12/27 18:47:35    275s] (I)       After initializing earlyGlobalRoute syMemory usage = 1566.2 MB
[12/27 18:47:35    275s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] (I)       Started Global Routing ( Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] (I)       ============= Initialization =============
[12/27 18:47:35    275s] (I)       totalPins=29  totalGlobalPin=22 (75.86%)
[12/27 18:47:35    275s] (I)       Started Build MST ( Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] (I)       Generate topology with 16 threads
[12/27 18:47:35    275s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.16 MB )
[12/27 18:47:35    275s] (I)       total 2D Cap : 7990 = (3678 H, 4312 V)
[12/27 18:47:35    275s] (I)       #blocked areas for congestion spreading : 0
[12/27 18:47:35    275s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 2]
[12/27 18:47:35    275s] (I)       ============  Phase 1a Route ============
[12/27 18:47:35    275s] (I)       Started Phase 1a ( Curr Mem: 1574.16 MB )
[12/27 18:47:35    275s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1574.16 MB )
[12/27 18:47:35    275s] (I)       Usage: 48 = (22 H, 26 V) = (0.60% H, 0.60% V) = (1.980e+04um H, 2.340e+04um V)
[12/27 18:47:35    275s] (I)       
[12/27 18:47:35    275s] (I)       ============  Phase 1b Route ============
[12/27 18:47:35    275s] (I)       Usage: 48 = (22 H, 26 V) = (0.60% H, 0.60% V) = (1.980e+04um H, 2.340e+04um V)
[12/27 18:47:35    275s] (I)       
[12/27 18:47:35    275s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.320000e+04um
[12/27 18:47:35    275s] (I)       ============  Phase 1c Route ============
[12/27 18:47:35    275s] (I)       Usage: 48 = (22 H, 26 V) = (0.60% H, 0.60% V) = (1.980e+04um H, 2.340e+04um V)
[12/27 18:47:35    275s] (I)       
[12/27 18:47:35    275s] (I)       ============  Phase 1d Route ============
[12/27 18:47:35    275s] (I)       Usage: 48 = (22 H, 26 V) = (0.60% H, 0.60% V) = (1.980e+04um H, 2.340e+04um V)
[12/27 18:47:35    275s] (I)       
[12/27 18:47:35    275s] (I)       ============  Phase 1e Route ============
[12/27 18:47:35    275s] (I)       Started Phase 1e ( Curr Mem: 1590.18 MB )
[12/27 18:47:35    275s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1590.18 MB )
[12/27 18:47:35    275s] (I)       Usage: 48 = (22 H, 26 V) = (0.60% H, 0.60% V) = (1.980e+04um H, 2.340e+04um V)
[12/27 18:47:35    275s] (I)       
[12/27 18:47:35    275s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.320000e+04um
[12/27 18:47:35    275s] [NR-eGR] 
[12/27 18:47:35    275s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1590.18 MB )
[12/27 18:47:35    275s] (I)       Running layer assignment with 16 threads
[12/27 18:47:35    275s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] (I)       ============  Phase 1l Route ============
[12/27 18:47:35    275s] (I)       
[12/27 18:47:35    275s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 18:47:35    275s] [NR-eGR]                        OverCon            
[12/27 18:47:35    275s] [NR-eGR]                         #Gcell     %Gcell
[12/27 18:47:35    275s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 18:47:35    275s] [NR-eGR] ----------------------------------------------
[12/27 18:47:35    275s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 18:47:35    275s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 18:47:35    275s] [NR-eGR] ----------------------------------------------
[12/27 18:47:35    275s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 18:47:35    275s] [NR-eGR] 
[12/27 18:47:35    275s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] (I)       total 2D Cap : 8034 = (3703 H, 4331 V)
[12/27 18:47:35    275s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 18:47:35    275s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 18:47:35    275s] (I)       ============= track Assignment ============
[12/27 18:47:35    275s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] (I)       Started Greedy Track Assignment ( Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer3, numCutBoxes=0)
[12/27 18:47:35    275s] (I)       Running track assignment with 16 threads
[12/27 18:47:35    275s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] (I)       Run Multi-thread track assignment
[12/27 18:47:35    275s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] [NR-eGR] --------------------------------------------------------------------------
[12/27 18:47:35    275s] [NR-eGR]     M1  (1H) length: 2.320910e+04um, number of vias: 36
[12/27 18:47:35    275s] [NR-eGR]     M2  (2V) length: 2.472000e+04um, number of vias: 0
[12/27 18:47:35    275s] [NR-eGR] Total length: 4.792910e+04um, number of vias: 36
[12/27 18:47:35    275s] [NR-eGR] --------------------------------------------------------------------------
[12/27 18:47:35    275s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/27 18:47:35    275s] [NR-eGR] --------------------------------------------------------------------------
[12/27 18:47:35    275s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1566.16 MB )
[12/27 18:47:35    275s] ### Creating LA Mngr. totSessionCpu=0:04:36 mem=1566.2M
[12/27 18:47:35    275s] ### Creating LA Mngr, finished. totSessionCpu=0:04:36 mem=1566.2M
[12/27 18:47:35    275s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
[12/27 18:47:35    275s] PreRoute RC Extraction called for design half_adder.
[12/27 18:47:35    275s] RC Extraction called in multi-corner(1) mode.
[12/27 18:47:35    275s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 18:47:35    275s] Type 'man IMPEXT-6197' for more detail.
[12/27 18:47:35    275s] RCMode: PreRoute
[12/27 18:47:35    275s]       RC Corner Indexes            0   
[12/27 18:47:35    275s] Capacitance Scaling Factor   : 1.00000 
[12/27 18:47:35    275s] Resistance Scaling Factor    : 1.00000 
[12/27 18:47:35    275s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 18:47:35    275s] Clock Res. Scaling Factor    : 1.00000 
[12/27 18:47:35    275s] Shrink Factor                : 1.00000
[12/27 18:47:35    275s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/27 18:47:35    275s] LayerId::1 widthSet size::1
[12/27 18:47:35    275s] LayerId::2 widthSet size::1
[12/27 18:47:35    275s] Updating RC grid for preRoute extraction ...
[12/27 18:47:35    275s] Initializing multi-corner resistance tables ...
[12/27 18:47:35    275s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 18:47:35    275s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1566.164M)
[12/27 18:47:35    275s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1566.2M
[12/27 18:47:35    275s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1566.2M
[12/27 18:47:35    275s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1566.2M
[12/27 18:47:35    275s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.005, MEM:1567.2M
[12/27 18:47:35    275s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1567.2M
[12/27 18:47:35    275s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:1567.2M
[12/27 18:47:35    275s] Starting delay calculation for Setup views
[12/27 18:47:35    275s] #################################################################################
[12/27 18:47:35    275s] # Design Stage: PreRoute
[12/27 18:47:35    275s] # Design Name: half_adder
[12/27 18:47:35    275s] # Design Mode: 250nm
[12/27 18:47:35    275s] # Analysis Mode: MMMC Non-OCV 
[12/27 18:47:35    275s] # Parasitics Mode: No SPEF/RCDB
[12/27 18:47:35    275s] # Signoff Settings: SI Off 
[12/27 18:47:35    275s] #################################################################################
[12/27 18:47:35    275s] Topological Sorting (REAL = 0:00:00.0, MEM = 1671.0M, InitMEM = 1671.0M)
[12/27 18:47:35    275s] Calculate delays in Single mode...
[12/27 18:47:35    275s] Start delay calculation (fullDC) (16 T). (MEM=1672)
[12/27 18:47:35    276s] siFlow : Timing analysis mode is single, using late cdB files
[12/27 18:47:35    276s] Start AAE Lib Loading. (MEM=1688.2)
[12/27 18:47:35    276s] End AAE Lib Loading. (MEM=1707.28 CPU=0:00:00.0 Real=0:00:00.0)
[12/27 18:47:35    276s] End AAE Lib Interpolated Model. (MEM=1707.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 18:47:36    276s] First Iteration Infinite Tw... 
[12/27 18:47:36    276s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/27 18:47:36    276s] Total number of fetched objects 14
[12/27 18:47:36    276s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 18:47:36    276s] End delay calculation. (MEM=1934.18 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 18:47:36    276s] End delay calculation (fullDC). (MEM=1900.64 CPU=0:00:00.3 REAL=0:00:01.0)
[12/27 18:47:36    276s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1900.6M) ***
[12/27 18:47:36    276s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:04:36 mem=1868.6M)
[12/27 18:47:36    276s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|9.82e+06 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1078.5M, totSessionCpu=0:04:36 **
[12/27 18:47:36    276s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/27 18:47:36    276s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 18:47:36    276s] ### Creating PhyDesignMc. totSessionCpu=0:04:36 mem=1816.2M
[12/27 18:47:36    276s] OPERPROF: Starting DPlace-Init at level 1, MEM:1816.2M
[12/27 18:47:36    276s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[12/27 18:47:36    276s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1816.2M
[12/27 18:47:36    276s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 18:47:36    276s] OPERPROF:     Starting CMU at level 3, MEM:1816.2M
[12/27 18:47:36    276s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1816.2M
[12/27 18:47:36    276s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.002, MEM:1816.2M
[12/27 18:47:36    276s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1816.2MB).
[12/27 18:47:36    276s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1816.2M
[12/27 18:47:36    276s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:36 mem=1816.2M
[12/27 18:47:36    276s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 18:47:36    276s] ### Creating PhyDesignMc. totSessionCpu=0:04:36 mem=1816.2M
[12/27 18:47:36    276s] OPERPROF: Starting DPlace-Init at level 1, MEM:1816.2M
[12/27 18:47:36    276s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[12/27 18:47:36    276s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1816.2M
[12/27 18:47:36    276s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 18:47:36    276s] OPERPROF:     Starting CMU at level 3, MEM:1816.2M
[12/27 18:47:36    276s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1816.2M
[12/27 18:47:36    276s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1816.2M
[12/27 18:47:36    276s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1816.2MB).
[12/27 18:47:36    276s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.003, MEM:1816.2M
[12/27 18:47:36    276s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:36 mem=1816.2M
[12/27 18:47:36    276s] *** Starting optimizing excluded clock nets MEM= 1816.2M) ***
[12/27 18:47:36    276s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1816.2M) ***
[12/27 18:47:36    276s] The useful skew maximum allowed delay set by user is: 1
[12/27 18:47:36    276s] Deleting Lib Analyzer.
[12/27 18:47:36    276s] Info: 1 clock net  excluded from IPO operation.
[12/27 18:47:36    276s] ### Creating LA Mngr. totSessionCpu=0:04:36 mem=1817.2M
[12/27 18:47:36    276s] ### Creating LA Mngr, finished. totSessionCpu=0:04:36 mem=1817.2M
[12/27 18:47:36    276s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/27 18:47:36    276s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:36.3/2:17:26.4 (0.0), mem = 1817.2M
[12/27 18:47:36    276s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.78869.1
[12/27 18:47:36    276s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 18:47:36    276s] ### Creating PhyDesignMc. totSessionCpu=0:04:36 mem=1825.2M
[12/27 18:47:36    276s] OPERPROF: Starting DPlace-Init at level 1, MEM:1825.2M
[12/27 18:47:36    276s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[12/27 18:47:36    276s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1825.2M
[12/27 18:47:36    276s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 18:47:36    276s] OPERPROF:     Starting CMU at level 3, MEM:1825.2M
[12/27 18:47:36    276s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1825.2M
[12/27 18:47:36    276s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1825.2M
[12/27 18:47:36    276s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1825.2MB).
[12/27 18:47:36    276s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.003, MEM:1825.2M
[12/27 18:47:36    276s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:36 mem=1826.7M
[12/27 18:47:36    276s] 
[12/27 18:47:36    276s] Footprint cell information for calculating maxBufDist
[12/27 18:47:36    276s] *info: There are 3 candidate Buffer cells
[12/27 18:47:36    276s] *info: There are 4 candidate Inverter cells
[12/27 18:47:36    276s] 
[12/27 18:47:36    276s] 
[12/27 18:47:36    276s] Creating Lib Analyzer ...
[12/27 18:47:36    276s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 18:47:36    276s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 18:47:36    276s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 18:47:36    276s] 
[12/27 18:47:36    276s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:36 mem=1856.3M
[12/27 18:47:36    276s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:36 mem=1856.3M
[12/27 18:47:36    276s] Creating Lib Analyzer, finished. 
[12/27 18:47:36    276s] 
[12/27 18:47:36    276s] #optDebug: {2, 1.000, 0.8500} 
[12/27 18:47:36    276s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2262.8M
[12/27 18:47:36    276s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2262.8M
[12/27 18:47:36    276s] 
[12/27 18:47:36    276s] Netlist preparation processing... 
[12/27 18:47:36    276s] Removed 0 instance
[12/27 18:47:36    276s] *info: Marking 0 isolation instances dont touch
[12/27 18:47:36    276s] *info: Marking 0 level shifter instances dont touch
[12/27 18:47:36    276s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.78869.1
[12/27 18:47:36    276s] *** AreaOpt [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:04:36.5/2:17:26.6 (0.0), mem = 1861.9M
[12/27 18:47:36    276s] 
[12/27 18:47:36    276s] =============================================================================================
[12/27 18:47:36    276s]  Step TAT Report for SimplifyNetlist #1
[12/27 18:47:36    276s] =============================================================================================
[12/27 18:47:36    276s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 18:47:36    276s] ---------------------------------------------------------------------------------------------
[12/27 18:47:36    276s] [ LibAnalyzerInit        ]      1   0:00:00.0  (  10.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/27 18:47:36    276s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 18:47:36    276s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.8 % )     0:00:00.0 /  0:00:00.0    1.3
[12/27 18:47:36    276s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.2
[12/27 18:47:36    276s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (  17.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/27 18:47:36    276s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 18:47:36    276s] [ MISC                   ]          0:00:00.2  (  63.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/27 18:47:36    276s] ---------------------------------------------------------------------------------------------
[12/27 18:47:36    276s]  SimplifyNetlist #1 TOTAL           0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/27 18:47:36    276s] ---------------------------------------------------------------------------------------------
[12/27 18:47:36    276s] 
[12/27 18:47:36    276s] 
[12/27 18:47:36    276s] Active setup views:
[12/27 18:47:36    276s]  func_typical
[12/27 18:47:36    276s]   Dominating endpoints: 0
[12/27 18:47:36    276s]   Dominating TNS: -0.000
[12/27 18:47:36    276s] 
[12/27 18:47:36    276s] Deleting Lib Analyzer.
[12/27 18:47:36    276s] Begin: GigaOpt Global Optimization
[12/27 18:47:36    276s] *info: use new DP (enabled)
[12/27 18:47:36    276s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 16 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/27 18:47:36    276s] Info: 1 clock net  excluded from IPO operation.
[12/27 18:47:36    276s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:36.6/2:17:26.6 (0.0), mem = 1855.9M
[12/27 18:47:36    276s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.78869.2
[12/27 18:47:36    276s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 18:47:36    276s] ### Creating PhyDesignMc. totSessionCpu=0:04:37 mem=1855.9M
[12/27 18:47:36    276s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/27 18:47:36    276s] OPERPROF: Starting DPlace-Init at level 1, MEM:1855.9M
[12/27 18:47:36    276s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[12/27 18:47:36    276s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1855.9M
[12/27 18:47:36    276s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 18:47:36    276s] OPERPROF:     Starting CMU at level 3, MEM:1855.9M
[12/27 18:47:36    276s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1855.9M
[12/27 18:47:36    276s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1855.9M
[12/27 18:47:36    276s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1855.9MB).
[12/27 18:47:36    276s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.003, MEM:1855.9M
[12/27 18:47:36    276s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:37 mem=1857.3M
[12/27 18:47:36    276s] 
[12/27 18:47:36    276s] Creating Lib Analyzer ...
[12/27 18:47:36    276s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 18:47:36    276s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 18:47:36    276s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 18:47:36    276s] 
[12/27 18:47:36    276s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:37 mem=1857.3M
[12/27 18:47:36    276s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:37 mem=1857.3M
[12/27 18:47:36    276s] Creating Lib Analyzer, finished. 
[12/27 18:47:36    276s] 
[12/27 18:47:36    276s] #optDebug: {2, 1.000, 0.8500} 
[12/27 18:47:38    278s] *info: 1 clock net excluded
[12/27 18:47:38    278s] *info: 2 special nets excluded.
[12/27 18:47:38    278s] *info: 2 no-driver nets excluded.
[12/27 18:47:38    278s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2339.8M
[12/27 18:47:38    278s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2339.8M
[12/27 18:47:38    278s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/27 18:47:38    278s] Info: End MT loop @oiCellDelayCachingJob.
[12/27 18:47:38    278s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/27 18:47:38    278s] +--------+--------+----------+------------+--------+------------+---------+-------------+
[12/27 18:47:38    278s] |  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup|  End Point  |
[12/27 18:47:38    278s] +--------+--------+----------+------------+--------+------------+---------+-------------+
[12/27 18:47:38    278s] |   0.000|   0.000|    12.04%|   0:00:00.0| 2339.8M|func_typical|       NA| NA          |
[12/27 18:47:38    278s] +--------+--------+----------+------------+--------+------------+---------+-------------+
[12/27 18:47:38    278s] 
[12/27 18:47:38    278s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2339.8M) ***
[12/27 18:47:38    278s] 
[12/27 18:47:38    278s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2339.8M) ***
[12/27 18:47:38    278s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/27 18:47:38    278s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.78869.2
[12/27 18:47:38    278s] *** SetupOpt [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:04:38.9/2:17:28.9 (0.0), mem = 1931.9M
[12/27 18:47:38    278s] 
[12/27 18:47:38    278s] =============================================================================================
[12/27 18:47:38    278s]  Step TAT Report for GlobalOpt #1
[12/27 18:47:38    278s] =============================================================================================
[12/27 18:47:38    278s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 18:47:38    278s] ---------------------------------------------------------------------------------------------
[12/27 18:47:38    278s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 18:47:38    278s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[12/27 18:47:38    278s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 18:47:38    278s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[12/27 18:47:38    278s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[12/27 18:47:38    278s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 18:47:38    278s] [ TransformInit          ]      1   0:00:02.2  (  96.6 % )     0:00:02.2 /  0:00:02.2    1.0
[12/27 18:47:38    278s] [ MISC                   ]          0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.2
[12/27 18:47:38    278s] ---------------------------------------------------------------------------------------------
[12/27 18:47:38    278s]  GlobalOpt #1 TOTAL                 0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[12/27 18:47:38    278s] ---------------------------------------------------------------------------------------------
[12/27 18:47:38    278s] 
[12/27 18:47:38    278s] End: GigaOpt Global Optimization
[12/27 18:47:38    278s] *** Timing Is met
[12/27 18:47:38    278s] *** Check timing (0:00:00.0)
[12/27 18:47:38    278s] Deleting Lib Analyzer.
[12/27 18:47:38    278s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/27 18:47:38    278s] Info: 1 clock net  excluded from IPO operation.
[12/27 18:47:38    278s] ### Creating LA Mngr. totSessionCpu=0:04:39 mem=1879.9M
[12/27 18:47:38    278s] ### Creating LA Mngr, finished. totSessionCpu=0:04:39 mem=1879.9M
[12/27 18:47:38    278s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/27 18:47:38    278s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1879.9M
[12/27 18:47:38    278s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1879.9M
[12/27 18:47:38    278s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1877.9M
[12/27 18:47:38    278s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1877.9M
[12/27 18:47:38    278s] **INFO: Flow update: Design is easy to close.
[12/27 18:47:38    278s] 
[12/27 18:47:38    278s] *** Start incrementalPlace ***
[12/27 18:47:38    278s] User Input Parameters:
[12/27 18:47:38    278s] - Congestion Driven    : On
[12/27 18:47:38    278s] - Timing Driven        : On
[12/27 18:47:38    278s] - Area-Violation Based : On
[12/27 18:47:38    278s] - Start Rollback Level : -5
[12/27 18:47:38    278s] - Legalized            : On
[12/27 18:47:38    278s] - Window Based         : Off
[12/27 18:47:38    278s] - eDen incr mode       : Off
[12/27 18:47:38    278s] - Small incr mode      : Off
[12/27 18:47:38    278s] 
[12/27 18:47:38    278s] no activity file in design. spp won't run.
[12/27 18:47:38    279s] Effort level <high> specified for reg2reg path_group
[12/27 18:47:38    279s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/27 18:47:38    279s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/27 18:47:38    279s] Collecting buffer chain nets ...
[12/27 18:47:38    279s] No Views given, use default active views for adaptive view pruning
[12/27 18:47:38    279s] SKP will enable view:
[12/27 18:47:38    279s]   func_typical
[12/27 18:47:38    279s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1879.9M
[12/27 18:47:38    279s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1879.9M
[12/27 18:47:38    279s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1879.9M
[12/27 18:47:38    279s] Starting Early Global Route congestion estimation: mem = 1879.9M
[12/27 18:47:38    279s] (I)       Started Loading and Dumping File ( Curr Mem: 1879.86 MB )
[12/27 18:47:38    279s] (I)       Reading DB...
[12/27 18:47:38    279s] (I)       Read data from FE... (mem=1879.9M)
[12/27 18:47:38    279s] (I)       Read nodes and places... (mem=1879.9M)
[12/27 18:47:38    279s] (I)       Done Read nodes and places (cpu=0.000s, mem=1879.9M)
[12/27 18:47:38    279s] (I)       Read nets... (mem=1879.9M)
[12/27 18:47:38    279s] (I)       Done Read nets (cpu=0.000s, mem=1879.9M)
[12/27 18:47:38    279s] (I)       Done Read data from FE (cpu=0.000s, mem=1879.9M)
[12/27 18:47:38    279s] (I)       before initializing RouteDB syMemory usage = 1879.9 MB
[12/27 18:47:38    279s] (I)       Honor MSV route constraint: false
[12/27 18:47:38    279s] (I)       Maximum routing layer  : 2
[12/27 18:47:38    279s] (I)       Minimum routing layer  : 1
[12/27 18:47:38    279s] (I)       Supply scale factor H  : 1.00
[12/27 18:47:38    279s] (I)       Supply scale factor V  : 1.00
[12/27 18:47:38    279s] (I)       Tracks used by clock wire: 0
[12/27 18:47:38    279s] (I)       Reverse direction      : 
[12/27 18:47:38    279s] (I)       Honor partition pin guides: true
[12/27 18:47:38    279s] (I)       Route selected nets only: false
[12/27 18:47:38    279s] (I)       Route secondary PG pins: false
[12/27 18:47:38    279s] (I)       Second PG max fanout   : 2147483647
[12/27 18:47:38    279s] (I)       Number threads         : 16
[12/27 18:47:38    279s] (I)       Apply function for special wires: true
[12/27 18:47:38    279s] (I)       Layer by layer blockage reading: true
[12/27 18:47:38    279s] (I)       Offset calculation fix : true
[12/27 18:47:38    279s] (I)       Route stripe layer range: 
[12/27 18:47:38    279s] (I)       Honor partition fences : 
[12/27 18:47:38    279s] (I)       Honor partition pin    : 
[12/27 18:47:38    279s] (I)       Honor partition fences with feedthrough: 
[12/27 18:47:38    279s] (I)       Counted 124 PG shapes. We will not process PG shapes layer by layer.
[12/27 18:47:38    279s] (I)       build grid graph
[12/27 18:47:38    279s] (I)       build grid graph start
[12/27 18:47:38    279s] [NR-eGR] Track table information for default rule: 
[12/27 18:47:38    279s] [NR-eGR] M1 has single uniform track structure
[12/27 18:47:38    279s] [NR-eGR] M2 has single uniform track structure
[12/27 18:47:38    279s] (I)       build grid graph end
[12/27 18:47:38    279s] (I)       ===========================================================================
[12/27 18:47:38    279s] (I)       == Report All Rule Vias ==
[12/27 18:47:38    279s] (I)       ===========================================================================
[12/27 18:47:38    279s] (I)        Via Rule : (Default)
[12/27 18:47:38    279s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 18:47:38    279s] (I)       ---------------------------------------------------------------------------
[12/27 18:47:38    279s] (I)        1    1 : M2_M1_HV                    2 : M2_M1_2x1_HV_E           
[12/27 18:47:38    279s] (I)        2    0 : ---                         0 : ---                      
[12/27 18:47:38    279s] (I)       ===========================================================================
[12/27 18:47:38    279s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1879.86 MB )
[12/27 18:47:38    279s] (I)       Num PG vias on layer 1 : 0
[12/27 18:47:38    279s] (I)       Num PG vias on layer 2 : 0
[12/27 18:47:38    279s] [NR-eGR] Read 219 PG shapes
[12/27 18:47:38    279s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1879.86 MB )
[12/27 18:47:38    279s] [NR-eGR] #Routing Blockages  : 0
[12/27 18:47:38    279s] [NR-eGR] #Instance Blockages : 111
[12/27 18:47:38    279s] [NR-eGR] #PG Blockages       : 219
[12/27 18:47:38    279s] [NR-eGR] #Bump Blockages     : 0
[12/27 18:47:38    279s] [NR-eGR] #Boundary Blockages : 0
[12/27 18:47:38    279s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 18:47:38    279s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/27 18:47:38    279s] (I)       readDataFromPlaceDB
[12/27 18:47:38    279s] (I)       Read net information..
[12/27 18:47:38    279s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[12/27 18:47:38    279s] (I)       Read testcase time = 0.000 seconds
[12/27 18:47:38    279s] 
[12/27 18:47:38    279s] (I)       early_global_route_priority property id does not exist.
[12/27 18:47:38    279s] (I)       Start initializing grid graph
[12/27 18:47:38    279s] (I)       Early Global GCell Via Thresholds = 
[12/27 18:47:38    279s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 18:47:38    279s] (I)       End initializing grid graph
[12/27 18:47:38    279s] (I)       Model blockages into capacity
[12/27 18:47:38    279s] (I)       Read Num Blocks=1202  Num Prerouted Wires=0  Num CS=0
[12/27 18:47:38    279s] (I)       Started Modeling ( Curr Mem: 1879.86 MB )
[12/27 18:47:38    279s] (I)       Started Modeling Layer 1 ( Curr Mem: 1879.86 MB )
[12/27 18:47:38    279s] (I)       Layer 0 (H) : #blockages 946 : #preroutes 0
[12/27 18:47:38    279s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1879.86 MB )
[12/27 18:47:38    279s] (I)       Started Modeling Layer 2 ( Curr Mem: 1879.86 MB )
[12/27 18:47:38    279s] (I)       Layer 1 (V) : #blockages 256 : #preroutes 0
[12/27 18:47:38    279s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1879.86 MB )
[12/27 18:47:38    279s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1879.86 MB )
[12/27 18:47:38    279s] (I)       Number of ignored nets = 0
[12/27 18:47:38    279s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/27 18:47:38    279s] (I)       Number of clock nets = 1.  Ignored: No
[12/27 18:47:38    279s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 18:47:38    279s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 18:47:38    279s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 18:47:38    279s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 18:47:38    279s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 18:47:38    279s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 18:47:38    279s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 18:47:38    279s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/27 18:47:38    279s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1879.9 MB
[12/27 18:47:38    279s] (I)       Ndr track 0 does not exist
[12/27 18:47:38    279s] (I)       Layer1  viaCost=100.00
[12/27 18:47:38    279s] (I)       ---------------------Grid Graph Info--------------------
[12/27 18:47:38    279s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 18:47:38    279s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 18:47:38    279s] (I)       Site width          :  1000  (dbu)
[12/27 18:47:38    279s] (I)       Row height          : 90000  (dbu)
[12/27 18:47:38    279s] (I)       GCell width         : 90000  (dbu)
[12/27 18:47:38    279s] (I)       GCell height        : 90000  (dbu)
[12/27 18:47:38    279s] (I)       Grid                :    16    10     2
[12/27 18:47:38    279s] (I)       Layer numbers       :     1     2
[12/27 18:47:38    279s] (I)       Vertical capacity   :     0 90000
[12/27 18:47:38    279s] (I)       Horizontal capacity : 90000     0
[12/27 18:47:38    279s] (I)       Default wire width  :  1200  1200
[12/27 18:47:38    279s] (I)       Default wire space  :   800   800
[12/27 18:47:38    279s] (I)       Default wire pitch  :  2000  2000
[12/27 18:47:38    279s] (I)       Default pitch size  :  3000  3000
[12/27 18:47:38    279s] (I)       First track coord   :  1500  1500
[12/27 18:47:38    279s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 18:47:38    279s] (I)       Total num of tracks :   282   462
[12/27 18:47:38    279s] (I)       Num of masks        :     1     1
[12/27 18:47:38    279s] (I)       Num of trim masks   :     0     0
[12/27 18:47:38    279s] (I)       --------------------------------------------------------
[12/27 18:47:38    279s] 
[12/27 18:47:38    279s] [NR-eGR] ============ Routing rule table ============
[12/27 18:47:38    279s] [NR-eGR] Rule id: 0  Nets: 12 
[12/27 18:47:38    279s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 18:47:38    279s] (I)       Pitch:  L1=3000  L2=3000
[12/27 18:47:38    279s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 18:47:38    279s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 18:47:38    279s] [NR-eGR] ========================================
[12/27 18:47:38    279s] [NR-eGR] 
[12/27 18:47:38    279s] (I)       blocked tracks on layer1 : = 1006 / 4512 (22.30%)
[12/27 18:47:38    279s] (I)       blocked tracks on layer2 : = 564 / 4620 (12.21%)
[12/27 18:47:38    279s] (I)       After initializing earlyGlobalRoute syMemory usage = 1879.9 MB
[12/27 18:47:38    279s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1879.86 MB )
[12/27 18:47:38    279s] (I)       Started Global Routing ( Curr Mem: 1879.86 MB )
[12/27 18:47:38    279s] (I)       ============= Initialization =============
[12/27 18:47:38    279s] (I)       totalPins=29  totalGlobalPin=22 (75.86%)
[12/27 18:47:38    279s] (I)       Started Build MST ( Curr Mem: 1879.86 MB )
[12/27 18:47:38    279s] (I)       Generate topology with 16 threads
[12/27 18:47:38    279s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1879.86 MB )
[12/27 18:47:38    279s] (I)       total 2D Cap : 7990 = (3678 H, 4312 V)
[12/27 18:47:38    279s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 2]
[12/27 18:47:38    279s] (I)       ============  Phase 1a Route ============
[12/27 18:47:38    279s] (I)       Started Phase 1a ( Curr Mem: 1887.87 MB )
[12/27 18:47:38    279s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1887.87 MB )
[12/27 18:47:38    279s] (I)       Usage: 48 = (22 H, 26 V) = (0.60% H, 0.60% V) = (1.980e+04um H, 2.340e+04um V)
[12/27 18:47:38    279s] (I)       
[12/27 18:47:38    279s] (I)       ============  Phase 1b Route ============
[12/27 18:47:38    279s] (I)       Usage: 48 = (22 H, 26 V) = (0.60% H, 0.60% V) = (1.980e+04um H, 2.340e+04um V)
[12/27 18:47:38    279s] (I)       
[12/27 18:47:38    279s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.320000e+04um
[12/27 18:47:38    279s] (I)       ============  Phase 1c Route ============
[12/27 18:47:38    279s] (I)       Usage: 48 = (22 H, 26 V) = (0.60% H, 0.60% V) = (1.980e+04um H, 2.340e+04um V)
[12/27 18:47:38    279s] (I)       
[12/27 18:47:38    279s] (I)       ============  Phase 1d Route ============
[12/27 18:47:38    279s] (I)       Usage: 48 = (22 H, 26 V) = (0.60% H, 0.60% V) = (1.980e+04um H, 2.340e+04um V)
[12/27 18:47:38    279s] (I)       
[12/27 18:47:38    279s] (I)       ============  Phase 1e Route ============
[12/27 18:47:38    279s] (I)       Started Phase 1e ( Curr Mem: 1903.88 MB )
[12/27 18:47:38    279s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.88 MB )
[12/27 18:47:38    279s] (I)       Usage: 48 = (22 H, 26 V) = (0.60% H, 0.60% V) = (1.980e+04um H, 2.340e+04um V)
[12/27 18:47:38    279s] (I)       
[12/27 18:47:38    279s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.320000e+04um
[12/27 18:47:38    279s] [NR-eGR] 
[12/27 18:47:38    279s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.88 MB )
[12/27 18:47:38    279s] (I)       Running layer assignment with 16 threads
[12/27 18:47:38    279s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1881.34 MB )
[12/27 18:47:38    279s] (I)       ============  Phase 1l Route ============
[12/27 18:47:38    279s] (I)       
[12/27 18:47:38    279s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 18:47:38    279s] [NR-eGR]                        OverCon            
[12/27 18:47:38    279s] [NR-eGR]                         #Gcell     %Gcell
[12/27 18:47:38    279s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 18:47:38    279s] [NR-eGR] ----------------------------------------------
[12/27 18:47:38    279s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 18:47:38    279s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 18:47:38    279s] [NR-eGR] ----------------------------------------------
[12/27 18:47:38    279s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 18:47:38    279s] [NR-eGR] 
[12/27 18:47:38    279s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1881.34 MB )
[12/27 18:47:38    279s] (I)       total 2D Cap : 8034 = (3703 H, 4331 V)
[12/27 18:47:38    279s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 18:47:38    279s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 18:47:38    279s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1881.3M
[12/27 18:47:38    279s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.015, MEM:1881.3M
[12/27 18:47:38    279s] OPERPROF: Starting HotSpotCal at level 1, MEM:1881.3M
[12/27 18:47:38    279s] [hotspot] +------------+---------------+---------------+
[12/27 18:47:38    279s] [hotspot] |            |   max hotspot | total hotspot |
[12/27 18:47:38    279s] [hotspot] +------------+---------------+---------------+
[12/27 18:47:38    279s] [hotspot] | normalized |          0.00 |          0.00 |
[12/27 18:47:38    279s] [hotspot] +------------+---------------+---------------+
[12/27 18:47:38    279s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/27 18:47:38    279s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/27 18:47:38    279s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.008, MEM:1881.3M
[12/27 18:47:38    279s] 
[12/27 18:47:38    279s] === incrementalPlace Internal Loop 1 ===
[12/27 18:47:38    279s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/27 18:47:38    279s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/27 18:47:38    279s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/27 18:47:38    279s] OPERPROF: Starting IPInitSPData at level 1, MEM:1881.3M
[12/27 18:47:38    279s] #spOpts: N=250 minPadR=1.1 
[12/27 18:47:38    279s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1881.3M
[12/27 18:47:38    279s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 18:47:38    279s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1881.3M
[12/27 18:47:38    279s] OPERPROF:   Starting post-place ADS at level 2, MEM:1881.3M
[12/27 18:47:38    279s] ADSU 0.120 -> 0.120. GS 7200.000
[12/27 18:47:38    279s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:1881.3M
[12/27 18:47:38    279s] OPERPROF:   Starting spMPad at level 2, MEM:1881.3M
[12/27 18:47:38    279s] OPERPROF:     Starting spContextMPad at level 3, MEM:1881.3M
[12/27 18:47:38    279s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1881.3M
[12/27 18:47:38    279s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1881.3M
[12/27 18:47:38    279s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1881.3M
[12/27 18:47:38    279s] no activity file in design. spp won't run.
[12/27 18:47:38    279s] [spp] 0
[12/27 18:47:38    279s] [adp] 0:1:1:3
[12/27 18:47:38    279s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1881.3M
[12/27 18:47:38    279s] SP #FI/SF FL/PI 0/0 8/0
[12/27 18:47:38    279s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.000, REAL:0.006, MEM:1881.3M
[12/27 18:47:38    279s] PP off. flexM 0
[12/27 18:47:38    279s] OPERPROF: Starting CDPad at level 1, MEM:1881.3M
[12/27 18:47:38    279s] 3DP is on.
[12/27 18:47:38    279s] 3DP DPT Adjust 0. 0.738, 0.773, delta 0.000. WS budget 1000.0000
[12/27 18:47:38    279s] design sh 0.015.
[12/27 18:47:38    279s] CDPadU 0.213 -> 0.199. R=0.121, N=8, GS=900.000
[12/27 18:47:38    279s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.011, MEM:1881.3M
[12/27 18:47:38    279s] OPERPROF: Starting InitSKP at level 1, MEM:1881.3M
[12/27 18:47:38    279s] no activity file in design. spp won't run.
[12/27 18:47:38    279s] no activity file in design. spp won't run.
[12/27 18:47:39    279s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:01.0)***
[12/27 18:47:39    279s] OPERPROF: Finished InitSKP at level 1, CPU:0.090, REAL:0.074, MEM:2385.5M
[12/27 18:47:39    279s] NP #FI/FS/SF FL/PI: 18/0/0 8/0
[12/27 18:47:39    279s] no activity file in design. spp won't run.
[12/27 18:47:39    279s] OPERPROF: Starting npPlace at level 1, MEM:2641.6M
[12/27 18:47:39    279s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[12/27 18:47:39    279s] No instances found in the vector
[12/27 18:47:39    279s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2641.6M, DRC: 0)
[12/27 18:47:39    279s] 0 (out of 0) MH cells were successfully legalized.
[12/27 18:47:39    280s] Iteration  4: Total net bbox = 2.953e+04 (9.81e+03 1.97e+04)
[12/27 18:47:39    280s]               Est.  stn bbox = 2.953e+04 (9.81e+03 1.97e+04)
[12/27 18:47:39    280s]               cpu = 0:00:00.9 real = 0:00:00.0 mem = 2891.5M
[12/27 18:47:39    280s] OPERPROF: Finished npPlace at level 1, CPU:0.910, REAL:0.773, MEM:2635.4M
[12/27 18:47:39    280s] no activity file in design. spp won't run.
[12/27 18:47:39    280s] NP #FI/FS/SF FL/PI: 18/0/0 8/0
[12/27 18:47:39    280s] no activity file in design. spp won't run.
[12/27 18:47:39    280s] OPERPROF: Starting npPlace at level 1, MEM:2859.5M
[12/27 18:47:39    280s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[12/27 18:47:39    280s] No instances found in the vector
[12/27 18:47:39    280s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2859.5M, DRC: 0)
[12/27 18:47:39    280s] 0 (out of 0) MH cells were successfully legalized.
[12/27 18:47:44    286s] Iteration  5: Total net bbox = 3.489e+04 (1.04e+04 2.45e+04)
[12/27 18:47:44    286s]               Est.  stn bbox = 3.489e+04 (1.04e+04 2.45e+04)
[12/27 18:47:44    286s]               cpu = 0:00:06.0 real = 0:00:05.0 mem = 3147.5M
[12/27 18:47:44    286s] OPERPROF: Finished npPlace at level 1, CPU:6.010, REAL:4.321, MEM:2891.5M
[12/27 18:47:44    286s] no activity file in design. spp won't run.
[12/27 18:47:44    286s] NP #FI/FS/SF FL/PI: 18/0/0 8/0
[12/27 18:47:44    286s] no activity file in design. spp won't run.
[12/27 18:47:44    286s] OPERPROF: Starting npPlace at level 1, MEM:3115.5M
[12/27 18:47:44    286s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[12/27 18:47:44    286s] No instances found in the vector
[12/27 18:47:44    286s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3115.5M, DRC: 0)
[12/27 18:47:44    286s] 0 (out of 0) MH cells were successfully legalized.
[12/27 18:47:47    290s] Iteration  6: Total net bbox = 4.857e+04 (1.76e+04 3.09e+04)
[12/27 18:47:47    290s]               Est.  stn bbox = 4.857e+04 (1.76e+04 3.09e+04)
[12/27 18:47:47    290s]               cpu = 0:00:04.5 real = 0:00:03.0 mem = 3403.6M
[12/27 18:47:47    290s] OPERPROF: Finished npPlace at level 1, CPU:4.520, REAL:3.301, MEM:3147.5M
[12/27 18:47:47    290s] Move report: Timing Driven Placement moves 8 insts, mean move: 2357.83 um, max move: 6114.07 um
[12/27 18:47:47    290s] 	Max move on inst (sum_reg): (270.00, 6480.00) --> (2127.84, 2223.77)
[12/27 18:47:47    290s] no activity file in design. spp won't run.
[12/27 18:47:47    290s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3147.5M
[12/27 18:47:47    290s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3147.5M
[12/27 18:47:47    290s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:3147.5M
[12/27 18:47:47    290s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3147.5M
[12/27 18:47:47    290s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3147.5M
[12/27 18:47:47    290s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.001, MEM:3147.5M
[12/27 18:47:47    290s] 
[12/27 18:47:47    290s] Finished Incremental Placement (cpu=0:00:11.6, real=0:00:09.0, mem=3147.5M)
[12/27 18:47:47    290s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/27 18:47:47    290s] Type 'man IMPSP-9025' for more detail.
[12/27 18:47:47    290s] CongRepair sets shifter mode to gplace
[12/27 18:47:47    290s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3147.5M
[12/27 18:47:47    290s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3147.5M
[12/27 18:47:47    290s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3147.5M
[12/27 18:47:47    290s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[12/27 18:47:47    290s] All LLGs are deleted
[12/27 18:47:47    290s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3147.5M
[12/27 18:47:47    290s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3147.5M
[12/27 18:47:47    290s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3147.5M
[12/27 18:47:47    290s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3147.5M
[12/27 18:47:47    290s] Core basic site is CoreSite
[12/27 18:47:47    290s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 18:47:47    290s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 18:47:47    290s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 18:47:47    290s] SiteArray: use 57,344 bytes
[12/27 18:47:47    290s] SiteArray: current memory after site array memory allocation 3147.5M
[12/27 18:47:47    290s] SiteArray: FP blocked sites are writable
[12/27 18:47:47    290s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 18:47:47    290s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:3147.5M
[12/27 18:47:47    290s] Process 124 wires and vias for routing blockage analysis
[12/27 18:47:47    290s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.010, REAL:0.007, MEM:3147.5M
[12/27 18:47:47    290s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.011, MEM:3147.5M
[12/27 18:47:47    290s] OPERPROF:         Starting CMU at level 5, MEM:3147.5M
[12/27 18:47:47    290s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:3147.5M
[12/27 18:47:47    290s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.011, MEM:3147.5M
[12/27 18:47:47    290s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3147.5MB).
[12/27 18:47:47    290s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.013, MEM:3147.5M
[12/27 18:47:47    290s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.013, MEM:3147.5M
[12/27 18:47:47    290s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.78869.3
[12/27 18:47:47    290s] OPERPROF:   Starting RefinePlace at level 2, MEM:3147.5M
[12/27 18:47:47    290s] *** Starting refinePlace (0:04:51 mem=3147.5M) ***
[12/27 18:47:47    290s] Total net bbox length = 4.831e+04 (1.767e+04 3.065e+04) (ext = 2.751e+04)
[12/27 18:47:47    290s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 18:47:47    290s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3147.5M
[12/27 18:47:47    290s] Starting refinePlace ...
[12/27 18:47:47    290s] ** Cut row section cpu time 0:00:00.0.
[12/27 18:47:47    290s]    Spread Effort: high, pre-route mode, useDDP on.
[12/27 18:47:47    290s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3147.5MB) @(0:04:51 - 0:04:51).
[12/27 18:47:47    290s] Move report: preRPlace moves 8 insts, mean move: 303.66 um, max move: 681.12 um
[12/27 18:47:47    290s] 	Max move on inst (U14): (1602.92, 6085.96) --> (1890.00, 6480.00)
[12/27 18:47:47    290s] 	Length: 52 sites, height: 1 rows, site name: CoreSite, cell type: NOR2D1
[12/27 18:47:47    290s] wireLenOptFixPriorityInst 0 inst fixed
[12/27 18:47:47    290s] tweakage running in 16 threads.
[12/27 18:47:47    290s] Placement tweakage begins.
[12/27 18:47:47    290s] wire length = 4.941e+04
[12/27 18:47:47    290s] wire length = 4.833e+04
[12/27 18:47:47    290s] Placement tweakage ends.
[12/27 18:47:47    290s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 18:47:47    290s] 
[12/27 18:47:47    290s] Running Spiral MT with 16 threads  fetchWidth=8 
[12/27 18:47:47    290s] Move report: legalization moves 2 insts, mean move: 605.00 um, max move: 650.00 um
[12/27 18:47:47    290s] 	Max move on inst (sum_reg): (2130.00, 1980.00) --> (1480.00, 1980.00)
[12/27 18:47:47    290s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3147.5MB) @(0:04:51 - 0:04:51).
[12/27 18:47:47    290s] Move report: Detail placement moves 8 insts, mean move: 453.97 um, max move: 891.61 um
[12/27 18:47:47    290s] 	Max move on inst (sum_reg): (2127.84, 2223.77) --> (1480.00, 1980.00)
[12/27 18:47:47    290s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3147.5MB
[12/27 18:47:47    290s] Statistics of distance of Instance movement in refine placement:
[12/27 18:47:47    290s]   maximum (X+Y) =       891.61 um
[12/27 18:47:47    290s]   inst (sum_reg) with max move: (2127.84, 2223.77) -> (1480, 1980)
[12/27 18:47:47    290s]   mean    (X+Y) =       453.97 um
[12/27 18:47:47    290s] Summary Report:
[12/27 18:47:47    290s] Instances move: 8 (out of 8 movable)
[12/27 18:47:47    290s] Instances flipped: 0
[12/27 18:47:47    290s] Mean displacement: 453.97 um
[12/27 18:47:47    290s] Max displacement: 891.61 um (Instance: sum_reg) (2127.84, 2223.77) -> (1480, 1980)
[12/27 18:47:47    290s] 	Length: 570 sites, height: 1 rows, site name: CoreSite, cell type: DFFD1
[12/27 18:47:47    290s] Total instances moved : 8
[12/27 18:47:47    290s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.030, REAL:0.027, MEM:3147.5M
[12/27 18:47:47    290s] Total net bbox length = 5.186e+04 (1.840e+04 3.346e+04) (ext = 2.774e+04)
[12/27 18:47:47    290s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3147.5MB
[12/27 18:47:47    290s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3147.5MB) @(0:04:51 - 0:04:51).
[12/27 18:47:47    290s] *** Finished refinePlace (0:04:51 mem=3147.5M) ***
[12/27 18:47:47    290s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.78869.3
[12/27 18:47:47    290s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.030, MEM:3147.5M
[12/27 18:47:47    290s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.043, MEM:3147.5M
[12/27 18:47:47    290s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/27 18:47:47    290s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/27 18:47:47    290s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3147.5M
[12/27 18:47:47    290s] Starting Early Global Route congestion estimation: mem = 3147.5M
[12/27 18:47:47    290s] (I)       Started Loading and Dumping File ( Curr Mem: 3147.52 MB )
[12/27 18:47:47    290s] (I)       Reading DB...
[12/27 18:47:47    290s] (I)       Read data from FE... (mem=3147.5M)
[12/27 18:47:47    290s] (I)       Read nodes and places... (mem=3147.5M)
[12/27 18:47:47    290s] (I)       Done Read nodes and places (cpu=0.000s, mem=3147.5M)
[12/27 18:47:47    290s] (I)       Read nets... (mem=3147.5M)
[12/27 18:47:47    290s] (I)       Done Read nets (cpu=0.000s, mem=3147.5M)
[12/27 18:47:47    290s] (I)       Done Read data from FE (cpu=0.000s, mem=3147.5M)
[12/27 18:47:47    290s] (I)       before initializing RouteDB syMemory usage = 3147.5 MB
[12/27 18:47:47    290s] (I)       Honor MSV route constraint: false
[12/27 18:47:47    290s] (I)       Maximum routing layer  : 2
[12/27 18:47:47    290s] (I)       Minimum routing layer  : 1
[12/27 18:47:47    290s] (I)       Supply scale factor H  : 1.00
[12/27 18:47:47    290s] (I)       Supply scale factor V  : 1.00
[12/27 18:47:47    290s] (I)       Tracks used by clock wire: 0
[12/27 18:47:47    290s] (I)       Reverse direction      : 
[12/27 18:47:47    290s] (I)       Honor partition pin guides: true
[12/27 18:47:47    290s] (I)       Route selected nets only: false
[12/27 18:47:47    290s] (I)       Route secondary PG pins: false
[12/27 18:47:47    290s] (I)       Second PG max fanout   : 2147483647
[12/27 18:47:47    290s] (I)       Number threads         : 16
[12/27 18:47:47    290s] (I)       Apply function for special wires: true
[12/27 18:47:47    290s] (I)       Layer by layer blockage reading: true
[12/27 18:47:47    290s] (I)       Offset calculation fix : true
[12/27 18:47:47    290s] (I)       Route stripe layer range: 
[12/27 18:47:47    290s] (I)       Honor partition fences : 
[12/27 18:47:47    290s] (I)       Honor partition pin    : 
[12/27 18:47:47    290s] (I)       Honor partition fences with feedthrough: 
[12/27 18:47:47    290s] (I)       Counted 124 PG shapes. We will not process PG shapes layer by layer.
[12/27 18:47:47    290s] (I)       build grid graph
[12/27 18:47:47    290s] (I)       build grid graph start
[12/27 18:47:47    290s] [NR-eGR] Track table information for default rule: 
[12/27 18:47:47    290s] [NR-eGR] M1 has single uniform track structure
[12/27 18:47:47    290s] [NR-eGR] M2 has single uniform track structure
[12/27 18:47:47    290s] (I)       build grid graph end
[12/27 18:47:47    290s] (I)       ===========================================================================
[12/27 18:47:47    290s] (I)       == Report All Rule Vias ==
[12/27 18:47:47    290s] (I)       ===========================================================================
[12/27 18:47:47    290s] (I)        Via Rule : (Default)
[12/27 18:47:47    290s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 18:47:47    290s] (I)       ---------------------------------------------------------------------------
[12/27 18:47:47    290s] (I)        1    1 : M2_M1_HV                    2 : M2_M1_2x1_HV_E           
[12/27 18:47:47    290s] (I)        2    0 : ---                         0 : ---                      
[12/27 18:47:47    290s] (I)       ===========================================================================
[12/27 18:47:47    290s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3147.52 MB )
[12/27 18:47:47    290s] (I)       Num PG vias on layer 1 : 0
[12/27 18:47:47    290s] (I)       Num PG vias on layer 2 : 0
[12/27 18:47:47    290s] [NR-eGR] Read 219 PG shapes
[12/27 18:47:47    290s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3147.52 MB )
[12/27 18:47:47    290s] [NR-eGR] #Routing Blockages  : 0
[12/27 18:47:47    290s] [NR-eGR] #Instance Blockages : 111
[12/27 18:47:47    290s] [NR-eGR] #PG Blockages       : 219
[12/27 18:47:47    290s] [NR-eGR] #Bump Blockages     : 0
[12/27 18:47:47    290s] [NR-eGR] #Boundary Blockages : 0
[12/27 18:47:47    290s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 18:47:47    290s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/27 18:47:47    290s] (I)       readDataFromPlaceDB
[12/27 18:47:47    290s] (I)       Read net information..
[12/27 18:47:47    290s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[12/27 18:47:47    290s] (I)       Read testcase time = 0.000 seconds
[12/27 18:47:47    290s] 
[12/27 18:47:47    290s] (I)       early_global_route_priority property id does not exist.
[12/27 18:47:47    290s] (I)       Start initializing grid graph
[12/27 18:47:47    290s] (I)       Early Global GCell Via Thresholds = 
[12/27 18:47:47    290s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 18:47:47    290s] (I)       End initializing grid graph
[12/27 18:47:47    290s] (I)       Model blockages into capacity
[12/27 18:47:47    290s] (I)       Read Num Blocks=1202  Num Prerouted Wires=0  Num CS=0
[12/27 18:47:47    290s] (I)       Started Modeling ( Curr Mem: 3147.52 MB )
[12/27 18:47:47    290s] (I)       Started Modeling Layer 1 ( Curr Mem: 3147.52 MB )
[12/27 18:47:47    290s] (I)       Layer 0 (H) : #blockages 946 : #preroutes 0
[12/27 18:47:47    290s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3147.52 MB )
[12/27 18:47:47    290s] (I)       Started Modeling Layer 2 ( Curr Mem: 3147.52 MB )
[12/27 18:47:47    290s] (I)       Layer 1 (V) : #blockages 256 : #preroutes 0
[12/27 18:47:47    290s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3147.52 MB )
[12/27 18:47:47    290s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3147.52 MB )
[12/27 18:47:47    290s] (I)       Number of ignored nets = 0
[12/27 18:47:47    290s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/27 18:47:47    290s] (I)       Number of clock nets = 1.  Ignored: No
[12/27 18:47:47    290s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 18:47:47    290s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 18:47:47    290s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 18:47:47    290s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 18:47:47    290s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 18:47:47    290s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 18:47:47    290s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 18:47:47    290s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/27 18:47:47    290s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3147.5 MB
[12/27 18:47:47    290s] (I)       Ndr track 0 does not exist
[12/27 18:47:47    290s] (I)       Layer1  viaCost=100.00
[12/27 18:47:47    290s] (I)       ---------------------Grid Graph Info--------------------
[12/27 18:47:47    290s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 18:47:47    290s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 18:47:47    290s] (I)       Site width          :  1000  (dbu)
[12/27 18:47:47    290s] (I)       Row height          : 90000  (dbu)
[12/27 18:47:47    290s] (I)       GCell width         : 90000  (dbu)
[12/27 18:47:47    290s] (I)       GCell height        : 90000  (dbu)
[12/27 18:47:47    290s] (I)       Grid                :    16    10     2
[12/27 18:47:47    290s] (I)       Layer numbers       :     1     2
[12/27 18:47:47    290s] (I)       Vertical capacity   :     0 90000
[12/27 18:47:47    290s] (I)       Horizontal capacity : 90000     0
[12/27 18:47:47    290s] (I)       Default wire width  :  1200  1200
[12/27 18:47:47    290s] (I)       Default wire space  :   800   800
[12/27 18:47:47    290s] (I)       Default wire pitch  :  2000  2000
[12/27 18:47:47    290s] (I)       Default pitch size  :  3000  3000
[12/27 18:47:47    290s] (I)       First track coord   :  1500  1500
[12/27 18:47:47    290s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 18:47:47    290s] (I)       Total num of tracks :   282   462
[12/27 18:47:47    290s] (I)       Num of masks        :     1     1
[12/27 18:47:47    290s] (I)       Num of trim masks   :     0     0
[12/27 18:47:47    290s] (I)       --------------------------------------------------------
[12/27 18:47:47    290s] 
[12/27 18:47:47    290s] [NR-eGR] ============ Routing rule table ============
[12/27 18:47:47    290s] [NR-eGR] Rule id: 0  Nets: 12 
[12/27 18:47:47    290s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 18:47:47    290s] (I)       Pitch:  L1=3000  L2=3000
[12/27 18:47:47    290s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 18:47:47    290s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 18:47:47    290s] [NR-eGR] ========================================
[12/27 18:47:47    290s] [NR-eGR] 
[12/27 18:47:47    290s] (I)       blocked tracks on layer1 : = 1140 / 4512 (25.27%)
[12/27 18:47:47    290s] (I)       blocked tracks on layer2 : = 572 / 4620 (12.38%)
[12/27 18:47:47    290s] (I)       After initializing earlyGlobalRoute syMemory usage = 3147.5 MB
[12/27 18:47:47    290s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3147.52 MB )
[12/27 18:47:47    290s] (I)       Started Global Routing ( Curr Mem: 3147.52 MB )
[12/27 18:47:47    290s] (I)       ============= Initialization =============
[12/27 18:47:47    290s] (I)       totalPins=29  totalGlobalPin=29 (100.00%)
[12/27 18:47:47    290s] (I)       Started Build MST ( Curr Mem: 3147.52 MB )
[12/27 18:47:47    290s] (I)       Generate topology with 16 threads
[12/27 18:47:47    290s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3147.52 MB )
[12/27 18:47:47    290s] (I)       total 2D Cap : 7982 = (3669 H, 4313 V)
[12/27 18:47:47    290s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 2]
[12/27 18:47:47    290s] (I)       ============  Phase 1a Route ============
[12/27 18:47:47    290s] (I)       Started Phase 1a ( Curr Mem: 3155.53 MB )
[12/27 18:47:47    290s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3155.53 MB )
[12/27 18:47:47    290s] (I)       Usage: 55 = (18 H, 37 V) = (0.49% H, 0.86% V) = (1.620e+04um H, 3.330e+04um V)
[12/27 18:47:47    290s] (I)       
[12/27 18:47:47    290s] (I)       ============  Phase 1b Route ============
[12/27 18:47:47    290s] (I)       Usage: 55 = (18 H, 37 V) = (0.49% H, 0.86% V) = (1.620e+04um H, 3.330e+04um V)
[12/27 18:47:47    290s] (I)       
[12/27 18:47:47    290s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.950000e+04um
[12/27 18:47:47    290s] (I)       ============  Phase 1c Route ============
[12/27 18:47:47    290s] (I)       Usage: 55 = (18 H, 37 V) = (0.49% H, 0.86% V) = (1.620e+04um H, 3.330e+04um V)
[12/27 18:47:47    290s] (I)       
[12/27 18:47:47    290s] (I)       ============  Phase 1d Route ============
[12/27 18:47:47    290s] (I)       Usage: 55 = (18 H, 37 V) = (0.49% H, 0.86% V) = (1.620e+04um H, 3.330e+04um V)
[12/27 18:47:47    290s] (I)       
[12/27 18:47:47    290s] (I)       ============  Phase 1e Route ============
[12/27 18:47:47    290s] (I)       Started Phase 1e ( Curr Mem: 3167.54 MB )
[12/27 18:47:47    290s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3167.54 MB )
[12/27 18:47:47    290s] (I)       Usage: 55 = (18 H, 37 V) = (0.49% H, 0.86% V) = (1.620e+04um H, 3.330e+04um V)
[12/27 18:47:47    290s] (I)       
[12/27 18:47:47    290s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.950000e+04um
[12/27 18:47:47    290s] [NR-eGR] 
[12/27 18:47:47    290s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3171.55 MB )
[12/27 18:47:47    290s] (I)       Running layer assignment with 16 threads
[12/27 18:47:47    290s] (I)       Finished Phase 1l ( CPU: 0.10 sec, Real: 0.02 sec, Curr Mem: 3147.53 MB )
[12/27 18:47:47    290s] (I)       ============  Phase 1l Route ============
[12/27 18:47:47    290s] (I)       
[12/27 18:47:47    290s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 18:47:47    290s] [NR-eGR]                        OverCon            
[12/27 18:47:47    290s] [NR-eGR]                         #Gcell     %Gcell
[12/27 18:47:47    290s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 18:47:47    290s] [NR-eGR] ----------------------------------------------
[12/27 18:47:47    290s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 18:47:47    290s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 18:47:47    290s] [NR-eGR] ----------------------------------------------
[12/27 18:47:47    290s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 18:47:47    290s] [NR-eGR] 
[12/27 18:47:47    290s] (I)       Finished Global Routing ( CPU: 0.11 sec, Real: 0.02 sec, Curr Mem: 3147.53 MB )
[12/27 18:47:47    290s] (I)       total 2D Cap : 8011 = (3685 H, 4326 V)
[12/27 18:47:47    290s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 18:47:47    290s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 18:47:47    290s] Early Global Route congestion estimation runtime: 0.12 seconds, mem = 3147.5M
[12/27 18:47:47    290s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.120, REAL:0.023, MEM:3147.5M
[12/27 18:47:47    290s] OPERPROF: Starting HotSpotCal at level 1, MEM:3147.5M
[12/27 18:47:47    290s] [hotspot] +------------+---------------+---------------+
[12/27 18:47:47    290s] [hotspot] |            |   max hotspot | total hotspot |
[12/27 18:47:47    290s] [hotspot] +------------+---------------+---------------+
[12/27 18:47:47    290s] [hotspot] | normalized |          0.00 |          0.00 |
[12/27 18:47:47    290s] [hotspot] +------------+---------------+---------------+
[12/27 18:47:47    290s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/27 18:47:47    290s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/27 18:47:47    290s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:3147.5M
[12/27 18:47:47    290s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3147.5M
[12/27 18:47:47    290s] Starting Early Global Route wiring: mem = 3147.5M
[12/27 18:47:47    290s] (I)       ============= track Assignment ============
[12/27 18:47:47    290s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3147.52 MB )
[12/27 18:47:47    290s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3147.52 MB )
[12/27 18:47:47    290s] (I)       Started Greedy Track Assignment ( Curr Mem: 3147.52 MB )
[12/27 18:47:47    290s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer3, numCutBoxes=0)
[12/27 18:47:47    290s] (I)       Running track assignment with 16 threads
[12/27 18:47:47    290s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3147.52 MB )
[12/27 18:47:47    290s] (I)       Run Multi-thread track assignment
[12/27 18:47:47    290s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3147.53 MB )
[12/27 18:47:47    290s] [NR-eGR] --------------------------------------------------------------------------
[12/27 18:47:47    290s] [NR-eGR]     M1  (1H) length: 1.886610e+04um, number of vias: 46
[12/27 18:47:47    290s] [NR-eGR]     M2  (2V) length: 3.393000e+04um, number of vias: 0
[12/27 18:47:47    290s] [NR-eGR] Total length: 5.279610e+04um, number of vias: 46
[12/27 18:47:47    290s] [NR-eGR] --------------------------------------------------------------------------
[12/27 18:47:47    290s] [NR-eGR] Total eGR-routed clock nets wire length: 7.887500e+03um 
[12/27 18:47:47    290s] [NR-eGR] --------------------------------------------------------------------------
[12/27 18:47:47    290s] Early Global Route wiring runtime: 0.02 seconds, mem = 3147.5M
[12/27 18:47:47    290s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.011, MEM:3147.5M
[12/27 18:47:47    290s] 0 delay mode for cte disabled.
[12/27 18:47:47    290s] SKP cleared!
[12/27 18:47:47    290s] 
[12/27 18:47:47    290s] *** Finished incrementalPlace (cpu=0:00:11.9, real=0:00:09.0)***
[12/27 18:47:47    290s] All LLGs are deleted
[12/27 18:47:47    290s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2619.3M
[12/27 18:47:47    290s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2619.3M
[12/27 18:47:47    290s] Start to check current routing status for nets...
[12/27 18:47:47    290s] All nets are already routed correctly.
[12/27 18:47:47    290s] End to check current routing status for nets (mem=2619.3M)
[12/27 18:47:47    290s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
[12/27 18:47:47    290s] PreRoute RC Extraction called for design half_adder.
[12/27 18:47:47    290s] RC Extraction called in multi-corner(1) mode.
[12/27 18:47:47    290s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 18:47:47    290s] Type 'man IMPEXT-6197' for more detail.
[12/27 18:47:47    290s] RCMode: PreRoute
[12/27 18:47:47    290s]       RC Corner Indexes            0   
[12/27 18:47:47    290s] Capacitance Scaling Factor   : 1.00000 
[12/27 18:47:47    290s] Resistance Scaling Factor    : 1.00000 
[12/27 18:47:47    290s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 18:47:47    290s] Clock Res. Scaling Factor    : 1.00000 
[12/27 18:47:47    290s] Shrink Factor                : 1.00000
[12/27 18:47:47    290s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/27 18:47:47    290s] LayerId::1 widthSet size::1
[12/27 18:47:47    290s] LayerId::2 widthSet size::1
[12/27 18:47:47    290s] Updating RC grid for preRoute extraction ...
[12/27 18:47:47    290s] Initializing multi-corner resistance tables ...
[12/27 18:47:47    290s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 18:47:47    290s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2619.281M)
[12/27 18:47:47    290s] Compute RC Scale Done ...
[12/27 18:47:47    290s] **optDesign ... cpu = 0:00:16, real = 0:00:12, mem = 1089.9M, totSessionCpu=0:04:51 **
[12/27 18:47:47    291s] #################################################################################
[12/27 18:47:47    291s] # Design Stage: PreRoute
[12/27 18:47:47    291s] # Design Name: half_adder
[12/27 18:47:47    291s] # Design Mode: 250nm
[12/27 18:47:47    291s] # Analysis Mode: MMMC Non-OCV 
[12/27 18:47:47    291s] # Parasitics Mode: No SPEF/RCDB
[12/27 18:47:47    291s] # Signoff Settings: SI Off 
[12/27 18:47:47    291s] #################################################################################
[12/27 18:47:47    291s] Topological Sorting (REAL = 0:00:00.0, MEM = 2619.3M, InitMEM = 2619.3M)
[12/27 18:47:47    291s] Calculate delays in Single mode...
[12/27 18:47:47    291s] Start delay calculation (fullDC) (16 T). (MEM=2619.3)
[12/27 18:47:48    291s] End AAE Lib Interpolated Model. (MEM=2636.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 18:47:48    291s] Total number of fetched objects 14
[12/27 18:47:48    291s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 18:47:48    291s] End delay calculation. (MEM=2803.39 CPU=0:00:00.1 REAL=0:00:00.0)
[12/27 18:47:48    291s] End delay calculation (fullDC). (MEM=2803.39 CPU=0:00:00.3 REAL=0:00:01.0)
[12/27 18:47:48    291s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2803.4M) ***
[12/27 18:47:48    291s] *** Timing Is met
[12/27 18:47:48    291s] *** Check timing (0:00:00.0)
[12/27 18:47:48    291s] *** Timing Is met
[12/27 18:47:48    291s] *** Check timing (0:00:00.0)
[12/27 18:47:48    291s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/27 18:47:48    291s] Info: 1 clock net  excluded from IPO operation.
[12/27 18:47:48    291s] ### Creating LA Mngr. totSessionCpu=0:04:52 mem=2803.4M
[12/27 18:47:48    291s] ### Creating LA Mngr, finished. totSessionCpu=0:04:52 mem=2803.4M
[12/27 18:47:48    291s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 18:47:48    291s] ### Creating PhyDesignMc. totSessionCpu=0:04:52 mem=3179.3M
[12/27 18:47:48    291s] OPERPROF: Starting DPlace-Init at level 1, MEM:3179.3M
[12/27 18:47:48    291s] #spOpts: N=250 minPadR=1.1 
[12/27 18:47:48    291s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3179.3M
[12/27 18:47:48    291s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3179.3M
[12/27 18:47:48    291s] Core basic site is CoreSite
[12/27 18:47:48    291s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 18:47:48    291s] for llg half_adder, rowPatternHgt is 24464, rowPatternNrRow is 1
[12/27 18:47:48    291s] SiteArray: non-trimmed site array dimensions = 9 x 1350
[12/27 18:47:48    291s] SiteArray: use 57,344 bytes
[12/27 18:47:48    291s] SiteArray: current memory after site array memory allocation 3179.3M
[12/27 18:47:48    291s] SiteArray: FP blocked sites are writable
[12/27 18:47:48    291s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/27 18:47:48    291s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3179.3M
[12/27 18:47:48    291s] Process 124 wires and vias for routing blockage analysis
[12/27 18:47:48    291s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.007, MEM:3211.3M
[12/27 18:47:48    291s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:3211.3M
[12/27 18:47:48    291s] OPERPROF:     Starting CMU at level 3, MEM:3211.3M
[12/27 18:47:48    291s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3211.3M
[12/27 18:47:48    291s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:3211.3M
[12/27 18:47:48    291s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3211.3MB).
[12/27 18:47:48    291s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:3211.3M
[12/27 18:47:48    291s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:52 mem=3211.3M
[12/27 18:47:48    291s] Begin: Area Reclaim Optimization
[12/27 18:47:48    291s] 
[12/27 18:47:48    291s] Creating Lib Analyzer ...
[12/27 18:47:48    291s] Total number of usable buffers from Lib Analyzer: 3 ( BUFD2 BUFD4 BUFD8)
[12/27 18:47:48    291s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD2 INVD4 INVD8)
[12/27 18:47:48    291s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/27 18:47:48    291s] 
[12/27 18:47:48    291s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:52 mem=3211.3M
[12/27 18:47:48    291s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:52 mem=3211.3M
[12/27 18:47:48    291s] Creating Lib Analyzer, finished. 
[12/27 18:47:48    291s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:51.6/2:17:38.5 (0.0), mem = 3211.3M
[12/27 18:47:48    291s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.78869.3
[12/27 18:47:48    291s] 
[12/27 18:47:48    291s] #optDebug: {2, 1.000, 0.8500} 
[12/27 18:47:48    291s] ### Creating LA Mngr. totSessionCpu=0:04:52 mem=3211.3M
[12/27 18:47:48    291s] ### Creating LA Mngr, finished. totSessionCpu=0:04:52 mem=3211.3M
[12/27 18:47:48    291s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3211.3M
[12/27 18:47:48    291s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3211.3M
[12/27 18:47:48    291s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 12.04
[12/27 18:47:48    291s] +----------+---------+--------+--------+------------+--------+
[12/27 18:47:48    291s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/27 18:47:48    291s] +----------+---------+--------+--------+------------+--------+
[12/27 18:47:48    291s] |    12.04%|        -|   0.000|   0.000|   0:00:00.0| 3211.3M|
[12/27 18:47:48    291s] #optDebug: <stH: 900.0000 MiSeL: 21474836.4700>
[12/27 18:47:48    291s] |    12.04%|        0|   0.000|   0.000|   0:00:00.0| 3211.3M|
[12/27 18:47:48    291s] |    12.04%|        0|   0.000|   0.000|   0:00:00.0| 3249.5M|
[12/27 18:47:48    291s] |    12.04%|        0|   0.000|   0.000|   0:00:00.0| 3287.7M|
[12/27 18:47:48    291s] #optDebug: <stH: 900.0000 MiSeL: 21474836.4700>
[12/27 18:47:48    291s] |    12.04%|        0|   0.000|   0.000|   0:00:00.0| 3287.7M|
[12/27 18:47:48    291s] +----------+---------+--------+--------+------------+--------+
[12/27 18:47:48    291s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 12.04
[12/27 18:47:48    291s] 
[12/27 18:47:48    291s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/27 18:47:48    291s] --------------------------------------------------------------
[12/27 18:47:48    291s] |                                   | Total     | Sequential |
[12/27 18:47:48    291s] --------------------------------------------------------------
[12/27 18:47:48    291s] | Num insts resized                 |       0  |       0    |
[12/27 18:47:48    291s] | Num insts undone                  |       0  |       0    |
[12/27 18:47:48    291s] | Num insts Downsized               |       0  |       0    |
[12/27 18:47:48    291s] | Num insts Samesized               |       0  |       0    |
[12/27 18:47:48    291s] | Num insts Upsized                 |       0  |       0    |
[12/27 18:47:48    291s] | Num multiple commits+uncommits    |       0  |       -    |
[12/27 18:47:48    291s] --------------------------------------------------------------
[12/27 18:47:48    291s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[12/27 18:47:48    291s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3287.7M
[12/27 18:47:48    291s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3287.7M
[12/27 18:47:48    291s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3287.7M
[12/27 18:47:48    291s] OPERPROF:       Starting CMU at level 4, MEM:3287.7M
[12/27 18:47:48    291s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3287.7M
[12/27 18:47:48    291s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.004, MEM:3287.7M
[12/27 18:47:48    291s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3287.7M
[12/27 18:47:48    291s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3287.7M
[12/27 18:47:48    291s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.006, MEM:3287.7M
[12/27 18:47:48    291s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.006, MEM:3287.7M
[12/27 18:47:48    291s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.78869.4
[12/27 18:47:48    291s] OPERPROF: Starting RefinePlace at level 1, MEM:3287.7M
[12/27 18:47:48    291s] *** Starting refinePlace (0:04:52 mem=3287.7M) ***
[12/27 18:47:48    291s] Total net bbox length = 5.186e+04 (1.840e+04 3.346e+04) (ext = 2.774e+04)
[12/27 18:47:48    291s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 18:47:48    291s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3287.7M
[12/27 18:47:48    291s] Starting refinePlace ...
[12/27 18:47:48    291s] 
[12/27 18:47:48    291s] Running Spiral MT with 16 threads  fetchWidth=8 
[12/27 18:47:48    291s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 18:47:48    291s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3287.7MB) @(0:04:52 - 0:04:52).
[12/27 18:47:48    291s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/27 18:47:48    291s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3287.7MB
[12/27 18:47:48    291s] Statistics of distance of Instance movement in refine placement:
[12/27 18:47:48    291s]   maximum (X+Y) =         0.00 um
[12/27 18:47:48    291s]   mean    (X+Y) =         0.00 um
[12/27 18:47:48    291s] Summary Report:
[12/27 18:47:48    291s] Instances move: 0 (out of 8 movable)
[12/27 18:47:48    291s] Instances flipped: 0
[12/27 18:47:48    291s] Mean displacement: 0.00 um
[12/27 18:47:48    291s] Max displacement: 0.00 um 
[12/27 18:47:48    291s] Total instances moved : 0
[12/27 18:47:48    291s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.002, MEM:3287.7M
[12/27 18:47:48    291s] Total net bbox length = 5.186e+04 (1.840e+04 3.346e+04) (ext = 2.774e+04)
[12/27 18:47:48    291s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3287.7MB
[12/27 18:47:48    291s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3287.7MB) @(0:04:52 - 0:04:52).
[12/27 18:47:48    291s] *** Finished refinePlace (0:04:52 mem=3287.7M) ***
[12/27 18:47:48    291s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.78869.4
[12/27 18:47:48    291s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.005, MEM:3287.7M
[12/27 18:47:48    291s] *** maximum move = 0.00 um ***
[12/27 18:47:48    291s] *** Finished re-routing un-routed nets (3287.7M) ***
[12/27 18:47:48    291s] OPERPROF: Starting DPlace-Init at level 1, MEM:3287.7M
[12/27 18:47:48    291s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3287.7M
[12/27 18:47:48    291s] OPERPROF:     Starting CMU at level 3, MEM:3287.7M
[12/27 18:47:48    291s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3287.7M
[12/27 18:47:48    291s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:3287.7M
[12/27 18:47:48    291s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3287.7M
[12/27 18:47:48    291s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3287.7M
[12/27 18:47:48    291s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:3287.7M
[12/27 18:47:48    291s] 
[12/27 18:47:48    291s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3287.7M) ***
[12/27 18:47:48    291s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.78869.3
[12/27 18:47:48    291s] *** AreaOpt [finish] : cpu/real = 0:00:00.3/0:00:00.2 (1.1), totSession cpu/real = 0:04:51.9/2:17:38.7 (0.0), mem = 3287.7M
[12/27 18:47:48    291s] 
[12/27 18:47:48    291s] =============================================================================================
[12/27 18:47:48    291s]  Step TAT Report for AreaOpt #1
[12/27 18:47:48    291s] =============================================================================================
[12/27 18:47:48    291s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 18:47:48    291s] ---------------------------------------------------------------------------------------------
[12/27 18:47:48    291s] [ RefinePlace            ]      1   0:00:00.0  (  16.4 % )     0:00:00.0 /  0:00:00.1    1.1
[12/27 18:47:48    291s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 18:47:48    291s] [ LibAnalyzerInit        ]      1   0:00:00.0  (  10.8 % )     0:00:00.0 /  0:00:00.0    1.0
[12/27 18:47:48    291s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 18:47:48    291s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    4.1
[12/27 18:47:48    291s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 18:47:48    291s] [ OptSingleIteration     ]      4   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    0.6
[12/27 18:47:48    291s] [ OptGetWeight           ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 18:47:48    291s] [ OptEval                ]      8   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    5.1
[12/27 18:47:48    291s] [ OptCommit              ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 18:47:48    291s] [ PostCommitDelayCalc    ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 18:47:48    291s] [ MISC                   ]          0:00:00.2  (  64.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/27 18:47:48    291s] ---------------------------------------------------------------------------------------------
[12/27 18:47:48    291s]  AreaOpt #1 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/27 18:47:48    291s] ---------------------------------------------------------------------------------------------
[12/27 18:47:48    291s] 
[12/27 18:47:48    291s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2669.28M, totSessionCpu=0:04:52).
[12/27 18:47:48    291s] **INFO: Flow update: Design timing is met.
[12/27 18:47:48    291s] Begin: GigaOpt postEco DRV Optimization
[12/27 18:47:48    291s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -maintainWNS -preCTS -max_fanout
[12/27 18:47:48    291s] Info: 1 clock net  excluded from IPO operation.
[12/27 18:47:48    291s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:52.0/2:17:38.8 (0.0), mem = 2669.3M
[12/27 18:47:48    291s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.78869.4
[12/27 18:47:48    291s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/27 18:47:48    291s] ### Creating PhyDesignMc. totSessionCpu=0:04:52 mem=2669.3M
[12/27 18:47:48    291s] OPERPROF: Starting DPlace-Init at level 1, MEM:2669.3M
[12/27 18:47:48    291s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[12/27 18:47:48    291s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2669.3M
[12/27 18:47:48    291s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[12/27 18:47:48    291s] OPERPROF:     Starting CMU at level 3, MEM:2669.3M
[12/27 18:47:48    291s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2669.3M
[12/27 18:47:48    291s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:2669.3M
[12/27 18:47:48    291s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2669.3MB).
[12/27 18:47:48    291s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.005, MEM:2669.3M
[12/27 18:47:48    291s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:52 mem=2670.8M
[12/27 18:47:48    291s] 
[12/27 18:47:48    291s] #optDebug: {2, 1.000, 0.8500} 
[12/27 18:47:48    291s] ### Creating LA Mngr. totSessionCpu=0:04:52 mem=2670.8M
[12/27 18:47:48    291s] ### Creating LA Mngr, finished. totSessionCpu=0:04:52 mem=2670.8M
[12/27 18:47:49    292s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3077.2M
[12/27 18:47:49    292s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3077.2M
[12/27 18:47:49    292s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 18:47:49    292s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/27 18:47:49    292s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 18:47:49    292s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/27 18:47:49    292s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 18:47:49    292s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/27 18:47:49    292s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9815256.00|     0.00|       0|       0|       0|  12.04|          |         |
[12/27 18:47:49    292s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/27 18:47:49    292s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9815256.00|     0.00|       0|       0|       0|  12.04| 0:00:00.0|  3077.2M|
[12/27 18:47:49    292s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/27 18:47:49    292s] 
[12/27 18:47:49    292s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3077.2M) ***
[12/27 18:47:49    292s] 
[12/27 18:47:49    292s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.78869.4
[12/27 18:47:49    292s] *** DrvOpt [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:04:52.6/2:17:39.4 (0.0), mem = 2669.3M
[12/27 18:47:49    292s] 
[12/27 18:47:49    292s] =============================================================================================
[12/27 18:47:49    292s]  Step TAT Report for DrvOpt #1
[12/27 18:47:49    292s] =============================================================================================
[12/27 18:47:49    292s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 18:47:49    292s] ---------------------------------------------------------------------------------------------
[12/27 18:47:49    292s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 18:47:49    292s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    3.4
[12/27 18:47:49    292s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/27 18:47:49    292s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    2.6
[12/27 18:47:49    292s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 18:47:49    292s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/27 18:47:49    292s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.9
[12/27 18:47:49    292s] [ MISC                   ]          0:00:00.5  (  93.4 % )     0:00:00.5 /  0:00:00.6    1.0
[12/27 18:47:49    292s] ---------------------------------------------------------------------------------------------
[12/27 18:47:49    292s]  DrvOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.1
[12/27 18:47:49    292s] ---------------------------------------------------------------------------------------------
[12/27 18:47:49    292s] 
[12/27 18:47:49    292s] End: GigaOpt postEco DRV Optimization
[12/27 18:47:49    292s] 
[12/27 18:47:49    292s] Active setup views:
[12/27 18:47:49    292s]  func_typical
[12/27 18:47:49    292s]   Dominating endpoints: 0
[12/27 18:47:49    292s]   Dominating TNS: -0.000
[12/27 18:47:49    292s] 
[12/27 18:47:49    292s] Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
[12/27 18:47:49    292s] PreRoute RC Extraction called for design half_adder.
[12/27 18:47:49    292s] RC Extraction called in multi-corner(1) mode.
[12/27 18:47:49    292s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/27 18:47:49    292s] Type 'man IMPEXT-6197' for more detail.
[12/27 18:47:49    292s] RCMode: PreRoute
[12/27 18:47:49    292s]       RC Corner Indexes            0   
[12/27 18:47:49    292s] Capacitance Scaling Factor   : 1.00000 
[12/27 18:47:49    292s] Resistance Scaling Factor    : 1.00000 
[12/27 18:47:49    292s] Clock Cap. Scaling Factor    : 1.00000 
[12/27 18:47:49    292s] Clock Res. Scaling Factor    : 1.00000 
[12/27 18:47:49    292s] Shrink Factor                : 1.00000
[12/27 18:47:49    292s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/27 18:47:49    292s] RC Grid backup saved.
[12/27 18:47:49    292s] LayerId::1 widthSet size::1
[12/27 18:47:49    292s] LayerId::2 widthSet size::1
[12/27 18:47:49    292s] Skipped RC grid update for preRoute extraction.
[12/27 18:47:49    292s] Initializing multi-corner resistance tables ...
[12/27 18:47:49    292s] Preroute length aware model : LLS: 2-0 ; HLS: 4-2 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.948012 ; Lmod: 90 ; Lmin: 2700.000000 ; 
[12/27 18:47:49    292s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2655.078M)
[12/27 18:47:49    292s] Skewing Data Summary (End_of_FINAL)
[12/27 18:47:49    292s] --------------------------------------------------
[12/27 18:47:49    292s]  Total skewed count:0
[12/27 18:47:49    292s] --------------------------------------------------
[12/27 18:47:49    292s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2655.08 MB )
[12/27 18:47:49    292s] (I)       Started Loading and Dumping File ( Curr Mem: 2655.08 MB )
[12/27 18:47:49    292s] (I)       Reading DB...
[12/27 18:47:49    292s] (I)       Read data from FE... (mem=2655.1M)
[12/27 18:47:49    292s] (I)       Read nodes and places... (mem=2655.1M)
[12/27 18:47:49    292s] (I)       Done Read nodes and places (cpu=0.000s, mem=2655.1M)
[12/27 18:47:49    292s] (I)       Read nets... (mem=2655.1M)
[12/27 18:47:49    292s] (I)       Done Read nets (cpu=0.000s, mem=2655.1M)
[12/27 18:47:49    292s] (I)       Done Read data from FE (cpu=0.000s, mem=2655.1M)
[12/27 18:47:49    292s] (I)       before initializing RouteDB syMemory usage = 2655.1 MB
[12/27 18:47:49    292s] (I)       Build term to term wires: false
[12/27 18:47:49    292s] (I)       Honor MSV route constraint: false
[12/27 18:47:49    292s] (I)       Maximum routing layer  : 2
[12/27 18:47:49    292s] (I)       Minimum routing layer  : 1
[12/27 18:47:49    292s] (I)       Supply scale factor H  : 1.00
[12/27 18:47:49    292s] (I)       Supply scale factor V  : 1.00
[12/27 18:47:49    292s] (I)       Tracks used by clock wire: 0
[12/27 18:47:49    292s] (I)       Reverse direction      : 
[12/27 18:47:49    292s] (I)       Honor partition pin guides: true
[12/27 18:47:49    292s] (I)       Route selected nets only: false
[12/27 18:47:49    292s] (I)       Route secondary PG pins: false
[12/27 18:47:49    292s] (I)       Second PG max fanout   : 2147483647
[12/27 18:47:49    292s] (I)       Number threads         : 16
[12/27 18:47:49    292s] (I)       Apply function for special wires: true
[12/27 18:47:49    292s] (I)       Layer by layer blockage reading: true
[12/27 18:47:49    292s] (I)       Offset calculation fix : true
[12/27 18:47:49    292s] (I)       Route stripe layer range: 
[12/27 18:47:49    292s] (I)       Honor partition fences : 
[12/27 18:47:49    292s] (I)       Honor partition pin    : 
[12/27 18:47:49    292s] (I)       Honor partition fences with feedthrough: 
[12/27 18:47:49    292s] (I)       Counted 124 PG shapes. We will not process PG shapes layer by layer.
[12/27 18:47:49    292s] (I)       build grid graph
[12/27 18:47:49    292s] (I)       build grid graph start
[12/27 18:47:49    292s] [NR-eGR] Track table information for default rule: 
[12/27 18:47:49    292s] [NR-eGR] M1 has single uniform track structure
[12/27 18:47:49    292s] [NR-eGR] M2 has single uniform track structure
[12/27 18:47:49    292s] (I)       build grid graph end
[12/27 18:47:49    292s] (I)       ===========================================================================
[12/27 18:47:49    292s] (I)       == Report All Rule Vias ==
[12/27 18:47:49    292s] (I)       ===========================================================================
[12/27 18:47:49    292s] (I)        Via Rule : (Default)
[12/27 18:47:49    292s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/27 18:47:49    292s] (I)       ---------------------------------------------------------------------------
[12/27 18:47:49    292s] (I)        1    1 : M2_M1_HV                    2 : M2_M1_2x1_HV_E           
[12/27 18:47:49    292s] (I)        2    0 : ---                         0 : ---                      
[12/27 18:47:49    292s] (I)       ===========================================================================
[12/27 18:47:49    292s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2655.08 MB )
[12/27 18:47:49    292s] (I)       Num PG vias on layer 1 : 0
[12/27 18:47:49    292s] (I)       Num PG vias on layer 2 : 0
[12/27 18:47:49    292s] [NR-eGR] Read 219 PG shapes
[12/27 18:47:49    292s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2655.08 MB )
[12/27 18:47:49    292s] [NR-eGR] #Routing Blockages  : 0
[12/27 18:47:49    292s] [NR-eGR] #Instance Blockages : 111
[12/27 18:47:49    292s] [NR-eGR] #PG Blockages       : 219
[12/27 18:47:49    292s] [NR-eGR] #Bump Blockages     : 0
[12/27 18:47:49    292s] [NR-eGR] #Boundary Blockages : 0
[12/27 18:47:49    292s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/27 18:47:49    292s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/27 18:47:49    292s] (I)       readDataFromPlaceDB
[12/27 18:47:49    292s] (I)       Read net information..
[12/27 18:47:49    292s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[12/27 18:47:49    292s] (I)       Read testcase time = 0.000 seconds
[12/27 18:47:49    292s] 
[12/27 18:47:49    292s] (I)       early_global_route_priority property id does not exist.
[12/27 18:47:49    292s] (I)       Start initializing grid graph
[12/27 18:47:49    292s] (I)       Early Global GCell Via Thresholds = 
[12/27 18:47:49    292s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/27 18:47:49    292s] (I)       End initializing grid graph
[12/27 18:47:49    292s] (I)       Model blockages into capacity
[12/27 18:47:49    292s] (I)       Read Num Blocks=1202  Num Prerouted Wires=0  Num CS=0
[12/27 18:47:49    292s] (I)       Started Modeling ( Curr Mem: 2655.08 MB )
[12/27 18:47:49    292s] (I)       Started Modeling Layer 1 ( Curr Mem: 2655.08 MB )
[12/27 18:47:49    292s] (I)       Layer 0 (H) : #blockages 946 : #preroutes 0
[12/27 18:47:49    292s] (I)       Finished Modeling Layer 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2655.08 MB )
[12/27 18:47:49    292s] (I)       Started Modeling Layer 2 ( Curr Mem: 2655.08 MB )
[12/27 18:47:49    292s] (I)       Layer 1 (V) : #blockages 256 : #preroutes 0
[12/27 18:47:49    292s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2655.08 MB )
[12/27 18:47:49    292s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2655.08 MB )
[12/27 18:47:49    292s] (I)       Number of ignored nets = 0
[12/27 18:47:49    292s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/27 18:47:49    292s] (I)       Number of clock nets = 1.  Ignored: No
[12/27 18:47:49    292s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/27 18:47:49    292s] (I)       Number of special nets = 0.  Ignored: Yes
[12/27 18:47:49    292s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/27 18:47:49    292s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/27 18:47:49    292s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/27 18:47:49    292s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/27 18:47:49    292s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/27 18:47:49    292s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/27 18:47:49    292s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2655.1 MB
[12/27 18:47:49    292s] (I)       Ndr track 0 does not exist
[12/27 18:47:49    292s] (I)       Layer1  viaCost=100.00
[12/27 18:47:49    292s] (I)       ---------------------Grid Graph Info--------------------
[12/27 18:47:49    292s] (I)       Routing area        : (0, 0) - (1386000, 846000)
[12/27 18:47:49    292s] (I)       Core area           : (18000, 18000) - (1368000, 828000)
[12/27 18:47:49    292s] (I)       Site width          :  1000  (dbu)
[12/27 18:47:49    292s] (I)       Row height          : 90000  (dbu)
[12/27 18:47:49    292s] (I)       GCell width         : 90000  (dbu)
[12/27 18:47:49    292s] (I)       GCell height        : 90000  (dbu)
[12/27 18:47:49    292s] (I)       Grid                :    16    10     2
[12/27 18:47:49    292s] (I)       Layer numbers       :     1     2
[12/27 18:47:49    292s] (I)       Vertical capacity   :     0 90000
[12/27 18:47:49    292s] (I)       Horizontal capacity : 90000     0
[12/27 18:47:49    292s] (I)       Default wire width  :  1200  1200
[12/27 18:47:49    292s] (I)       Default wire space  :   800   800
[12/27 18:47:49    292s] (I)       Default wire pitch  :  2000  2000
[12/27 18:47:49    292s] (I)       Default pitch size  :  3000  3000
[12/27 18:47:49    292s] (I)       First track coord   :  1500  1500
[12/27 18:47:49    292s] (I)       Num tracks per GCell: 30.00 30.00
[12/27 18:47:49    292s] (I)       Total num of tracks :   282   462
[12/27 18:47:49    292s] (I)       Num of masks        :     1     1
[12/27 18:47:49    292s] (I)       Num of trim masks   :     0     0
[12/27 18:47:49    292s] (I)       --------------------------------------------------------
[12/27 18:47:49    292s] 
[12/27 18:47:49    292s] [NR-eGR] ============ Routing rule table ============
[12/27 18:47:49    292s] [NR-eGR] Rule id: 0  Nets: 12 
[12/27 18:47:49    292s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/27 18:47:49    292s] (I)       Pitch:  L1=3000  L2=3000
[12/27 18:47:49    292s] (I)       NumUsedTracks:  L1=1  L2=1
[12/27 18:47:49    292s] (I)       NumFullyUsedTracks:  L1=1  L2=1
[12/27 18:47:49    292s] [NR-eGR] ========================================
[12/27 18:47:49    292s] [NR-eGR] 
[12/27 18:47:49    292s] (I)       blocked tracks on layer1 : = 1140 / 4512 (25.27%)
[12/27 18:47:49    292s] (I)       blocked tracks on layer2 : = 572 / 4620 (12.38%)
[12/27 18:47:49    292s] (I)       After initializing earlyGlobalRoute syMemory usage = 2655.1 MB
[12/27 18:47:49    292s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2655.08 MB )
[12/27 18:47:49    292s] (I)       Started Global Routing ( Curr Mem: 2655.08 MB )
[12/27 18:47:49    292s] (I)       ============= Initialization =============
[12/27 18:47:49    292s] (I)       totalPins=29  totalGlobalPin=29 (100.00%)
[12/27 18:47:49    292s] (I)       Started Build MST ( Curr Mem: 2655.08 MB )
[12/27 18:47:49    292s] (I)       Generate topology with 16 threads
[12/27 18:47:49    292s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2663.09 MB )
[12/27 18:47:49    292s] (I)       total 2D Cap : 7982 = (3669 H, 4313 V)
[12/27 18:47:49    292s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 2]
[12/27 18:47:49    292s] (I)       ============  Phase 1a Route ============
[12/27 18:47:49    292s] (I)       Started Phase 1a ( Curr Mem: 2663.09 MB )
[12/27 18:47:49    292s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.09 MB )
[12/27 18:47:49    292s] (I)       Usage: 55 = (18 H, 37 V) = (0.49% H, 0.86% V) = (1.620e+04um H, 3.330e+04um V)
[12/27 18:47:49    292s] (I)       
[12/27 18:47:49    292s] (I)       ============  Phase 1b Route ============
[12/27 18:47:49    292s] (I)       Usage: 55 = (18 H, 37 V) = (0.49% H, 0.86% V) = (1.620e+04um H, 3.330e+04um V)
[12/27 18:47:49    292s] (I)       
[12/27 18:47:49    292s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.950000e+04um
[12/27 18:47:49    292s] (I)       ============  Phase 1c Route ============
[12/27 18:47:49    292s] (I)       Usage: 55 = (18 H, 37 V) = (0.49% H, 0.86% V) = (1.620e+04um H, 3.330e+04um V)
[12/27 18:47:49    292s] (I)       
[12/27 18:47:49    292s] (I)       ============  Phase 1d Route ============
[12/27 18:47:49    292s] (I)       Usage: 55 = (18 H, 37 V) = (0.49% H, 0.86% V) = (1.620e+04um H, 3.330e+04um V)
[12/27 18:47:49    292s] (I)       
[12/27 18:47:49    292s] (I)       ============  Phase 1e Route ============
[12/27 18:47:49    292s] (I)       Started Phase 1e ( Curr Mem: 2679.10 MB )
[12/27 18:47:49    292s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2679.10 MB )
[12/27 18:47:49    292s] (I)       Usage: 55 = (18 H, 37 V) = (0.49% H, 0.86% V) = (1.620e+04um H, 3.330e+04um V)
[12/27 18:47:49    292s] (I)       
[12/27 18:47:49    292s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.950000e+04um
[12/27 18:47:49    292s] [NR-eGR] 
[12/27 18:47:49    292s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2679.10 MB )
[12/27 18:47:49    292s] (I)       Running layer assignment with 16 threads
[12/27 18:47:49    292s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2656.56 MB )
[12/27 18:47:49    292s] (I)       ============  Phase 1l Route ============
[12/27 18:47:49    292s] (I)       
[12/27 18:47:49    292s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/27 18:47:49    292s] [NR-eGR]                        OverCon            
[12/27 18:47:49    292s] [NR-eGR]                         #Gcell     %Gcell
[12/27 18:47:49    292s] [NR-eGR]       Layer                (0)    OverCon 
[12/27 18:47:49    292s] [NR-eGR] ----------------------------------------------
[12/27 18:47:49    292s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[12/27 18:47:49    292s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[12/27 18:47:49    292s] [NR-eGR] ----------------------------------------------
[12/27 18:47:49    292s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/27 18:47:49    292s] [NR-eGR] 
[12/27 18:47:49    292s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2656.56 MB )
[12/27 18:47:49    292s] (I)       total 2D Cap : 8011 = (3685 H, 4326 V)
[12/27 18:47:49    292s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/27 18:47:49    292s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/27 18:47:49    292s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2656.56 MB )
[12/27 18:47:49    292s] OPERPROF: Starting HotSpotCal at level 1, MEM:2656.6M
[12/27 18:47:49    292s] [hotspot] +------------+---------------+---------------+
[12/27 18:47:49    292s] [hotspot] |            |   max hotspot | total hotspot |
[12/27 18:47:49    292s] [hotspot] +------------+---------------+---------------+
[12/27 18:47:49    292s] [hotspot] | normalized |          0.00 |          0.00 |
[12/27 18:47:49    292s] [hotspot] +------------+---------------+---------------+
[12/27 18:47:49    292s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/27 18:47:49    292s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/27 18:47:49    292s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:2656.6M
[12/27 18:47:49    292s] Starting delay calculation for Setup views
[12/27 18:47:49    292s] #################################################################################
[12/27 18:47:49    292s] # Design Stage: PreRoute
[12/27 18:47:49    292s] # Design Name: half_adder
[12/27 18:47:49    292s] # Design Mode: 250nm
[12/27 18:47:49    292s] # Analysis Mode: MMMC Non-OCV 
[12/27 18:47:49    292s] # Parasitics Mode: No SPEF/RCDB
[12/27 18:47:49    292s] # Signoff Settings: SI Off 
[12/27 18:47:49    292s] #################################################################################
[12/27 18:47:49    292s] Topological Sorting (REAL = 0:00:00.0, MEM = 2654.6M, InitMEM = 2654.6M)
[12/27 18:47:49    292s] Calculate delays in Single mode...
[12/27 18:47:49    292s] Start delay calculation (fullDC) (16 T). (MEM=2654.55)
[12/27 18:47:49    292s] End AAE Lib Interpolated Model. (MEM=2670.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 18:47:49    293s] Total number of fetched objects 14
[12/27 18:47:49    293s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/27 18:47:49    293s] End delay calculation. (MEM=2800.64 CPU=0:00:00.0 REAL=0:00:00.0)
[12/27 18:47:49    293s] End delay calculation (fullDC). (MEM=2800.64 CPU=0:00:00.3 REAL=0:00:00.0)
[12/27 18:47:49    293s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2800.6M) ***
[12/27 18:47:49    293s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:04:53 mem=2768.6M)
[12/27 18:47:49    293s] Reported timing to dir ./timingReports
[12/27 18:47:49    293s] **optDesign ... cpu = 0:00:18, real = 0:00:14, mem = 1178.6M, totSessionCpu=0:04:53 **
[12/27 18:47:49    293s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2635.6M
[12/27 18:47:49    293s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:2635.6M
[12/27 18:47:51    293s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.82e+06 |   N/A   |9.82e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:16, mem = 1182.2M, totSessionCpu=0:04:53 **
[12/27 18:47:51    293s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/27 18:47:51    293s] Type 'man IMPOPT-3195' for more detail.
[12/27 18:47:51    293s] *** Finished optDesign ***
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:19.4 real=0:00:17.7)
[12/27 18:47:51    293s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[12/27 18:47:51    293s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.3 real=0:00:02.3)
[12/27 18:47:51    293s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.3 real=0:00:00.3)
[12/27 18:47:51    293s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:12.1 real=0:00:08.9)
[12/27 18:47:51    293s] Info: pop threads available for lower-level modules during optimization.
[12/27 18:47:51    293s] Deleting Lib Analyzer.
[12/27 18:47:51    293s] clean pInstBBox. size 0
[12/27 18:47:51    293s] All LLGs are deleted
[12/27 18:47:51    293s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2667.6M
[12/27 18:47:51    293s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2667.5M
[12/27 18:47:51    293s] #optDebug: fT-D <X 1 0 0 0>
[12/27 18:47:51    293s] VSMManager cleared!
[12/27 18:47:51    293s] **place_opt_design ... cpu = 0:00:18, real = 0:00:17, mem = 2649.5M **
[12/27 18:47:51    293s] *** Finished GigaPlace ***
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] *** Summary of all messages that are not suppressed in this session:
[12/27 18:47:51    293s] Severity  ID               Count  Summary                                  
[12/27 18:47:51    293s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[12/27 18:47:51    293s] WARNING   IMPEXT-2882          1  Unable to find the resistance for via '%...
[12/27 18:47:51    293s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/27 18:47:51    293s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[12/27 18:47:51    293s] *** Message Summary: 7 warning(s), 0 error(s)
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] =============================================================================================
[12/27 18:47:51    293s]  Final TAT Report for place_opt_design
[12/27 18:47:51    293s] =============================================================================================
[12/27 18:47:51    293s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/27 18:47:51    293s] ---------------------------------------------------------------------------------------------
[12/27 18:47:51    293s] [ GlobalOpt              ]      1   0:00:02.3  (  13.8 % )     0:00:02.3 /  0:00:02.3    1.0
[12/27 18:47:51    293s] [ DrvOpt                 ]      1   0:00:00.6  (   3.5 % )     0:00:00.6 /  0:00:00.6    1.1
[12/27 18:47:51    293s] [ SimplifyNetlist        ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/27 18:47:51    293s] [ AreaOpt                ]      1   0:00:00.2  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/27 18:47:51    293s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[12/27 18:47:51    293s] [ IncrReplace            ]      1   0:00:08.9  (  53.3 % )     0:00:08.9 /  0:00:12.1    1.4
[12/27 18:47:51    293s] [ RefinePlace            ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.1
[12/27 18:47:51    293s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.9    1.2
[12/27 18:47:51    293s] [ FullDelayCalc          ]      2   0:00:00.8  (   4.5 % )     0:00:00.8 /  0:00:00.9    1.1
[12/27 18:47:51    293s] [ TimingReport           ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.4
[12/27 18:47:51    293s] [ DrvReport              ]      2   0:00:01.8  (  11.1 % )     0:00:01.8 /  0:00:00.0    0.0
[12/27 18:47:51    293s] [ MISC                   ]          0:00:01.7  (  10.0 % )     0:00:01.7 /  0:00:01.8    1.1
[12/27 18:47:51    293s] ---------------------------------------------------------------------------------------------
[12/27 18:47:51    293s]  place_opt_design TOTAL             0:00:16.7  ( 100.0 % )     0:00:16.7 /  0:00:18.3    1.1
[12/27 18:47:51    293s] ---------------------------------------------------------------------------------------------
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] **WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
[12/27 18:47:51    293s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8 (limited from 16 due to maxiumThreadLimitSetInTrialRoute).
[12/27 18:47:51    293s] enableMT= 3 (onDemand)
[12/27 18:47:51    293s] useHNameCompare= 3 (lazy mode)
[12/27 18:47:51    293s] doMTMainInit= 1
[12/27 18:47:51    293s] doMTFlushLazyWireDelete= 1
[12/27 18:47:51    293s] useFastLRoute= 0
[12/27 18:47:51    293s] useFastCRoute= 1
[12/27 18:47:51    293s] doMTNetInitAdjWires= 1
[12/27 18:47:51    293s] wireMPoolNoThreadCheck= 1
[12/27 18:47:51    293s] allMPoolNoThreadCheck= 1
[12/27 18:47:51    293s] doNotUseMPoolInCRoute= 1
[12/27 18:47:51    293s] doMTSprFixZeroViaCodes= 1
[12/27 18:47:51    293s] doMTDtrRoute1CleanupA= 1
[12/27 18:47:51    293s] doMTDtrRoute1CleanupB= 1
[12/27 18:47:51    293s] doMTWireLenCalc= 0
[12/27 18:47:51    293s] doSkipQALenRecalc= 1
[12/27 18:47:51    293s] doMTMainCleanup= 1
[12/27 18:47:51    293s] doMTMoveCellTermsToMSLayer= 1
[12/27 18:47:51    293s] doMTConvertWiresToNewViaCode= 1
[12/27 18:47:51    293s] doMTRemoveAntenna= 1
[12/27 18:47:51    293s] doMTCheckConnectivity= 1
[12/27 18:47:51    293s] enableRuntimeLog= 0
[12/27 18:47:51    293s] Set wireMPool w/ noThreadCheck
[12/27 18:47:51    293s] *** New algorithm with color map for Partitions and Power Domain handling will be activated...
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Saved RC grid cleaned up.
[12/27 18:47:51    293s] *** Starting trialRoute (mem=2665.5M) ***
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Using hname+ instead name for net compare
[12/27 18:47:51    293s] Activating lazyNetListOrdering
[12/27 18:47:51    293s] There are 0 guide points passed to earlyGlobalRoute for fixed pins.
[12/27 18:47:51    293s] There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
[12/27 18:47:51    293s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[12/27 18:47:51    293s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 2666.3M)
[12/27 18:47:51    293s] moveBlkTerm was implicitly turned on (since useM1).
[12/27 18:47:51    293s] moveBlkTerm was implicitly turned on (since useM1).
[12/27 18:47:51    293s] Options:  -moveBlkTerm -minRouteLayer 1 -maxRouteLayer 2 -noPinGuide
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Starting trMTUpdateAllNetBoxWithoutSpr in MT mode ...
[12/27 18:47:51    293s] Set wireMPool w/ noThreadCheck
[12/27 18:47:51    293s] routingBox: (0 0) (1386000 846000)
[12/27 18:47:51    293s] coreBox:    (18000 18000) (1368000 828000)
[12/27 18:47:51    293s] Number of multi-gpin terms=4, multi-gpins=10, moved blk term=0/0
[12/27 18:47:51    293s] Setting of trcDoMultiPinNet= 0
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=2667.0M):
[12/27 18:47:51    293s] Est net length = 5.042e+04um = 1.802e+04H + 3.240e+04V
[12/27 18:47:51    293s] Usage: (0.7%H 1.0%V) = (2.013e+04um 3.726e+04um) = (134 43)
[12/27 18:47:51    293s] Obstruct: 70 = 23 (2.3%H) + 47 (4.6%V)
[12/27 18:47:51    293s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/27 18:47:51    293s] Number obstruct path=3 reroute=0
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=2667.0M):
[12/27 18:47:51    293s] Usage: (0.7%H 1.0%V) = (2.073e+04um 3.924e+04um) = (138 46)
[12/27 18:47:51    293s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=2667.0M):
[12/27 18:47:51    293s] Usage: (0.7%H 1.0%V) = (2.073e+04um 3.924e+04um) = (138 46)
[12/27 18:47:51    293s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=2667.0M):
[12/27 18:47:51    293s] Usage: (0.7%H 1.0%V) = (2.013e+04um 4.068e+04um) = (134 46)
[12/27 18:47:51    293s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 2667.0M)

[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=2667.0M):
[12/27 18:47:51    293s] Usage: (0.7%H 1.1%V) = (2.058e+04um 4.158e+04um) = (137 47)
[12/27 18:47:51    293s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=2667.0M):
[12/27 18:47:51    293s] Usage: (0.7%H 1.1%V) = (2.058e+04um 4.158e+04um) = (137 47)
[12/27 18:47:51    293s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Congestion distribution:
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Remain	cntH		cntV
[12/27 18:47:51    293s] --------------------------------------
[12/27 18:47:51    293s] --------------------------------------
[12/27 18:47:51    293s]   0:	2	 0.20%	2	 0.21%
[12/27 18:47:51    293s]   1:	4	 0.40%	19	 1.97%
[12/27 18:47:51    293s]   2:	10	 1.01%	49	 5.08%
[12/27 18:47:51    293s]   3:	6	 0.61%	51	 5.28%
[12/27 18:47:51    293s]   4:	13	 1.31%	109	11.30%
[12/27 18:47:51    293s]   5:	954	96.46%	735	76.17%
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Phase 1e-1f Overflow: 0.00% H + 0.00% V (0:00:00.0 2667.0M)

[12/27 18:47:51    293s] Global route (cpu=0.0s real=0.0s 2667.0M)
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] *** After '-updateRemainTrks' operation: 
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Usage: (0.7%H 1.1%V) = (2.058e+04um 4.158e+04um) = (137 47)
[12/27 18:47:51    293s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 2667.0M)

[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Congestion distribution:
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Remain	cntH		cntV
[12/27 18:47:51    293s] --------------------------------------
[12/27 18:47:51    293s] --------------------------------------
[12/27 18:47:51    293s]   0:	2	 0.20%	2	 0.21%
[12/27 18:47:51    293s]   1:	4	 0.40%	19	 1.97%
[12/27 18:47:51    293s]   2:	10	 1.01%	49	 5.08%
[12/27 18:47:51    293s]   3:	6	 0.61%	51	 5.28%
[12/27 18:47:51    293s]   4:	13	 1.31%	109	11.30%
[12/27 18:47:51    293s]   5:	954	96.46%	735	76.17%
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Starting trMTInitAdjWires in MT mode ...
[12/27 18:47:51    293s] Set wireMPool w/ threadCheck
[12/27 18:47:51    293s] Set wireMPool w/ noThreadCheck
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.1 2667.0M) ***
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Using trMTFlushLazyWireDel= 1
[12/27 18:47:51    293s] Not using mpools for CRoute
[12/27 18:47:51    293s] Activating useFastCRoute= 1 in phase 2a.
[12/27 18:47:51    293s] Starting trMTDtrRoute1CleanupA in MT mode ...
[12/27 18:47:51    293s] Set wireMPool w/ threadCheck
[12/27 18:47:51    293s] Set wireMPool w/ noThreadCheck
[12/27 18:47:51    293s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=2667.0M)
[12/27 18:47:51    293s] Not using mpools for CRoute
[12/27 18:47:51    293s] Activating useFastCRoute= 1 in phase 2b.
[12/27 18:47:51    293s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=2667.0M)
[12/27 18:47:51    293s] Starting trMTDtrRoute1CleanupB in MT mode ...
[12/27 18:47:51    293s] Set wireMPool w/ threadCheck
[12/27 18:47:51    293s] Set wireMPool w/ noThreadCheck
[12/27 18:47:51    293s] Cleanup real= 0:00:00.0
[12/27 18:47:51    293s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=2667.0M)
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Total length: 5.494e+04um, number of vias: 42
[12/27 18:47:51    293s] M1(H) length: 1.864e+04um, number of vias: 42
[12/27 18:47:51    293s] M2(V) length: 3.629e+04um
[12/27 18:47:51    293s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 2667.0M) ***
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Skipping QALenRecalc
[12/27 18:47:51    293s] Starting trMTMoveCellTermsToMSLayer in MT mode ...
[12/27 18:47:51    293s] Starting trMTConvertWiresToNewViaCode in MT mode ...
[12/27 18:47:51    293s] *** Finished all Phases (cpu=0:00:00.0 mem=2667.0M) ***
[12/27 18:47:51    293s] trMTFlushLazyWireDel was already disabled
[12/27 18:47:51    293s] Starting trMTSprFixZeroViaCodes in MT mode ...
[12/27 18:47:51    293s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[12/27 18:47:51    293s] Starting trMTRemoveAntenna in MT mode ...
[12/27 18:47:51    293s] Set wireMPool w/ threadCheck
[12/27 18:47:51    293s] Set wireMPool w/ noThreadCheck
[12/27 18:47:51    293s] Peak Memory Usage was 2667.0M 
[12/27 18:47:51    293s] TrialRoute+GlbRouteEst total runtime= 0:00:00.1
[12/27 18:47:51    293s] *** Finished trialRoute (cpu=0:00:00.1 real=0:00:00.1 mem=2667.0M) ***
[12/27 18:47:51    293s] 
[12/27 18:47:51    293s] Set wireMPool w/ threadCheck
[12/27 18:47:51    293s] <CMD> saveDesign /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc
[12/27 18:47:51    293s] #% Begin save design ... (date=12/27 18:47:51, mem=1116.1M)
[12/27 18:47:51    293s] % Begin Save ccopt configuration ... (date=12/27 18:47:51, mem=1116.1M)
[12/27 18:47:51    293s] % End Save ccopt configuration ... (date=12/27 18:47:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1116.3M, current mem=1116.3M)
[12/27 18:47:51    293s] % Begin Save netlist data ... (date=12/27 18:47:51, mem=1116.3M)
[12/27 18:47:51    293s] Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/vbin/half_adder.v.bin in multi-threaded mode...
[12/27 18:47:51    293s] % End Save netlist data ... (date=12/27 18:47:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.4M, current mem=1117.4M)
[12/27 18:47:51    293s] Saving symbol-table file in separate thread ...
[12/27 18:47:51    293s] Saving congestion map file in separate thread ...
[12/27 18:47:51    293s] Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.route.congmap.gz ...
[12/27 18:47:52    293s] % Begin Save AAE data ... (date=12/27 18:47:51, mem=1118.3M)
[12/27 18:47:52    293s] Saving AAE Data ...
[12/27 18:47:52    293s] % End Save AAE data ... (date=12/27 18:47:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1118.3M, current mem=1118.3M)
[12/27 18:47:52    293s] % Begin Save clock tree data ... (date=12/27 18:47:52, mem=1118.7M)
[12/27 18:47:52    293s] % End Save clock tree data ... (date=12/27 18:47:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1118.7M, current mem=1118.7M)
[12/27 18:47:52    293s] Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/gui.pref.tcl ...
[12/27 18:47:52    293s] Saving mode setting ...
[12/27 18:47:52    293s] Saving global file ...
[12/27 18:47:52    293s] Saving Drc markers ...
[12/27 18:47:52    293s] ... 2 markers are saved ...
[12/27 18:47:52    293s] ... 0 geometry drc markers are saved ...
[12/27 18:47:52    293s] ... 0 antenna drc markers are saved ...
[12/27 18:47:52    293s] Saving floorplan file in separate thread ...
[12/27 18:47:52    293s] Saving PG file in separate thread ...
[12/27 18:47:52    293s] Saving placement file in separate thread ...
[12/27 18:47:52    293s] Saving route file in separate thread ...
[12/27 18:47:52    293s] Saving property file in separate thread ...
[12/27 18:47:52    293s] Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.pg.gz
[12/27 18:47:52    293s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/27 18:47:52    293s] Save Adaptive View Pruing View Names to Binary file
[12/27 18:47:52    293s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2665.9M) ***
[12/27 18:47:52    293s] Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.prop
[12/27 18:47:52    293s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2665.9M) ***
[12/27 18:47:52    293s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/27 18:47:52    293s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2665.9M) ***
[12/27 18:47:52    293s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[12/27 18:47:52    293s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/27 18:47:52    293s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2665.9M) ***
[12/27 18:47:52    293s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/27 18:47:52    293s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[12/27 18:47:53    293s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[12/27 18:47:53    293s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[12/27 18:47:53    293s] % Begin Save power constraints data ... (date=12/27 18:47:53, mem=1120.1M)
[12/27 18:47:53    293s] % End Save power constraints data ... (date=12/27 18:47:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1120.1M, current mem=1120.1M)
[12/27 18:47:54    295s] Generated self-contained design place.enc.dat.tmp
[12/27 18:47:54    295s] #% End save design ... (date=12/27 18:47:54, total cpu=0:00:01.7, real=0:00:03.0, peak res=1120.7M, current mem=1120.7M)
[12/27 18:47:54    295s] *** Message Summary: 0 warning(s), 0 error(s)
[12/27 18:47:54    295s] 
[12/27 18:47:54    295s] <CMD> fit
[12/27 18:47:57    295s] <CMD> zoomBox -693.00000 -2821.03000 44729.43000 21221.50000
[12/27 18:48:02    295s] <CMD> fit
[12/27 18:48:07    296s] <CMD> zoomBox -1364.86000 356.83000 13579.32000 8266.93000
[12/27 18:48:08    296s] <CMD> zoomBox 421.54000 3151.86000 6057.75000 6135.16000
[12/27 18:48:11    296s] <CMD> zoomBox 86.82000 2860.77000 6717.67000 6370.54000
[12/27 18:48:12    296s] <CMD> zoomBox -332.87000 2523.39000 7468.13000 6652.53000
[12/27 18:48:14    296s] <CMD> zoomBox -232.27000 2879.57000 6398.58000 6389.34000
[12/27 18:48:15    296s] <CMD> zoomBox -12.29000 3658.39000 4059.89000 5813.83000
[12/27 18:48:17    296s] <CMD> zoomBox 254.80000 4349.58000 2061.66000 5305.97000
[12/27 18:48:19    296s] <CMD> zoomBox 141.81000 4259.72000 2267.54000 5384.89000
[12/27 18:48:20    296s] <CMD> zoomBox -15.21000 4162.31000 2485.65000 5486.04000
[12/27 18:48:22    296s] <CMD> zoomBox -190.75000 4044.07000 2751.44000 5601.40000
[12/27 18:48:23    296s] <CMD> zoomBox -640.21000 3741.32000 3432.02000 5896.79000
[12/27 18:48:25    297s] <CMD> zoomBox -935.40000 3540.05000 3855.46000 6075.90000
[12/27 18:48:30    297s] <CMD> setLayerPreference M1 -isVisible 0
[12/27 18:48:31    297s] <CMD> setLayerPreference M1 -isVisible 1
[12/27 18:48:33    297s] <CMD> setLayerPreference M1 -isVisible 0
[12/27 18:48:33    297s] <CMD> setLayerPreference M1 -isVisible 1
[12/27 18:48:38    298s] <CMD> zoomBox -2050.82000 3393.03000 4580.16000 6902.87000
[12/27 18:48:40    298s] <CMD> zoomBox -2681.89000 3169.97000 5119.26000 7299.19000
[12/27 18:48:42    298s] <CMD> zoomBox -1903.98000 3270.06000 4727.00000 6779.90000
[12/27 18:48:43    298s] <CMD> zoomBox 203.10000 3531.55000 3664.51000 5363.71000
[12/27 18:48:45    298s] <CMD> zoomBox -176.99000 3459.67000 3895.26000 5615.15000
[12/27 18:48:46    298s] <CMD> zoomBox -1150.22000 3275.62000 4486.13000 6258.99000
[12/27 18:48:48    298s] <CMD> zoomBox -1673.67000 3013.89000 4957.33000 6523.74000
[12/27 18:48:49    298s] <CMD> zoomBox -3014.01000 2343.72000 6163.85000 7201.65000
[12/27 18:48:51    298s] <CMD> zoomBox -1643.83000 3272.66000 4987.19000 6782.52000
[12/27 18:48:53    298s] <CMD> zoomBox -653.87000 3943.82000 4137.05000 6479.70000
[12/27 18:48:54    298s] <CMD> zoomBox -1092.94000 3698.22000 4543.44000 6681.61000
[12/27 18:48:55    298s] <CMD> zoomBox -2216.25000 3073.11000 5584.97000 7202.37000
[12/27 18:48:58    298s] <CMD> zoomBox -2935.98000 2744.32000 6241.93000 7602.28000
[12/27 18:48:59    299s] <CMD> zoomBox -3782.73000 2357.52000 7014.83000 8072.77000
[12/27 18:49:02    299s] <CMD> zoomBox -4778.90000 1902.46000 7924.12000 8626.29000
[12/27 18:49:03    299s] <CMD> zoomBox -5889.53000 1117.91000 9055.20000 9028.30000
[12/27 18:49:05    299s] <CMD> zoomBox -3212.73000 1296.40000 5965.21000 6154.37000
[12/27 18:49:06    299s] <CMD> zoomBox -808.58000 1620.25000 3263.74000 3775.77000
[12/27 18:49:07    299s] <CMD> zoomBox -33.71000 1758.11000 2467.23000 3081.88000
[12/27 18:49:09    299s] <CMD> zoomBox 151.66000 1791.33000 2277.46000 2916.54000
[12/27 18:49:10    299s] <CMD> zoomBox 556.98000 1863.98000 1862.50000 2555.00000
[12/27 18:49:12    299s] <CMD> zoomBox 871.01000 1930.43000 1552.52000 2291.16000
[12/27 18:49:13    299s] <CMD> uiSetTool ruler
[12/27 18:49:28    300s] <CMD> uiSetTool ruler
[12/27 18:49:54    302s] <CMD> zoomBox 621.97000 1896.37000 1731.72000 2483.77000
[12/27 18:49:57    302s] <CMD> zoomBox 351.27000 1826.03000 2158.32000 2782.52000
[12/27 18:50:02    302s] <CMD> zoomBox -95.41000 1679.23000 2847.08000 3236.72000
[12/27 18:50:07    302s] <CMD> uiSetTool ruler
[12/27 18:50:11    302s] <CMD> uiSetTool ruler
[12/27 18:50:22    303s] <CMD> uiSetTool ruler
[12/27 18:50:29    303s] <CMD> zoomBox -308.48000 1651.27000 3153.27000 3483.61000
[12/27 18:50:30    303s] <CMD> zoomBox -559.15000 1618.38000 3513.49000 3774.07000
[12/27 18:50:37    303s] <CMD> zoomBox -838.46000 1476.69000 3952.89000 4012.80000
[12/27 18:50:38    303s] <CMD> zoomBox -1167.06000 1310.01000 4469.83000 4293.67000
[12/27 18:50:44    304s] <CMD> zoomBox -2602.01000 275.31000 6576.74000 5133.71000
[12/27 18:50:46    304s] <CMD> fit
[12/27 18:52:04    310s] <CMD> zoomBox 502.83000 64.82000 15447.01000 7974.92000
[12/27 18:52:06    310s] <CMD> zoomBox 4219.48000 831.92000 15016.64000 6546.96000
[12/27 18:52:07    310s] <CMD> zoomBox 11833.43000 2507.45000 13959.16000 3632.62000
[12/27 18:52:08    310s] <CMD> zoomBox 12058.14000 2571.97000 13865.01000 3528.36000
[12/27 18:52:10    310s] <CMD> zoomBox 12249.14000 2626.81000 13784.98000 3439.74000
[12/27 18:52:12    310s] <CMD> fit
[12/27 18:52:16    310s] <CMD> zoomBox -1046.07000 406.29000 11656.50000 7129.88000
[12/27 18:52:47    312s] <CMD> zoomBox -1191.10000 80.21000 13753.10000 7990.32000
[12/27 18:52:47    312s] <CMD> fit
[12/27 18:52:47    312s] <CMD> fit
[12/27 18:52:47    312s] <CMD> fit
[12/27 18:52:47    312s] <CMD> fit
[12/27 18:52:51    312s] <CMD> zoomBox -227.00000 706.85000 1315.10000 -247.42000
[12/27 18:52:54    313s] <CMD> uiSetTool ruler
[12/27 18:53:00    313s] <CMD> zoomBox -119.04000 -53.19000 988.14000 532.85000
[12/27 18:53:01    313s] <CMD> zoomBox -13.78000 32.58000 786.16000 456.00000
[12/27 18:53:02    313s] <CMD> zoomBox 29.51000 65.09000 709.47000 425.00000
[12/27 18:53:04    313s] <CMD> zoomBox 97.59000 116.21000 588.87000 376.25000
[12/27 18:53:07    314s] <CMD> uiSetTool ruler
[12/27 18:53:11    314s] <CMD> zoomBox 64.53000 106.57000 642.51000 412.50000
[12/27 18:53:27    315s] <CMD> zoomBox 108.80000 146.81000 600.08000 406.85000
[12/27 18:53:28    315s] <CMD> zoomBox 146.43000 181.02000 564.02000 402.05000
[12/27 18:53:30    315s] <CMD> zoomBox 114.85000 147.16000 606.13000 407.20000
[12/27 18:53:33    315s] <CMD> uiSetTool ruler
[12/27 18:53:41    315s] <CMD> zoomBox 211.81000 155.15000 566.76000 343.03000
[12/27 18:53:42    315s] <CMD> zoomBox 309.22000 163.17000 527.22000 278.56000
[12/27 18:53:44    315s] <CMD> zoomBox 249.66000 158.26000 551.41000 317.98000
[12/27 18:53:45    315s] <CMD> zoomBox 211.79000 155.14000 566.79000 343.04000
[12/27 18:53:46    315s] <CMD> zoomBox 114.80000 147.14000 606.16000 407.22000
[12/27 18:53:48    316s] <CMD> zoomBox 346.43000 302.24000 503.96000 385.62000
[12/27 18:53:51    316s] <CMD> fit
[12/27 18:54:00    316s] <CMD> zoomBox -372.05000 1470.26000 1223.49000 -239.78000
[12/27 18:54:02    317s] <CMD> zoomBox -934.19000 -169.71000 1811.92000 1283.83000
[12/27 18:54:05    317s] <CMD> zoomBox -1167.13000 -229.26000 2063.59000 1480.79000
[12/27 18:54:07    317s] <CMD> zoomBox -942.61000 -169.72000 1803.51000 1283.83000
[12/27 18:54:08    317s] <CMD> zoomBox -751.77000 -119.10000 1582.44000 1116.42000
[12/27 18:54:09    317s] <CMD> zoomBox -451.66000 -39.50000 1234.80000 853.16000
[12/27 18:54:16    317s] <CMD> zoomBox 82.91000 448.94000 518.62000 -44.63000
[12/27 18:54:18    317s] <CMD> zoomBox -206.28000 -66.14000 890.76000 514.53000
[12/27 18:54:23    318s] <CMD> uiSetTool ruler
[12/27 18:54:52    319s] <CMD> zoomBox -277.57000 -95.07000 1013.07000 588.08000
[12/27 18:54:55    320s] <CMD> zoomBox -201.16000 -64.39000 895.89000 516.29000
[12/27 18:57:50    326s] <CMD> uiSetTool ruler
[12/27 18:57:59    327s] <CMD> uiSetTool ruler
[12/27 18:58:02    327s] <CMD> uiSetTool ruler
[12/27 18:58:10    327s] <CMD> uiSetTool ruler
[12/27 18:58:26    327s] <CMD> zoomBox -438.43000 -108.16000 1080.00000 695.56000
[12/27 18:58:33    327s] <CMD> fit
[12/27 18:58:34    327s] <CMD> fit
[12/27 18:58:35    327s] <CMD> zoomBox -950.91000 455.02000 11751.66000 7178.61000
[12/27 18:58:37    327s] <CMD> zoomBox 214.69000 1210.60000 6845.52000 4720.36000
[12/27 18:58:38    327s] <CMD> zoomBox 709.09000 1498.35000 4781.25000 3653.78000
[12/27 18:58:41    328s] <CMD> fit
[12/27 18:58:44    328s] <CMD> zoomBox -775.13000 209.11000 14169.05000 8119.21000
[12/27 18:58:45    328s] <CMD> zoomBox 2903.21000 2376.62000 8539.42000 5359.92000
[12/27 18:58:47    328s] <CMD> fit
[12/27 18:58:57    328s] 
[12/27 18:58:57    328s] *** Memory Usage v#1 (Current mem = 3045.164M, initial mem = 283.539M) ***
[12/27 18:58:57    328s] 
[12/27 18:58:57    328s] *** Summary of all messages that are not suppressed in this session:
[12/27 18:58:57    328s] Severity  ID               Count  Summary                                  
[12/27 18:58:57    328s] WARNING   IMPLF-90             1  No DATABASE MICRONS statement has been s...
[12/27 18:58:57    328s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/27 18:58:57    328s] WARNING   IMPDBTCL-204        27  '%s' is not a recognized object/attribut...
[12/27 18:58:57    328s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[12/27 18:58:57    328s] WARNING   IMPEXT-2766          2  The sheet resistance for layer %s is not...
[12/27 18:58:57    328s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[12/27 18:58:57    328s] WARNING   IMPEXT-2882          1  Unable to find the resistance for via '%...
[12/27 18:58:57    328s] WARNING   IMPVL-159           32  Pin '%s' of cell '%s' is defined in LEF ...
[12/27 18:58:57    328s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[12/27 18:58:57    328s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/27 18:58:57    328s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/27 18:58:57    328s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[12/27 18:58:57    328s] WARNING   IMPTR-9999           1  The trialRoute command is obsolete and s...
[12/27 18:58:57    328s] WARNING   IMPRM-143            2  %s is not defined on cut layer "%s" in t...
[12/27 18:58:57    328s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[12/27 18:58:57    328s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[12/27 18:58:57    328s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[12/27 18:58:57    328s] WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
[12/27 18:58:57    328s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/27 18:58:57    328s] WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
[12/27 18:58:57    328s] *** Message Summary: 85 warning(s), 0 error(s)
[12/27 18:58:57    328s] 
[12/27 18:58:57    328s] --- Ending "Innovus" (totcpu=0:05:29, real=2:29:09, mem=3045.2M) ---
