# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=0 -Wno-STMTDLY -Wno-WIDTH -I/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build --x-assign unique -O3 -CFLAGS -std=c++11 -static -Wall -I/home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc -I/home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common -I/home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -I/home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/DRAMsim3/src -DWITH_DRAMSIM3 -DDRAMSIM3_CONFIG=\_/home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/DRAMsim3/configs/XiangShan.ini\_ -DDRAMSIM3_OUTDIR=\_/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build\_ -LDFLAGS -lpthread -lSDL2 -ldl -lz /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/DRAMsim3/build/libdramsim3.a --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 -o /home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu -Mdir /home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile /home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/SimTop.v ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/difftest.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/SimJTAG.v /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/vcs/main.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/difftest/goldenmem.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/difftest/spikedasm.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/difftest/interface.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/difftest/ref.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/difftest/difftest.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/remote_bitbang.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/uart.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/device.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/compress.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/vga.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/SimJTAG.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/keyboard.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/common.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/sdcard.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/ram.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/axi4.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/flash.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/verilator/snapshot.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/verilator/main.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/verilator/emu.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/remote_bitbang.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/uart.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/device.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/compress.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/vga.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/SimJTAG.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/keyboard.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/common.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/sdcard.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/ram.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/axi4.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/common/flash.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/difftest/goldenmem.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/difftest/spikedasm.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/difftest/interface.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/difftest/ref.cpp /home/xuhao/learngit/ysyx-workbench/oscpu-framework/libraries/difftest/src/test/csrc/difftest/difftest.cpp"
S      9721  6165252  1660729605   944258311  1660729605   944258311 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/SimTop.v"
S     13825  6165245  1660102698   222477212  1632895600           0 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/axi_rw.v"
S      7285  6165246  1660102698   222477212  1632895600           0 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/cpu.v"
S       607  6165247  1660102698   226477291  1632895600           0 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/defines.v"
T      8652  6425415  1660729606   268268303  1660729606   268268303 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop.cpp"
T      4857  6425414  1660729606   268268303  1660729606   268268303 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop.h"
T      7296  6425426  1660729606   284268796  1660729606   284268796 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop.mk"
T      1114  6425413  1660729606   268268303  1660729606   268268303 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop__ConstPool_0.cpp"
T       678  6425412  1660729606   268268303  1660729606   268268303 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop__Dpi.cpp"
T      6009  6425411  1660729606   268268303  1660729606   268268303 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop__Dpi.h"
T      1024  6425409  1660729606   264268180  1660729606   264268180 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop__Syms.cpp"
T      1242  6425410  1660729606   268268303  1660729606   268268303 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop__Syms.h"
T     38603  6425417  1660729606   272268426  1660729606   272268426 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop__Trace.cpp"
T     78443  6425416  1660729606   272268426  1660729606   272268426 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop__Trace__Slow.cpp"
T     65362  6425420  1660729606   276268550  1660729606   276268550 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop___024root.cpp"
T      6315  6425418  1660729606   272268426  1660729606   272268426 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop___024root.h"
T     34755  6425419  1660729606   272268426  1660729606   272268426 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop___024root__Slow.cpp"
T     46921  6425423  1660729606   276268550  1660729606   276268550 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop___024unit.cpp"
T       770  6425421  1660729606   276268550  1660729606   276268550 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop___024unit.h"
T       963  6425422  1660729606   276268550  1660729606   276268550 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop___024unit__Slow.cpp"
T    118990  6425424  1660729606   284268796  1660729606   284268796 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop__stats.txt"
T      3072  6425427  1660729606   284268796  1660729606   284268796 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop__ver.d"
T         0        0  1660729606   284268796  1660729606   284268796 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop__verFiles.dat"
T      1789  6425425  1660729606   284268796  1660729606   284268796 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/emu-compile/VSimTop_classes.mk"
S       580  6165248  1660102698   226477291  1632895600           0 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/exe_stage.v"
S      1988  6165249  1660102698   226477291  1632895600           0 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/id_stage.v"
S       807  6165250  1660102698   226477291  1632895600           0 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/if_stage.v"
S      2079  6165251  1660102698   226477291  1632895600           0 "/home/xuhao/learngit/ysyx-workbench/oscpu-framework/projects/cpu_axi_diff/build/regfile.v"
S   9959704  2367071  1646369888    41174055  1646369888    41174055 "/usr/local/bin/verilator_bin"
S       303  6163247  1660102696   586444862  1632895646           0 "src/test/vsrc/common/EICG_wrapper.v"
S      2458  6163250  1660102696   586444862  1632895646           0 "src/test/vsrc/common/SimJTAG.v"
S       864  6163245  1660102696   582444783  1632895646           0 "src/test/vsrc/common/assert.v"
S     17371  6163246  1660102696   586444862  1632895646           0 "src/test/vsrc/common/difftest.v"
S      1396  6163248  1660102696   586444862  1632895646           0 "src/test/vsrc/common/ram.v"
S      1731  6163249  1660102696   586444862  1632895646           0 "src/test/vsrc/common/ref.v"
