{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456138267402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456138267402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 22 11:51:07 2016 " "Processing started: Mon Feb 22 11:51:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456138267402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456138267402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano -c DE0_Nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456138267402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1456138268636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/led_controller/led_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/led_controller/led_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Controller " "Found entity 1: LED_Controller" {  } { { "ip/LED_Controller/LED_Controller.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/ip/LED_Controller/LED_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288070 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LT24_Controller LT24_Controller.v(25) " "Verilog Module Declaration warning at LT24_Controller.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LT24_Controller\"" {  } { { "ip/LT24_Controller/LT24_Controller.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/ip/LT24_Controller/LT24_Controller.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138288074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/lt24_controller/lt24_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/lt24_controller/lt24_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24_Controller " "Found entity 1: LT24_Controller" {  } { { "ip/LT24_Controller/LT24_Controller.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/ip/LT24_Controller/LT24_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/de0_lt24_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/de0_lt24_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC " "Found entity 1: DE0_LT24_SOPC" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/de0_lt24_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/de0_lt24_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC " "Found entity 1: DE0_LT24_SOPC" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_irq_mapper " "Found entity 1: DE0_LT24_SOPC_irq_mapper" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_irq_mapper.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288178 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_mux " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_mux" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_004 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_004" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_demux " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_demux" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_cmd_mux " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_cmd_mux" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_cmd_demux " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_cmd_demux" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288241 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288241 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288241 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288241 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1456138288250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1456138288259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288278 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1456138288289 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1456138288289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288291 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router_007 " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router_007" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1456138288294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1456138288295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_005_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_005_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288296 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router_005 " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router_005" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1456138288299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1456138288300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288301 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router_002 " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router_002" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288301 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1456138288305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1456138288305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288306 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router_001 " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router_001" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1456138288310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1456138288310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288312 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_TIMER " "Found entity 1: DE0_LT24_SOPC_TIMER" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_SDRAM_input_efifo_module " "Found entity 1: DE0_LT24_SOPC_SDRAM_input_efifo_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288356 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_SDRAM " "Found entity 2: DE0_LT24_SOPC_SDRAM" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_lt24_touch_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_lt24_touch_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_LT24_TOUCH_SPI " "Found entity 1: DE0_LT24_SOPC_LT24_TOUCH_SPI" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_lt24_touch_penirq_n.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_lt24_touch_penirq_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N " "Found entity 1: DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_lt24_touch_busy.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_lt24_touch_busy.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_LT24_TOUCH_BUSY " "Found entity 1: DE0_LT24_SOPC_LT24_TOUCH_BUSY" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_BUSY.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_BUSY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_lt24_lcd_rstn.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_lt24_lcd_rstn.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_LT24_LCD_RSTN " "Found entity 1: DE0_LT24_SOPC_LT24_LCD_RSTN" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_LCD_RSTN.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_LCD_RSTN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288381 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LT24_Controller LT24_Controller.v(25) " "Verilog Module Declaration warning at LT24_Controller.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LT24_Controller\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138288385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/lt24_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/lt24_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24_Controller " "Found entity 1: LT24_Controller" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/led_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/led_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Controller " "Found entity 1: LED_Controller" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LED_Controller.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LED_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_KEY " "Found entity 1: DE0_LT24_SOPC_KEY" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_KEY.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_KEY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_JTAG_UART_sim_scfifo_w " "Found entity 1: DE0_LT24_SOPC_JTAG_UART_sim_scfifo_w" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288407 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_JTAG_UART_scfifo_w " "Found entity 2: DE0_LT24_SOPC_JTAG_UART_scfifo_w" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288407 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_LT24_SOPC_JTAG_UART_sim_scfifo_r " "Found entity 3: DE0_LT24_SOPC_JTAG_UART_sim_scfifo_r" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288407 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_LT24_SOPC_JTAG_UART_scfifo_r " "Found entity 4: DE0_LT24_SOPC_JTAG_UART_scfifo_r" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288407 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_LT24_SOPC_JTAG_UART " "Found entity 5: DE0_LT24_SOPC_JTAG_UART" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138288407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138288407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_ic_data_module " "Found entity 1: DE0_LT24_SOPC_CPU_ic_data_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_CPU_ic_tag_module " "Found entity 2: DE0_LT24_SOPC_CPU_ic_tag_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_LT24_SOPC_CPU_bht_module " "Found entity 3: DE0_LT24_SOPC_CPU_bht_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_LT24_SOPC_CPU_register_bank_a_module " "Found entity 4: DE0_LT24_SOPC_CPU_register_bank_a_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_LT24_SOPC_CPU_register_bank_b_module " "Found entity 5: DE0_LT24_SOPC_CPU_register_bank_b_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE0_LT24_SOPC_CPU_dc_tag_module " "Found entity 6: DE0_LT24_SOPC_CPU_dc_tag_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE0_LT24_SOPC_CPU_dc_data_module " "Found entity 7: DE0_LT24_SOPC_CPU_dc_data_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE0_LT24_SOPC_CPU_dc_victim_module " "Found entity 8: DE0_LT24_SOPC_CPU_dc_victim_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE0_LT24_SOPC_CPU_nios2_oci_debug " "Found entity 9: DE0_LT24_SOPC_CPU_nios2_oci_debug" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE0_LT24_SOPC_CPU_ociram_sp_ram_module " "Found entity 10: DE0_LT24_SOPC_CPU_ociram_sp_ram_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE0_LT24_SOPC_CPU_nios2_ocimem " "Found entity 11: DE0_LT24_SOPC_CPU_nios2_ocimem" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE0_LT24_SOPC_CPU_nios2_avalon_reg " "Found entity 12: DE0_LT24_SOPC_CPU_nios2_avalon_reg" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE0_LT24_SOPC_CPU_nios2_oci_break " "Found entity 13: DE0_LT24_SOPC_CPU_nios2_oci_break" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE0_LT24_SOPC_CPU_nios2_oci_xbrk " "Found entity 14: DE0_LT24_SOPC_CPU_nios2_oci_xbrk" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE0_LT24_SOPC_CPU_nios2_oci_dbrk " "Found entity 15: DE0_LT24_SOPC_CPU_nios2_oci_dbrk" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE0_LT24_SOPC_CPU_nios2_oci_itrace " "Found entity 16: DE0_LT24_SOPC_CPU_nios2_oci_itrace" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE0_LT24_SOPC_CPU_nios2_oci_td_mode " "Found entity 17: DE0_LT24_SOPC_CPU_nios2_oci_td_mode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE0_LT24_SOPC_CPU_nios2_oci_dtrace " "Found entity 18: DE0_LT24_SOPC_CPU_nios2_oci_dtrace" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt " "Found entity 19: DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc " "Found entity 20: DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc " "Found entity 21: DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE0_LT24_SOPC_CPU_nios2_oci_fifo " "Found entity 22: DE0_LT24_SOPC_CPU_nios2_oci_fifo" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE0_LT24_SOPC_CPU_nios2_oci_pib " "Found entity 23: DE0_LT24_SOPC_CPU_nios2_oci_pib" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE0_LT24_SOPC_CPU_nios2_oci_im " "Found entity 24: DE0_LT24_SOPC_CPU_nios2_oci_im" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE0_LT24_SOPC_CPU_nios2_performance_monitors " "Found entity 25: DE0_LT24_SOPC_CPU_nios2_performance_monitors" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE0_LT24_SOPC_CPU_nios2_oci " "Found entity 26: DE0_LT24_SOPC_CPU_nios2_oci" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE0_LT24_SOPC_CPU " "Found entity 27: DE0_LT24_SOPC_CPU" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138289509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk " "Found entity 1: DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138289516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_jtag_debug_module_tck " "Found entity 1: DE0_LT24_SOPC_CPU_jtag_debug_module_tck" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_tck.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138289521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper " "Found entity 1: DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138289525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_mult_cell " "Found entity 1: DE0_LT24_SOPC_CPU_mult_cell" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138289532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_oci_test_bench " "Found entity 1: DE0_LT24_SOPC_CPU_oci_test_bench" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_oci_test_bench.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138289538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_test_bench " "Found entity 1: DE0_LT24_SOPC_CPU_test_bench" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_test_bench.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138289546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_alt_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_alt_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c " "Found entity 1: DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289553 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_ALT_PLL_stdsync_sv6 " "Found entity 2: DE0_LT24_SOPC_ALT_PLL_stdsync_sv6" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289553 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_LT24_SOPC_ALT_PLL_altpll_quu2 " "Found entity 3: DE0_LT24_SOPC_ALT_PLL_altpll_quu2" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289553 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_LT24_SOPC_ALT_PLL " "Found entity 4: DE0_LT24_SOPC_ALT_PLL" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138289553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano " "Found entity 1: DE0_Nano" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138289557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138289557 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_CPU.v(2120) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_CPU.v(2120): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1456138289590 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_CPU.v(2122) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_CPU.v(2122): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2122 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1456138289591 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_CPU.v(2278) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_CPU.v(2278): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2278 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1456138289591 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_CPU.v(3102) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_CPU.v(3102): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3102 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1456138289596 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_LT24_TOUCH_SPI.v(401) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_LT24_TOUCH_SPI.v(401): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1456138289608 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_SDRAM.v(316) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_SDRAM.v(316): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1456138289609 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_SDRAM.v(326) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_SDRAM.v(326): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1456138289609 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_SDRAM.v(336) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_SDRAM.v(336): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1456138289609 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_SDRAM.v(680) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_SDRAM.v(680): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1456138289612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano " "Elaborating entity \"DE0_Nano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1456138289825 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0 DE0_Nano.v(126) " "Output port \"GPIO_0\" at DE0_Nano.v(126) has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1456138289827 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO DE0_Nano.v(104) " "Output port \"EPCS_ASDO\" at DE0_Nano.v(104) has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1456138289827 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK DE0_Nano.v(106) " "Output port \"EPCS_DCLK\" at DE0_Nano.v(106) has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1456138289828 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO DE0_Nano.v(107) " "Output port \"EPCS_NCSO\" at DE0_Nano.v(107) has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1456138289828 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N DE0_Nano.v(110) " "Output port \"G_SENSOR_CS_N\" at DE0_Nano.v(110) has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1456138289828 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE0_Nano.v(112) " "Output port \"I2C_SCLK\" at DE0_Nano.v(112) has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1456138289828 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N DE0_Nano.v(116) " "Output port \"ADC_CS_N\" at DE0_Nano.v(116) has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1456138289828 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR DE0_Nano.v(117) " "Output port \"ADC_SADDR\" at DE0_Nano.v(117) has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1456138289828 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE0_Nano.v(118) " "Output port \"ADC_SCLK\" at DE0_Nano.v(118) has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1456138289828 "|DE0_Nano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC DE0_LT24_SOPC:DE0_LT24_SOPC_inst " "Elaborating entity \"DE0_LT24_SOPC\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\"" {  } { { "DE0_Nano.v" "DE0_LT24_SOPC_inst" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138289839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_ALT_PLL DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll " "Elaborating entity \"DE0_LT24_SOPC_ALT_PLL\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "alt_pll" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138289934 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c3 DE0_LT24_SOPC_ALT_PLL.v(252) " "Output port \"c3\" at DE0_LT24_SOPC_ALT_PLL.v(252) has no driver" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1456138289936 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c4 DE0_LT24_SOPC_ALT_PLL.v(253) " "Output port \"c4\" at DE0_LT24_SOPC_ALT_PLL.v(253) has no driver" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1456138289936 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_ALT_PLL_stdsync_sv6 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2 " "Elaborating entity \"DE0_LT24_SOPC_ALT_PLL_stdsync_sv6\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "stdsync2" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138289946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2\|DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2\|DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c:dffpipe3\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "dffpipe3" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138289954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_ALT_PLL_altpll_quu2 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_quu2:sd1 " "Elaborating entity \"DE0_LT24_SOPC_ALT_PLL_altpll_quu2\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_quu2:sd1\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "sd1" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138289963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu " "Elaborating entity \"DE0_LT24_SOPC_CPU\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "cpu" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138289978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_test_bench DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_test_bench:the_DE0_LT24_SOPC_CPU_test_bench " "Elaborating entity \"DE0_LT24_SOPC_CPU_test_bench\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_test_bench:the_DE0_LT24_SOPC_CPU_test_bench\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_test_bench" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 6120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138290526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_ic_data_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data " "Elaborating entity \"DE0_LT24_SOPC_CPU_ic_data_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_ic_data" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 7145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138290596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138290679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138290789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138290789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138290790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_ic_tag_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag " "Elaborating entity \"DE0_LT24_SOPC_CPU_ic_tag_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_ic_tag" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 7211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138290824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138290854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5eh1 " "Found entity 1: altsyncram_5eh1" {  } { { "db/altsyncram_5eh1.tdf" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/altsyncram_5eh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138290944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138290944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5eh1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5eh1:auto_generated " "Elaborating entity \"altsyncram_5eh1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5eh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138290945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_bht_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht " "Elaborating entity \"DE0_LT24_SOPC_CPU_bht_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_bht" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 7415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138291087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138291109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1h1 " "Found entity 1: altsyncram_s1h1" {  } { { "db/altsyncram_s1h1.tdf" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/altsyncram_s1h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138291207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138291207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s1h1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht\|altsyncram:the_altsyncram\|altsyncram_s1h1:auto_generated " "Elaborating entity \"altsyncram_s1h1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht\|altsyncram:the_altsyncram\|altsyncram_s1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138291209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_register_bank_a_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a " "Elaborating entity \"DE0_LT24_SOPC_CPU_register_bank_a_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_register_bank_a" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 7590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138291275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138291292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sfg1 " "Found entity 1: altsyncram_sfg1" {  } { { "db/altsyncram_sfg1.tdf" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/altsyncram_sfg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138291393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138291393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sfg1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_sfg1:auto_generated " "Elaborating entity \"altsyncram_sfg1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_sfg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138291394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_register_bank_b_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b " "Elaborating entity \"DE0_LT24_SOPC_CPU_register_bank_b_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_register_bank_b" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 7611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138291603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138291621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tfg1 " "Found entity 1: altsyncram_tfg1" {  } { { "db/altsyncram_tfg1.tdf" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/altsyncram_tfg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138291757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138291757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tfg1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tfg1:auto_generated " "Elaborating entity \"altsyncram_tfg1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tfg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138291758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_dc_tag_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag " "Elaborating entity \"DE0_LT24_SOPC_CPU_dc_tag_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_dc_tag" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 7930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138291975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138291989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qmg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qmg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qmg1 " "Found entity 1: altsyncram_qmg1" {  } { { "db/altsyncram_qmg1.tdf" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/altsyncram_qmg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138292092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138292092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qmg1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag\|altsyncram:the_altsyncram\|altsyncram_qmg1:auto_generated " "Elaborating entity \"altsyncram_qmg1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag\|altsyncram:the_altsyncram\|altsyncram_qmg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_dc_data_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data " "Elaborating entity \"DE0_LT24_SOPC_CPU_dc_data_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_dc_data" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 7987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpc1 " "Found entity 1: altsyncram_kpc1" {  } { { "db/altsyncram_kpc1.tdf" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/altsyncram_kpc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138292311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138292311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpc1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated " "Elaborating entity \"altsyncram_kpc1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_dc_victim_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim " "Elaborating entity \"DE0_LT24_SOPC_CPU_dc_victim_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_dc_victim" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 8117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138292446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138292446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_mult_cell DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell " "Elaborating entity \"DE0_LT24_SOPC_CPU_mult_cell\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_mult_cell" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 9876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" "the_altmult_add_part_1" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/altera_mult_add_q1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138292592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138292592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/altera_mult_add_q1u2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138292986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138293004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138293028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138293179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138293233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138293251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138293278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138293302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138293325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138293349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" "the_altmult_add_part_2" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138293371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/altera_mult_add_s1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138293452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138293452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138293455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/altera_mult_add_s1u2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138293490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 10165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_debug DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_debug\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_debug" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altera_std_synchronizer" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_ocimem DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_ocimem\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_ocimem" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_ociram_sp_ram_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram " "Elaborating entity \"DE0_LT24_SOPC_CPU_ociram_sp_ram_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_ociram_sp_ram" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6q81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6q81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6q81 " "Found entity 1: altsyncram_6q81" {  } { { "db/altsyncram_6q81.tdf" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/altsyncram_6q81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138294419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138294419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6q81 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6q81:auto_generated " "Elaborating entity \"altsyncram_6q81\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6q81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_avalon_reg DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_avalon_reg:the_DE0_LT24_SOPC_CPU_nios2_avalon_reg " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_avalon_reg\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_avalon_reg:the_DE0_LT24_SOPC_CPU_nios2_avalon_reg\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_avalon_reg" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_break DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_break:the_DE0_LT24_SOPC_CPU_nios2_oci_break " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_break\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_break:the_DE0_LT24_SOPC_CPU_nios2_oci_break\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_break" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_xbrk DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_xbrk:the_DE0_LT24_SOPC_CPU_nios2_oci_xbrk " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_xbrk\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_xbrk:the_DE0_LT24_SOPC_CPU_nios2_oci_xbrk\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_xbrk" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_dbrk DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_dbrk:the_DE0_LT24_SOPC_CPU_nios2_oci_dbrk " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_dbrk\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_dbrk:the_DE0_LT24_SOPC_CPU_nios2_oci_dbrk\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_dbrk" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_itrace DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_itrace:the_DE0_LT24_SOPC_CPU_nios2_oci_itrace " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_itrace\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_itrace:the_DE0_LT24_SOPC_CPU_nios2_oci_itrace\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_itrace" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_dtrace DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_dtrace:the_DE0_LT24_SOPC_CPU_nios2_oci_dtrace " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_dtrace\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_dtrace:the_DE0_LT24_SOPC_CPU_nios2_oci_dtrace\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_dtrace" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_td_mode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_dtrace:the_DE0_LT24_SOPC_CPU_nios2_oci_dtrace\|DE0_LT24_SOPC_CPU_nios2_oci_td_mode:DE0_LT24_SOPC_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_td_mode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_dtrace:the_DE0_LT24_SOPC_CPU_nios2_oci_dtrace\|DE0_LT24_SOPC_CPU_nios2_oci_td_mode:DE0_LT24_SOPC_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_nios2_oci_trc_ctrl_td_mode" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_fifo" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt:the_DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt:the_DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_oci_test_bench DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_oci_test_bench:the_DE0_LT24_SOPC_CPU_oci_test_bench " "Elaborating entity \"DE0_LT24_SOPC_CPU_oci_test_bench\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_oci_test_bench:the_DE0_LT24_SOPC_CPU_oci_test_bench\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_oci_test_bench" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294978 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "DE0_LT24_SOPC_CPU_oci_test_bench " "Entity \"DE0_LT24_SOPC_CPU_oci_test_bench\" contains only dangling pins" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_oci_test_bench" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2624 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1456138294980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_pib DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_pib:the_DE0_LT24_SOPC_CPU_nios2_oci_pib " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_pib\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_pib:the_DE0_LT24_SOPC_CPU_nios2_oci_pib\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_pib" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138294992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_im DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_im:the_DE0_LT24_SOPC_CPU_nios2_oci_im " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_im\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_im:the_DE0_LT24_SOPC_CPU_nios2_oci_im\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_im" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138295006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper " "Elaborating entity \"DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138295019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_jtag_debug_module_tck DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck " "Elaborating entity \"DE0_LT24_SOPC_CPU_jtag_debug_module_tck\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" "the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138295037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk:the_DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk " "Elaborating entity \"DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk:the_DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" "the_DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138295069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" "DE0_LT24_SOPC_CPU_jtag_debug_module_phy" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138295133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138295163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138295944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_JTAG_UART DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart " "Elaborating entity \"DE0_LT24_SOPC_JTAG_UART\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "jtag_uart" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_JTAG_UART_scfifo_w DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w " "Elaborating entity \"DE0_LT24_SOPC_JTAG_UART_scfifo_w\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "the_DE0_LT24_SOPC_JTAG_UART_scfifo_w" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "wfifo" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138296157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296159 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456138296159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138296227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138296227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138296253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138296253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138296277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138296277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138296349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138296349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138296452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138296452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138296526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138296526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138296612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138296612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_JTAG_UART_scfifo_r DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r " "Elaborating entity \"DE0_LT24_SOPC_JTAG_UART_scfifo_r\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "the_DE0_LT24_SOPC_JTAG_UART_scfifo_r" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138296819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296820 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456138296820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296857 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296914 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_KEY DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_KEY:key " "Elaborating entity \"DE0_LT24_SOPC_KEY\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_KEY:key\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "key" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Controller DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LED_Controller:led_ctrl " "Elaborating entity \"LED_Controller\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LED_Controller:led_ctrl\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "led_ctrl" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296947 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RDATA LED_Controller.v(14) " "Output port \"RDATA\" at LED_Controller.v(14) has no driver" {  } { { "ip/LED_Controller/LED_Controller.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/ip/LED_Controller/LED_Controller.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1456138296949 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LED_Controller:led_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24_Controller DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_Controller:lt24_ctrl " "Elaborating entity \"LT24_Controller\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_Controller:lt24_ctrl\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "lt24_ctrl" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_LT24_LCD_RSTN DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn " "Elaborating entity \"DE0_LT24_SOPC_LT24_LCD_RSTN\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "lt24_lcd_rstn" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_LT24_TOUCH_BUSY DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_TOUCH_BUSY:lt24_touch_busy " "Elaborating entity \"DE0_LT24_SOPC_LT24_TOUCH_BUSY\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_TOUCH_BUSY:lt24_touch_busy\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "lt24_touch_busy" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138296990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n " "Elaborating entity \"DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "lt24_touch_penirq_n" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138297013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_LT24_TOUCH_SPI DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi " "Elaborating entity \"DE0_LT24_SOPC_LT24_TOUCH_SPI\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "lt24_touch_spi" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138297030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_SDRAM DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram " "Elaborating entity \"DE0_LT24_SOPC_SDRAM\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "sdram" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138297073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_SDRAM_input_efifo_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module " "Elaborating entity \"DE0_LT24_SOPC_SDRAM_input_efifo_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "the_DE0_LT24_SOPC_SDRAM_input_efifo_module" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138297191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_TIMER DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_TIMER:timer " "Elaborating entity \"DE0_LT24_SOPC_TIMER\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_TIMER:timer\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "timer" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138297225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "mm_interconnect_0" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138297258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138298195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138298224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138298258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "lt24_ctrl_avalon_slave_0_translator" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138298289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "led_ctrl_avalon_slave_0_translator" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138298339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138298375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:alt_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:alt_pll_pll_slave_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "alt_pll_pll_slave_translator" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138298410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138298440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "key_s1_translator" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138298463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138298496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "lt24_touch_spi_spi_control_port_translator" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138298546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138298574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138298605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138298640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138298701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138298758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "led_ctrl_avalon_slave_0_agent_rdata_fifo" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138298880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138298965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router:router " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router:router\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "router" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 3734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_default_decode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router:router\|DE0_LT24_SOPC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_default_decode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router:router\|DE0_LT24_SOPC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_001 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_001\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_001:router_001\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "router_001" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 3750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_001:router_001\|DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_001:router_001\|DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_002 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_002\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_002:router_002\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "router_002" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 3766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_002:router_002\|DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_002:router_002\|DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_005 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_005\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_005:router_005\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "router_005" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 3814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_005_default_decode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_005:router_005\|DE0_LT24_SOPC_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_005_default_decode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_005:router_005\|DE0_LT24_SOPC_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_007 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_007\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_007:router_007\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "router_007" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 3846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_007:router_007\|DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_007:router_007\|DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 3992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 4092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_cmd_demux DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_cmd_demux\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cmd_demux" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 4175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 4198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_cmd_mux DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_cmd_mux\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cmd_mux" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 4215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 4272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_rsp_demux DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_rsp_demux\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "rsp_demux" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 4431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 4465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 4488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_004 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_004\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 4505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_rsp_mux DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_rsp_mux\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "rsp_mux" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 4713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 4736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 4802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138299990 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456138300004 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456138300006 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456138300006 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 4868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138300073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "crosser" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 4902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138300120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138300139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 5169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138300280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138300292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 5314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138300319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138300330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_irq_mapper DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"DE0_LT24_SOPC_irq_mapper\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_irq_mapper:irq_mapper\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "irq_mapper" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138300370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "irq_synchronizer" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138300381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138300414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138300422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138300422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138300422 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456138300422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138300425 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138300434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "rst_controller" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138300438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138300451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138300461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_001\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "rst_controller_001" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138300470 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE0_LT24_SOPC_CPU_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE0_LT24_SOPC_CPU_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_itrace" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3556 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1456138303440 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_itrace:the_DE0_LT24_SOPC_CPU_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1456138304469 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.02.22.11:51:53 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl " "2016.02.22.11:51:53 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456138313818 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456138317404 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456138317751 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456138319922 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456138319945 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456138319978 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456138320038 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456138320046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456138320047 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1456138320811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7325694e/alt_sld_fab.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/ip/sld7325694e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138320986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138320986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138321067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138321067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138321073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138321073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138321087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138321087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138321140 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138321140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138321140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138321173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138321173 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1456138326878 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1456138326878 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138331238 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138331238 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1456138331238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138331329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138331330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138331330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138331330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138331330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138331330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138331330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138331330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138331330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138331330 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456138331330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138331403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138331403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138331432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138331434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138331434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138331434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138331434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138331434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138331434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138331434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138331434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456138331434 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456138331434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456138331509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456138331509 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1456138333329 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1456138333329 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1456138333470 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1456138333470 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1456138333470 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1456138333471 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1456138333471 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1456138333505 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456138333830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456138333830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456138333830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456138333830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456138333830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456138333830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456138333830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456138333830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456138333830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456138333830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456138333830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456138333830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456138333830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456138333830 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1456138333830 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 440 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" 242 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" 131 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 354 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" 252 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 348 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 304 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 6015 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 5602 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 393 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 6047 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 9275 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 1010 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 5979 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 267 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1456138333947 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1456138333948 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] VCC " "Pin \"LED\[7\]\" is stuck at VCC" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[0\] GND " "Pin \"GPIO_0\[0\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[1\] GND " "Pin \"GPIO_0\[1\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[2\] GND " "Pin \"GPIO_0\[2\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[3\] GND " "Pin \"GPIO_0\[3\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[4\] GND " "Pin \"GPIO_0\[4\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[5\] GND " "Pin \"GPIO_0\[5\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[6\] GND " "Pin \"GPIO_0\[6\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[7\] GND " "Pin \"GPIO_0\[7\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[8\] GND " "Pin \"GPIO_0\[8\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[9\] GND " "Pin \"GPIO_0\[9\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[10\] GND " "Pin \"GPIO_0\[10\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[11\] GND " "Pin \"GPIO_0\[11\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[12\] GND " "Pin \"GPIO_0\[12\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[13\] GND " "Pin \"GPIO_0\[13\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[14\] GND " "Pin \"GPIO_0\[14\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[15\] GND " "Pin \"GPIO_0\[15\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[16\] GND " "Pin \"GPIO_0\[16\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[17\] GND " "Pin \"GPIO_0\[17\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[18\] GND " "Pin \"GPIO_0\[18\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[19\] GND " "Pin \"GPIO_0\[19\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[20\] GND " "Pin \"GPIO_0\[20\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[21\] GND " "Pin \"GPIO_0\[21\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[22\] GND " "Pin \"GPIO_0\[22\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[23\] GND " "Pin \"GPIO_0\[23\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[24\] GND " "Pin \"GPIO_0\[24\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[25\] GND " "Pin \"GPIO_0\[25\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[26\] GND " "Pin \"GPIO_0\[26\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[27\] GND " "Pin \"GPIO_0\[27\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[28\] GND " "Pin \"GPIO_0\[28\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[29\] GND " "Pin \"GPIO_0\[29\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[30\] GND " "Pin \"GPIO_0\[30\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[31\] GND " "Pin \"GPIO_0\[31\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[32\] GND " "Pin \"GPIO_0\[32\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[33\] GND " "Pin \"GPIO_0\[33\]\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|GPIO_0[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_RD_N VCC " "Pin \"LT24_RD_N\" is stuck at VCC" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|LT24_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_LCD_ON VCC " "Pin \"LT24_LCD_ON\" is stuck at VCC" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456138338099 "|DE0_Nano|LT24_LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1456138338099 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138338831 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "369 " "369 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1456138344954 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138345506 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1456138346155 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1456138346155 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138346469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.map.smsg " "Generated suppressed messages file C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1456138347834 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1456138351823 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138351823 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_quu2:sd1\|pll7 CLK\[3\] clk3_multiply_by clk3_divide_by " "PLL \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_quu2:sd1\|pll7\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 151 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 289 0 0 } } { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 147 0 0 } } { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 203 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1456138352415 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138353161 "|DE0_Nano|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138353161 "|DE0_Nano|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138353161 "|DE0_Nano|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138353161 "|DE0_Nano|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138353161 "|DE0_Nano|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138353161 "|DE0_Nano|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138353161 "|DE0_Nano|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138353161 "|DE0_Nano|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138353161 "|DE0_Nano|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138353161 "|DE0_Nano|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138353161 "|DE0_Nano|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "C:/UCL/M1_PELEC/DE0_LT24/DE0_Nano.v" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456138353161 "|DE0_Nano|GPIO_0_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1456138353161 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6203 " "Implemented 6203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1456138353165 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1456138353165 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "30 " "Implemented 30 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1456138353165 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5796 " "Implemented 5796 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1456138353165 ""} { "Info" "ICUT_CUT_TM_RAMS" "251 " "Implemented 251 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1456138353165 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1456138353165 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1456138353165 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1456138353165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "944 " "Peak virtual memory: 944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456138353453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 22 11:52:33 2016 " "Processing ended: Mon Feb 22 11:52:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456138353453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456138353453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:13 " "Total CPU time (on all processors): 00:02:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456138353453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456138353453 ""}
