I 000044 55 2344          1527147308632 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527147308633 2018.05.24 12:05:08)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 00040607005700160652105a050604070006540604)
	(_entity
		(_time 1527147287564)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 4 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . DPM 5 -1
	)
)
I 000044 55 2344          1527147549346 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527147549347 2018.05.24 12:09:09)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4e1b1f4d1b194e58481c5e144b484a494e481a484a)
	(_entity
		(_time 1527147287564)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 4 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . DPM 5 -1
	)
)
I 000044 55 2344          1527147561787 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527147561788 2018.05.24 12:09:21)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e4b4b5b6e0b3e4f2e2b6f4bee1e2e0e3e4e2b0e2e0)
	(_entity
		(_time 1527147287564)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 4 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . DPM 5 -1
	)
)
I 000044 55 2344          1527147564713 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527147564714 2018.05.24 12:09:24)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4e481b4d1b194e58481c5e144b484a494e481a484a)
	(_entity
		(_time 1527147287564)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 4 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . DPM 5 -1
	)
)
I 000044 55 2344          1527147566339 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527147566340 2018.05.24 12:09:26)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a7a0a3f1a0f0a7b1a1f5b7fda2a1a3a0a7a1f3a1a3)
	(_entity
		(_time 1527147287564)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 4 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . DPM 5 -1
	)
)
I 000056 55 4503          1527147915602 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527147915603 2018.05.24 12:15:15)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f8f8f8a9f0aff8edabf7eca2abfefcfff8feacfdae)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(0)))))
			(line__77(_architecture 1 0 77 (_process (_wait_for)(_target(1)(2)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463491 50529026 )
		(33686018 50529027 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 562 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 91 (dpm_tb))
	(_version v80)
	(_time 1527147915610 2018.05.24 12:15:15)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0809090e055e5f1f0c091a525c0e5d0e0b0e000d5e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2344          1527147925992 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527147925993 2018.05.24 12:15:25)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8f81df80d9d88f9989dd9fd58a898b888f89db898b)
	(_entity
		(_time 1527147287564)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 4 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . DPM 5 -1
	)
)
I 000056 55 4503          1527147926242 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527147926243 2018.05.24 12:15:26)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 8987d88680de899cda869dd3da8f8d8e898fdd8cdf)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(0)))))
			(line__77(_architecture 1 0 77 (_process (_wait_for)(_target(1)(2)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463491 50529026 )
		(33686018 50529027 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 562 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 91 (dpm_tb))
	(_version v80)
	(_time 1527147926246 2018.05.24 12:15:26)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 8986d88785dfde9e8d889bd3dd8fdc8f8a8f818cdf)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4503          1527148071785 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527148071786 2018.05.24 12:17:51)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 1441171210431401471b004e471210131412401142)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(0)))))
			(line__77(_architecture 1 0 77 (_process (_wait_for)(_target(1)(2)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463491 50529026 )
		(33686018 50529027 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 562 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 91 (dpm_tb))
	(_version v80)
	(_time 1527148071789 2018.05.24 12:17:51)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 14401713154243031015064e4012411217121c1142)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2344          1527148076096 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527148076097 2018.05.24 12:17:56)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ecbeefbebfbbecfaeabefcb6e9eae8ebeceab8eae8)
	(_entity
		(_time 1527147287564)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 4 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . DPM 5 -1
	)
)
I 000056 55 4503          1527148076345 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527148076346 2018.05.24 12:17:56)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e6b4eab4e0b1e6f3b5e9f2bcb5e0e2e1e6e0b2e3b0)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(0)))))
			(line__77(_architecture 1 0 77 (_process (_wait_for)(_target(1)(2)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463491 50529026 )
		(33686018 50529027 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 562 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 91 (dpm_tb))
	(_version v80)
	(_time 1527148076349 2018.05.24 12:17:56)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e6b5eab5e5b0b1f1e2e7f4bcb2e0b3e0e5e0eee3b0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4503          1527148172352 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527148172353 2018.05.24 12:19:32)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e6e4b4b4e0b1e6f3b5e8f2bcb5e0e2e1e6e0b2e3b0)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(0)))))
			(line__77(_architecture 1 0 77 (_process (_wait_for)(_target(1)(2)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463491 50529026 )
		(33686018 50529027 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 562 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 92 (dpm_tb))
	(_version v80)
	(_time 1527148172358 2018.05.24 12:19:32)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f6f5a4a6f5a0a1e1f2f7e4aca2f0a3f0f5f0fef3a0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2344          1527148178109 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527148178110 2018.05.24 12:19:38)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6c6c6e6d3f3b6c7a6a3e7c36696a686b6c6a386a68)
	(_entity
		(_time 1527147287564)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 4 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . DPM 5 -1
	)
)
I 000056 55 4503          1527148178347 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527148178348 2018.05.24 12:19:38)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 56565554500156430558420c055052515650025300)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(0)))))
			(line__77(_architecture 1 0 77 (_process (_wait_for)(_target(1)(2)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463491 50529026 )
		(33686018 50529027 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 562 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 92 (dpm_tb))
	(_version v80)
	(_time 1527148178351 2018.05.24 12:19:38)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 56575555550001415257440c0250035055505e5300)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2647          1527148447714 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527148447715 2018.05.24 12:24:07)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8688818980d18690808696dc838082818680d28082)
	(_entity
		(_time 1527147287564)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000044 55 2647          1527148452527 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527148452528 2018.05.24 12:24:12)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 525d50505005524454524208575456555254065456)
	(_entity
		(_time 1527147287564)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4503          1527148452777 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527148452778 2018.05.24 12:24:12)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 4c434f4f1f1b4c591f4258161f4a484b4c4a18491a)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(0)))))
			(line__77(_architecture 1 0 77 (_process (_wait_for)(_target(1)(2)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463491 50529026 )
		(33686018 50529027 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 562 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 95 (dpm_tb))
	(_version v80)
	(_time 1527148622887 2018.05.24 12:27:02)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d9dc8b8bd58f8eceddd8cb838ddf8cdfdadfd1dc8f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4512          1527148628234 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527148628235 2018.05.24 12:27:08)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b9bbb9ecb0eeb9aceaedade3eabfbdbeb9bfedbcef)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(0)))))
			(line__77(_architecture 1 0 77 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463491 50529026 )
		(33686018 50529027 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 562 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 95 (dpm_tb))
	(_version v80)
	(_time 1527148628238 2018.05.24 12:27:08)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b9bab9edb5efeeaebdb8abe3edbfecbfbabfb1bcef)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2647          1527148633500 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527148633501 2018.05.24 12:27:13)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4b484648191c4b5d4d4b5b114e4d4f4c4b4d1f4d4f)
	(_entity
		(_time 1527147287564)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4512          1527148633750 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527148633751 2018.05.24 12:27:13)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 45461046401245501611511f164341424543114013)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(0)))))
			(line__77(_architecture 1 0 77 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463491 50529026 )
		(33686018 50529027 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 562 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 95 (dpm_tb))
	(_version v80)
	(_time 1527148633754 2018.05.24 12:27:13)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 45471047451312524144571f1143104346434d4013)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4539          1527148820560 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527148820561 2018.05.24 12:30:20)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 01040106005601145106155b520705060107550457)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(0)))))
			(line__77(_architecture 1 0 77 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463491 50529026 )
		(33686018 50529027 )
		(50463234 50528771 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 562 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 99 (dpm_tb))
	(_version v80)
	(_time 1527148820564 2018.05.24 12:30:20)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 01050107055756160500135b550754070207090457)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2647          1527148831734 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527148831735 2018.05.24 12:30:31)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a5a6f7f3a0f2a5b3a3a5b5ffa0a3a1a2a5a3f1a3a1)
	(_entity
		(_time 1527147287564)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4539          1527148832000 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527148832001 2018.05.24 12:30:31)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code afafabf9f9f8afbaffa8bbf5fca9aba8afa9fbaaf9)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(0)))))
			(line__77(_architecture 1 0 77 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463491 50529026 )
		(33686018 50529027 )
		(50463234 50528771 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 562 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 99 (dpm_tb))
	(_version v80)
	(_time 1527148832004 2018.05.24 12:30:31)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code afaeabf8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2532          1527432328974 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527432328975 2018.05.27 19:15:28)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6f69696e39386f79693a7f356a696b686f693b696b)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000044 55 2532          1527432339365 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527432339366 2018.05.27 19:15:39)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 06025001005106100053165c030002010600520002)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000044 55 2532          1527432355124 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527432355125 2018.05.27 19:15:55)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9b9b9795c9cc9b8d9dce8bc19e9d9f9c9b9dcf9d9f)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4292          1527432355512 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527432355513 2018.05.27 19:15:55)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 121247141045120740110648411416151214461744)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 4))
			((aw)(_code 5))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 6))
				((aw)(_code 7))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000036 55 562 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 71 (dpm_tb))
	(_version v80)
	(_time 1527432355554 2018.05.27 19:15:55)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 41401443451716564540531b154714474247494417)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4588          1527432671862 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527432671863 2018.05.27 19:21:11)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code dadf8a898b8ddacf898fce8089dcdedddadc8edf8c)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 562 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 94 (dpm_tb))
	(_version v80)
	(_time 1527432671884 2018.05.27 19:21:11)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e9edb9bae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2532          1527432685531 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527432685532 2018.05.27 19:21:25)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 424345414015425444175218474446454244164446)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4588          1527432685842 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527432685843 2018.05.27 19:21:25)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 7a7b7a7a2b2d7a6f292f6e20297c7e7d7a7c2e7f2c)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 562 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 94 (dpm_tb))
	(_version v80)
	(_time 1527432685846 2018.05.27 19:21:25)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 7a7a7a7b2e2c2d6d7e7b68202e7c2f7c797c727f2c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2532          1527432723977 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527432723978 2018.05.27 19:22:03)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 67616a66603067716132773d626163606761336163)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4588          1527432724477 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527432724478 2018.05.27 19:22:04)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 5b5d0d59090c5b4e080e4f01085d5f5c5b5d0f5e0d)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 562 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 94 (dpm_tb))
	(_version v80)
	(_time 1527432724484 2018.05.27 19:22:04)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 6b6c3d6b3c3d3c7c6f6a79313f6d3e6d686d636e3d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4588          1527432937156 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527432937157 2018.05.27 19:25:37)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 2b297e2e797c2b3e7b2f3f71782d2f2c2b2d7f2e7d)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 102 (dpm_tb))
	(_version v80)
	(_time 1527432937170 2018.05.27 19:25:37)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 3a396f3f6e6c6d2d3e3b28606e3c6f3c393c323f6c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2532          1527432949595 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527432949596 2018.05.27 19:25:49)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c0c19594c097c0d6c695d09ac5c6c4c7c0c694c6c4)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4588          1527432949916 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527432949917 2018.05.27 19:25:49)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f9f8afa8f0aef9eca9fdeda3aafffdfef9ffadfcaf)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 102 (dpm_tb))
	(_version v80)
	(_time 1527432949924 2018.05.27 19:25:49)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 08085f0e055e5f1f0c091a525c0e5d0e0b0e000d5e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4636          1527433164595 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527433164596 2018.05.27 19:29:24)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 98cd9e9690cf988dc8cd8cc2cb9e9c9f989ecc9dce)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 110 (dpm_tb))
	(_version v80)
	(_time 1527433164606 2018.05.27 19:29:24)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 98cc9e9795cecf8f9c998ac2cc9ecd9e9b9e909dce)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2532          1527433175253 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527433175254 2018.05.27 19:29:35)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 386b6f3c306f382e3e6d28623d3e3c3f383e6c3e3c)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4636          1527433175576 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527433175577 2018.05.27 19:29:35)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 80d3d08f80d78095d0d594dad38684878086d485d6)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 110 (dpm_tb))
	(_version v80)
	(_time 1527433175586 2018.05.27 19:29:35)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 80d2d08e85d6d797848192dad486d58683868885d6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4684          1527433547130 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527433547131 2018.05.27 19:35:47)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code dbd4d788898cdbce8ad4cf8188dddfdcdbdd8fde8d)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 123 (dpm_tb))
	(_version v80)
	(_time 1527433547147 2018.05.27 19:35:47)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code ebe5e7b8bcbdbcfcefeaf9b1bfedbeede8ede3eebd)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2532          1527433557362 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527433557363 2018.05.27 19:35:57)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d683d285d081d6c0d083c68cd3d0d2d1d6d082d0d2)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4684          1527433557995 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527433557996 2018.05.27 19:35:57)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 47124044401047521648531d144143404741134211)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 123 (dpm_tb))
	(_version v80)
	(_time 1527433558008 2018.05.27 19:35:58)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 56025155550001415257440c0250035055505e5300)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2532          1527433594408 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527433594409 2018.05.27 19:36:34)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8d8e8882d9da8d9b8bd89dd7888b898a8d8bd98b89)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4684          1527433594874 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527433594875 2018.05.27 19:36:34)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 6162666060366174306e753b326765666167356437)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 123 (dpm_tb))
	(_version v80)
	(_time 1527433594889 2018.05.27 19:36:34)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 71737670752726667570632b257724777277797427)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4684          1527433702916 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527433702917 2018.05.27 19:38:22)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 61316c6060366174306e753b326765666167356437)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 123 (dpm_tb))
	(_version v80)
	(_time 1527433702945 2018.05.27 19:38:22)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 80d18d8e85d6d797848192dad486d58683868885d6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2532          1527433709497 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527433709498 2018.05.27 19:38:29)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 222525272075223424773278272426252224762426)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4684          1527433709967 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527433709968 2018.05.27 19:38:29)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f7f0f7a6f0a0f7e2a6f8e3ada4f1f3f0f7f1a3f2a1)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 123 (dpm_tb))
	(_version v80)
	(_time 1527433709994 2018.05.27 19:38:29)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 07010601055150100306155d5301520104010f0251)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4684          1527435113372 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527435113373 2018.05.27 20:01:53)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f6f7a7a7f0a1f6e3a7f9e2aca5f0f2f1f6f0a2f3a0)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 123 (dpm_tb))
	(_version v80)
	(_time 1527435113388 2018.05.27 20:01:53)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 15154712154342021114074f4113401316131d1043)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2532          1527435133610 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527435133611 2018.05.27 20:02:13)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 10454116104710061645004a151614171016441614)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4684          1527435133894 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527435133895 2018.05.27 20:02:13)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 297c7b2c207e293c78263d737a2f2d2e292f7d2c7f)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 123 (dpm_tb))
	(_version v80)
	(_time 1527435133902 2018.05.27 20:02:13)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 297d7b2d257f7e3e2d283b737d2f7c2f2a2f212c7f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4708          1527435229219 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527435229220 2018.05.27 20:03:49)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 898b8e8680de899cd8869dd3da8f8d8e898fdd8cdf)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
		(33686019 33686019 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 123 (dpm_tb))
	(_version v80)
	(_time 1527435229232 2018.05.27 20:03:49)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 999a9e9695cfce8e9d988bc3cd9fcc9f9a9f919ccf)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2532          1527435235061 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527435235062 2018.05.27 20:03:55)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5d5e085f090a5d4b5b084d07585b595a5d5b095b59)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4708          1527435235323 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527435235324 2018.05.27 20:03:55)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 57540155500057420658430d045153505751035201)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
		(33686019 33686019 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 123 (dpm_tb))
	(_version v80)
	(_time 1527435235332 2018.05.27 20:03:55)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 66643066653031716267743c3260336065606e6330)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4684          1527435501327 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527435501328 2018.05.27 20:08:21)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 76762376702176632776622c257072717670227320)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 122 (dpm_tb))
	(_version v80)
	(_time 1527435501335 2018.05.27 20:08:21)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 76772377752021617277642c2270237075707e7320)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2532          1527435504860 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527435504861 2018.05.27 20:08:24)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 42434e414015425444175218474446454244164446)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4684          1527435505117 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527435505118 2018.05.27 20:08:25)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 3c3d31386f6b3c296d3c28666f3a383b3c3a68396a)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 122 (dpm_tb))
	(_version v80)
	(_time 1527435505123 2018.05.27 20:08:25)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 4b4b46491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2532          1527435551939 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527435551940 2018.05.27 20:09:11)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 282d2c2d207f283e2e7d38722d2e2c2f282e7c2e2c)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000044 55 2532          1527435555248 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527435555249 2018.05.27 20:09:15)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 181d481e104f180e1e4d08421d1e1c1f181e4c1e1c)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 123 (dpm_tb))
	(_version v80)
	(_time 1527435773283 2018.05.27 20:12:53)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c8c6cc9dc59e9fdfccc9da929cce9dcecbcec0cd9e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4684          1527436462490 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527436462491 2018.05.27 20:24:22)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code fbfcfbaaa9acfbeeaaf4efa1a8fdfffcfbfdaffead)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 123 (dpm_tb))
	(_version v80)
	(_time 1527436462494 2018.05.27 20:24:22)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code fbfdfbabacadacecfffae9a1affdaefdf8fdf3fead)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2532          1527436479061 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527436479062 2018.05.27 20:24:39)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code adaeacfbf9faadbbabf8bdf7a8aba9aaadabf9aba9)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4684          1527436479330 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527436479331 2018.05.27 20:24:39)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c6c5c492c091c6d397c9d29c95c0c2c1c6c092c390)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 123 (dpm_tb))
	(_version v80)
	(_time 1527436479334 2018.05.27 20:24:39)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c6c4c493c59091d1c2c7d49c92c093c0c5c0cec390)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4684          1527436590162 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527436590163 2018.05.27 20:26:30)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b3b5b0e6b0e4b3a6e2e6a7e9e0b5b7b4b3b5e7b6e5)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 126 (dpm_tb))
	(_version v80)
	(_time 1527436590166 2018.05.27 20:26:30)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b3b4b0e7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2532          1527436595630 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527436595631 2018.05.27 20:26:35)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0f085f0859580f19095a1f550a090b080f095b090b)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4684          1527436595877 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527436595878 2018.05.27 20:26:35)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 090e580e005e091c585c1d535a0f0d0e090f5d0c5f)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 126 (dpm_tb))
	(_version v80)
	(_time 1527436595891 2018.05.27 20:26:35)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 191f481e154f4e0e1d180b434d1f4c1f1a1f111c4f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4684          1527436802813 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527436802814 2018.05.27 20:30:02)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 6361616260346376326d7739306567646365376635)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 124 (dpm_tb))
	(_version v80)
	(_time 1527436802817 2018.05.27 20:30:02)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 6360616365353474676271393765366560656b6635)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2532          1527436806559 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527436806560 2018.05.27 20:30:06)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f9faf9a8f0aef9effface9a3fcfffdfef9ffadfffd)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4684          1527436806822 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527436806823 2018.05.27 20:30:06)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0300010400540316520d1759500507040305570655)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 124 (dpm_tb))
	(_version v80)
	(_time 1527436806826 2018.05.27 20:30:06)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0301010505555414070211595705560500050b0655)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2532          1527437507543 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527437507544 2018.05.27 20:41:47)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 323431363065322434672268373436353234663436)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4684          1527437507797 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527437507798 2018.05.27 20:41:47)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 3b3d373f696c3b2e6a6e2f61683d3f3c3b3d6f3e6d)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 126 (dpm_tb))
	(_version v80)
	(_time 1527437507810 2018.05.27 20:41:47)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 4b4c47491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2532          1527437569802 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527437569803 2018.05.27 20:42:49)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6b3b3e6a393c6b7d6d3e7b316e6d6f6c6b6d3f6d6f)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000044 55 2532          1527437584847 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527437584848 2018.05.27 20:43:04)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 323733363065322434672268373436353234663436)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4684          1527437585147 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527437585148 2018.05.27 20:43:05)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 5b5e5959090c5b4e0a0e4f01085d5f5c5b5d0f5e0d)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 122 (dpm_tb))
	(_version v80)
	(_time 1527437709860 2018.05.27 20:45:09)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 8a8cda84dedcdd9d8e8b98d0de8cdf8c898c828fdc)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4684          1527437717713 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527437717714 2018.05.27 20:45:17)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 2d287a28797a2d387c2d39777e2b292a2d2b79287b)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 122 (dpm_tb))
	(_version v80)
	(_time 1527437717717 2018.05.27 20:45:17)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 2d297a297c7b7a3a292c3f77792b782b2e2b25287b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4732          1527437938773 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527437938774 2018.05.27 20:48:58)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b4bbe2e1b0e3b4a1e5e7a0eee7b2b0b3b4b2e0b1e2)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
		(50529027 50463491 )
		(50529027 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 128 (dpm_tb))
	(_version v80)
	(_time 1527437938787 2018.05.27 20:48:58)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c4ca9291c59293d3c0c5d69e90c291c2c7c2ccc192)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4732          1527437961409 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527437961410 2018.05.27 20:49:21)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 25752520207225307b22317f762321222523712073)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
		(50529027 50463491 )
		(50529027 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 131 (dpm_tb))
	(_version v80)
	(_time 1527437961413 2018.05.27 20:49:21)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 25742521257372322124377f7123702326232d2073)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4732          1527437963774 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527437963775 2018.05.27 20:49:23)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 5c0c0c5e0f0b5c49025b48060f5a585b5c5a08590a)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
		(50529027 50463491 )
		(50529027 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 131 (dpm_tb))
	(_version v80)
	(_time 1527437963788 2018.05.27 20:49:23)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 6c3d3c6c3a3a3b7b686d7e36386a396a6f6a64693a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2532          1527437995061 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527437995062 2018.05.27 20:49:55)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8d8c8e82d9da8d9b8bd89dd7888b898a8d8bd98b89)
	(_entity
		(_time 1527432311713)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 7 -1
	)
)
I 000056 55 4732          1527437995315 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527437995316 2018.05.27 20:49:55)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 97969b9990c09782c99183cdc49193909791c392c1)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~UNSIGNED{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~UNSIGNED{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~UNSIGNED{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~UNSIGNED{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~UNSIGNED{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33751554 50528770 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50463490 33686274 )
		(50529027 50529027 )
		(33751554 33751554 )
		(50529027 33751811 )
		(33686019 50463235 )
		(50529027 50463491 )
		(50529027 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 132 (dpm_tb))
	(_version v80)
	(_time 1527437995319 2018.05.27 20:49:55)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 97979b9895c1c080939685cdc391c29194919f92c1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2655          1527439892062 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527439892063 2018.05.27 21:21:32)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c5c5c891c092c5d3c2c2d59fc0c3c1c2c5c391c3c1)
	(_entity
		(_time 1527439878619)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(5)(7))(_dssslsensitivity 1))))
			(line__61(_architecture 3 0 61 (_process (_target(9))(_sensitivity(0)(3)(4)(6)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 8 -1
	)
)
I 000056 55 4434          1527439983529 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527439983530 2018.05.27 21:23:03)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 124740141045120741110648411416151214461744)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 562 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 87 (dpm_tb))
	(_version v80)
	(_time 1527439983567 2018.05.27 21:23:03)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 31656334356766263530236b653764373237393467)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2655          1527439985941 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527439985942 2018.05.27 21:23:05)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 782a7478702f786e7f7f68227d7e7c7f787e2c7e7c)
	(_entity
		(_time 1527439878619)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(5)(7))(_dssslsensitivity 1))))
			(line__61(_architecture 3 0 61 (_process (_target(9))(_sensitivity(0)(3)(4)(6)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 8 -1
	)
)
I 000056 55 4434          1527439986204 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527439986205 2018.05.27 21:23:06)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 81d38c8e80d68194d28295dbd28785868187d584d7)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 562 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 87 (dpm_tb))
	(_version v80)
	(_time 1527439986217 2018.05.27 21:23:06)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 91c29c9e95c7c686959083cbc597c49792979994c7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4659          1527440744810 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527440744811 2018.05.27 21:35:44)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d3d38480d084d3c682d3c78980d5d7d4d3d587d685)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50529027 50529027 )
		(50529027 33751811 )
		(50463491 33751811 )
		(33686274 33751555 )
		(50529027 50463491 )
		(33751554 33751555 )
		(50529027 33686275 )
		(33751811 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 122 (dpm_tb))
	(_version v80)
	(_time 1527440744814 2018.05.27 21:35:44)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d3d28481d58584c4d7d2c18987d586d5d0d5dbd685)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2655          1527440759775 DPM
(_unit VHDL (dpm 0 28 (dpm 0 42 ))
	(_version v80)
	(_time 1527440759776 2018.05.27 21:35:59)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3c6b3f386f6b3c2a3b3b2c66393a383b3c3a683a38)
	(_entity
		(_time 1527439878619)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 36 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal dupm 0 43 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal mem dupm 0 44 (_architecture (_uni ))))
		(_process
			(line__47(_architecture 0 0 47 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(5)(9)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(6)(9)))))
			(line__50(_architecture 2 0 50 (_process (_target(9))(_sensitivity(0)(1)(2)(5)(7))(_dssslsensitivity 1))))
			(line__61(_architecture 3 0 61 (_process (_target(9))(_sensitivity(0)(3)(4)(6)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . DPM 8 -1
	)
)
I 000056 55 4659          1527440760029 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527440760030 2018.05.27 21:36:00)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 36613a32306136236736226c653032313630623360)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50529027 50529027 )
		(50529027 33751811 )
		(50463491 33751811 )
		(33686274 33751555 )
		(50529027 50463491 )
		(33751554 33751555 )
		(50529027 33686275 )
		(33751811 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 122 (dpm_tb))
	(_version v80)
	(_time 1527440760033 2018.05.27 21:36:00)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 36603a33356061213237246c6230633035303e3360)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2951          1527442155167 DPM
(_unit VHDL (dpm 0 29 (dpm 0 43 ))
	(_version v80)
	(_time 1527442155168 2018.05.27 21:59:15)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fbabfeaaa9acfbedfcf8eba1fefdfffcfbfdaffdff)
	(_entity
		(_time 1527442129847)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal dupm 0 44 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_to (i 0)(c 7))))))
		(_shared (_internal mem dupm 0 45 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal t2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(9)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(10)))))
			(line__52(_architecture 2 0 52 (_process (_simple)(_target(9))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 3 0 64 (_process (_simple)(_target(10))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . DPM 9 -1
	)
)
I 000044 55 2951          1527442173871 DPM
(_unit VHDL (dpm 0 29 (dpm 0 43 ))
	(_version v80)
	(_time 1527442173872 2018.05.27 21:59:33)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0a0f5c0d5b5d0a1c0d091a500f0c0e0d0a0c5e0c0e)
	(_entity
		(_time 1527442173869)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal dupm 0 44 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_to (i 0)(c 7))))))
		(_shared (_internal mem dupm 0 45 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal t2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(9)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(10)))))
			(line__52(_architecture 2 0 52 (_process (_simple)(_target(9))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 3 0 64 (_process (_simple)(_target(10))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . DPM 9 -1
	)
)
I 000056 55 4659          1527442235742 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527442235743 2018.05.27 22:00:35)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code bdb9eae8e9eabda8ecbda9e7eebbb9babdbbe9b8eb)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50529027 50529027 )
		(50529027 33751811 )
		(50463491 33751811 )
		(33686274 33751555 )
		(50529027 50463491 )
		(33751554 33751555 )
		(50529027 33686275 )
		(33751811 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 122 (dpm_tb))
	(_version v80)
	(_time 1527442235749 2018.05.27 22:00:35)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code ccc99b999a9a9bdbc8cdde9698ca99cacfcac4c99a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2951          1527442246618 DPM
(_unit VHDL (dpm 0 29 (dpm 0 43 ))
	(_version v80)
	(_time 1527442246619 2018.05.27 22:00:46)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 383b3b3c306f382e3f3b28623d3e3c3f383e6c3e3c)
	(_entity
		(_time 1527442173868)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal dupm 0 44 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_to (i 0)(c 7))))))
		(_shared (_internal mem dupm 0 45 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal t2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(9)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(10)))))
			(line__52(_architecture 2 0 52 (_process (_simple)(_target(9))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 3 0 64 (_process (_simple)(_target(10))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . DPM 9 -1
	)
)
I 000056 55 4659          1527442246830 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527442246831 2018.05.27 22:00:46)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 12111e141045120743120648411416151214461744)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50529027 50529027 )
		(50529027 33751811 )
		(50463491 33751811 )
		(33686274 33751555 )
		(50529027 50463491 )
		(33751554 33751555 )
		(50529027 33686275 )
		(33751811 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 122 (dpm_tb))
	(_version v80)
	(_time 1527442246837 2018.05.27 22:00:46)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 12101e1515444505161300484614471411141a1744)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2951          1527442351354 DPM
(_unit VHDL (dpm 0 29 (dpm 0 43 ))
	(_version v80)
	(_time 1527442351355 2018.05.27 22:02:31)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 56065254500156405154460c535052515650025052)
	(_entity
		(_time 1527442173868)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal dupm 0 44 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_to (i 0)(c 7))))))
		(_shared (_internal mem dupm 0 45 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal t2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(9)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(10)))))
			(line__52(_architecture 2 0 52 (_process (_simple)(_target(9))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__65(_architecture 3 0 65 (_process (_simple)(_target(10))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . DPM 9 -1
	)
)
I 000044 55 2951          1527442369099 DPM
(_unit VHDL (dpm 0 29 (dpm 0 43 ))
	(_version v80)
	(_time 1527442369100 2018.05.27 22:02:49)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code aca9adfafffbacbaabaebcf6a9aaa8abacaaf8aaa8)
	(_entity
		(_time 1527442369094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal dupm 0 44 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_to (i 0)(c 7))))))
		(_shared (_internal mem dupm 0 45 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal t2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(9)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(10)))))
			(line__52(_architecture 2 0 52 (_process (_simple)(_target(9))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__65(_architecture 3 0 65 (_process (_simple)(_target(10))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . DPM 9 -1
	)
)
I 000044 55 2951          1527442373899 DPM
(_unit VHDL (dpm 0 29 (dpm 0 43 ))
	(_version v80)
	(_time 1527442373900 2018.05.27 22:02:53)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 696b6568603e697f6e6b79336c6f6d6e696f3d6f6d)
	(_entity
		(_time 1527442369093)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal dupm 0 44 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_to (i 0)(c 7))))))
		(_shared (_internal mem dupm 0 45 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal t2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(9)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(10)))))
			(line__52(_architecture 2 0 52 (_process (_simple)(_target(9))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__65(_architecture 3 0 65 (_process (_simple)(_target(10))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . DPM 9 -1
	)
)
I 000056 55 4659          1527442374166 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527442374167 2018.05.27 22:02:54)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 73717e737024736622736729207577747375277625)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50529027 50529027 )
		(50529027 33751811 )
		(50463491 33751811 )
		(33686274 33751555 )
		(50529027 50463491 )
		(33751554 33751555 )
		(50529027 33686275 )
		(33751811 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 122 (dpm_tb))
	(_version v80)
	(_time 1527442374176 2018.05.27 22:02:54)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 82818f8c85d4d595868390d8d684d78481848a87d4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2956          1527442468451 DPM
(_unit VHDL (dpm 0 29 (dpm 0 43 ))
	(_version v80)
	(_time 1527442468452 2018.05.27 22:04:28)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cb9fc69f999ccbddccc9db91cecdcfcccbcd9fcdcf)
	(_entity
		(_time 1527442369093)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal dupm 0 44 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_shared (_internal mem dupm 0 45 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal t2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(9)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(10)))))
			(line__52(_architecture 2 0 52 (_process (_simple)(_target(9))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__65(_architecture 3 0 65 (_process (_simple)(_target(10))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . DPM 9 -1
	)
)
I 000056 55 4659          1527442476764 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527442476765 2018.05.27 22:04:36)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 44161147401344511544501e174240434442104112)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50529027 50529027 )
		(50529027 33751811 )
		(50463491 33751811 )
		(33686274 33751555 )
		(50529027 50463491 )
		(33751554 33751555 )
		(50529027 33686275 )
		(33751811 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 122 (dpm_tb))
	(_version v80)
	(_time 1527442476771 2018.05.27 22:04:36)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 44171146451213534045561e1042114247424c4112)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2956          1527442482843 DPM
(_unit VHDL (dpm 0 29 (dpm 0 43 ))
	(_version v80)
	(_time 1527442482844 2018.05.27 22:04:42)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 025204050055021405001258070406050204560406)
	(_entity
		(_time 1527442369093)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal dupm 0 44 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_shared (_internal mem dupm 0 45 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal t2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(9)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(10)))))
			(line__52(_architecture 2 0 52 (_process (_simple)(_target(9))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__65(_architecture 3 0 65 (_process (_simple)(_target(10))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . DPM 9 -1
	)
)
I 000056 55 4659          1527442483097 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527442483098 2018.05.27 22:04:43)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code fcacfaadafabfce9adfce8a6affaf8fbfcfaa8f9aa)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50529027 50529027 )
		(50529027 33751811 )
		(50463491 33751811 )
		(33686274 33751555 )
		(50529027 50463491 )
		(33751554 33751555 )
		(50529027 33686275 )
		(33751811 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 122 (dpm_tb))
	(_version v80)
	(_time 1527442483104 2018.05.27 22:04:43)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code fcadfaacaaaaabebf8fdeea6a8faa9fafffaf4f9aa)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000056 55 4659          1527443135143 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527443135144 2018.05.27 22:15:35)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0b58090c595c0b1e5a5e1f51580d0f0c0b0d5f0e5d)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50529027 50529027 )
		(50529027 33751811 )
		(50463491 33751811 )
		(33686274 33751555 )
		(50529027 50463491 )
		(33751554 33751555 )
		(50529027 33686275 )
		(33751811 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 126 (dpm_tb))
	(_version v80)
	(_time 1527443135153 2018.05.27 22:15:35)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 1b49191c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
I 000044 55 2956          1527443139482 DPM
(_unit VHDL (dpm 0 29 (dpm 0 43 ))
	(_version v80)
	(_time 1527443139483 2018.05.27 22:15:39)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 035300040054031504011359060507040305570507)
	(_entity
		(_time 1527442369093)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal dupm 0 44 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_shared (_internal mem dupm 0 45 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal t2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(9)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(10)))))
			(line__52(_architecture 2 0 52 (_process (_simple)(_target(9))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__65(_architecture 3 0 65 (_process (_simple)(_target(10))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . DPM 9 -1
	)
)
I 000056 55 4659          1527443139745 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527443139746 2018.05.27 22:15:39)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code fdadfeaca9aafde8aca8e9a7aefbf9fafdfba9f8ab)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50529027 50529027 )
		(50529027 33751811 )
		(50463491 33751811 )
		(33686274 33751555 )
		(50529027 50463491 )
		(33751554 33751555 )
		(50529027 33686275 )
		(33751811 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 126 (dpm_tb))
	(_version v80)
	(_time 1527443139752 2018.05.27 22:15:39)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0c5d000a5a5a5b1b080d1e56580a590a0f0a04095a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
V 000044 55 2956          1527443179416 DPM
(_unit VHDL (dpm 0 29 (dpm 0 43 ))
	(_version v80)
	(_time 1527443179417 2018.05.27 22:16:19)
	(_source (\./src/DPM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f5faf3a4f0a2f5e3f2f7e5aff0f3f1f2f5f3a1f3f1)
	(_entity
		(_time 1527442369093)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 37 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal dupm 0 44 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_shared (_internal mem dupm 0 45 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal t1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal t2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(9)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(10)))))
			(line__52(_architecture 2 0 52 (_process (_simple)(_target(9))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__65(_architecture 3 0 65 (_process (_simple)(_target(10))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . DPM 9 -1
	)
)
V 000056 55 4659          1527443179671 TB_ARCHITECTURE
(_unit VHDL (dpm_tb 0 7 (tb_architecture 0 14 ))
	(_version v80)
	(_time 1527443179672 2018.05.27 22:16:19)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code fef1f9afaba9feebafabeaa4adf8faf9fef8aafba8)
	(_entity
		(_time 1527147907065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(DPM
			(_object
				(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 18 (_entity -1 ((i 8)))))
				(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 19 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~13 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~132 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~134 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component DPM )
		(_generic
			((dw)(_code 6))
			((aw)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((ad1)(ad1))
			((ad2)(ad2))
			((d1)(d1))
			((d2)(d2))
		)
		(_use (_entity . DPM)
			(_generic
				((dw)(_code 8))
				((aw)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((ad1)(ad1))
				((ad2)(ad2))
				((d1)(d1))
				((d2)(d2))
			)
		)
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.POSITIVE 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal aw ~extSTD.STANDARD.POSITIVE 0 11 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ad1 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 38 (_architecture (_uni ))))
		(_signal (_internal ad2 ~STD_LOGIC_VECTOR{aw-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal d1 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 40 (_architecture (_uni ))))
		(_signal (_internal d2 ~STD_LOGIC_VECTOR{dw-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
			(line__76(_architecture 1 0 76 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50529027 50529027 )
		(50529027 33751811 )
		(50463491 33751811 )
		(33686274 33751555 )
		(50529027 50463491 )
		(33751554 33751555 )
		(50529027 33686275 )
		(33751811 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
V 000036 55 563 0 testbench_for_dpm
(_configuration VHDL (testbench_for_dpm 0 126 (dpm_tb))
	(_version v80)
	(_time 1527443179680 2018.05.27 22:16:19)
	(_source (\./src/TestBench/dpm_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code fef0f9aeaea8a9e9faffeca4aaf8abf8fdf8f6fba8)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . DPM dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((ad1)(ad1))
					((ad2)(ad2))
					((d1)(d1))
					((d2)(d2))
				)
			)
		)
	)
)
