<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 10.0.1 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1358pt" height="996pt"
 viewBox="0.00 0.00 1358.00 996.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 992)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-992 1354,-992 1354,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1330,-8 1330,-8 1336,-8 1342,-14 1342,-20 1342,-20 1342,-968 1342,-968 1342,-974 1336,-980 1330,-980 1330,-980 20,-980 20,-980 14,-980 8,-974 8,-968 8,-968 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="675" y="-962.7" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="675" y="-946.95" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:8589934592&#10;memories=board.memory.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=board.redirect_paths&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1322,-16 1322,-16 1328,-16 1334,-22 1334,-28 1334,-28 1334,-920.5 1334,-920.5 1334,-926.5 1328,-932.5 1322,-932.5 1322,-932.5 28,-932.5 28,-932.5 22,-932.5 16,-926.5 16,-920.5 16,-920.5 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="675" y="-915.2" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="675" y="-899.45" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M36,-131.5C36,-131.5 530,-131.5 530,-131.5 536,-131.5 542,-137.5 542,-143.5 542,-143.5 542,-433 542,-433 542,-439 536,-445 530,-445 530,-445 36,-445 36,-445 30,-445 24,-439 24,-433 24,-433 24,-143.5 24,-143.5 24,-137.5 30,-131.5 36,-131.5"/>
<text text-anchor="middle" x="283" y="-427.7" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="283" y="-411.95" font-family="Arial" font-size="14.00" fill="#000000">: BaseCPUProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M44,-139.5C44,-139.5 522,-139.5 522,-139.5 528,-139.5 534,-145.5 534,-151.5 534,-151.5 534,-385.5 534,-385.5 534,-391.5 528,-397.5 522,-397.5 522,-397.5 44,-397.5 44,-397.5 38,-397.5 32,-391.5 32,-385.5 32,-385.5 32,-151.5 32,-151.5 32,-145.5 38,-139.5 44,-139.5"/>
<text text-anchor="middle" x="283" y="-380.2" font-family="Arial" font-size="14.00" fill="#000000">cores </text>
<text text-anchor="middle" x="283" y="-364.45" font-family="Arial" font-size="14.00" fill="#000000">: BaseCPUCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores_core</title>
<g id="a_clust8"><a xlink:title="LFSTSize=1024&#10;LQEntries=16&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=0&#10;SQEntries=16&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=board.processor.cores.core.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=&#45;1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=2&#10;decodeWidth=3&#10;decoder=board.processor.cores.core.decoder&#10;dispatchWidth=6&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=16&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=3&#10;fetchTrapLatency=1&#10;fetchWidth=3&#10;forwardComSize=5&#10;fuPool=board.processor.cores.core.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=board.processor.cores.core.interrupts&#10;isa=board.processor.cores.core.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores.core.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=32&#10;&#10;umPhysCCRegs=640&#10;&#10;umPhysFloatRegs=192&#10;&#10;umPhysIntRegs=128&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=48&#10;&#10;umROBEntries=40&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=1&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=3&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores.core.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=board.processor.cores.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M52,-147.5C52,-147.5 514,-147.5 514,-147.5 520,-147.5 526,-153.5 526,-159.5 526,-159.5 526,-338 526,-338 526,-344 520,-350 514,-350 514,-350 52,-350 52,-350 46,-350 40,-344 40,-338 40,-338 40,-159.5 40,-159.5 40,-153.5 46,-147.5 52,-147.5"/>
<text text-anchor="middle" x="283" y="-332.7" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="283" y="-316.95" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_3</text>
</a>
</g>
</g>
<g id="clust58" class="cluster">
<title>cluster_board_processor_cores_core_mmu</title>
<g id="a_clust58"><a xlink:title="dtb=board.processor.cores.core.mmu.dtb&#10;dtb_walker=board.processor.cores.core.mmu.dtb_walker&#10;eventq_index=0&#10;itb=board.processor.cores.core.mmu.itb&#10;itb_walker=board.processor.cores.core.mmu.itb_walker&#10;&#13;elease_se=board.processor.cores.core.isa.release_se&#10;stage2_dtb=board.processor.cores.core.mmu.stage2_dtb&#10;stage2_dtb_walker=board.processor.cores.core.mmu.stage2_dtb_walker&#10;stage2_itb=board.processor.cores.core.mmu.stage2_itb&#10;stage2_itb_walker=board.processor.cores.core.mmu.stage2_itb_walker&#10;sys=board">
<path fill="#bab6ae" stroke="#000000" d="M60,-155.5C60,-155.5 304,-155.5 304,-155.5 310,-155.5 316,-161.5 316,-167.5 316,-167.5 316,-290.5 316,-290.5 316,-296.5 310,-302.5 304,-302.5 304,-302.5 60,-302.5 60,-302.5 54,-302.5 48,-296.5 48,-290.5 48,-290.5 48,-167.5 48,-167.5 48,-161.5 54,-155.5 60,-155.5"/>
<text text-anchor="middle" x="182" y="-285.2" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="182" y="-269.45" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust64" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb_walker</title>
<g id="a_clust64"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.itb_walker.power_state&#10;sys=board">
<path fill="#9f9c95" stroke="#000000" d="M68,-163.5C68,-163.5 166,-163.5 166,-163.5 172,-163.5 178,-169.5 178,-175.5 178,-175.5 178,-243 178,-243 178,-249 172,-255 166,-255 166,-255 68,-255 68,-255 62,-255 56,-249 56,-243 56,-243 56,-175.5 56,-175.5 56,-169.5 62,-163.5 68,-163.5"/>
<text text-anchor="middle" x="117" y="-237.7" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="117" y="-221.95" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust66" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb_walker</title>
<g id="a_clust66"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.dtb_walker.power_state&#10;sys=board">
<path fill="#9f9c95" stroke="#000000" d="M198,-163.5C198,-163.5 296,-163.5 296,-163.5 302,-163.5 308,-169.5 308,-175.5 308,-175.5 308,-243 308,-243 308,-249 302,-255 296,-255 296,-255 198,-255 198,-255 192,-255 186,-249 186,-243 186,-243 186,-175.5 186,-175.5 186,-169.5 192,-163.5 198,-163.5"/>
<text text-anchor="middle" x="247" y="-237.7" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="247" y="-221.95" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust80" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust80"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M721,-738C721,-738 836,-738 836,-738 842,-738 848,-744 848,-750 848,-750 848,-873 848,-873 848,-879 842,-885 836,-885 836,-885 721,-885 721,-885 715,-885 709,-879 709,-873 709,-873 709,-750 709,-750 709,-744 715,-738 721,-738"/>
<text text-anchor="middle" x="778.5" y="-867.7" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="778.5" y="-851.95" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust81" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust81"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M752,-746C752,-746 804,-746 804,-746 810,-746 816,-752 816,-758 816,-758 816,-825.5 816,-825.5 816,-831.5 810,-837.5 804,-837.5 804,-837.5 752,-837.5 752,-837.5 746,-837.5 740,-831.5 740,-825.5 740,-825.5 740,-758 740,-758 740,-752 746,-746 752,-746"/>
<text text-anchor="middle" x="778" y="-820.2" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="778" y="-804.45" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust85" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust85"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M562,-24C562,-24 1314,-24 1314,-24 1320,-24 1326,-30 1326,-36 1326,-36 1326,-718 1326,-718 1326,-724 1320,-730 1314,-730 1314,-730 562,-730 562,-730 556,-730 550,-724 550,-718 550,-718 550,-36 550,-36 550,-30 556,-24 562,-24"/>
<text text-anchor="middle" x="938" y="-712.7" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="938" y="-696.95" font-family="Arial" font-size="14.00" fill="#000000">: CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust86" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust86"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M723,-453C723,-453 1033,-453 1033,-453 1039,-453 1045,-459 1045,-465 1045,-465 1045,-670.5 1045,-670.5 1045,-676.5 1039,-682.5 1033,-682.5 1033,-682.5 723,-682.5 723,-682.5 717,-682.5 711,-676.5 711,-670.5 711,-670.5 711,-465 711,-465 711,-459 717,-453 723,-453"/>
<text text-anchor="middle" x="878" y="-665.2" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="878" y="-649.45" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust89"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M827,-461C827,-461 940,-461 940,-461 946,-461 952,-467 952,-473 952,-473 952,-540.5 952,-540.5 952,-546.5 946,-552.5 940,-552.5 940,-552.5 827,-552.5 827,-552.5 821,-552.5 815,-546.5 815,-540.5 815,-540.5 815,-473 815,-473 815,-467 821,-461 827,-461"/>
<text text-anchor="middle" x="883.5" y="-535.2" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="883.5" y="-519.45" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust91" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches</title>
<g id="a_clust91"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=2&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M954,-32C954,-32 1114,-32 1114,-32 1120,-32 1126,-38 1126,-44 1126,-44 1126,-111.5 1126,-111.5 1126,-117.5 1120,-123.5 1114,-123.5 1114,-123.5 954,-123.5 954,-123.5 948,-123.5 942,-117.5 942,-111.5 942,-111.5 942,-44 942,-44 942,-38 948,-32 954,-32"/>
<text text-anchor="middle" x="1034" y="-106.2" font-family="Arial" font-size="14.00" fill="#000000">l1icaches </text>
<text text-anchor="middle" x="1034" y="-90.45" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_ICache</text>
</a>
</g>
</g>
<g id="clust97" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches</title>
<g id="a_clust97"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=6&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=2&#10;tags=board.cache_hierarchy.l1dcaches.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M1146,-32C1146,-32 1306,-32 1306,-32 1312,-32 1318,-38 1318,-44 1318,-44 1318,-111.5 1318,-111.5 1318,-117.5 1312,-123.5 1306,-123.5 1306,-123.5 1146,-123.5 1146,-123.5 1140,-123.5 1134,-117.5 1134,-111.5 1134,-111.5 1134,-44 1134,-44 1134,-38 1140,-32 1146,-32"/>
<text text-anchor="middle" x="1226" y="-106.2" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches </text>
<text text-anchor="middle" x="1226" y="-90.45" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_DCache</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_board_cache_hierarchy_l2buses</title>
<g id="a_clust103"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l2buses.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l2buses.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M916,-163.5C916,-163.5 1151,-163.5 1151,-163.5 1157,-163.5 1163,-169.5 1163,-175.5 1163,-175.5 1163,-243 1163,-243 1163,-249 1157,-255 1151,-255 1151,-255 916,-255 916,-255 910,-255 904,-249 904,-243 904,-243 904,-175.5 904,-175.5 904,-169.5 910,-163.5 916,-163.5"/>
<text text-anchor="middle" x="1033.5" y="-237.7" font-family="Arial" font-size="14.00" fill="#000000">l2buses </text>
<text text-anchor="middle" x="1033.5" y="-221.95" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_board_cache_hierarchy_l2caches</title>
<g id="a_clust106"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_excl&#10;compressor=Null&#10;data_latency=12&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=board.cache_hierarchy.l2caches.power_state&#10;prefetcher=board.cache_hierarchy.l2caches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l2caches.replacement_policy&#10;&#13;esponse_latency=12&#10;sequential_access=false&#10;size=2097152&#10;system=board&#10;tag_latency=12&#10;tags=board.cache_hierarchy.l2caches.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M1065,-461C1065,-461 1225,-461 1225,-461 1231,-461 1237,-467 1237,-473 1237,-473 1237,-540.5 1237,-540.5 1237,-546.5 1231,-552.5 1225,-552.5 1225,-552.5 1065,-552.5 1065,-552.5 1059,-552.5 1053,-546.5 1053,-540.5 1053,-540.5 1053,-473 1053,-473 1053,-467 1059,-461 1065,-461"/>
<text text-anchor="middle" x="1145" y="-535.2" font-family="Arial" font-size="14.00" fill="#000000">l2caches </text>
<text text-anchor="middle" x="1145" y="-519.45" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7aL2</text>
</a>
</g>
</g>
<g id="clust116" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches</title>
<g id="a_clust116"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M570,-32C570,-32 730,-32 730,-32 736,-32 742,-38 742,-44 742,-44 742,-111.5 742,-111.5 742,-117.5 736,-123.5 730,-123.5 730,-123.5 570,-123.5 570,-123.5 564,-123.5 558,-117.5 558,-111.5 558,-111.5 558,-44 558,-44 558,-38 564,-32 570,-32"/>
<text text-anchor="middle" x="650" y="-106.2" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches </text>
<text text-anchor="middle" x="650" y="-90.45" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust122" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches</title>
<g id="a_clust122"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M762,-32C762,-32 922,-32 922,-32 928,-32 934,-38 934,-44 934,-44 934,-111.5 934,-111.5 934,-117.5 928,-123.5 922,-123.5 922,-123.5 762,-123.5 762,-123.5 756,-123.5 750,-117.5 750,-111.5 750,-111.5 750,-44 750,-44 750,-38 756,-32 762,-32"/>
<text text-anchor="middle" x="842" y="-106.2" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches </text>
<text text-anchor="middle" x="842" y="-90.45" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M1016.12,-790C1016.12,-790 949.88,-790 949.88,-790 943.88,-790 937.88,-784 937.88,-778 937.88,-778 937.88,-766 937.88,-766 937.88,-760 943.88,-754 949.88,-754 949.88,-754 1016.12,-754 1016.12,-754 1022.12,-754 1028.12,-760 1028.12,-766 1028.12,-766 1028.12,-778 1028.12,-778 1028.12,-784 1022.12,-790 1016.12,-790"/>
<text text-anchor="middle" x="983" y="-766.58" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node7" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1024.75,-635C1024.75,-635 941.25,-635 941.25,-635 935.25,-635 929.25,-629 929.25,-623 929.25,-623 929.25,-611 929.25,-611 929.25,-605 935.25,-599 941.25,-599 941.25,-599 1024.75,-599 1024.75,-599 1030.75,-599 1036.75,-605 1036.75,-611 1036.75,-611 1036.75,-623 1036.75,-623 1036.75,-629 1030.75,-635 1024.75,-635"/>
<text text-anchor="middle" x="983" y="-611.58" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M983,-753.75C983,-727.81 983,-678.44 983,-646.93"/>
<polygon fill="black" stroke="black" points="986.5,-646.94 983,-636.94 979.5,-646.94 986.5,-646.94"/>
</g>
<!-- board_processor_cores_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M397.88,-207.5C397.88,-207.5 336.12,-207.5 336.12,-207.5 330.12,-207.5 324.12,-201.5 324.12,-195.5 324.12,-195.5 324.12,-183.5 324.12,-183.5 324.12,-177.5 330.12,-171.5 336.12,-171.5 336.12,-171.5 397.88,-171.5 397.88,-171.5 403.88,-171.5 409.88,-177.5 409.88,-183.5 409.88,-183.5 409.88,-195.5 409.88,-195.5 409.88,-201.5 403.88,-207.5 397.88,-207.5"/>
<text text-anchor="middle" x="367" y="-184.07" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches_cpu_side -->
<g id="node11" class="node">
<title>board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1008,-76C1008,-76 962,-76 962,-76 956,-76 950,-70 950,-64 950,-64 950,-52 950,-52 950,-46 956,-40 962,-40 962,-40 1008,-40 1008,-40 1014,-40 1020,-46 1020,-52 1020,-52 1020,-64 1020,-64 1020,-70 1014,-76 1008,-76"/>
<text text-anchor="middle" x="985" y="-52.58" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="none" stroke="black" d="M377.12,-171.25C386.17,-157.66 400.8,-139.7 419,-131.5 445.29,-119.65 912.4,-136.77 938,-123.5 953.29,-115.57 964.81,-100.14 972.62,-86.35"/>
<polygon fill="black" stroke="black" points="975.65,-88.11 977.17,-77.63 969.45,-84.87 975.65,-88.11"/>
</g>
<!-- board_processor_cores_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M506.12,-207.5C506.12,-207.5 439.88,-207.5 439.88,-207.5 433.88,-207.5 427.88,-201.5 427.88,-195.5 427.88,-195.5 427.88,-183.5 427.88,-183.5 427.88,-177.5 433.88,-171.5 439.88,-171.5 439.88,-171.5 506.12,-171.5 506.12,-171.5 512.12,-171.5 518.12,-177.5 518.12,-183.5 518.12,-183.5 518.12,-195.5 518.12,-195.5 518.12,-201.5 512.12,-207.5 506.12,-207.5"/>
<text text-anchor="middle" x="473" y="-184.07" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="node13" class="node">
<title>board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1200,-76C1200,-76 1154,-76 1154,-76 1148,-76 1142,-70 1142,-64 1142,-64 1142,-52 1142,-52 1142,-46 1148,-40 1154,-40 1154,-40 1200,-40 1200,-40 1206,-40 1212,-46 1212,-52 1212,-52 1212,-64 1212,-64 1212,-70 1206,-76 1200,-76"/>
<text text-anchor="middle" x="1177" y="-52.58" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="none" stroke="black" d="M518.34,-180.96C596.16,-168.35 760.26,-143.23 900,-131.5 925.48,-129.36 1107.41,-135.49 1130,-123.5 1145.12,-115.48 1156.59,-100.18 1164.41,-86.5"/>
<polygon fill="black" stroke="black" points="1167.41,-88.31 1168.98,-77.83 1161.22,-85.05 1167.41,-88.31"/>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores_core_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M158,-207.5C158,-207.5 128,-207.5 128,-207.5 122,-207.5 116,-201.5 116,-195.5 116,-195.5 116,-183.5 116,-183.5 116,-177.5 122,-171.5 128,-171.5 128,-171.5 158,-171.5 158,-171.5 164,-171.5 170,-177.5 170,-183.5 170,-183.5 170,-195.5 170,-195.5 170,-201.5 164,-207.5 158,-207.5"/>
<text text-anchor="middle" x="143" y="-184.07" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="node19" class="node">
<title>board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M624,-76C624,-76 578,-76 578,-76 572,-76 566,-70 566,-64 566,-64 566,-52 566,-52 566,-46 572,-40 578,-40 578,-40 624,-40 624,-40 630,-40 636,-46 636,-52 636,-52 636,-64 636,-64 636,-70 630,-76 624,-76"/>
<text text-anchor="middle" x="601" y="-52.58" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M150.26,-171.21C156.66,-158.17 167.27,-140.96 182,-131.5 243.19,-92.19 458.39,-70.44 554.29,-62.51"/>
<polygon fill="black" stroke="black" points="554.45,-66.01 564.14,-61.71 553.89,-59.03 554.45,-66.01"/>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores_core_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M288,-207.5C288,-207.5 258,-207.5 258,-207.5 252,-207.5 246,-201.5 246,-195.5 246,-195.5 246,-183.5 246,-183.5 246,-177.5 252,-171.5 258,-171.5 258,-171.5 288,-171.5 288,-171.5 294,-171.5 300,-177.5 300,-183.5 300,-183.5 300,-195.5 300,-195.5 300,-201.5 294,-207.5 288,-207.5"/>
<text text-anchor="middle" x="273" y="-184.07" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="node21" class="node">
<title>board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M816,-76C816,-76 770,-76 770,-76 764,-76 758,-70 758,-64 758,-64 758,-52 758,-52 758,-46 764,-40 770,-40 770,-40 816,-40 816,-40 822,-40 828,-46 828,-52 828,-52 828,-64 828,-64 828,-70 822,-76 816,-76"/>
<text text-anchor="middle" x="793" y="-52.58" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M277.29,-171.24C281.61,-157.85 289.75,-140.15 304,-131.5 325,-118.76 724.21,-134.83 746,-123.5 761.28,-115.55 772.8,-100.11 780.62,-86.33"/>
<polygon fill="black" stroke="black" points="783.64,-88.1 785.17,-77.61 777.44,-84.86 783.64,-88.1"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node6" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M793,-790C793,-790 763,-790 763,-790 757,-790 751,-784 751,-778 751,-778 751,-766 751,-766 751,-760 757,-754 763,-754 763,-754 793,-754 793,-754 799,-754 805,-760 805,-766 805,-766 805,-778 805,-778 805,-784 799,-790 793,-790"/>
<text text-anchor="middle" x="778" y="-766.58" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node8" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M824.62,-635C824.62,-635 731.38,-635 731.38,-635 725.38,-635 719.38,-629 719.38,-623 719.38,-623 719.38,-611 719.38,-611 719.38,-605 725.38,-599 731.38,-599 731.38,-599 824.62,-599 824.62,-599 830.62,-599 836.62,-605 836.62,-611 836.62,-611 836.62,-623 836.62,-623 836.62,-629 830.62,-635 824.62,-635"/>
<text text-anchor="middle" x="778" y="-611.58" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge6" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M778,-742.27C778,-710.84 778,-661.47 778,-635.43"/>
<polygon fill="black" stroke="black" points="774.5,-742.23 778,-752.23 781.5,-742.23 774.5,-742.23"/>
</g>
<!-- board_cache_hierarchy_l2caches_mem_side -->
<g id="node18" class="node">
<title>board_cache_hierarchy_l2caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1216.88,-505C1216.88,-505 1161.12,-505 1161.12,-505 1155.12,-505 1149.12,-499 1149.12,-493 1149.12,-493 1149.12,-481 1149.12,-481 1149.12,-475 1155.12,-469 1161.12,-469 1161.12,-469 1216.88,-469 1216.88,-469 1222.88,-469 1228.88,-475 1228.88,-481 1228.88,-481 1228.88,-493 1228.88,-493 1228.88,-499 1222.88,-505 1216.88,-505"/>
<text text-anchor="middle" x="1189" y="-481.57" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2caches_mem_side -->
<g id="edge7" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2caches_mem_side</title>
<path fill="none" stroke="black" d="M1048.02,-598.44C1077.99,-588.25 1112.85,-573.26 1140,-552.5 1156.76,-539.69 1170.7,-519.75 1179.37,-505.43"/>
<polygon fill="black" stroke="black" points="1047.07,-595.07 1038.66,-601.51 1049.25,-601.72 1047.07,-595.07"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node9" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M899.25,-635C899.25,-635 866.75,-635 866.75,-635 860.75,-635 854.75,-629 854.75,-623 854.75,-623 854.75,-611 854.75,-611 854.75,-605 860.75,-599 866.75,-599 866.75,-599 899.25,-599 899.25,-599 905.25,-599 911.25,-605 911.25,-611 911.25,-611 911.25,-623 911.25,-623 911.25,-629 905.25,-635 899.25,-635"/>
<text text-anchor="middle" x="883" y="-611.58" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node10" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M898,-505C898,-505 868,-505 868,-505 862,-505 856,-499 856,-493 856,-493 856,-481 856,-481 856,-475 862,-469 868,-469 868,-469 898,-469 898,-469 904,-469 910,-475 910,-481 910,-481 910,-493 910,-493 910,-499 904,-505 898,-505"/>
<text text-anchor="middle" x="883" y="-481.57" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge8" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M883,-598.74C883,-577.74 883,-542 883,-516.81"/>
<polygon fill="black" stroke="black" points="886.5,-516.91 883,-506.91 879.5,-516.91 886.5,-516.91"/>
</g>
<!-- board_cache_hierarchy_l1icaches_mem_side -->
<g id="node12" class="node">
<title>board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1105.88,-76C1105.88,-76 1050.12,-76 1050.12,-76 1044.12,-76 1038.12,-70 1038.12,-64 1038.12,-64 1038.12,-52 1038.12,-52 1038.12,-46 1044.12,-40 1050.12,-40 1050.12,-40 1105.88,-40 1105.88,-40 1111.88,-40 1117.88,-46 1117.88,-52 1117.88,-52 1117.88,-64 1117.88,-64 1117.88,-70 1111.88,-76 1105.88,-76"/>
<text text-anchor="middle" x="1078" y="-52.58" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_mem_side -->
<g id="node14" class="node">
<title>board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1297.88,-76C1297.88,-76 1242.12,-76 1242.12,-76 1236.12,-76 1230.12,-70 1230.12,-64 1230.12,-64 1230.12,-52 1230.12,-52 1230.12,-46 1236.12,-40 1242.12,-40 1242.12,-40 1297.88,-40 1297.88,-40 1303.88,-40 1309.88,-46 1309.88,-52 1309.88,-52 1309.88,-64 1309.88,-64 1309.88,-70 1303.88,-76 1297.88,-76"/>
<text text-anchor="middle" x="1270" y="-52.58" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports -->
<g id="node15" class="node">
<title>board_cache_hierarchy_l2buses_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1007.75,-207.5C1007.75,-207.5 924.25,-207.5 924.25,-207.5 918.25,-207.5 912.25,-201.5 912.25,-195.5 912.25,-195.5 912.25,-183.5 912.25,-183.5 912.25,-177.5 918.25,-171.5 924.25,-171.5 924.25,-171.5 1007.75,-171.5 1007.75,-171.5 1013.75,-171.5 1019.75,-177.5 1019.75,-183.5 1019.75,-183.5 1019.75,-195.5 1019.75,-195.5 1019.75,-201.5 1013.75,-207.5 1007.75,-207.5"/>
<text text-anchor="middle" x="966" y="-184.07" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side -->
<g id="edge9" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="none" stroke="black" d="M992.04,-163.07C1003.69,-151.33 1017.38,-137.03 1029,-123.5 1042.2,-108.14 1056.05,-89.65 1065.65,-76.41"/>
<polygon fill="black" stroke="black" points="989.65,-160.5 985.05,-170.04 994.6,-165.45 989.65,-160.5"/>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side -->
<g id="edge10" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="none" stroke="black" d="M986.43,-162.74C997.37,-150.96 1011.91,-138.16 1028,-131.5 1067.66,-115.08 1182.95,-143.37 1221,-123.5 1240.32,-113.41 1254.21,-91.89 1262.16,-76.49"/>
<polygon fill="black" stroke="black" points="984.1,-160.09 980.12,-169.91 989.35,-164.72 984.1,-160.09"/>
</g>
<!-- board_cache_hierarchy_iptw_caches_mem_side -->
<g id="node20" class="node">
<title>board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M721.88,-76C721.88,-76 666.12,-76 666.12,-76 660.12,-76 654.12,-70 654.12,-64 654.12,-64 654.12,-52 654.12,-52 654.12,-46 660.12,-40 666.12,-40 666.12,-40 721.88,-40 721.88,-40 727.88,-40 733.88,-46 733.88,-52 733.88,-52 733.88,-64 733.88,-64 733.88,-70 727.88,-76 721.88,-76"/>
<text text-anchor="middle" x="694" y="-52.58" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side -->
<g id="edge11" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M900.84,-179.82C854.57,-171.25 792.63,-154.71 746,-123.5 727.83,-111.34 712.9,-90.88 703.78,-76.27"/>
<polygon fill="black" stroke="black" points="900,-183.23 910.46,-181.52 901.22,-176.33 900,-183.23"/>
</g>
<!-- board_cache_hierarchy_dptw_caches_mem_side -->
<g id="node22" class="node">
<title>board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M913.88,-76C913.88,-76 858.12,-76 858.12,-76 852.12,-76 846.12,-70 846.12,-64 846.12,-64 846.12,-52 846.12,-52 846.12,-46 852.12,-40 858.12,-40 858.12,-40 913.88,-40 913.88,-40 919.88,-40 925.88,-46 925.88,-52 925.88,-52 925.88,-64 925.88,-64 925.88,-70 919.88,-76 913.88,-76"/>
<text text-anchor="middle" x="886" y="-52.58" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side -->
<g id="edge12" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M949.33,-161.52C933.47,-135.85 910.09,-97.99 896.62,-76.19"/>
<polygon fill="black" stroke="black" points="946.18,-163.08 954.42,-169.75 952.14,-159.4 946.18,-163.08"/>
</g>
<!-- board_cache_hierarchy_l2buses_mem_side_ports -->
<g id="node16" class="node">
<title>board_cache_hierarchy_l2buses_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1142.62,-207.5C1142.62,-207.5 1049.38,-207.5 1049.38,-207.5 1043.38,-207.5 1037.38,-201.5 1037.38,-195.5 1037.38,-195.5 1037.38,-183.5 1037.38,-183.5 1037.38,-177.5 1043.38,-171.5 1049.38,-171.5 1049.38,-171.5 1142.62,-171.5 1142.62,-171.5 1148.62,-171.5 1154.62,-177.5 1154.62,-183.5 1154.62,-183.5 1154.62,-195.5 1154.62,-195.5 1154.62,-201.5 1148.62,-207.5 1142.62,-207.5"/>
<text text-anchor="middle" x="1096" y="-184.07" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2caches_cpu_side -->
<g id="node17" class="node">
<title>board_cache_hierarchy_l2caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1119,-505C1119,-505 1073,-505 1073,-505 1067,-505 1061,-499 1061,-493 1061,-493 1061,-481 1061,-481 1061,-475 1067,-469 1073,-469 1073,-469 1119,-469 1119,-469 1125,-469 1131,-475 1131,-481 1131,-481 1131,-493 1131,-493 1131,-499 1125,-505 1119,-505"/>
<text text-anchor="middle" x="1096" y="-481.57" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l2caches_cpu_side&#45;&gt;board_cache_hierarchy_l2buses_mem_side_ports -->
<g id="edge13" class="edge">
<title>board_cache_hierarchy_l2caches_cpu_side&#45;&gt;board_cache_hierarchy_l2buses_mem_side_ports</title>
<path fill="none" stroke="black" d="M1096,-457.49C1096,-396.85 1096,-256.63 1096,-207.71"/>
<polygon fill="black" stroke="black" points="1092.5,-457.32 1096,-467.32 1099.5,-457.32 1092.5,-457.32"/>
</g>
</g>
</svg>
