
RS485_Linear_closed_loop_system_USART1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b3fc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000554  0800b5a0  0800b5a0  0001b5a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800baf4  0800baf4  000202d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800baf4  0800baf4  0001baf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bafc  0800bafc  000202d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bafc  0800bafc  0001bafc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bb00  0800bb00  0001bb00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d0  20000000  0800bb04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004304  200002d0  0800bdd4  000202d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200045d4  0800bdd4  000245d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015625  00000000  00000000  00020300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000333e  00000000  00000000  00035925  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012e0  00000000  00000000  00038c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001198  00000000  00000000  00039f48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019457  00000000  00000000  0003b0e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000153e5  00000000  00000000  00054537  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009863b  00000000  00000000  0006991c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00101f57  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063dc  00000000  00000000  00101fa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002d0 	.word	0x200002d0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b584 	.word	0x0800b584

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002d4 	.word	0x200002d4
 80001dc:	0800b584 	.word	0x0800b584

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9aa 	b.w	8001004 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468e      	mov	lr, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d14d      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	4694      	mov	ip, r2
 8000d46:	d969      	bls.n	8000e1c <__udivmoddi4+0xe8>
 8000d48:	fab2 f282 	clz	r2, r2
 8000d4c:	b152      	cbz	r2, 8000d64 <__udivmoddi4+0x30>
 8000d4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d52:	f1c2 0120 	rsb	r1, r2, #32
 8000d56:	fa20 f101 	lsr.w	r1, r0, r1
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d62:	4094      	lsls	r4, r2
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	0c21      	lsrs	r1, r4, #16
 8000d6a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d6e:	fa1f f78c 	uxth.w	r7, ip
 8000d72:	fb08 e316 	mls	r3, r8, r6, lr
 8000d76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d7a:	fb06 f107 	mul.w	r1, r6, r7
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d8a:	f080 811f 	bcs.w	8000fcc <__udivmoddi4+0x298>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 811c 	bls.w	8000fcc <__udivmoddi4+0x298>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 f707 	mul.w	r7, r0, r7
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x92>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db8:	f080 810a 	bcs.w	8000fd0 <__udivmoddi4+0x29c>
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	f240 8107 	bls.w	8000fd0 <__udivmoddi4+0x29c>
 8000dc2:	4464      	add	r4, ip
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dca:	1be4      	subs	r4, r4, r7
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa4>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xc2>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80ef 	beq.w	8000fc6 <__udivmoddi4+0x292>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x160>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd4>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80f9 	bhi.w	8000ffa <__udivmoddi4+0x2c6>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	469e      	mov	lr, r3
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa4>
 8000e16:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xec>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 8092 	bne.w	8000f4e <__udivmoddi4+0x21a>
 8000e2a:	eba1 010c 	sub.w	r1, r1, ip
 8000e2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	2601      	movs	r6, #1
 8000e38:	0c20      	lsrs	r0, r4, #16
 8000e3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e3e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e46:	fb0e f003 	mul.w	r0, lr, r3
 8000e4a:	4288      	cmp	r0, r1
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x12c>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x12a>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f200 80cb 	bhi.w	8000ff4 <__udivmoddi4+0x2c0>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1110 	mls	r1, r7, r0, r1
 8000e6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e70:	fb0e fe00 	mul.w	lr, lr, r0
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x156>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e80:	d202      	bcs.n	8000e88 <__udivmoddi4+0x154>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	f200 80bb 	bhi.w	8000ffe <__udivmoddi4+0x2ca>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e92:	e79c      	b.n	8000dce <__udivmoddi4+0x9a>
 8000e94:	f1c6 0720 	rsb	r7, r6, #32
 8000e98:	40b3      	lsls	r3, r6
 8000e9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ea2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	431c      	orrs	r4, r3
 8000eac:	40f9      	lsrs	r1, r7
 8000eae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb2:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eba:	0c20      	lsrs	r0, r4, #16
 8000ebc:	fa1f fe8c 	uxth.w	lr, ip
 8000ec0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ec4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed2:	d90b      	bls.n	8000eec <__udivmoddi4+0x1b8>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000edc:	f080 8088 	bcs.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee0:	4288      	cmp	r0, r1
 8000ee2:	f240 8085 	bls.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	1a09      	subs	r1, r1, r0
 8000eee:	b2a4      	uxth	r4, r4
 8000ef0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ef4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ef8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000efc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f00:	458e      	cmp	lr, r1
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1e2>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f0c:	d26c      	bcs.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f0e:	458e      	cmp	lr, r1
 8000f10:	d96a      	bls.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f1e:	eba1 010e 	sub.w	r1, r1, lr
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	46c8      	mov	r8, r9
 8000f26:	46a6      	mov	lr, r4
 8000f28:	d356      	bcc.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f2a:	d053      	beq.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x212>
 8000f2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f32:	eb61 010e 	sbc.w	r1, r1, lr
 8000f36:	fa01 f707 	lsl.w	r7, r1, r7
 8000f3a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f3e:	40f1      	lsrs	r1, r6
 8000f40:	431f      	orrs	r7, r3
 8000f42:	e9c5 7100 	strd	r7, r1, [r5]
 8000f46:	2600      	movs	r6, #0
 8000f48:	4631      	mov	r1, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	f1c2 0320 	rsb	r3, r2, #32
 8000f52:	40d8      	lsrs	r0, r3
 8000f54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	4301      	orrs	r1, r0
 8000f60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f6c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f76:	fb00 f60e 	mul.w	r6, r0, lr
 8000f7a:	429e      	cmp	r6, r3
 8000f7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x260>
 8000f82:	eb1c 0303 	adds.w	r3, ip, r3
 8000f86:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f8a:	d22f      	bcs.n	8000fec <__udivmoddi4+0x2b8>
 8000f8c:	429e      	cmp	r6, r3
 8000f8e:	d92d      	bls.n	8000fec <__udivmoddi4+0x2b8>
 8000f90:	3802      	subs	r0, #2
 8000f92:	4463      	add	r3, ip
 8000f94:	1b9b      	subs	r3, r3, r6
 8000f96:	b289      	uxth	r1, r1
 8000f98:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f9c:	fb07 3316 	mls	r3, r7, r6, r3
 8000fa0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x28a>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fb4:	d216      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d914      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fba:	3e02      	subs	r6, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	1ac9      	subs	r1, r1, r3
 8000fc0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fc4:	e738      	b.n	8000e38 <__udivmoddi4+0x104>
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e705      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e3      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6f8      	b.n	8000dc6 <__udivmoddi4+0x92>
 8000fd4:	454b      	cmp	r3, r9
 8000fd6:	d2a9      	bcs.n	8000f2c <__udivmoddi4+0x1f8>
 8000fd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fdc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7a3      	b.n	8000f2c <__udivmoddi4+0x1f8>
 8000fe4:	4646      	mov	r6, r8
 8000fe6:	e7ea      	b.n	8000fbe <__udivmoddi4+0x28a>
 8000fe8:	4620      	mov	r0, r4
 8000fea:	e794      	b.n	8000f16 <__udivmoddi4+0x1e2>
 8000fec:	4640      	mov	r0, r8
 8000fee:	e7d1      	b.n	8000f94 <__udivmoddi4+0x260>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e77b      	b.n	8000eec <__udivmoddi4+0x1b8>
 8000ff4:	3b02      	subs	r3, #2
 8000ff6:	4461      	add	r1, ip
 8000ff8:	e732      	b.n	8000e60 <__udivmoddi4+0x12c>
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	e709      	b.n	8000e12 <__udivmoddi4+0xde>
 8000ffe:	4464      	add	r4, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e742      	b.n	8000e8a <__udivmoddi4+0x156>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001008:	b480      	push	{r7}
 800100a:	b085      	sub	sp, #20
 800100c:	af00      	add	r7, sp, #0
 800100e:	60f8      	str	r0, [r7, #12]
 8001010:	60b9      	str	r1, [r7, #8]
 8001012:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	4a07      	ldr	r2, [pc, #28]	; (8001034 <vApplicationGetIdleTaskMemory+0x2c>)
 8001018:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800101a:	68bb      	ldr	r3, [r7, #8]
 800101c:	4a06      	ldr	r2, [pc, #24]	; (8001038 <vApplicationGetIdleTaskMemory+0x30>)
 800101e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2280      	movs	r2, #128	; 0x80
 8001024:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001026:	bf00      	nop
 8001028:	3714      	adds	r7, #20
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	200002ec 	.word	0x200002ec
 8001038:	20000340 	.word	0x20000340

0800103c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001044:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001048:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800104c:	f003 0301 	and.w	r3, r3, #1
 8001050:	2b00      	cmp	r3, #0
 8001052:	d013      	beq.n	800107c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001054:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001058:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800105c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001060:	2b00      	cmp	r3, #0
 8001062:	d00b      	beq.n	800107c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001064:	e000      	b.n	8001068 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001066:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001068:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d0f9      	beq.n	8001066 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001072:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001076:	687a      	ldr	r2, [r7, #4]
 8001078:	b2d2      	uxtb	r2, r2
 800107a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800107c:	687b      	ldr	r3, [r7, #4]
}
 800107e:	4618      	mov	r0, r3
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
	...

0800108c <updateEncoder>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void updateEncoder(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
  int MSB = HAL_GPIO_ReadPin(GPIOB, ENCODER_A_Pin);
 8001092:	2101      	movs	r1, #1
 8001094:	481f      	ldr	r0, [pc, #124]	; (8001114 <updateEncoder+0x88>)
 8001096:	f001 f97f 	bl	8002398 <HAL_GPIO_ReadPin>
 800109a:	4603      	mov	r3, r0
 800109c:	60fb      	str	r3, [r7, #12]
  int LSB = HAL_GPIO_ReadPin(GPIOB, ENCODER_B_Pin);
 800109e:	2102      	movs	r1, #2
 80010a0:	481c      	ldr	r0, [pc, #112]	; (8001114 <updateEncoder+0x88>)
 80010a2:	f001 f979 	bl	8002398 <HAL_GPIO_ReadPin>
 80010a6:	4603      	mov	r3, r0
 80010a8:	60bb      	str	r3, [r7, #8]

  int encoded = (MSB << 1) | LSB;
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	68ba      	ldr	r2, [r7, #8]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	607b      	str	r3, [r7, #4]
  int sum = (lastEncoded << 2) | encoded;
 80010b4:	4b18      	ldr	r3, [pc, #96]	; (8001118 <updateEncoder+0x8c>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	009b      	lsls	r3, r3, #2
 80010ba:	687a      	ldr	r2, [r7, #4]
 80010bc:	4313      	orrs	r3, r2
 80010be:	603b      	str	r3, [r7, #0]

  if (sum == 0b1101 || sum == 0b0100 || sum == 0b0010 || sum == 0b1011)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	2b0d      	cmp	r3, #13
 80010c4:	d008      	beq.n	80010d8 <updateEncoder+0x4c>
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	2b04      	cmp	r3, #4
 80010ca:	d005      	beq.n	80010d8 <updateEncoder+0x4c>
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	2b02      	cmp	r3, #2
 80010d0:	d002      	beq.n	80010d8 <updateEncoder+0x4c>
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	2b0b      	cmp	r3, #11
 80010d6:	d104      	bne.n	80010e2 <updateEncoder+0x56>
    encoderValue++;
 80010d8:	4b10      	ldr	r3, [pc, #64]	; (800111c <updateEncoder+0x90>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	3301      	adds	r3, #1
 80010de:	4a0f      	ldr	r2, [pc, #60]	; (800111c <updateEncoder+0x90>)
 80010e0:	6013      	str	r3, [r2, #0]
  if (sum == 0b1110 || sum == 0b0111 || sum == 0b0001 || sum == 0b1000)
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	2b0e      	cmp	r3, #14
 80010e6:	d008      	beq.n	80010fa <updateEncoder+0x6e>
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	2b07      	cmp	r3, #7
 80010ec:	d005      	beq.n	80010fa <updateEncoder+0x6e>
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	2b01      	cmp	r3, #1
 80010f2:	d002      	beq.n	80010fa <updateEncoder+0x6e>
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	2b08      	cmp	r3, #8
 80010f8:	d104      	bne.n	8001104 <updateEncoder+0x78>
    encoderValue--;
 80010fa:	4b08      	ldr	r3, [pc, #32]	; (800111c <updateEncoder+0x90>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	3b01      	subs	r3, #1
 8001100:	4a06      	ldr	r2, [pc, #24]	; (800111c <updateEncoder+0x90>)
 8001102:	6013      	str	r3, [r2, #0]

  lastEncoded = encoded;
 8001104:	4a04      	ldr	r2, [pc, #16]	; (8001118 <updateEncoder+0x8c>)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	6013      	str	r3, [r2, #0]
}
 800110a:	bf00      	nop
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	40020400 	.word	0x40020400
 8001118:	20000540 	.word	0x20000540
 800111c:	20000544 	.word	0x20000544

08001120 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	4603      	mov	r3, r0
 8001128:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == ENCODER_A_Pin || GPIO_Pin == ENCODER_B_Pin)
 800112a:	88fb      	ldrh	r3, [r7, #6]
 800112c:	2b01      	cmp	r3, #1
 800112e:	d002      	beq.n	8001136 <HAL_GPIO_EXTI_Callback+0x16>
 8001130:	88fb      	ldrh	r3, [r7, #6]
 8001132:	2b02      	cmp	r3, #2
 8001134:	d101      	bne.n	800113a <HAL_GPIO_EXTI_Callback+0x1a>
  {
    updateEncoder();
 8001136:	f7ff ffa9 	bl	800108c <updateEncoder>

  }
}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
	...

08001144 <UART_StartReceive>:

// Function to start UART reception
void UART_StartReceive(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  // Enable reception by setting DE and RE pins high
  HAL_GPIO_WritePin(DE_RE_ENB_GPIO_Port, DE_RE_ENB_Pin, GPIO_PIN_RESET);
 8001148:	2200      	movs	r2, #0
 800114a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800114e:	4805      	ldr	r0, [pc, #20]	; (8001164 <UART_StartReceive+0x20>)
 8001150:	f001 f93a 	bl	80023c8 <HAL_GPIO_WritePin>

  HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, RX_BUFFER_SIZE);
 8001154:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001158:	4903      	ldr	r1, [pc, #12]	; (8001168 <UART_StartReceive+0x24>)
 800115a:	4804      	ldr	r0, [pc, #16]	; (800116c <UART_StartReceive+0x28>)
 800115c:	f002 fbaf 	bl	80038be <HAL_UARTEx_ReceiveToIdle_IT>

}
 8001160:	bf00      	nop
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40020000 	.word	0x40020000
 8001168:	2000065c 	.word	0x2000065c
 800116c:	200005c0 	.word	0x200005c0

08001170 <_write>:

int _write(int file, char *ptr, int len)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af00      	add	r7, sp, #0
 8001176:	60f8      	str	r0, [r7, #12]
 8001178:	60b9      	str	r1, [r7, #8]
 800117a:	607a      	str	r2, [r7, #4]
	int i = 0;
 800117c:	2300      	movs	r3, #0
 800117e:	617b      	str	r3, [r7, #20]
	for(i=0; i<len; i++)
 8001180:	2300      	movs	r3, #0
 8001182:	617b      	str	r3, [r7, #20]
 8001184:	e009      	b.n	800119a <_write+0x2a>

		ITM_SendChar((*ptr++));
 8001186:	68bb      	ldr	r3, [r7, #8]
 8001188:	1c5a      	adds	r2, r3, #1
 800118a:	60ba      	str	r2, [r7, #8]
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff ff54 	bl	800103c <ITM_SendChar>
	for(i=0; i<len; i++)
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	3301      	adds	r3, #1
 8001198:	617b      	str	r3, [r7, #20]
 800119a:	697a      	ldr	r2, [r7, #20]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	429a      	cmp	r2, r3
 80011a0:	dbf1      	blt.n	8001186 <_write+0x16>

	return len;
 80011a2:	687b      	ldr	r3, [r7, #4]
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3718      	adds	r7, #24
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}

080011ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011ac:	b5b0      	push	{r4, r5, r7, lr}
 80011ae:	b08e      	sub	sp, #56	; 0x38
 80011b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	rpm = Holding_Registers_Database[0];
 80011b2:	4b26      	ldr	r3, [pc, #152]	; (800124c <main+0xa0>)
 80011b4:	881b      	ldrh	r3, [r3, #0]
 80011b6:	ee07 3a90 	vmov	s15, r3
 80011ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011be:	4b24      	ldr	r3, [pc, #144]	; (8001250 <main+0xa4>)
 80011c0:	edc3 7a00 	vstr	s15, [r3]
	acceleration = Holding_Registers_Database[1];
 80011c4:	4b21      	ldr	r3, [pc, #132]	; (800124c <main+0xa0>)
 80011c6:	885b      	ldrh	r3, [r3, #2]
 80011c8:	ee07 3a90 	vmov	s15, r3
 80011cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011d0:	4b20      	ldr	r3, [pc, #128]	; (8001254 <main+0xa8>)
 80011d2:	edc3 7a00 	vstr	s15, [r3]
	motorSetSteps = Holding_Registers_Database[3];
 80011d6:	4b1d      	ldr	r3, [pc, #116]	; (800124c <main+0xa0>)
 80011d8:	88db      	ldrh	r3, [r3, #6]
 80011da:	461a      	mov	r2, r3
 80011dc:	4b1e      	ldr	r3, [pc, #120]	; (8001258 <main+0xac>)
 80011de:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011e0:	f000 fd7c 	bl	8001cdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011e4:	f000 f844 	bl	8001270 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011e8:	f000 f924 	bl	8001434 <MX_GPIO_Init>
  MX_TIM1_Init();
 80011ec:	f000 f8a8 	bl	8001340 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80011f0:	f000 f8f6 	bl	80013e0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 80011f4:	4819      	ldr	r0, [pc, #100]	; (800125c <main+0xb0>)
 80011f6:	f001 fe33 	bl	8002e60 <HAL_TIM_Base_Start>
  UART_StartReceive();
 80011fa:	f7ff ffa3 	bl	8001144 <UART_StartReceive>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of EncoderTask */
  osThreadDef(EncoderTask, StartEncoderTask, osPriorityNormal, 0, 128);
 80011fe:	4b18      	ldr	r3, [pc, #96]	; (8001260 <main+0xb4>)
 8001200:	f107 041c 	add.w	r4, r7, #28
 8001204:	461d      	mov	r5, r3
 8001206:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001208:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800120a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800120e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  EncoderTaskHandle = osThreadCreate(osThread(EncoderTask), NULL);
 8001212:	f107 031c 	add.w	r3, r7, #28
 8001216:	2100      	movs	r1, #0
 8001218:	4618      	mov	r0, r3
 800121a:	f003 ffee 	bl	80051fa <osThreadCreate>
 800121e:	4603      	mov	r3, r0
 8001220:	4a10      	ldr	r2, [pc, #64]	; (8001264 <main+0xb8>)
 8001222:	6013      	str	r3, [r2, #0]

  /* definition and creation of MotorTask */
  osThreadDef(MotorTask, StartMotorTask, osPriorityBelowNormal, 0, 128);
 8001224:	4b10      	ldr	r3, [pc, #64]	; (8001268 <main+0xbc>)
 8001226:	463c      	mov	r4, r7
 8001228:	461d      	mov	r5, r3
 800122a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800122c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800122e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001232:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MotorTaskHandle = osThreadCreate(osThread(MotorTask), NULL);
 8001236:	463b      	mov	r3, r7
 8001238:	2100      	movs	r1, #0
 800123a:	4618      	mov	r0, r3
 800123c:	f003 ffdd 	bl	80051fa <osThreadCreate>
 8001240:	4603      	mov	r3, r0
 8001242:	4a0a      	ldr	r2, [pc, #40]	; (800126c <main+0xc0>)
 8001244:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001246:	f003 ffd1 	bl	80051ec <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800124a:	e7fe      	b.n	800124a <main+0x9e>
 800124c:	20000014 	.word	0x20000014
 8001250:	20000550 	.word	0x20000550
 8001254:	20000558 	.word	0x20000558
 8001258:	20000560 	.word	0x20000560
 800125c:	20000578 	.word	0x20000578
 8001260:	0800b5b8 	.word	0x0800b5b8
 8001264:	20000604 	.word	0x20000604
 8001268:	0800b5d4 	.word	0x0800b5d4
 800126c:	20000608 	.word	0x20000608

08001270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b094      	sub	sp, #80	; 0x50
 8001274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001276:	f107 0320 	add.w	r3, r7, #32
 800127a:	2230      	movs	r2, #48	; 0x30
 800127c:	2100      	movs	r1, #0
 800127e:	4618      	mov	r0, r3
 8001280:	f005 fca4 	bl	8006bcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001284:	f107 030c 	add.w	r3, r7, #12
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001294:	2300      	movs	r3, #0
 8001296:	60bb      	str	r3, [r7, #8]
 8001298:	4b27      	ldr	r3, [pc, #156]	; (8001338 <SystemClock_Config+0xc8>)
 800129a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800129c:	4a26      	ldr	r2, [pc, #152]	; (8001338 <SystemClock_Config+0xc8>)
 800129e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012a2:	6413      	str	r3, [r2, #64]	; 0x40
 80012a4:	4b24      	ldr	r3, [pc, #144]	; (8001338 <SystemClock_Config+0xc8>)
 80012a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ac:	60bb      	str	r3, [r7, #8]
 80012ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012b0:	2300      	movs	r3, #0
 80012b2:	607b      	str	r3, [r7, #4]
 80012b4:	4b21      	ldr	r3, [pc, #132]	; (800133c <SystemClock_Config+0xcc>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a20      	ldr	r2, [pc, #128]	; (800133c <SystemClock_Config+0xcc>)
 80012ba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80012be:	6013      	str	r3, [r2, #0]
 80012c0:	4b1e      	ldr	r3, [pc, #120]	; (800133c <SystemClock_Config+0xcc>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012c8:	607b      	str	r3, [r7, #4]
 80012ca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012cc:	2302      	movs	r3, #2
 80012ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012d0:	2301      	movs	r3, #1
 80012d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012d4:	2310      	movs	r3, #16
 80012d6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012d8:	2302      	movs	r3, #2
 80012da:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012dc:	2300      	movs	r3, #0
 80012de:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012e0:	2308      	movs	r3, #8
 80012e2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80012e4:	2364      	movs	r3, #100	; 0x64
 80012e6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012e8:	2302      	movs	r3, #2
 80012ea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012ec:	2304      	movs	r3, #4
 80012ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f0:	f107 0320 	add.w	r3, r7, #32
 80012f4:	4618      	mov	r0, r3
 80012f6:	f001 f899 	bl	800242c <HAL_RCC_OscConfig>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001300:	f000 faaf 	bl	8001862 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001304:	230f      	movs	r3, #15
 8001306:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001308:	2302      	movs	r3, #2
 800130a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001310:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001314:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001316:	2300      	movs	r3, #0
 8001318:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800131a:	f107 030c 	add.w	r3, r7, #12
 800131e:	2103      	movs	r1, #3
 8001320:	4618      	mov	r0, r3
 8001322:	f001 fafb 	bl	800291c <HAL_RCC_ClockConfig>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800132c:	f000 fa99 	bl	8001862 <Error_Handler>
  }
}
 8001330:	bf00      	nop
 8001332:	3750      	adds	r7, #80	; 0x50
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40023800 	.word	0x40023800
 800133c:	40007000 	.word	0x40007000

08001340 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b086      	sub	sp, #24
 8001344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001346:	f107 0308 	add.w	r3, r7, #8
 800134a:	2200      	movs	r2, #0
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	605a      	str	r2, [r3, #4]
 8001350:	609a      	str	r2, [r3, #8]
 8001352:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001354:	463b      	mov	r3, r7
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800135c:	4b1e      	ldr	r3, [pc, #120]	; (80013d8 <MX_TIM1_Init+0x98>)
 800135e:	4a1f      	ldr	r2, [pc, #124]	; (80013dc <MX_TIM1_Init+0x9c>)
 8001360:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 90;
 8001362:	4b1d      	ldr	r3, [pc, #116]	; (80013d8 <MX_TIM1_Init+0x98>)
 8001364:	225a      	movs	r2, #90	; 0x5a
 8001366:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001368:	4b1b      	ldr	r3, [pc, #108]	; (80013d8 <MX_TIM1_Init+0x98>)
 800136a:	2200      	movs	r2, #0
 800136c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800136e:	4b1a      	ldr	r3, [pc, #104]	; (80013d8 <MX_TIM1_Init+0x98>)
 8001370:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001374:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001376:	4b18      	ldr	r3, [pc, #96]	; (80013d8 <MX_TIM1_Init+0x98>)
 8001378:	2200      	movs	r2, #0
 800137a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800137c:	4b16      	ldr	r3, [pc, #88]	; (80013d8 <MX_TIM1_Init+0x98>)
 800137e:	2200      	movs	r2, #0
 8001380:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001382:	4b15      	ldr	r3, [pc, #84]	; (80013d8 <MX_TIM1_Init+0x98>)
 8001384:	2200      	movs	r2, #0
 8001386:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001388:	4813      	ldr	r0, [pc, #76]	; (80013d8 <MX_TIM1_Init+0x98>)
 800138a:	f001 fd19 	bl	8002dc0 <HAL_TIM_Base_Init>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001394:	f000 fa65 	bl	8001862 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001398:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800139c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800139e:	f107 0308 	add.w	r3, r7, #8
 80013a2:	4619      	mov	r1, r3
 80013a4:	480c      	ldr	r0, [pc, #48]	; (80013d8 <MX_TIM1_Init+0x98>)
 80013a6:	f001 ff1f 	bl	80031e8 <HAL_TIM_ConfigClockSource>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80013b0:	f000 fa57 	bl	8001862 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013b4:	2300      	movs	r3, #0
 80013b6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013b8:	2300      	movs	r3, #0
 80013ba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013bc:	463b      	mov	r3, r7
 80013be:	4619      	mov	r1, r3
 80013c0:	4805      	ldr	r0, [pc, #20]	; (80013d8 <MX_TIM1_Init+0x98>)
 80013c2:	f002 f91b 	bl	80035fc <HAL_TIMEx_MasterConfigSynchronization>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80013cc:	f000 fa49 	bl	8001862 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013d0:	bf00      	nop
 80013d2:	3718      	adds	r7, #24
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	20000578 	.word	0x20000578
 80013dc:	40010000 	.word	0x40010000

080013e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013e4:	4b11      	ldr	r3, [pc, #68]	; (800142c <MX_USART1_UART_Init+0x4c>)
 80013e6:	4a12      	ldr	r2, [pc, #72]	; (8001430 <MX_USART1_UART_Init+0x50>)
 80013e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80013ea:	4b10      	ldr	r3, [pc, #64]	; (800142c <MX_USART1_UART_Init+0x4c>)
 80013ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013f2:	4b0e      	ldr	r3, [pc, #56]	; (800142c <MX_USART1_UART_Init+0x4c>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80013f8:	4b0c      	ldr	r3, [pc, #48]	; (800142c <MX_USART1_UART_Init+0x4c>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80013fe:	4b0b      	ldr	r3, [pc, #44]	; (800142c <MX_USART1_UART_Init+0x4c>)
 8001400:	2200      	movs	r2, #0
 8001402:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001404:	4b09      	ldr	r3, [pc, #36]	; (800142c <MX_USART1_UART_Init+0x4c>)
 8001406:	220c      	movs	r2, #12
 8001408:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800140a:	4b08      	ldr	r3, [pc, #32]	; (800142c <MX_USART1_UART_Init+0x4c>)
 800140c:	2200      	movs	r2, #0
 800140e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001410:	4b06      	ldr	r3, [pc, #24]	; (800142c <MX_USART1_UART_Init+0x4c>)
 8001412:	2200      	movs	r2, #0
 8001414:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001416:	4805      	ldr	r0, [pc, #20]	; (800142c <MX_USART1_UART_Init+0x4c>)
 8001418:	f002 f972 	bl	8003700 <HAL_UART_Init>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001422:	f000 fa1e 	bl	8001862 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	200005c0 	.word	0x200005c0
 8001430:	40011000 	.word	0x40011000

08001434 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08a      	sub	sp, #40	; 0x28
 8001438:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800143a:	f107 0314 	add.w	r3, r7, #20
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
 8001444:	609a      	str	r2, [r3, #8]
 8001446:	60da      	str	r2, [r3, #12]
 8001448:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	613b      	str	r3, [r7, #16]
 800144e:	4b3c      	ldr	r3, [pc, #240]	; (8001540 <MX_GPIO_Init+0x10c>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001452:	4a3b      	ldr	r2, [pc, #236]	; (8001540 <MX_GPIO_Init+0x10c>)
 8001454:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001458:	6313      	str	r3, [r2, #48]	; 0x30
 800145a:	4b39      	ldr	r3, [pc, #228]	; (8001540 <MX_GPIO_Init+0x10c>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001462:	613b      	str	r3, [r7, #16]
 8001464:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001466:	2300      	movs	r3, #0
 8001468:	60fb      	str	r3, [r7, #12]
 800146a:	4b35      	ldr	r3, [pc, #212]	; (8001540 <MX_GPIO_Init+0x10c>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146e:	4a34      	ldr	r2, [pc, #208]	; (8001540 <MX_GPIO_Init+0x10c>)
 8001470:	f043 0304 	orr.w	r3, r3, #4
 8001474:	6313      	str	r3, [r2, #48]	; 0x30
 8001476:	4b32      	ldr	r3, [pc, #200]	; (8001540 <MX_GPIO_Init+0x10c>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	f003 0304 	and.w	r3, r3, #4
 800147e:	60fb      	str	r3, [r7, #12]
 8001480:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	60bb      	str	r3, [r7, #8]
 8001486:	4b2e      	ldr	r3, [pc, #184]	; (8001540 <MX_GPIO_Init+0x10c>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	4a2d      	ldr	r2, [pc, #180]	; (8001540 <MX_GPIO_Init+0x10c>)
 800148c:	f043 0301 	orr.w	r3, r3, #1
 8001490:	6313      	str	r3, [r2, #48]	; 0x30
 8001492:	4b2b      	ldr	r3, [pc, #172]	; (8001540 <MX_GPIO_Init+0x10c>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	f003 0301 	and.w	r3, r3, #1
 800149a:	60bb      	str	r3, [r7, #8]
 800149c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	607b      	str	r3, [r7, #4]
 80014a2:	4b27      	ldr	r3, [pc, #156]	; (8001540 <MX_GPIO_Init+0x10c>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	4a26      	ldr	r2, [pc, #152]	; (8001540 <MX_GPIO_Init+0x10c>)
 80014a8:	f043 0302 	orr.w	r3, r3, #2
 80014ac:	6313      	str	r3, [r2, #48]	; 0x30
 80014ae:	4b24      	ldr	r3, [pc, #144]	; (8001540 <MX_GPIO_Init+0x10c>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	607b      	str	r3, [r7, #4]
 80014b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, STEP_Pin|DIR_Pin|DRIVE_ENB_Pin|DE_RE_ENB_Pin, GPIO_PIN_RESET);
 80014ba:	2200      	movs	r2, #0
 80014bc:	f240 1113 	movw	r1, #275	; 0x113
 80014c0:	4820      	ldr	r0, [pc, #128]	; (8001544 <MX_GPIO_Init+0x110>)
 80014c2:	f000 ff81 	bl	80023c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LIMIT_SW_Pin */
  GPIO_InitStruct.Pin = LIMIT_SW_Pin;
 80014c6:	2302      	movs	r3, #2
 80014c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ca:	2300      	movs	r3, #0
 80014cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014ce:	2301      	movs	r3, #1
 80014d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LIMIT_SW_GPIO_Port, &GPIO_InitStruct);
 80014d2:	f107 0314 	add.w	r3, r7, #20
 80014d6:	4619      	mov	r1, r3
 80014d8:	481b      	ldr	r0, [pc, #108]	; (8001548 <MX_GPIO_Init+0x114>)
 80014da:	f000 fdd9 	bl	8002090 <HAL_GPIO_Init>

  /*Configure GPIO pins : STEP_Pin DIR_Pin DRIVE_ENB_Pin DE_RE_ENB_Pin */
  GPIO_InitStruct.Pin = STEP_Pin|DIR_Pin|DRIVE_ENB_Pin|DE_RE_ENB_Pin;
 80014de:	f240 1313 	movw	r3, #275	; 0x113
 80014e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e4:	2301      	movs	r3, #1
 80014e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e8:	2300      	movs	r3, #0
 80014ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ec:	2300      	movs	r3, #0
 80014ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f0:	f107 0314 	add.w	r3, r7, #20
 80014f4:	4619      	mov	r1, r3
 80014f6:	4813      	ldr	r0, [pc, #76]	; (8001544 <MX_GPIO_Init+0x110>)
 80014f8:	f000 fdca 	bl	8002090 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENCODER_A_Pin ENCODER_B_Pin */
  GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 80014fc:	2303      	movs	r3, #3
 80014fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001500:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001504:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001506:	2301      	movs	r3, #1
 8001508:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800150a:	f107 0314 	add.w	r3, r7, #20
 800150e:	4619      	mov	r1, r3
 8001510:	480e      	ldr	r0, [pc, #56]	; (800154c <MX_GPIO_Init+0x118>)
 8001512:	f000 fdbd 	bl	8002090 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001516:	2200      	movs	r2, #0
 8001518:	2105      	movs	r1, #5
 800151a:	2006      	movs	r0, #6
 800151c:	f000 fcfc 	bl	8001f18 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001520:	2006      	movs	r0, #6
 8001522:	f000 fd15 	bl	8001f50 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001526:	2200      	movs	r2, #0
 8001528:	2105      	movs	r1, #5
 800152a:	2007      	movs	r0, #7
 800152c:	f000 fcf4 	bl	8001f18 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001530:	2007      	movs	r0, #7
 8001532:	f000 fd0d 	bl	8001f50 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */

/* USER CODE END MX_GPIO_Init_2 */
}
 8001536:	bf00      	nop
 8001538:	3728      	adds	r7, #40	; 0x28
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	40023800 	.word	0x40023800
 8001544:	40020000 	.word	0x40020000
 8001548:	40020800 	.word	0x40020800
 800154c:	40020400 	.word	0x40020400

08001550 <StartEncoderTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartEncoderTask */
void StartEncoderTask(void const * argument)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  /* Infinite loop */

  for(;;)
  {

	Input_Registers_Database[0] = encoderValue; // Store the encoder value in the first input register
 8001558:	4b10      	ldr	r3, [pc, #64]	; (800159c <StartEncoderTask+0x4c>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	b29a      	uxth	r2, r3
 800155e:	4b10      	ldr	r3, [pc, #64]	; (80015a0 <StartEncoderTask+0x50>)
 8001560:	801a      	strh	r2, [r3, #0]
	int distance_covered = encoderValue * (mm_in_1rev/enc_val_in_1rev);
 8001562:	4b0e      	ldr	r3, [pc, #56]	; (800159c <StartEncoderTask+0x4c>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	ee07 3a90 	vmov	s15, r3
 800156a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800156e:	4b0d      	ldr	r3, [pc, #52]	; (80015a4 <StartEncoderTask+0x54>)
 8001570:	ed93 6a00 	vldr	s12, [r3]
 8001574:	4b0c      	ldr	r3, [pc, #48]	; (80015a8 <StartEncoderTask+0x58>)
 8001576:	edd3 6a00 	vldr	s13, [r3]
 800157a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800157e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001582:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001586:	ee17 3a90 	vmov	r3, s15
 800158a:	60fb      	str	r3, [r7, #12]
	Input_Registers_Database[1] = distance_covered; // Store the encoder value in the first input register
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	b29a      	uxth	r2, r3
 8001590:	4b03      	ldr	r3, [pc, #12]	; (80015a0 <StartEncoderTask+0x50>)
 8001592:	805a      	strh	r2, [r3, #2]

    osDelay(20);
 8001594:	2014      	movs	r0, #20
 8001596:	f003 fe7c 	bl	8005292 <osDelay>
  {
 800159a:	e7dd      	b.n	8001558 <StartEncoderTask+0x8>
 800159c:	20000544 	.word	0x20000544
 80015a0:	20000078 	.word	0x20000078
 80015a4:	20000004 	.word	0x20000004
 80015a8:	20000000 	.word	0x20000000

080015ac <homePosition>:
* @param argument: Not used
* @retval None
*/

// Function to initialize motor position
void homePosition(MotorConfig* motor) {
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]

	setRPM(8, motorSetSteps); // (RPM, Driver Steps)
 80015b4:	4b29      	ldr	r3, [pc, #164]	; (800165c <homePosition+0xb0>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4618      	mov	r0, r3
 80015ba:	eeb2 0a00 	vmov.f32	s0, #32	; 0x41000000  8.0
 80015be:	f005 f877 	bl	80066b0 <setRPM>
	setAcceleration(5.0f); // Set acceleration in steps per second^2
 80015c2:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 80015c6:	f005 f863 	bl	8006690 <setAcceleration>

    // Move motor backward until limit switch is triggered
    while (HAL_GPIO_ReadPin(LIMIT_SW_GPIO_Port, LIMIT_SW_Pin) == GPIO_PIN_SET) {
 80015ca:	e01e      	b.n	800160a <homePosition+0x5e>
    	// Calculate the new speed and step interval
		unsigned long stepInterval = computeNewSpeed();
 80015cc:	f005 f894 	bl	80066f8 <computeNewSpeed>
 80015d0:	60f8      	str	r0, [r7, #12]

		// Generate a step pulse with the calculated interval
		HAL_GPIO_WritePin(motor->STEP_PORT, motor->STEP_PIN, GPIO_PIN_SET);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6898      	ldr	r0, [r3, #8]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	899b      	ldrh	r3, [r3, #12]
 80015da:	2201      	movs	r2, #1
 80015dc:	4619      	mov	r1, r3
 80015de:	f000 fef3 	bl	80023c8 <HAL_GPIO_WritePin>
		microDelay(stepInterval / 2);  // Half of the interval for the high pulse
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	085b      	lsrs	r3, r3, #1
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	4618      	mov	r0, r3
 80015ea:	f005 f837 	bl	800665c <microDelay>
		HAL_GPIO_WritePin(motor->STEP_PORT, motor->STEP_PIN, GPIO_PIN_RESET);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6898      	ldr	r0, [r3, #8]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	899b      	ldrh	r3, [r3, #12]
 80015f6:	2200      	movs	r2, #0
 80015f8:	4619      	mov	r1, r3
 80015fa:	f000 fee5 	bl	80023c8 <HAL_GPIO_WritePin>
		microDelay(stepInterval / 2);  // Half of the interval for the low pulse
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	085b      	lsrs	r3, r3, #1
 8001602:	b29b      	uxth	r3, r3
 8001604:	4618      	mov	r0, r3
 8001606:	f005 f829 	bl	800665c <microDelay>
    while (HAL_GPIO_ReadPin(LIMIT_SW_GPIO_Port, LIMIT_SW_Pin) == GPIO_PIN_SET) {
 800160a:	2102      	movs	r1, #2
 800160c:	4814      	ldr	r0, [pc, #80]	; (8001660 <homePosition+0xb4>)
 800160e:	f000 fec3 	bl	8002398 <HAL_GPIO_ReadPin>
 8001612:	4603      	mov	r3, r0
 8001614:	2b01      	cmp	r3, #1
 8001616:	d0d9      	beq.n	80015cc <homePosition+0x20>
    }
    HAL_Delay(300);
 8001618:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800161c:	f000 fba0 	bl	8001d60 <HAL_Delay>
    // move motor forward 3mm or 480 steps

    HAL_GPIO_WritePin(GPIOA, DRIVE_ENB_Pin, GPIO_PIN_RESET);
 8001620:	2200      	movs	r2, #0
 8001622:	2110      	movs	r1, #16
 8001624:	480f      	ldr	r0, [pc, #60]	; (8001664 <homePosition+0xb8>)
 8001626:	f000 fecf 	bl	80023c8 <HAL_GPIO_WritePin>
    HomeMotorMove(motor, 160*10); // motor will move 3mm or 480 steps after hitting the limit switch, 1mm = 160 steps
 800162a:	f44f 61c8 	mov.w	r1, #1600	; 0x640
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f005 f8d6 	bl	80067e0 <HomeMotorMove>
    HAL_GPIO_WritePin(GPIOA, DRIVE_ENB_Pin, GPIO_PIN_SET);
 8001634:	2201      	movs	r2, #1
 8001636:	2110      	movs	r1, #16
 8001638:	480a      	ldr	r0, [pc, #40]	; (8001664 <homePosition+0xb8>)
 800163a:	f000 fec5 	bl	80023c8 <HAL_GPIO_WritePin>

    // Set encoder value to zero
    HAL_Delay(10);
 800163e:	200a      	movs	r0, #10
 8001640:	f000 fb8e 	bl	8001d60 <HAL_Delay>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001644:	b672      	cpsid	i
}
 8001646:	bf00      	nop
    __disable_irq();

    encoderValue = 0;
 8001648:	4b07      	ldr	r3, [pc, #28]	; (8001668 <homePosition+0xbc>)
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800164e:	b662      	cpsie	i
}
 8001650:	bf00      	nop
    __enable_irq();
}
 8001652:	bf00      	nop
 8001654:	3710      	adds	r7, #16
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	20000560 	.word	0x20000560
 8001660:	40020800 	.word	0x40020800
 8001664:	40020000 	.word	0x40020000
 8001668:	20000544 	.word	0x20000544

0800166c <StartMotorTask>:

/* USER CODE END Header_StartMotorTask */
void StartMotorTask(void const * argument)
{
 800166c:	b590      	push	{r4, r7, lr}
 800166e:	b087      	sub	sp, #28
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotorTask */

  // Define motor configurations
  MotorConfig motor1 = {GPIOA, GPIO_PIN_1, GPIOA, GPIO_PIN_0};
 8001674:	4b61      	ldr	r3, [pc, #388]	; (80017fc <StartMotorTask+0x190>)
 8001676:	f107 0408 	add.w	r4, r7, #8
 800167a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800167c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  // Initialize motor position
   homePosition(&motor1);
 8001680:	f107 0308 	add.w	r3, r7, #8
 8001684:	4618      	mov	r0, r3
 8001686:	f7ff ff91 	bl	80015ac <homePosition>

  /* Infinite loop */
  for(;;)
  {
	  //Reading RMP value  from RPM holding register
	  rpm = Holding_Registers_Database[0];
 800168a:	4b5d      	ldr	r3, [pc, #372]	; (8001800 <StartMotorTask+0x194>)
 800168c:	881b      	ldrh	r3, [r3, #0]
 800168e:	ee07 3a90 	vmov	s15, r3
 8001692:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001696:	4b5b      	ldr	r3, [pc, #364]	; (8001804 <StartMotorTask+0x198>)
 8001698:	edc3 7a00 	vstr	s15, [r3]
	  if(rpm != prev_rpm)
 800169c:	4b59      	ldr	r3, [pc, #356]	; (8001804 <StartMotorTask+0x198>)
 800169e:	ed93 7a00 	vldr	s14, [r3]
 80016a2:	4b59      	ldr	r3, [pc, #356]	; (8001808 <StartMotorTask+0x19c>)
 80016a4:	edd3 7a00 	vldr	s15, [r3]
 80016a8:	eeb4 7a67 	vcmp.f32	s14, s15
 80016ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b0:	d00d      	beq.n	80016ce <StartMotorTask+0x62>
	  {
	  setRPM(rpm, motorSetSteps); // (RPM, Steps)
 80016b2:	4b54      	ldr	r3, [pc, #336]	; (8001804 <StartMotorTask+0x198>)
 80016b4:	edd3 7a00 	vldr	s15, [r3]
 80016b8:	4b54      	ldr	r3, [pc, #336]	; (800180c <StartMotorTask+0x1a0>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4618      	mov	r0, r3
 80016be:	eeb0 0a67 	vmov.f32	s0, s15
 80016c2:	f004 fff5 	bl	80066b0 <setRPM>
	  prev_rpm = rpm;
 80016c6:	4b4f      	ldr	r3, [pc, #316]	; (8001804 <StartMotorTask+0x198>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4a4f      	ldr	r2, [pc, #316]	; (8001808 <StartMotorTask+0x19c>)
 80016cc:	6013      	str	r3, [r2, #0]
	  }

	  //Reading acceleration value from acceleration holding register
	  acceleration = Holding_Registers_Database[1];
 80016ce:	4b4c      	ldr	r3, [pc, #304]	; (8001800 <StartMotorTask+0x194>)
 80016d0:	885b      	ldrh	r3, [r3, #2]
 80016d2:	ee07 3a90 	vmov	s15, r3
 80016d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016da:	4b4d      	ldr	r3, [pc, #308]	; (8001810 <StartMotorTask+0x1a4>)
 80016dc:	edc3 7a00 	vstr	s15, [r3]
	  if(acceleration != prev_acceleration)
 80016e0:	4b4b      	ldr	r3, [pc, #300]	; (8001810 <StartMotorTask+0x1a4>)
 80016e2:	ed93 7a00 	vldr	s14, [r3]
 80016e6:	4b4b      	ldr	r3, [pc, #300]	; (8001814 <StartMotorTask+0x1a8>)
 80016e8:	edd3 7a00 	vldr	s15, [r3]
 80016ec:	eeb4 7a67 	vcmp.f32	s14, s15
 80016f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f4:	d00a      	beq.n	800170c <StartMotorTask+0xa0>
	  {
	   setAcceleration(acceleration);
 80016f6:	4b46      	ldr	r3, [pc, #280]	; (8001810 <StartMotorTask+0x1a4>)
 80016f8:	edd3 7a00 	vldr	s15, [r3]
 80016fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001700:	f004 ffc6 	bl	8006690 <setAcceleration>
	   prev_acceleration = acceleration;
 8001704:	4b42      	ldr	r3, [pc, #264]	; (8001810 <StartMotorTask+0x1a4>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a42      	ldr	r2, [pc, #264]	; (8001814 <StartMotorTask+0x1a8>)
 800170a:	6013      	str	r3, [r2, #0]
	  }

    // Disable interrupts and read the encoder value
    //__disable_irq();
    currentPosition = encoderValue; // Read the latest encoder value
 800170c:	4b42      	ldr	r3, [pc, #264]	; (8001818 <StartMotorTask+0x1ac>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a42      	ldr	r2, [pc, #264]	; (800181c <StartMotorTask+0x1b0>)
 8001712:	6013      	str	r3, [r2, #0]
    //__enable_irq();

    input_distance = Holding_Registers_Database[4];
 8001714:	4b3a      	ldr	r3, [pc, #232]	; (8001800 <StartMotorTask+0x194>)
 8001716:	891b      	ldrh	r3, [r3, #8]
 8001718:	461a      	mov	r2, r3
 800171a:	4b41      	ldr	r3, [pc, #260]	; (8001820 <StartMotorTask+0x1b4>)
 800171c:	601a      	str	r2, [r3, #0]


	// Calculate target position with floating-point division
	targetPosition = input_distance * (enc_val_in_1rev/mm_in_1rev); // in encoder value
 800171e:	4b40      	ldr	r3, [pc, #256]	; (8001820 <StartMotorTask+0x1b4>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	ee07 3a90 	vmov	s15, r3
 8001726:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800172a:	4b3e      	ldr	r3, [pc, #248]	; (8001824 <StartMotorTask+0x1b8>)
 800172c:	ed93 6a00 	vldr	s12, [r3]
 8001730:	4b3d      	ldr	r3, [pc, #244]	; (8001828 <StartMotorTask+0x1bc>)
 8001732:	edd3 6a00 	vldr	s13, [r3]
 8001736:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800173a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800173e:	4b3b      	ldr	r3, [pc, #236]	; (800182c <StartMotorTask+0x1c0>)
 8001740:	edc3 7a00 	vstr	s15, [r3]

	// Calculate position to move
	positionToMove = (long int)targetPosition - currentPosition; // in encoder value
 8001744:	4b39      	ldr	r3, [pc, #228]	; (800182c <StartMotorTask+0x1c0>)
 8001746:	edd3 7a00 	vldr	s15, [r3]
 800174a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800174e:	ee17 2a90 	vmov	r2, s15
 8001752:	4b32      	ldr	r3, [pc, #200]	; (800181c <StartMotorTask+0x1b0>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	4a35      	ldr	r2, [pc, #212]	; (8001830 <StartMotorTask+0x1c4>)
 800175a:	6013      	str	r3, [r2, #0]

	// Calculate steps to move
	stepsToMove = positionToMove * (motorSetSteps / (float)enc_val_in_1rev);
 800175c:	4b34      	ldr	r3, [pc, #208]	; (8001830 <StartMotorTask+0x1c4>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	ee07 3a90 	vmov	s15, r3
 8001764:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001768:	4b28      	ldr	r3, [pc, #160]	; (800180c <StartMotorTask+0x1a0>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	ee07 3a90 	vmov	s15, r3
 8001770:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8001774:	4b2b      	ldr	r3, [pc, #172]	; (8001824 <StartMotorTask+0x1b8>)
 8001776:	edd3 6a00 	vldr	s13, [r3]
 800177a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800177e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001782:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001786:	ee17 2a90 	vmov	r2, s15
 800178a:	4b2a      	ldr	r3, [pc, #168]	; (8001834 <StartMotorTask+0x1c8>)
 800178c:	601a      	str	r2, [r3, #0]

	if ((prev_input_distance != input_distance) || (prevstepsToMove != stepsToMove))
 800178e:	4b2a      	ldr	r3, [pc, #168]	; (8001838 <StartMotorTask+0x1cc>)
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	4b23      	ldr	r3, [pc, #140]	; (8001820 <StartMotorTask+0x1b4>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	429a      	cmp	r2, r3
 8001798:	d105      	bne.n	80017a6 <StartMotorTask+0x13a>
 800179a:	4b28      	ldr	r3, [pc, #160]	; (800183c <StartMotorTask+0x1d0>)
 800179c:	681a      	ldr	r2, [r3, #0]
 800179e:	4b25      	ldr	r3, [pc, #148]	; (8001834 <StartMotorTask+0x1c8>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	429a      	cmp	r2, r3
 80017a4:	d00c      	beq.n	80017c0 <StartMotorTask+0x154>
	{
	//Enable Drive
	HAL_GPIO_WritePin(GPIOA, DRIVE_ENB_Pin, GPIO_PIN_RESET);
 80017a6:	2200      	movs	r2, #0
 80017a8:	2110      	movs	r1, #16
 80017aa:	4825      	ldr	r0, [pc, #148]	; (8001840 <StartMotorTask+0x1d4>)
 80017ac:	f000 fe0c 	bl	80023c8 <HAL_GPIO_WritePin>
	// Move motor
		motorMove(&motor1, stepsToMove);
 80017b0:	4b20      	ldr	r3, [pc, #128]	; (8001834 <StartMotorTask+0x1c8>)
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	f107 0308 	add.w	r3, r7, #8
 80017b8:	4611      	mov	r1, r2
 80017ba:	4618      	mov	r0, r3
 80017bc:	f005 f888 	bl	80068d0 <motorMove>

	}



	if ((prev_input_distance == input_distance) || (prevstepsToMove == stepsToMove))
 80017c0:	4b1d      	ldr	r3, [pc, #116]	; (8001838 <StartMotorTask+0x1cc>)
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	4b16      	ldr	r3, [pc, #88]	; (8001820 <StartMotorTask+0x1b4>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d005      	beq.n	80017d8 <StartMotorTask+0x16c>
 80017cc:	4b1b      	ldr	r3, [pc, #108]	; (800183c <StartMotorTask+0x1d0>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	4b18      	ldr	r3, [pc, #96]	; (8001834 <StartMotorTask+0x1c8>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d104      	bne.n	80017e2 <StartMotorTask+0x176>
	{
		//Disable Drive
		HAL_GPIO_WritePin(GPIOA, DRIVE_ENB_Pin, GPIO_PIN_SET);
 80017d8:	2201      	movs	r2, #1
 80017da:	2110      	movs	r1, #16
 80017dc:	4818      	ldr	r0, [pc, #96]	; (8001840 <StartMotorTask+0x1d4>)
 80017de:	f000 fdf3 	bl	80023c8 <HAL_GPIO_WritePin>
	}


	prev_input_distance = input_distance;
 80017e2:	4b0f      	ldr	r3, [pc, #60]	; (8001820 <StartMotorTask+0x1b4>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a14      	ldr	r2, [pc, #80]	; (8001838 <StartMotorTask+0x1cc>)
 80017e8:	6013      	str	r3, [r2, #0]
	prevstepsToMove = stepsToMove;
 80017ea:	4b12      	ldr	r3, [pc, #72]	; (8001834 <StartMotorTask+0x1c8>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a13      	ldr	r2, [pc, #76]	; (800183c <StartMotorTask+0x1d0>)
 80017f0:	6013      	str	r3, [r2, #0]

	osDelay(20);
 80017f2:	2014      	movs	r0, #20
 80017f4:	f003 fd4d 	bl	8005292 <osDelay>
	  rpm = Holding_Registers_Database[0];
 80017f8:	e747      	b.n	800168a <StartMotorTask+0x1e>
 80017fa:	bf00      	nop
 80017fc:	0800b5f0 	.word	0x0800b5f0
 8001800:	20000014 	.word	0x20000014
 8001804:	20000550 	.word	0x20000550
 8001808:	20000554 	.word	0x20000554
 800180c:	20000560 	.word	0x20000560
 8001810:	20000558 	.word	0x20000558
 8001814:	2000055c 	.word	0x2000055c
 8001818:	20000544 	.word	0x20000544
 800181c:	20000568 	.word	0x20000568
 8001820:	20000564 	.word	0x20000564
 8001824:	20000000 	.word	0x20000000
 8001828:	20000004 	.word	0x20000004
 800182c:	2000056c 	.word	0x2000056c
 8001830:	20000570 	.word	0x20000570
 8001834:	20000574 	.word	0x20000574
 8001838:	20000548 	.word	0x20000548
 800183c:	2000054c 	.word	0x2000054c
 8001840:	40020000 	.word	0x40020000

08001844 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001854:	d101      	bne.n	800185a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001856:	f000 fa63 	bl	8001d20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800185a:	bf00      	nop
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}

08001862 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001862:	b480      	push	{r7}
 8001864:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001866:	b672      	cpsid	i
}
 8001868:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800186a:	e7fe      	b.n	800186a <Error_Handler+0x8>

0800186c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	607b      	str	r3, [r7, #4]
 8001876:	4b12      	ldr	r3, [pc, #72]	; (80018c0 <HAL_MspInit+0x54>)
 8001878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800187a:	4a11      	ldr	r2, [pc, #68]	; (80018c0 <HAL_MspInit+0x54>)
 800187c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001880:	6453      	str	r3, [r2, #68]	; 0x44
 8001882:	4b0f      	ldr	r3, [pc, #60]	; (80018c0 <HAL_MspInit+0x54>)
 8001884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001886:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800188a:	607b      	str	r3, [r7, #4]
 800188c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	603b      	str	r3, [r7, #0]
 8001892:	4b0b      	ldr	r3, [pc, #44]	; (80018c0 <HAL_MspInit+0x54>)
 8001894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001896:	4a0a      	ldr	r2, [pc, #40]	; (80018c0 <HAL_MspInit+0x54>)
 8001898:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800189c:	6413      	str	r3, [r2, #64]	; 0x40
 800189e:	4b08      	ldr	r3, [pc, #32]	; (80018c0 <HAL_MspInit+0x54>)
 80018a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018a6:	603b      	str	r3, [r7, #0]
 80018a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80018aa:	2200      	movs	r2, #0
 80018ac:	210f      	movs	r1, #15
 80018ae:	f06f 0001 	mvn.w	r0, #1
 80018b2:	f000 fb31 	bl	8001f18 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018b6:	bf00      	nop
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	40023800 	.word	0x40023800

080018c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a0b      	ldr	r2, [pc, #44]	; (8001900 <HAL_TIM_Base_MspInit+0x3c>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d10d      	bne.n	80018f2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018d6:	2300      	movs	r3, #0
 80018d8:	60fb      	str	r3, [r7, #12]
 80018da:	4b0a      	ldr	r3, [pc, #40]	; (8001904 <HAL_TIM_Base_MspInit+0x40>)
 80018dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018de:	4a09      	ldr	r2, [pc, #36]	; (8001904 <HAL_TIM_Base_MspInit+0x40>)
 80018e0:	f043 0301 	orr.w	r3, r3, #1
 80018e4:	6453      	str	r3, [r2, #68]	; 0x44
 80018e6:	4b07      	ldr	r3, [pc, #28]	; (8001904 <HAL_TIM_Base_MspInit+0x40>)
 80018e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ea:	f003 0301 	and.w	r3, r3, #1
 80018ee:	60fb      	str	r3, [r7, #12]
 80018f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80018f2:	bf00      	nop
 80018f4:	3714      	adds	r7, #20
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	40010000 	.word	0x40010000
 8001904:	40023800 	.word	0x40023800

08001908 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b08a      	sub	sp, #40	; 0x28
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001910:	f107 0314 	add.w	r3, r7, #20
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	609a      	str	r2, [r3, #8]
 800191c:	60da      	str	r2, [r3, #12]
 800191e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a1d      	ldr	r2, [pc, #116]	; (800199c <HAL_UART_MspInit+0x94>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d134      	bne.n	8001994 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	613b      	str	r3, [r7, #16]
 800192e:	4b1c      	ldr	r3, [pc, #112]	; (80019a0 <HAL_UART_MspInit+0x98>)
 8001930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001932:	4a1b      	ldr	r2, [pc, #108]	; (80019a0 <HAL_UART_MspInit+0x98>)
 8001934:	f043 0310 	orr.w	r3, r3, #16
 8001938:	6453      	str	r3, [r2, #68]	; 0x44
 800193a:	4b19      	ldr	r3, [pc, #100]	; (80019a0 <HAL_UART_MspInit+0x98>)
 800193c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800193e:	f003 0310 	and.w	r3, r3, #16
 8001942:	613b      	str	r3, [r7, #16]
 8001944:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	60fb      	str	r3, [r7, #12]
 800194a:	4b15      	ldr	r3, [pc, #84]	; (80019a0 <HAL_UART_MspInit+0x98>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	4a14      	ldr	r2, [pc, #80]	; (80019a0 <HAL_UART_MspInit+0x98>)
 8001950:	f043 0301 	orr.w	r3, r3, #1
 8001954:	6313      	str	r3, [r2, #48]	; 0x30
 8001956:	4b12      	ldr	r3, [pc, #72]	; (80019a0 <HAL_UART_MspInit+0x98>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	60fb      	str	r3, [r7, #12]
 8001960:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001962:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001966:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001968:	2302      	movs	r3, #2
 800196a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001970:	2303      	movs	r3, #3
 8001972:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001974:	2307      	movs	r3, #7
 8001976:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001978:	f107 0314 	add.w	r3, r7, #20
 800197c:	4619      	mov	r1, r3
 800197e:	4809      	ldr	r0, [pc, #36]	; (80019a4 <HAL_UART_MspInit+0x9c>)
 8001980:	f000 fb86 	bl	8002090 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001984:	2200      	movs	r2, #0
 8001986:	2105      	movs	r1, #5
 8001988:	2025      	movs	r0, #37	; 0x25
 800198a:	f000 fac5 	bl	8001f18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800198e:	2025      	movs	r0, #37	; 0x25
 8001990:	f000 fade 	bl	8001f50 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001994:	bf00      	nop
 8001996:	3728      	adds	r7, #40	; 0x28
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	40011000 	.word	0x40011000
 80019a0:	40023800 	.word	0x40023800
 80019a4:	40020000 	.word	0x40020000

080019a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b08e      	sub	sp, #56	; 0x38
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80019b0:	2300      	movs	r3, #0
 80019b2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80019b4:	2300      	movs	r3, #0
 80019b6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80019b8:	2300      	movs	r3, #0
 80019ba:	60fb      	str	r3, [r7, #12]
 80019bc:	4b34      	ldr	r3, [pc, #208]	; (8001a90 <HAL_InitTick+0xe8>)
 80019be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c0:	4a33      	ldr	r2, [pc, #204]	; (8001a90 <HAL_InitTick+0xe8>)
 80019c2:	f043 0301 	orr.w	r3, r3, #1
 80019c6:	6413      	str	r3, [r2, #64]	; 0x40
 80019c8:	4b31      	ldr	r3, [pc, #196]	; (8001a90 <HAL_InitTick+0xe8>)
 80019ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019cc:	f003 0301 	and.w	r3, r3, #1
 80019d0:	60fb      	str	r3, [r7, #12]
 80019d2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80019d4:	f107 0210 	add.w	r2, r7, #16
 80019d8:	f107 0314 	add.w	r3, r7, #20
 80019dc:	4611      	mov	r1, r2
 80019de:	4618      	mov	r0, r3
 80019e0:	f001 f9bc 	bl	8002d5c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80019e4:	6a3b      	ldr	r3, [r7, #32]
 80019e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80019e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d103      	bne.n	80019f6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80019ee:	f001 f98d 	bl	8002d0c <HAL_RCC_GetPCLK1Freq>
 80019f2:	6378      	str	r0, [r7, #52]	; 0x34
 80019f4:	e004      	b.n	8001a00 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80019f6:	f001 f989 	bl	8002d0c <HAL_RCC_GetPCLK1Freq>
 80019fa:	4603      	mov	r3, r0
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a02:	4a24      	ldr	r2, [pc, #144]	; (8001a94 <HAL_InitTick+0xec>)
 8001a04:	fba2 2303 	umull	r2, r3, r2, r3
 8001a08:	0c9b      	lsrs	r3, r3, #18
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001a0e:	4b22      	ldr	r3, [pc, #136]	; (8001a98 <HAL_InitTick+0xf0>)
 8001a10:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a14:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001a16:	4b20      	ldr	r3, [pc, #128]	; (8001a98 <HAL_InitTick+0xf0>)
 8001a18:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001a1c:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001a1e:	4a1e      	ldr	r2, [pc, #120]	; (8001a98 <HAL_InitTick+0xf0>)
 8001a20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a22:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001a24:	4b1c      	ldr	r3, [pc, #112]	; (8001a98 <HAL_InitTick+0xf0>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a2a:	4b1b      	ldr	r3, [pc, #108]	; (8001a98 <HAL_InitTick+0xf0>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a30:	4b19      	ldr	r3, [pc, #100]	; (8001a98 <HAL_InitTick+0xf0>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8001a36:	4818      	ldr	r0, [pc, #96]	; (8001a98 <HAL_InitTick+0xf0>)
 8001a38:	f001 f9c2 	bl	8002dc0 <HAL_TIM_Base_Init>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001a42:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d11b      	bne.n	8001a82 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8001a4a:	4813      	ldr	r0, [pc, #76]	; (8001a98 <HAL_InitTick+0xf0>)
 8001a4c:	f001 fa62 	bl	8002f14 <HAL_TIM_Base_Start_IT>
 8001a50:	4603      	mov	r3, r0
 8001a52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001a56:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d111      	bne.n	8001a82 <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a5e:	201c      	movs	r0, #28
 8001a60:	f000 fa76 	bl	8001f50 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2b0f      	cmp	r3, #15
 8001a68:	d808      	bhi.n	8001a7c <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	6879      	ldr	r1, [r7, #4]
 8001a6e:	201c      	movs	r0, #28
 8001a70:	f000 fa52 	bl	8001f18 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a74:	4a09      	ldr	r2, [pc, #36]	; (8001a9c <HAL_InitTick+0xf4>)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6013      	str	r3, [r2, #0]
 8001a7a:	e002      	b.n	8001a82 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001a82:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3738      	adds	r7, #56	; 0x38
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40023800 	.word	0x40023800
 8001a94:	431bde83 	.word	0x431bde83
 8001a98:	2000060c 	.word	0x2000060c
 8001a9c:	2000000c 	.word	0x2000000c

08001aa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001aa4:	e7fe      	b.n	8001aa4 <NMI_Handler+0x4>

08001aa6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aaa:	e7fe      	b.n	8001aaa <HardFault_Handler+0x4>

08001aac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ab0:	e7fe      	b.n	8001ab0 <MemManage_Handler+0x4>

08001ab2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ab6:	e7fe      	b.n	8001ab6 <BusFault_Handler+0x4>

08001ab8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001abc:	e7fe      	b.n	8001abc <UsageFault_Handler+0x4>

08001abe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ac2:	bf00      	nop
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_A_Pin);
 8001ad0:	2001      	movs	r0, #1
 8001ad2:	f000 fc93 	bl	80023fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}

08001ada <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001ada:	b580      	push	{r7, lr}
 8001adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_B_Pin);
 8001ade:	2002      	movs	r0, #2
 8001ae0:	f000 fc8c 	bl	80023fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001ae4:	bf00      	nop
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001aec:	4802      	ldr	r0, [pc, #8]	; (8001af8 <TIM2_IRQHandler+0x10>)
 8001aee:	f001 fa73 	bl	8002fd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001af2:	bf00      	nop
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	2000060c 	.word	0x2000060c

08001afc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b00:	4802      	ldr	r0, [pc, #8]	; (8001b0c <USART1_IRQHandler+0x10>)
 8001b02:	f001 ff41 	bl	8003988 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001b06:	bf00      	nop
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	200005c0 	.word	0x200005c0

08001b10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  return 1;
 8001b14:	2301      	movs	r3, #1
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <_kill>:

int _kill(int pid, int sig)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b2a:	f005 f817 	bl	8006b5c <__errno>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2216      	movs	r2, #22
 8001b32:	601a      	str	r2, [r3, #0]
  return -1;
 8001b34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3708      	adds	r7, #8
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <_exit>:

void _exit (int status)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b48:	f04f 31ff 	mov.w	r1, #4294967295
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	f7ff ffe7 	bl	8001b20 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b52:	e7fe      	b.n	8001b52 <_exit+0x12>

08001b54 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b60:	2300      	movs	r3, #0
 8001b62:	617b      	str	r3, [r7, #20]
 8001b64:	e00a      	b.n	8001b7c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b66:	f3af 8000 	nop.w
 8001b6a:	4601      	mov	r1, r0
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	1c5a      	adds	r2, r3, #1
 8001b70:	60ba      	str	r2, [r7, #8]
 8001b72:	b2ca      	uxtb	r2, r1
 8001b74:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	617b      	str	r3, [r7, #20]
 8001b7c:	697a      	ldr	r2, [r7, #20]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	dbf0      	blt.n	8001b66 <_read+0x12>
  }

  return len;
 8001b84:	687b      	ldr	r3, [r7, #4]
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3718      	adds	r7, #24
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <_close>:
  }
  return len;
}

int _close(int file)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	b083      	sub	sp, #12
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b96:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr

08001ba6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	b083      	sub	sp, #12
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
 8001bae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bb6:	605a      	str	r2, [r3, #4]
  return 0;
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	370c      	adds	r7, #12
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr

08001bc6 <_isatty>:

int _isatty(int file)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	b083      	sub	sp, #12
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bce:	2301      	movs	r3, #1
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	370c      	adds	r7, #12
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr

08001bdc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b085      	sub	sp, #20
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	60f8      	str	r0, [r7, #12]
 8001be4:	60b9      	str	r1, [r7, #8]
 8001be6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001be8:	2300      	movs	r3, #0
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3714      	adds	r7, #20
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
	...

08001bf8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c00:	4a14      	ldr	r2, [pc, #80]	; (8001c54 <_sbrk+0x5c>)
 8001c02:	4b15      	ldr	r3, [pc, #84]	; (8001c58 <_sbrk+0x60>)
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c0c:	4b13      	ldr	r3, [pc, #76]	; (8001c5c <_sbrk+0x64>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d102      	bne.n	8001c1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c14:	4b11      	ldr	r3, [pc, #68]	; (8001c5c <_sbrk+0x64>)
 8001c16:	4a12      	ldr	r2, [pc, #72]	; (8001c60 <_sbrk+0x68>)
 8001c18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c1a:	4b10      	ldr	r3, [pc, #64]	; (8001c5c <_sbrk+0x64>)
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4413      	add	r3, r2
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d207      	bcs.n	8001c38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c28:	f004 ff98 	bl	8006b5c <__errno>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	220c      	movs	r2, #12
 8001c30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c32:	f04f 33ff 	mov.w	r3, #4294967295
 8001c36:	e009      	b.n	8001c4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c38:	4b08      	ldr	r3, [pc, #32]	; (8001c5c <_sbrk+0x64>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c3e:	4b07      	ldr	r3, [pc, #28]	; (8001c5c <_sbrk+0x64>)
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4413      	add	r3, r2
 8001c46:	4a05      	ldr	r2, [pc, #20]	; (8001c5c <_sbrk+0x64>)
 8001c48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3718      	adds	r7, #24
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	20020000 	.word	0x20020000
 8001c58:	00000400 	.word	0x00000400
 8001c5c:	20000654 	.word	0x20000654
 8001c60:	200045d8 	.word	0x200045d8

08001c64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c68:	4b06      	ldr	r3, [pc, #24]	; (8001c84 <SystemInit+0x20>)
 8001c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c6e:	4a05      	ldr	r2, [pc, #20]	; (8001c84 <SystemInit+0x20>)
 8001c70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c78:	bf00      	nop
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	e000ed00 	.word	0xe000ed00

08001c88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cc0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c8c:	480d      	ldr	r0, [pc, #52]	; (8001cc4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c8e:	490e      	ldr	r1, [pc, #56]	; (8001cc8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c90:	4a0e      	ldr	r2, [pc, #56]	; (8001ccc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c94:	e002      	b.n	8001c9c <LoopCopyDataInit>

08001c96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c9a:	3304      	adds	r3, #4

08001c9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ca0:	d3f9      	bcc.n	8001c96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ca2:	4a0b      	ldr	r2, [pc, #44]	; (8001cd0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ca4:	4c0b      	ldr	r4, [pc, #44]	; (8001cd4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001ca6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ca8:	e001      	b.n	8001cae <LoopFillZerobss>

08001caa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001caa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cac:	3204      	adds	r2, #4

08001cae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cb0:	d3fb      	bcc.n	8001caa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001cb2:	f7ff ffd7 	bl	8001c64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cb6:	f004 ff57 	bl	8006b68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cba:	f7ff fa77 	bl	80011ac <main>
  bx  lr    
 8001cbe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001cc0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cc8:	200002d0 	.word	0x200002d0
  ldr r2, =_sidata
 8001ccc:	0800bb04 	.word	0x0800bb04
  ldr r2, =_sbss
 8001cd0:	200002d0 	.word	0x200002d0
  ldr r4, =_ebss
 8001cd4:	200045d4 	.word	0x200045d4

08001cd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cd8:	e7fe      	b.n	8001cd8 <ADC_IRQHandler>
	...

08001cdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ce0:	4b0e      	ldr	r3, [pc, #56]	; (8001d1c <HAL_Init+0x40>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a0d      	ldr	r2, [pc, #52]	; (8001d1c <HAL_Init+0x40>)
 8001ce6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001cec:	4b0b      	ldr	r3, [pc, #44]	; (8001d1c <HAL_Init+0x40>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a0a      	ldr	r2, [pc, #40]	; (8001d1c <HAL_Init+0x40>)
 8001cf2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cf6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cf8:	4b08      	ldr	r3, [pc, #32]	; (8001d1c <HAL_Init+0x40>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a07      	ldr	r2, [pc, #28]	; (8001d1c <HAL_Init+0x40>)
 8001cfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d04:	2003      	movs	r0, #3
 8001d06:	f000 f8fc 	bl	8001f02 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d0a:	200f      	movs	r0, #15
 8001d0c:	f7ff fe4c 	bl	80019a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d10:	f7ff fdac 	bl	800186c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d14:	2300      	movs	r3, #0
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40023c00 	.word	0x40023c00

08001d20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d24:	4b06      	ldr	r3, [pc, #24]	; (8001d40 <HAL_IncTick+0x20>)
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	461a      	mov	r2, r3
 8001d2a:	4b06      	ldr	r3, [pc, #24]	; (8001d44 <HAL_IncTick+0x24>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4413      	add	r3, r2
 8001d30:	4a04      	ldr	r2, [pc, #16]	; (8001d44 <HAL_IncTick+0x24>)
 8001d32:	6013      	str	r3, [r2, #0]
}
 8001d34:	bf00      	nop
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	20000010 	.word	0x20000010
 8001d44:	20000658 	.word	0x20000658

08001d48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d4c:	4b03      	ldr	r3, [pc, #12]	; (8001d5c <HAL_GetTick+0x14>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	20000658 	.word	0x20000658

08001d60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d68:	f7ff ffee 	bl	8001d48 <HAL_GetTick>
 8001d6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d78:	d005      	beq.n	8001d86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d7a:	4b0a      	ldr	r3, [pc, #40]	; (8001da4 <HAL_Delay+0x44>)
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	461a      	mov	r2, r3
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	4413      	add	r3, r2
 8001d84:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d86:	bf00      	nop
 8001d88:	f7ff ffde 	bl	8001d48 <HAL_GetTick>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	68fa      	ldr	r2, [r7, #12]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d8f7      	bhi.n	8001d88 <HAL_Delay+0x28>
  {
  }
}
 8001d98:	bf00      	nop
 8001d9a:	bf00      	nop
 8001d9c:	3710      	adds	r7, #16
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	20000010 	.word	0x20000010

08001da8 <__NVIC_SetPriorityGrouping>:
{
 8001da8:	b480      	push	{r7}
 8001daa:	b085      	sub	sp, #20
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f003 0307 	and.w	r3, r3, #7
 8001db6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001db8:	4b0c      	ldr	r3, [pc, #48]	; (8001dec <__NVIC_SetPriorityGrouping+0x44>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dbe:	68ba      	ldr	r2, [r7, #8]
 8001dc0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001dd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dda:	4a04      	ldr	r2, [pc, #16]	; (8001dec <__NVIC_SetPriorityGrouping+0x44>)
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	60d3      	str	r3, [r2, #12]
}
 8001de0:	bf00      	nop
 8001de2:	3714      	adds	r7, #20
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr
 8001dec:	e000ed00 	.word	0xe000ed00

08001df0 <__NVIC_GetPriorityGrouping>:
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001df4:	4b04      	ldr	r3, [pc, #16]	; (8001e08 <__NVIC_GetPriorityGrouping+0x18>)
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	0a1b      	lsrs	r3, r3, #8
 8001dfa:	f003 0307 	and.w	r3, r3, #7
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr
 8001e08:	e000ed00 	.word	0xe000ed00

08001e0c <__NVIC_EnableIRQ>:
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	db0b      	blt.n	8001e36 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e1e:	79fb      	ldrb	r3, [r7, #7]
 8001e20:	f003 021f 	and.w	r2, r3, #31
 8001e24:	4907      	ldr	r1, [pc, #28]	; (8001e44 <__NVIC_EnableIRQ+0x38>)
 8001e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2a:	095b      	lsrs	r3, r3, #5
 8001e2c:	2001      	movs	r0, #1
 8001e2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001e36:	bf00      	nop
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	e000e100 	.word	0xe000e100

08001e48 <__NVIC_SetPriority>:
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	4603      	mov	r3, r0
 8001e50:	6039      	str	r1, [r7, #0]
 8001e52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	db0a      	blt.n	8001e72 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	b2da      	uxtb	r2, r3
 8001e60:	490c      	ldr	r1, [pc, #48]	; (8001e94 <__NVIC_SetPriority+0x4c>)
 8001e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e66:	0112      	lsls	r2, r2, #4
 8001e68:	b2d2      	uxtb	r2, r2
 8001e6a:	440b      	add	r3, r1
 8001e6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001e70:	e00a      	b.n	8001e88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	b2da      	uxtb	r2, r3
 8001e76:	4908      	ldr	r1, [pc, #32]	; (8001e98 <__NVIC_SetPriority+0x50>)
 8001e78:	79fb      	ldrb	r3, [r7, #7]
 8001e7a:	f003 030f 	and.w	r3, r3, #15
 8001e7e:	3b04      	subs	r3, #4
 8001e80:	0112      	lsls	r2, r2, #4
 8001e82:	b2d2      	uxtb	r2, r2
 8001e84:	440b      	add	r3, r1
 8001e86:	761a      	strb	r2, [r3, #24]
}
 8001e88:	bf00      	nop
 8001e8a:	370c      	adds	r7, #12
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr
 8001e94:	e000e100 	.word	0xe000e100
 8001e98:	e000ed00 	.word	0xe000ed00

08001e9c <NVIC_EncodePriority>:
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b089      	sub	sp, #36	; 0x24
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	60f8      	str	r0, [r7, #12]
 8001ea4:	60b9      	str	r1, [r7, #8]
 8001ea6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f003 0307 	and.w	r3, r3, #7
 8001eae:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	f1c3 0307 	rsb	r3, r3, #7
 8001eb6:	2b04      	cmp	r3, #4
 8001eb8:	bf28      	it	cs
 8001eba:	2304      	movcs	r3, #4
 8001ebc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	3304      	adds	r3, #4
 8001ec2:	2b06      	cmp	r3, #6
 8001ec4:	d902      	bls.n	8001ecc <NVIC_EncodePriority+0x30>
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	3b03      	subs	r3, #3
 8001eca:	e000      	b.n	8001ece <NVIC_EncodePriority+0x32>
 8001ecc:	2300      	movs	r3, #0
 8001ece:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ed4:	69bb      	ldr	r3, [r7, #24]
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	43da      	mvns	r2, r3
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	401a      	ands	r2, r3
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ee4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	fa01 f303 	lsl.w	r3, r1, r3
 8001eee:	43d9      	mvns	r1, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ef4:	4313      	orrs	r3, r2
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3724      	adds	r7, #36	; 0x24
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b082      	sub	sp, #8
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7ff ff4c 	bl	8001da8 <__NVIC_SetPriorityGrouping>
}
 8001f10:	bf00      	nop
 8001f12:	3708      	adds	r7, #8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	4603      	mov	r3, r0
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
 8001f24:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f26:	2300      	movs	r3, #0
 8001f28:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f2a:	f7ff ff61 	bl	8001df0 <__NVIC_GetPriorityGrouping>
 8001f2e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f30:	687a      	ldr	r2, [r7, #4]
 8001f32:	68b9      	ldr	r1, [r7, #8]
 8001f34:	6978      	ldr	r0, [r7, #20]
 8001f36:	f7ff ffb1 	bl	8001e9c <NVIC_EncodePriority>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f40:	4611      	mov	r1, r2
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff ff80 	bl	8001e48 <__NVIC_SetPriority>
}
 8001f48:	bf00      	nop
 8001f4a:	3718      	adds	r7, #24
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	4603      	mov	r3, r0
 8001f58:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7ff ff54 	bl	8001e0c <__NVIC_EnableIRQ>
}
 8001f64:	bf00      	nop
 8001f66:	3708      	adds	r7, #8
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f78:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001f7a:	f7ff fee5 	bl	8001d48 <HAL_GetTick>
 8001f7e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d008      	beq.n	8001f9e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2280      	movs	r2, #128	; 0x80
 8001f90:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e052      	b.n	8002044 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f022 0216 	bic.w	r2, r2, #22
 8001fac:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	695a      	ldr	r2, [r3, #20]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001fbc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d103      	bne.n	8001fce <HAL_DMA_Abort+0x62>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d007      	beq.n	8001fde <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f022 0208 	bic.w	r2, r2, #8
 8001fdc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f022 0201 	bic.w	r2, r2, #1
 8001fec:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fee:	e013      	b.n	8002018 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ff0:	f7ff feaa 	bl	8001d48 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	2b05      	cmp	r3, #5
 8001ffc:	d90c      	bls.n	8002018 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2220      	movs	r2, #32
 8002002:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2203      	movs	r2, #3
 8002008:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2200      	movs	r2, #0
 8002010:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002014:	2303      	movs	r3, #3
 8002016:	e015      	b.n	8002044 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0301 	and.w	r3, r3, #1
 8002022:	2b00      	cmp	r3, #0
 8002024:	d1e4      	bne.n	8001ff0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800202a:	223f      	movs	r2, #63	; 0x3f
 800202c:	409a      	lsls	r2, r3
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2201      	movs	r2, #1
 8002036:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002042:	2300      	movs	r3, #0
}
 8002044:	4618      	mov	r0, r3
 8002046:	3710      	adds	r7, #16
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}

0800204c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800205a:	b2db      	uxtb	r3, r3
 800205c:	2b02      	cmp	r3, #2
 800205e:	d004      	beq.n	800206a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2280      	movs	r2, #128	; 0x80
 8002064:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e00c      	b.n	8002084 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2205      	movs	r2, #5
 800206e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f022 0201 	bic.w	r2, r2, #1
 8002080:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002082:	2300      	movs	r3, #0
}
 8002084:	4618      	mov	r0, r3
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002090:	b480      	push	{r7}
 8002092:	b089      	sub	sp, #36	; 0x24
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800209a:	2300      	movs	r3, #0
 800209c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800209e:	2300      	movs	r3, #0
 80020a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80020a2:	2300      	movs	r3, #0
 80020a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020a6:	2300      	movs	r3, #0
 80020a8:	61fb      	str	r3, [r7, #28]
 80020aa:	e159      	b.n	8002360 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80020ac:	2201      	movs	r2, #1
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	697a      	ldr	r2, [r7, #20]
 80020bc:	4013      	ands	r3, r2
 80020be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	f040 8148 	bne.w	800235a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f003 0303 	and.w	r3, r3, #3
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d005      	beq.n	80020e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d130      	bne.n	8002144 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	005b      	lsls	r3, r3, #1
 80020ec:	2203      	movs	r2, #3
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	43db      	mvns	r3, r3
 80020f4:	69ba      	ldr	r2, [r7, #24]
 80020f6:	4013      	ands	r3, r2
 80020f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	68da      	ldr	r2, [r3, #12]
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	fa02 f303 	lsl.w	r3, r2, r3
 8002106:	69ba      	ldr	r2, [r7, #24]
 8002108:	4313      	orrs	r3, r2
 800210a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002118:	2201      	movs	r2, #1
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	fa02 f303 	lsl.w	r3, r2, r3
 8002120:	43db      	mvns	r3, r3
 8002122:	69ba      	ldr	r2, [r7, #24]
 8002124:	4013      	ands	r3, r2
 8002126:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	091b      	lsrs	r3, r3, #4
 800212e:	f003 0201 	and.w	r2, r3, #1
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	4313      	orrs	r3, r2
 800213c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f003 0303 	and.w	r3, r3, #3
 800214c:	2b03      	cmp	r3, #3
 800214e:	d017      	beq.n	8002180 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	2203      	movs	r2, #3
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	43db      	mvns	r3, r3
 8002162:	69ba      	ldr	r2, [r7, #24]
 8002164:	4013      	ands	r3, r2
 8002166:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	689a      	ldr	r2, [r3, #8]
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	4313      	orrs	r3, r2
 8002178:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f003 0303 	and.w	r3, r3, #3
 8002188:	2b02      	cmp	r3, #2
 800218a:	d123      	bne.n	80021d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	08da      	lsrs	r2, r3, #3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	3208      	adds	r2, #8
 8002194:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002198:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	f003 0307 	and.w	r3, r3, #7
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	220f      	movs	r2, #15
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	43db      	mvns	r3, r3
 80021aa:	69ba      	ldr	r2, [r7, #24]
 80021ac:	4013      	ands	r3, r2
 80021ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	691a      	ldr	r2, [r3, #16]
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	f003 0307 	and.w	r3, r3, #7
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	fa02 f303 	lsl.w	r3, r2, r3
 80021c0:	69ba      	ldr	r2, [r7, #24]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	08da      	lsrs	r2, r3, #3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	3208      	adds	r2, #8
 80021ce:	69b9      	ldr	r1, [r7, #24]
 80021d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	2203      	movs	r2, #3
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	43db      	mvns	r3, r3
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	4013      	ands	r3, r2
 80021ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f003 0203 	and.w	r2, r3, #3
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	fa02 f303 	lsl.w	r3, r2, r3
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	4313      	orrs	r3, r2
 8002200:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002210:	2b00      	cmp	r3, #0
 8002212:	f000 80a2 	beq.w	800235a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	60fb      	str	r3, [r7, #12]
 800221a:	4b57      	ldr	r3, [pc, #348]	; (8002378 <HAL_GPIO_Init+0x2e8>)
 800221c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221e:	4a56      	ldr	r2, [pc, #344]	; (8002378 <HAL_GPIO_Init+0x2e8>)
 8002220:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002224:	6453      	str	r3, [r2, #68]	; 0x44
 8002226:	4b54      	ldr	r3, [pc, #336]	; (8002378 <HAL_GPIO_Init+0x2e8>)
 8002228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800222a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800222e:	60fb      	str	r3, [r7, #12]
 8002230:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002232:	4a52      	ldr	r2, [pc, #328]	; (800237c <HAL_GPIO_Init+0x2ec>)
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	089b      	lsrs	r3, r3, #2
 8002238:	3302      	adds	r3, #2
 800223a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800223e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	f003 0303 	and.w	r3, r3, #3
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	220f      	movs	r2, #15
 800224a:	fa02 f303 	lsl.w	r3, r2, r3
 800224e:	43db      	mvns	r3, r3
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	4013      	ands	r3, r2
 8002254:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a49      	ldr	r2, [pc, #292]	; (8002380 <HAL_GPIO_Init+0x2f0>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d019      	beq.n	8002292 <HAL_GPIO_Init+0x202>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a48      	ldr	r2, [pc, #288]	; (8002384 <HAL_GPIO_Init+0x2f4>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d013      	beq.n	800228e <HAL_GPIO_Init+0x1fe>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a47      	ldr	r2, [pc, #284]	; (8002388 <HAL_GPIO_Init+0x2f8>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d00d      	beq.n	800228a <HAL_GPIO_Init+0x1fa>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a46      	ldr	r2, [pc, #280]	; (800238c <HAL_GPIO_Init+0x2fc>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d007      	beq.n	8002286 <HAL_GPIO_Init+0x1f6>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a45      	ldr	r2, [pc, #276]	; (8002390 <HAL_GPIO_Init+0x300>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d101      	bne.n	8002282 <HAL_GPIO_Init+0x1f2>
 800227e:	2304      	movs	r3, #4
 8002280:	e008      	b.n	8002294 <HAL_GPIO_Init+0x204>
 8002282:	2307      	movs	r3, #7
 8002284:	e006      	b.n	8002294 <HAL_GPIO_Init+0x204>
 8002286:	2303      	movs	r3, #3
 8002288:	e004      	b.n	8002294 <HAL_GPIO_Init+0x204>
 800228a:	2302      	movs	r3, #2
 800228c:	e002      	b.n	8002294 <HAL_GPIO_Init+0x204>
 800228e:	2301      	movs	r3, #1
 8002290:	e000      	b.n	8002294 <HAL_GPIO_Init+0x204>
 8002292:	2300      	movs	r3, #0
 8002294:	69fa      	ldr	r2, [r7, #28]
 8002296:	f002 0203 	and.w	r2, r2, #3
 800229a:	0092      	lsls	r2, r2, #2
 800229c:	4093      	lsls	r3, r2
 800229e:	69ba      	ldr	r2, [r7, #24]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022a4:	4935      	ldr	r1, [pc, #212]	; (800237c <HAL_GPIO_Init+0x2ec>)
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	089b      	lsrs	r3, r3, #2
 80022aa:	3302      	adds	r3, #2
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022b2:	4b38      	ldr	r3, [pc, #224]	; (8002394 <HAL_GPIO_Init+0x304>)
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	43db      	mvns	r3, r3
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	4013      	ands	r3, r2
 80022c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d003      	beq.n	80022d6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80022ce:	69ba      	ldr	r2, [r7, #24]
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	4313      	orrs	r3, r2
 80022d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022d6:	4a2f      	ldr	r2, [pc, #188]	; (8002394 <HAL_GPIO_Init+0x304>)
 80022d8:	69bb      	ldr	r3, [r7, #24]
 80022da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022dc:	4b2d      	ldr	r3, [pc, #180]	; (8002394 <HAL_GPIO_Init+0x304>)
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	43db      	mvns	r3, r3
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	4013      	ands	r3, r2
 80022ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d003      	beq.n	8002300 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002300:	4a24      	ldr	r2, [pc, #144]	; (8002394 <HAL_GPIO_Init+0x304>)
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002306:	4b23      	ldr	r3, [pc, #140]	; (8002394 <HAL_GPIO_Init+0x304>)
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	43db      	mvns	r3, r3
 8002310:	69ba      	ldr	r2, [r7, #24]
 8002312:	4013      	ands	r3, r2
 8002314:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800231e:	2b00      	cmp	r3, #0
 8002320:	d003      	beq.n	800232a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002322:	69ba      	ldr	r2, [r7, #24]
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	4313      	orrs	r3, r2
 8002328:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800232a:	4a1a      	ldr	r2, [pc, #104]	; (8002394 <HAL_GPIO_Init+0x304>)
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002330:	4b18      	ldr	r3, [pc, #96]	; (8002394 <HAL_GPIO_Init+0x304>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	43db      	mvns	r3, r3
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	4013      	ands	r3, r2
 800233e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002348:	2b00      	cmp	r3, #0
 800234a:	d003      	beq.n	8002354 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	4313      	orrs	r3, r2
 8002352:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002354:	4a0f      	ldr	r2, [pc, #60]	; (8002394 <HAL_GPIO_Init+0x304>)
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	3301      	adds	r3, #1
 800235e:	61fb      	str	r3, [r7, #28]
 8002360:	69fb      	ldr	r3, [r7, #28]
 8002362:	2b0f      	cmp	r3, #15
 8002364:	f67f aea2 	bls.w	80020ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002368:	bf00      	nop
 800236a:	bf00      	nop
 800236c:	3724      	adds	r7, #36	; 0x24
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	40023800 	.word	0x40023800
 800237c:	40013800 	.word	0x40013800
 8002380:	40020000 	.word	0x40020000
 8002384:	40020400 	.word	0x40020400
 8002388:	40020800 	.word	0x40020800
 800238c:	40020c00 	.word	0x40020c00
 8002390:	40021000 	.word	0x40021000
 8002394:	40013c00 	.word	0x40013c00

08002398 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002398:	b480      	push	{r7}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	460b      	mov	r3, r1
 80023a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	691a      	ldr	r2, [r3, #16]
 80023a8:	887b      	ldrh	r3, [r7, #2]
 80023aa:	4013      	ands	r3, r2
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d002      	beq.n	80023b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80023b0:	2301      	movs	r3, #1
 80023b2:	73fb      	strb	r3, [r7, #15]
 80023b4:	e001      	b.n	80023ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80023b6:	2300      	movs	r3, #0
 80023b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80023ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3714      	adds	r7, #20
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	460b      	mov	r3, r1
 80023d2:	807b      	strh	r3, [r7, #2]
 80023d4:	4613      	mov	r3, r2
 80023d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023d8:	787b      	ldrb	r3, [r7, #1]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d003      	beq.n	80023e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023de:	887a      	ldrh	r2, [r7, #2]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80023e4:	e003      	b.n	80023ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80023e6:	887b      	ldrh	r3, [r7, #2]
 80023e8:	041a      	lsls	r2, r3, #16
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	619a      	str	r2, [r3, #24]
}
 80023ee:	bf00      	nop
 80023f0:	370c      	adds	r7, #12
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
	...

080023fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	4603      	mov	r3, r0
 8002404:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002406:	4b08      	ldr	r3, [pc, #32]	; (8002428 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002408:	695a      	ldr	r2, [r3, #20]
 800240a:	88fb      	ldrh	r3, [r7, #6]
 800240c:	4013      	ands	r3, r2
 800240e:	2b00      	cmp	r3, #0
 8002410:	d006      	beq.n	8002420 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002412:	4a05      	ldr	r2, [pc, #20]	; (8002428 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002414:	88fb      	ldrh	r3, [r7, #6]
 8002416:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002418:	88fb      	ldrh	r3, [r7, #6]
 800241a:	4618      	mov	r0, r3
 800241c:	f7fe fe80 	bl	8001120 <HAL_GPIO_EXTI_Callback>
  }
}
 8002420:	bf00      	nop
 8002422:	3708      	adds	r7, #8
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40013c00 	.word	0x40013c00

0800242c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b086      	sub	sp, #24
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d101      	bne.n	800243e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e267      	b.n	800290e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 0301 	and.w	r3, r3, #1
 8002446:	2b00      	cmp	r3, #0
 8002448:	d075      	beq.n	8002536 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800244a:	4b88      	ldr	r3, [pc, #544]	; (800266c <HAL_RCC_OscConfig+0x240>)
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	f003 030c 	and.w	r3, r3, #12
 8002452:	2b04      	cmp	r3, #4
 8002454:	d00c      	beq.n	8002470 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002456:	4b85      	ldr	r3, [pc, #532]	; (800266c <HAL_RCC_OscConfig+0x240>)
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800245e:	2b08      	cmp	r3, #8
 8002460:	d112      	bne.n	8002488 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002462:	4b82      	ldr	r3, [pc, #520]	; (800266c <HAL_RCC_OscConfig+0x240>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800246a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800246e:	d10b      	bne.n	8002488 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002470:	4b7e      	ldr	r3, [pc, #504]	; (800266c <HAL_RCC_OscConfig+0x240>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002478:	2b00      	cmp	r3, #0
 800247a:	d05b      	beq.n	8002534 <HAL_RCC_OscConfig+0x108>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d157      	bne.n	8002534 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e242      	b.n	800290e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002490:	d106      	bne.n	80024a0 <HAL_RCC_OscConfig+0x74>
 8002492:	4b76      	ldr	r3, [pc, #472]	; (800266c <HAL_RCC_OscConfig+0x240>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a75      	ldr	r2, [pc, #468]	; (800266c <HAL_RCC_OscConfig+0x240>)
 8002498:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800249c:	6013      	str	r3, [r2, #0]
 800249e:	e01d      	b.n	80024dc <HAL_RCC_OscConfig+0xb0>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024a8:	d10c      	bne.n	80024c4 <HAL_RCC_OscConfig+0x98>
 80024aa:	4b70      	ldr	r3, [pc, #448]	; (800266c <HAL_RCC_OscConfig+0x240>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a6f      	ldr	r2, [pc, #444]	; (800266c <HAL_RCC_OscConfig+0x240>)
 80024b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024b4:	6013      	str	r3, [r2, #0]
 80024b6:	4b6d      	ldr	r3, [pc, #436]	; (800266c <HAL_RCC_OscConfig+0x240>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a6c      	ldr	r2, [pc, #432]	; (800266c <HAL_RCC_OscConfig+0x240>)
 80024bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024c0:	6013      	str	r3, [r2, #0]
 80024c2:	e00b      	b.n	80024dc <HAL_RCC_OscConfig+0xb0>
 80024c4:	4b69      	ldr	r3, [pc, #420]	; (800266c <HAL_RCC_OscConfig+0x240>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a68      	ldr	r2, [pc, #416]	; (800266c <HAL_RCC_OscConfig+0x240>)
 80024ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024ce:	6013      	str	r3, [r2, #0]
 80024d0:	4b66      	ldr	r3, [pc, #408]	; (800266c <HAL_RCC_OscConfig+0x240>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a65      	ldr	r2, [pc, #404]	; (800266c <HAL_RCC_OscConfig+0x240>)
 80024d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d013      	beq.n	800250c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e4:	f7ff fc30 	bl	8001d48 <HAL_GetTick>
 80024e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024ea:	e008      	b.n	80024fe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024ec:	f7ff fc2c 	bl	8001d48 <HAL_GetTick>
 80024f0:	4602      	mov	r2, r0
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	2b64      	cmp	r3, #100	; 0x64
 80024f8:	d901      	bls.n	80024fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e207      	b.n	800290e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024fe:	4b5b      	ldr	r3, [pc, #364]	; (800266c <HAL_RCC_OscConfig+0x240>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d0f0      	beq.n	80024ec <HAL_RCC_OscConfig+0xc0>
 800250a:	e014      	b.n	8002536 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800250c:	f7ff fc1c 	bl	8001d48 <HAL_GetTick>
 8002510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002512:	e008      	b.n	8002526 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002514:	f7ff fc18 	bl	8001d48 <HAL_GetTick>
 8002518:	4602      	mov	r2, r0
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	2b64      	cmp	r3, #100	; 0x64
 8002520:	d901      	bls.n	8002526 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002522:	2303      	movs	r3, #3
 8002524:	e1f3      	b.n	800290e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002526:	4b51      	ldr	r3, [pc, #324]	; (800266c <HAL_RCC_OscConfig+0x240>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d1f0      	bne.n	8002514 <HAL_RCC_OscConfig+0xe8>
 8002532:	e000      	b.n	8002536 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002534:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0302 	and.w	r3, r3, #2
 800253e:	2b00      	cmp	r3, #0
 8002540:	d063      	beq.n	800260a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002542:	4b4a      	ldr	r3, [pc, #296]	; (800266c <HAL_RCC_OscConfig+0x240>)
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f003 030c 	and.w	r3, r3, #12
 800254a:	2b00      	cmp	r3, #0
 800254c:	d00b      	beq.n	8002566 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800254e:	4b47      	ldr	r3, [pc, #284]	; (800266c <HAL_RCC_OscConfig+0x240>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002556:	2b08      	cmp	r3, #8
 8002558:	d11c      	bne.n	8002594 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800255a:	4b44      	ldr	r3, [pc, #272]	; (800266c <HAL_RCC_OscConfig+0x240>)
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d116      	bne.n	8002594 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002566:	4b41      	ldr	r3, [pc, #260]	; (800266c <HAL_RCC_OscConfig+0x240>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0302 	and.w	r3, r3, #2
 800256e:	2b00      	cmp	r3, #0
 8002570:	d005      	beq.n	800257e <HAL_RCC_OscConfig+0x152>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	2b01      	cmp	r3, #1
 8002578:	d001      	beq.n	800257e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e1c7      	b.n	800290e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800257e:	4b3b      	ldr	r3, [pc, #236]	; (800266c <HAL_RCC_OscConfig+0x240>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	00db      	lsls	r3, r3, #3
 800258c:	4937      	ldr	r1, [pc, #220]	; (800266c <HAL_RCC_OscConfig+0x240>)
 800258e:	4313      	orrs	r3, r2
 8002590:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002592:	e03a      	b.n	800260a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d020      	beq.n	80025de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800259c:	4b34      	ldr	r3, [pc, #208]	; (8002670 <HAL_RCC_OscConfig+0x244>)
 800259e:	2201      	movs	r2, #1
 80025a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a2:	f7ff fbd1 	bl	8001d48 <HAL_GetTick>
 80025a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025a8:	e008      	b.n	80025bc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025aa:	f7ff fbcd 	bl	8001d48 <HAL_GetTick>
 80025ae:	4602      	mov	r2, r0
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d901      	bls.n	80025bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80025b8:	2303      	movs	r3, #3
 80025ba:	e1a8      	b.n	800290e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025bc:	4b2b      	ldr	r3, [pc, #172]	; (800266c <HAL_RCC_OscConfig+0x240>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 0302 	and.w	r3, r3, #2
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d0f0      	beq.n	80025aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025c8:	4b28      	ldr	r3, [pc, #160]	; (800266c <HAL_RCC_OscConfig+0x240>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	691b      	ldr	r3, [r3, #16]
 80025d4:	00db      	lsls	r3, r3, #3
 80025d6:	4925      	ldr	r1, [pc, #148]	; (800266c <HAL_RCC_OscConfig+0x240>)
 80025d8:	4313      	orrs	r3, r2
 80025da:	600b      	str	r3, [r1, #0]
 80025dc:	e015      	b.n	800260a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025de:	4b24      	ldr	r3, [pc, #144]	; (8002670 <HAL_RCC_OscConfig+0x244>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e4:	f7ff fbb0 	bl	8001d48 <HAL_GetTick>
 80025e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025ea:	e008      	b.n	80025fe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025ec:	f7ff fbac 	bl	8001d48 <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	2b02      	cmp	r3, #2
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e187      	b.n	800290e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025fe:	4b1b      	ldr	r3, [pc, #108]	; (800266c <HAL_RCC_OscConfig+0x240>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	2b00      	cmp	r3, #0
 8002608:	d1f0      	bne.n	80025ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0308 	and.w	r3, r3, #8
 8002612:	2b00      	cmp	r3, #0
 8002614:	d036      	beq.n	8002684 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	695b      	ldr	r3, [r3, #20]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d016      	beq.n	800264c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800261e:	4b15      	ldr	r3, [pc, #84]	; (8002674 <HAL_RCC_OscConfig+0x248>)
 8002620:	2201      	movs	r2, #1
 8002622:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002624:	f7ff fb90 	bl	8001d48 <HAL_GetTick>
 8002628:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800262a:	e008      	b.n	800263e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800262c:	f7ff fb8c 	bl	8001d48 <HAL_GetTick>
 8002630:	4602      	mov	r2, r0
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	2b02      	cmp	r3, #2
 8002638:	d901      	bls.n	800263e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e167      	b.n	800290e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800263e:	4b0b      	ldr	r3, [pc, #44]	; (800266c <HAL_RCC_OscConfig+0x240>)
 8002640:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002642:	f003 0302 	and.w	r3, r3, #2
 8002646:	2b00      	cmp	r3, #0
 8002648:	d0f0      	beq.n	800262c <HAL_RCC_OscConfig+0x200>
 800264a:	e01b      	b.n	8002684 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800264c:	4b09      	ldr	r3, [pc, #36]	; (8002674 <HAL_RCC_OscConfig+0x248>)
 800264e:	2200      	movs	r2, #0
 8002650:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002652:	f7ff fb79 	bl	8001d48 <HAL_GetTick>
 8002656:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002658:	e00e      	b.n	8002678 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800265a:	f7ff fb75 	bl	8001d48 <HAL_GetTick>
 800265e:	4602      	mov	r2, r0
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	2b02      	cmp	r3, #2
 8002666:	d907      	bls.n	8002678 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e150      	b.n	800290e <HAL_RCC_OscConfig+0x4e2>
 800266c:	40023800 	.word	0x40023800
 8002670:	42470000 	.word	0x42470000
 8002674:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002678:	4b88      	ldr	r3, [pc, #544]	; (800289c <HAL_RCC_OscConfig+0x470>)
 800267a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800267c:	f003 0302 	and.w	r3, r3, #2
 8002680:	2b00      	cmp	r3, #0
 8002682:	d1ea      	bne.n	800265a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0304 	and.w	r3, r3, #4
 800268c:	2b00      	cmp	r3, #0
 800268e:	f000 8097 	beq.w	80027c0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002692:	2300      	movs	r3, #0
 8002694:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002696:	4b81      	ldr	r3, [pc, #516]	; (800289c <HAL_RCC_OscConfig+0x470>)
 8002698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d10f      	bne.n	80026c2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026a2:	2300      	movs	r3, #0
 80026a4:	60bb      	str	r3, [r7, #8]
 80026a6:	4b7d      	ldr	r3, [pc, #500]	; (800289c <HAL_RCC_OscConfig+0x470>)
 80026a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026aa:	4a7c      	ldr	r2, [pc, #496]	; (800289c <HAL_RCC_OscConfig+0x470>)
 80026ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026b0:	6413      	str	r3, [r2, #64]	; 0x40
 80026b2:	4b7a      	ldr	r3, [pc, #488]	; (800289c <HAL_RCC_OscConfig+0x470>)
 80026b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026ba:	60bb      	str	r3, [r7, #8]
 80026bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026be:	2301      	movs	r3, #1
 80026c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026c2:	4b77      	ldr	r3, [pc, #476]	; (80028a0 <HAL_RCC_OscConfig+0x474>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d118      	bne.n	8002700 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026ce:	4b74      	ldr	r3, [pc, #464]	; (80028a0 <HAL_RCC_OscConfig+0x474>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a73      	ldr	r2, [pc, #460]	; (80028a0 <HAL_RCC_OscConfig+0x474>)
 80026d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026da:	f7ff fb35 	bl	8001d48 <HAL_GetTick>
 80026de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026e0:	e008      	b.n	80026f4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026e2:	f7ff fb31 	bl	8001d48 <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d901      	bls.n	80026f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e10c      	b.n	800290e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026f4:	4b6a      	ldr	r3, [pc, #424]	; (80028a0 <HAL_RCC_OscConfig+0x474>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d0f0      	beq.n	80026e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	2b01      	cmp	r3, #1
 8002706:	d106      	bne.n	8002716 <HAL_RCC_OscConfig+0x2ea>
 8002708:	4b64      	ldr	r3, [pc, #400]	; (800289c <HAL_RCC_OscConfig+0x470>)
 800270a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800270c:	4a63      	ldr	r2, [pc, #396]	; (800289c <HAL_RCC_OscConfig+0x470>)
 800270e:	f043 0301 	orr.w	r3, r3, #1
 8002712:	6713      	str	r3, [r2, #112]	; 0x70
 8002714:	e01c      	b.n	8002750 <HAL_RCC_OscConfig+0x324>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	2b05      	cmp	r3, #5
 800271c:	d10c      	bne.n	8002738 <HAL_RCC_OscConfig+0x30c>
 800271e:	4b5f      	ldr	r3, [pc, #380]	; (800289c <HAL_RCC_OscConfig+0x470>)
 8002720:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002722:	4a5e      	ldr	r2, [pc, #376]	; (800289c <HAL_RCC_OscConfig+0x470>)
 8002724:	f043 0304 	orr.w	r3, r3, #4
 8002728:	6713      	str	r3, [r2, #112]	; 0x70
 800272a:	4b5c      	ldr	r3, [pc, #368]	; (800289c <HAL_RCC_OscConfig+0x470>)
 800272c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800272e:	4a5b      	ldr	r2, [pc, #364]	; (800289c <HAL_RCC_OscConfig+0x470>)
 8002730:	f043 0301 	orr.w	r3, r3, #1
 8002734:	6713      	str	r3, [r2, #112]	; 0x70
 8002736:	e00b      	b.n	8002750 <HAL_RCC_OscConfig+0x324>
 8002738:	4b58      	ldr	r3, [pc, #352]	; (800289c <HAL_RCC_OscConfig+0x470>)
 800273a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800273c:	4a57      	ldr	r2, [pc, #348]	; (800289c <HAL_RCC_OscConfig+0x470>)
 800273e:	f023 0301 	bic.w	r3, r3, #1
 8002742:	6713      	str	r3, [r2, #112]	; 0x70
 8002744:	4b55      	ldr	r3, [pc, #340]	; (800289c <HAL_RCC_OscConfig+0x470>)
 8002746:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002748:	4a54      	ldr	r2, [pc, #336]	; (800289c <HAL_RCC_OscConfig+0x470>)
 800274a:	f023 0304 	bic.w	r3, r3, #4
 800274e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d015      	beq.n	8002784 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002758:	f7ff faf6 	bl	8001d48 <HAL_GetTick>
 800275c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800275e:	e00a      	b.n	8002776 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002760:	f7ff faf2 	bl	8001d48 <HAL_GetTick>
 8002764:	4602      	mov	r2, r0
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	f241 3288 	movw	r2, #5000	; 0x1388
 800276e:	4293      	cmp	r3, r2
 8002770:	d901      	bls.n	8002776 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e0cb      	b.n	800290e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002776:	4b49      	ldr	r3, [pc, #292]	; (800289c <HAL_RCC_OscConfig+0x470>)
 8002778:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800277a:	f003 0302 	and.w	r3, r3, #2
 800277e:	2b00      	cmp	r3, #0
 8002780:	d0ee      	beq.n	8002760 <HAL_RCC_OscConfig+0x334>
 8002782:	e014      	b.n	80027ae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002784:	f7ff fae0 	bl	8001d48 <HAL_GetTick>
 8002788:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800278a:	e00a      	b.n	80027a2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800278c:	f7ff fadc 	bl	8001d48 <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	f241 3288 	movw	r2, #5000	; 0x1388
 800279a:	4293      	cmp	r3, r2
 800279c:	d901      	bls.n	80027a2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800279e:	2303      	movs	r3, #3
 80027a0:	e0b5      	b.n	800290e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027a2:	4b3e      	ldr	r3, [pc, #248]	; (800289c <HAL_RCC_OscConfig+0x470>)
 80027a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027a6:	f003 0302 	and.w	r3, r3, #2
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d1ee      	bne.n	800278c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80027ae:	7dfb      	ldrb	r3, [r7, #23]
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d105      	bne.n	80027c0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027b4:	4b39      	ldr	r3, [pc, #228]	; (800289c <HAL_RCC_OscConfig+0x470>)
 80027b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b8:	4a38      	ldr	r2, [pc, #224]	; (800289c <HAL_RCC_OscConfig+0x470>)
 80027ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027be:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	f000 80a1 	beq.w	800290c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027ca:	4b34      	ldr	r3, [pc, #208]	; (800289c <HAL_RCC_OscConfig+0x470>)
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	f003 030c 	and.w	r3, r3, #12
 80027d2:	2b08      	cmp	r3, #8
 80027d4:	d05c      	beq.n	8002890 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	699b      	ldr	r3, [r3, #24]
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d141      	bne.n	8002862 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027de:	4b31      	ldr	r3, [pc, #196]	; (80028a4 <HAL_RCC_OscConfig+0x478>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e4:	f7ff fab0 	bl	8001d48 <HAL_GetTick>
 80027e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027ea:	e008      	b.n	80027fe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027ec:	f7ff faac 	bl	8001d48 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d901      	bls.n	80027fe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e087      	b.n	800290e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027fe:	4b27      	ldr	r3, [pc, #156]	; (800289c <HAL_RCC_OscConfig+0x470>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d1f0      	bne.n	80027ec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	69da      	ldr	r2, [r3, #28]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6a1b      	ldr	r3, [r3, #32]
 8002812:	431a      	orrs	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002818:	019b      	lsls	r3, r3, #6
 800281a:	431a      	orrs	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002820:	085b      	lsrs	r3, r3, #1
 8002822:	3b01      	subs	r3, #1
 8002824:	041b      	lsls	r3, r3, #16
 8002826:	431a      	orrs	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800282c:	061b      	lsls	r3, r3, #24
 800282e:	491b      	ldr	r1, [pc, #108]	; (800289c <HAL_RCC_OscConfig+0x470>)
 8002830:	4313      	orrs	r3, r2
 8002832:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002834:	4b1b      	ldr	r3, [pc, #108]	; (80028a4 <HAL_RCC_OscConfig+0x478>)
 8002836:	2201      	movs	r2, #1
 8002838:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800283a:	f7ff fa85 	bl	8001d48 <HAL_GetTick>
 800283e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002840:	e008      	b.n	8002854 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002842:	f7ff fa81 	bl	8001d48 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	2b02      	cmp	r3, #2
 800284e:	d901      	bls.n	8002854 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002850:	2303      	movs	r3, #3
 8002852:	e05c      	b.n	800290e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002854:	4b11      	ldr	r3, [pc, #68]	; (800289c <HAL_RCC_OscConfig+0x470>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d0f0      	beq.n	8002842 <HAL_RCC_OscConfig+0x416>
 8002860:	e054      	b.n	800290c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002862:	4b10      	ldr	r3, [pc, #64]	; (80028a4 <HAL_RCC_OscConfig+0x478>)
 8002864:	2200      	movs	r2, #0
 8002866:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002868:	f7ff fa6e 	bl	8001d48 <HAL_GetTick>
 800286c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800286e:	e008      	b.n	8002882 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002870:	f7ff fa6a 	bl	8001d48 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b02      	cmp	r3, #2
 800287c:	d901      	bls.n	8002882 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e045      	b.n	800290e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002882:	4b06      	ldr	r3, [pc, #24]	; (800289c <HAL_RCC_OscConfig+0x470>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d1f0      	bne.n	8002870 <HAL_RCC_OscConfig+0x444>
 800288e:	e03d      	b.n	800290c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	699b      	ldr	r3, [r3, #24]
 8002894:	2b01      	cmp	r3, #1
 8002896:	d107      	bne.n	80028a8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e038      	b.n	800290e <HAL_RCC_OscConfig+0x4e2>
 800289c:	40023800 	.word	0x40023800
 80028a0:	40007000 	.word	0x40007000
 80028a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80028a8:	4b1b      	ldr	r3, [pc, #108]	; (8002918 <HAL_RCC_OscConfig+0x4ec>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	699b      	ldr	r3, [r3, #24]
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d028      	beq.n	8002908 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d121      	bne.n	8002908 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d11a      	bne.n	8002908 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028d2:	68fa      	ldr	r2, [r7, #12]
 80028d4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80028d8:	4013      	ands	r3, r2
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80028de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d111      	bne.n	8002908 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ee:	085b      	lsrs	r3, r3, #1
 80028f0:	3b01      	subs	r3, #1
 80028f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d107      	bne.n	8002908 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002902:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002904:	429a      	cmp	r2, r3
 8002906:	d001      	beq.n	800290c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e000      	b.n	800290e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	3718      	adds	r7, #24
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40023800 	.word	0x40023800

0800291c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d101      	bne.n	8002930 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e0cc      	b.n	8002aca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002930:	4b68      	ldr	r3, [pc, #416]	; (8002ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0307 	and.w	r3, r3, #7
 8002938:	683a      	ldr	r2, [r7, #0]
 800293a:	429a      	cmp	r2, r3
 800293c:	d90c      	bls.n	8002958 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800293e:	4b65      	ldr	r3, [pc, #404]	; (8002ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8002940:	683a      	ldr	r2, [r7, #0]
 8002942:	b2d2      	uxtb	r2, r2
 8002944:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002946:	4b63      	ldr	r3, [pc, #396]	; (8002ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0307 	and.w	r3, r3, #7
 800294e:	683a      	ldr	r2, [r7, #0]
 8002950:	429a      	cmp	r2, r3
 8002952:	d001      	beq.n	8002958 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e0b8      	b.n	8002aca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	2b00      	cmp	r3, #0
 8002962:	d020      	beq.n	80029a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0304 	and.w	r3, r3, #4
 800296c:	2b00      	cmp	r3, #0
 800296e:	d005      	beq.n	800297c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002970:	4b59      	ldr	r3, [pc, #356]	; (8002ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	4a58      	ldr	r2, [pc, #352]	; (8002ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8002976:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800297a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0308 	and.w	r3, r3, #8
 8002984:	2b00      	cmp	r3, #0
 8002986:	d005      	beq.n	8002994 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002988:	4b53      	ldr	r3, [pc, #332]	; (8002ad8 <HAL_RCC_ClockConfig+0x1bc>)
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	4a52      	ldr	r2, [pc, #328]	; (8002ad8 <HAL_RCC_ClockConfig+0x1bc>)
 800298e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002992:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002994:	4b50      	ldr	r3, [pc, #320]	; (8002ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	494d      	ldr	r1, [pc, #308]	; (8002ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80029a2:	4313      	orrs	r3, r2
 80029a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d044      	beq.n	8002a3c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d107      	bne.n	80029ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ba:	4b47      	ldr	r3, [pc, #284]	; (8002ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d119      	bne.n	80029fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e07f      	b.n	8002aca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d003      	beq.n	80029da <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029d6:	2b03      	cmp	r3, #3
 80029d8:	d107      	bne.n	80029ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029da:	4b3f      	ldr	r3, [pc, #252]	; (8002ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d109      	bne.n	80029fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e06f      	b.n	8002aca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029ea:	4b3b      	ldr	r3, [pc, #236]	; (8002ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0302 	and.w	r3, r3, #2
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d101      	bne.n	80029fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e067      	b.n	8002aca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029fa:	4b37      	ldr	r3, [pc, #220]	; (8002ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	f023 0203 	bic.w	r2, r3, #3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	4934      	ldr	r1, [pc, #208]	; (8002ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a0c:	f7ff f99c 	bl	8001d48 <HAL_GetTick>
 8002a10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a12:	e00a      	b.n	8002a2a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a14:	f7ff f998 	bl	8001d48 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d901      	bls.n	8002a2a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e04f      	b.n	8002aca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a2a:	4b2b      	ldr	r3, [pc, #172]	; (8002ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f003 020c 	and.w	r2, r3, #12
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d1eb      	bne.n	8002a14 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a3c:	4b25      	ldr	r3, [pc, #148]	; (8002ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0307 	and.w	r3, r3, #7
 8002a44:	683a      	ldr	r2, [r7, #0]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d20c      	bcs.n	8002a64 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a4a:	4b22      	ldr	r3, [pc, #136]	; (8002ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a4c:	683a      	ldr	r2, [r7, #0]
 8002a4e:	b2d2      	uxtb	r2, r2
 8002a50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a52:	4b20      	ldr	r3, [pc, #128]	; (8002ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0307 	and.w	r3, r3, #7
 8002a5a:	683a      	ldr	r2, [r7, #0]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d001      	beq.n	8002a64 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e032      	b.n	8002aca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0304 	and.w	r3, r3, #4
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d008      	beq.n	8002a82 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a70:	4b19      	ldr	r3, [pc, #100]	; (8002ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	4916      	ldr	r1, [pc, #88]	; (8002ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 0308 	and.w	r3, r3, #8
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d009      	beq.n	8002aa2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a8e:	4b12      	ldr	r3, [pc, #72]	; (8002ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	691b      	ldr	r3, [r3, #16]
 8002a9a:	00db      	lsls	r3, r3, #3
 8002a9c:	490e      	ldr	r1, [pc, #56]	; (8002ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002aa2:	f000 f821 	bl	8002ae8 <HAL_RCC_GetSysClockFreq>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	4b0b      	ldr	r3, [pc, #44]	; (8002ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	091b      	lsrs	r3, r3, #4
 8002aae:	f003 030f 	and.w	r3, r3, #15
 8002ab2:	490a      	ldr	r1, [pc, #40]	; (8002adc <HAL_RCC_ClockConfig+0x1c0>)
 8002ab4:	5ccb      	ldrb	r3, [r1, r3]
 8002ab6:	fa22 f303 	lsr.w	r3, r2, r3
 8002aba:	4a09      	ldr	r2, [pc, #36]	; (8002ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8002abc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002abe:	4b09      	ldr	r3, [pc, #36]	; (8002ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7fe ff70 	bl	80019a8 <HAL_InitTick>

  return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	40023c00 	.word	0x40023c00
 8002ad8:	40023800 	.word	0x40023800
 8002adc:	0800b630 	.word	0x0800b630
 8002ae0:	20000008 	.word	0x20000008
 8002ae4:	2000000c 	.word	0x2000000c

08002ae8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ae8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002aec:	b094      	sub	sp, #80	; 0x50
 8002aee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002af0:	2300      	movs	r3, #0
 8002af2:	647b      	str	r3, [r7, #68]	; 0x44
 8002af4:	2300      	movs	r3, #0
 8002af6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002af8:	2300      	movs	r3, #0
 8002afa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002afc:	2300      	movs	r3, #0
 8002afe:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b00:	4b79      	ldr	r3, [pc, #484]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f003 030c 	and.w	r3, r3, #12
 8002b08:	2b08      	cmp	r3, #8
 8002b0a:	d00d      	beq.n	8002b28 <HAL_RCC_GetSysClockFreq+0x40>
 8002b0c:	2b08      	cmp	r3, #8
 8002b0e:	f200 80e1 	bhi.w	8002cd4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d002      	beq.n	8002b1c <HAL_RCC_GetSysClockFreq+0x34>
 8002b16:	2b04      	cmp	r3, #4
 8002b18:	d003      	beq.n	8002b22 <HAL_RCC_GetSysClockFreq+0x3a>
 8002b1a:	e0db      	b.n	8002cd4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b1c:	4b73      	ldr	r3, [pc, #460]	; (8002cec <HAL_RCC_GetSysClockFreq+0x204>)
 8002b1e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002b20:	e0db      	b.n	8002cda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b22:	4b73      	ldr	r3, [pc, #460]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0x208>)
 8002b24:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002b26:	e0d8      	b.n	8002cda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b28:	4b6f      	ldr	r3, [pc, #444]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b30:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b32:	4b6d      	ldr	r3, [pc, #436]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d063      	beq.n	8002c06 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b3e:	4b6a      	ldr	r3, [pc, #424]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	099b      	lsrs	r3, r3, #6
 8002b44:	2200      	movs	r2, #0
 8002b46:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b48:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002b4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b50:	633b      	str	r3, [r7, #48]	; 0x30
 8002b52:	2300      	movs	r3, #0
 8002b54:	637b      	str	r3, [r7, #52]	; 0x34
 8002b56:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002b5a:	4622      	mov	r2, r4
 8002b5c:	462b      	mov	r3, r5
 8002b5e:	f04f 0000 	mov.w	r0, #0
 8002b62:	f04f 0100 	mov.w	r1, #0
 8002b66:	0159      	lsls	r1, r3, #5
 8002b68:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b6c:	0150      	lsls	r0, r2, #5
 8002b6e:	4602      	mov	r2, r0
 8002b70:	460b      	mov	r3, r1
 8002b72:	4621      	mov	r1, r4
 8002b74:	1a51      	subs	r1, r2, r1
 8002b76:	6139      	str	r1, [r7, #16]
 8002b78:	4629      	mov	r1, r5
 8002b7a:	eb63 0301 	sbc.w	r3, r3, r1
 8002b7e:	617b      	str	r3, [r7, #20]
 8002b80:	f04f 0200 	mov.w	r2, #0
 8002b84:	f04f 0300 	mov.w	r3, #0
 8002b88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b8c:	4659      	mov	r1, fp
 8002b8e:	018b      	lsls	r3, r1, #6
 8002b90:	4651      	mov	r1, sl
 8002b92:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b96:	4651      	mov	r1, sl
 8002b98:	018a      	lsls	r2, r1, #6
 8002b9a:	4651      	mov	r1, sl
 8002b9c:	ebb2 0801 	subs.w	r8, r2, r1
 8002ba0:	4659      	mov	r1, fp
 8002ba2:	eb63 0901 	sbc.w	r9, r3, r1
 8002ba6:	f04f 0200 	mov.w	r2, #0
 8002baa:	f04f 0300 	mov.w	r3, #0
 8002bae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002bb2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002bb6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002bba:	4690      	mov	r8, r2
 8002bbc:	4699      	mov	r9, r3
 8002bbe:	4623      	mov	r3, r4
 8002bc0:	eb18 0303 	adds.w	r3, r8, r3
 8002bc4:	60bb      	str	r3, [r7, #8]
 8002bc6:	462b      	mov	r3, r5
 8002bc8:	eb49 0303 	adc.w	r3, r9, r3
 8002bcc:	60fb      	str	r3, [r7, #12]
 8002bce:	f04f 0200 	mov.w	r2, #0
 8002bd2:	f04f 0300 	mov.w	r3, #0
 8002bd6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002bda:	4629      	mov	r1, r5
 8002bdc:	024b      	lsls	r3, r1, #9
 8002bde:	4621      	mov	r1, r4
 8002be0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002be4:	4621      	mov	r1, r4
 8002be6:	024a      	lsls	r2, r1, #9
 8002be8:	4610      	mov	r0, r2
 8002bea:	4619      	mov	r1, r3
 8002bec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002bee:	2200      	movs	r2, #0
 8002bf0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002bf2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002bf4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002bf8:	f7fe f84e 	bl	8000c98 <__aeabi_uldivmod>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	460b      	mov	r3, r1
 8002c00:	4613      	mov	r3, r2
 8002c02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c04:	e058      	b.n	8002cb8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c06:	4b38      	ldr	r3, [pc, #224]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	099b      	lsrs	r3, r3, #6
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	4618      	mov	r0, r3
 8002c10:	4611      	mov	r1, r2
 8002c12:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002c16:	623b      	str	r3, [r7, #32]
 8002c18:	2300      	movs	r3, #0
 8002c1a:	627b      	str	r3, [r7, #36]	; 0x24
 8002c1c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002c20:	4642      	mov	r2, r8
 8002c22:	464b      	mov	r3, r9
 8002c24:	f04f 0000 	mov.w	r0, #0
 8002c28:	f04f 0100 	mov.w	r1, #0
 8002c2c:	0159      	lsls	r1, r3, #5
 8002c2e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c32:	0150      	lsls	r0, r2, #5
 8002c34:	4602      	mov	r2, r0
 8002c36:	460b      	mov	r3, r1
 8002c38:	4641      	mov	r1, r8
 8002c3a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002c3e:	4649      	mov	r1, r9
 8002c40:	eb63 0b01 	sbc.w	fp, r3, r1
 8002c44:	f04f 0200 	mov.w	r2, #0
 8002c48:	f04f 0300 	mov.w	r3, #0
 8002c4c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002c50:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002c54:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002c58:	ebb2 040a 	subs.w	r4, r2, sl
 8002c5c:	eb63 050b 	sbc.w	r5, r3, fp
 8002c60:	f04f 0200 	mov.w	r2, #0
 8002c64:	f04f 0300 	mov.w	r3, #0
 8002c68:	00eb      	lsls	r3, r5, #3
 8002c6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c6e:	00e2      	lsls	r2, r4, #3
 8002c70:	4614      	mov	r4, r2
 8002c72:	461d      	mov	r5, r3
 8002c74:	4643      	mov	r3, r8
 8002c76:	18e3      	adds	r3, r4, r3
 8002c78:	603b      	str	r3, [r7, #0]
 8002c7a:	464b      	mov	r3, r9
 8002c7c:	eb45 0303 	adc.w	r3, r5, r3
 8002c80:	607b      	str	r3, [r7, #4]
 8002c82:	f04f 0200 	mov.w	r2, #0
 8002c86:	f04f 0300 	mov.w	r3, #0
 8002c8a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c8e:	4629      	mov	r1, r5
 8002c90:	028b      	lsls	r3, r1, #10
 8002c92:	4621      	mov	r1, r4
 8002c94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c98:	4621      	mov	r1, r4
 8002c9a:	028a      	lsls	r2, r1, #10
 8002c9c:	4610      	mov	r0, r2
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	61bb      	str	r3, [r7, #24]
 8002ca6:	61fa      	str	r2, [r7, #28]
 8002ca8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002cac:	f7fd fff4 	bl	8000c98 <__aeabi_uldivmod>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	460b      	mov	r3, r1
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002cb8:	4b0b      	ldr	r3, [pc, #44]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	0c1b      	lsrs	r3, r3, #16
 8002cbe:	f003 0303 	and.w	r3, r3, #3
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	005b      	lsls	r3, r3, #1
 8002cc6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002cc8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002cca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ccc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cd0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002cd2:	e002      	b.n	8002cda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002cd4:	4b05      	ldr	r3, [pc, #20]	; (8002cec <HAL_RCC_GetSysClockFreq+0x204>)
 8002cd6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002cd8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3750      	adds	r7, #80	; 0x50
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40023800 	.word	0x40023800
 8002cec:	00f42400 	.word	0x00f42400
 8002cf0:	007a1200 	.word	0x007a1200

08002cf4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cf8:	4b03      	ldr	r3, [pc, #12]	; (8002d08 <HAL_RCC_GetHCLKFreq+0x14>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	20000008 	.word	0x20000008

08002d0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002d10:	f7ff fff0 	bl	8002cf4 <HAL_RCC_GetHCLKFreq>
 8002d14:	4602      	mov	r2, r0
 8002d16:	4b05      	ldr	r3, [pc, #20]	; (8002d2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	0a9b      	lsrs	r3, r3, #10
 8002d1c:	f003 0307 	and.w	r3, r3, #7
 8002d20:	4903      	ldr	r1, [pc, #12]	; (8002d30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d22:	5ccb      	ldrb	r3, [r1, r3]
 8002d24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	40023800 	.word	0x40023800
 8002d30:	0800b640 	.word	0x0800b640

08002d34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002d38:	f7ff ffdc 	bl	8002cf4 <HAL_RCC_GetHCLKFreq>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	4b05      	ldr	r3, [pc, #20]	; (8002d54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	0b5b      	lsrs	r3, r3, #13
 8002d44:	f003 0307 	and.w	r3, r3, #7
 8002d48:	4903      	ldr	r1, [pc, #12]	; (8002d58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d4a:	5ccb      	ldrb	r3, [r1, r3]
 8002d4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	40023800 	.word	0x40023800
 8002d58:	0800b640 	.word	0x0800b640

08002d5c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	220f      	movs	r2, #15
 8002d6a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002d6c:	4b12      	ldr	r3, [pc, #72]	; (8002db8 <HAL_RCC_GetClockConfig+0x5c>)
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f003 0203 	and.w	r2, r3, #3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002d78:	4b0f      	ldr	r3, [pc, #60]	; (8002db8 <HAL_RCC_GetClockConfig+0x5c>)
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002d84:	4b0c      	ldr	r3, [pc, #48]	; (8002db8 <HAL_RCC_GetClockConfig+0x5c>)
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002d90:	4b09      	ldr	r3, [pc, #36]	; (8002db8 <HAL_RCC_GetClockConfig+0x5c>)
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	08db      	lsrs	r3, r3, #3
 8002d96:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002d9e:	4b07      	ldr	r3, [pc, #28]	; (8002dbc <HAL_RCC_GetClockConfig+0x60>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0207 	and.w	r2, r3, #7
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	601a      	str	r2, [r3, #0]
}
 8002daa:	bf00      	nop
 8002dac:	370c      	adds	r7, #12
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	40023800 	.word	0x40023800
 8002dbc:	40023c00 	.word	0x40023c00

08002dc0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d101      	bne.n	8002dd2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e041      	b.n	8002e56 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d106      	bne.n	8002dec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f7fe fd6c 	bl	80018c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2202      	movs	r2, #2
 8002df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	3304      	adds	r3, #4
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	4610      	mov	r0, r2
 8002e00:	f000 fae2 	bl	80033c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2201      	movs	r2, #1
 8002e08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2201      	movs	r2, #1
 8002e10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2201      	movs	r2, #1
 8002e18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2201      	movs	r2, #1
 8002e28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2201      	movs	r2, #1
 8002e38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2201      	movs	r2, #1
 8002e40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2201      	movs	r2, #1
 8002e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e54:	2300      	movs	r3, #0
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3708      	adds	r7, #8
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
	...

08002e60 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b085      	sub	sp, #20
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d001      	beq.n	8002e78 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e03c      	b.n	8002ef2 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2202      	movs	r2, #2
 8002e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a1e      	ldr	r2, [pc, #120]	; (8002f00 <HAL_TIM_Base_Start+0xa0>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d018      	beq.n	8002ebc <HAL_TIM_Base_Start+0x5c>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e92:	d013      	beq.n	8002ebc <HAL_TIM_Base_Start+0x5c>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a1a      	ldr	r2, [pc, #104]	; (8002f04 <HAL_TIM_Base_Start+0xa4>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d00e      	beq.n	8002ebc <HAL_TIM_Base_Start+0x5c>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a19      	ldr	r2, [pc, #100]	; (8002f08 <HAL_TIM_Base_Start+0xa8>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d009      	beq.n	8002ebc <HAL_TIM_Base_Start+0x5c>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a17      	ldr	r2, [pc, #92]	; (8002f0c <HAL_TIM_Base_Start+0xac>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d004      	beq.n	8002ebc <HAL_TIM_Base_Start+0x5c>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a16      	ldr	r2, [pc, #88]	; (8002f10 <HAL_TIM_Base_Start+0xb0>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d111      	bne.n	8002ee0 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	f003 0307 	and.w	r3, r3, #7
 8002ec6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2b06      	cmp	r3, #6
 8002ecc:	d010      	beq.n	8002ef0 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f042 0201 	orr.w	r2, r2, #1
 8002edc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ede:	e007      	b.n	8002ef0 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f042 0201 	orr.w	r2, r2, #1
 8002eee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ef0:	2300      	movs	r3, #0
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3714      	adds	r7, #20
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	40010000 	.word	0x40010000
 8002f04:	40000400 	.word	0x40000400
 8002f08:	40000800 	.word	0x40000800
 8002f0c:	40000c00 	.word	0x40000c00
 8002f10:	40014000 	.word	0x40014000

08002f14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b085      	sub	sp, #20
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d001      	beq.n	8002f2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e044      	b.n	8002fb6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2202      	movs	r2, #2
 8002f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	68da      	ldr	r2, [r3, #12]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f042 0201 	orr.w	r2, r2, #1
 8002f42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a1e      	ldr	r2, [pc, #120]	; (8002fc4 <HAL_TIM_Base_Start_IT+0xb0>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d018      	beq.n	8002f80 <HAL_TIM_Base_Start_IT+0x6c>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f56:	d013      	beq.n	8002f80 <HAL_TIM_Base_Start_IT+0x6c>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a1a      	ldr	r2, [pc, #104]	; (8002fc8 <HAL_TIM_Base_Start_IT+0xb4>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d00e      	beq.n	8002f80 <HAL_TIM_Base_Start_IT+0x6c>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a19      	ldr	r2, [pc, #100]	; (8002fcc <HAL_TIM_Base_Start_IT+0xb8>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d009      	beq.n	8002f80 <HAL_TIM_Base_Start_IT+0x6c>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a17      	ldr	r2, [pc, #92]	; (8002fd0 <HAL_TIM_Base_Start_IT+0xbc>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d004      	beq.n	8002f80 <HAL_TIM_Base_Start_IT+0x6c>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a16      	ldr	r2, [pc, #88]	; (8002fd4 <HAL_TIM_Base_Start_IT+0xc0>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d111      	bne.n	8002fa4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f003 0307 	and.w	r3, r3, #7
 8002f8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2b06      	cmp	r3, #6
 8002f90:	d010      	beq.n	8002fb4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f042 0201 	orr.w	r2, r2, #1
 8002fa0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fa2:	e007      	b.n	8002fb4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f042 0201 	orr.w	r2, r2, #1
 8002fb2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002fb4:	2300      	movs	r3, #0
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3714      	adds	r7, #20
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr
 8002fc2:	bf00      	nop
 8002fc4:	40010000 	.word	0x40010000
 8002fc8:	40000400 	.word	0x40000400
 8002fcc:	40000800 	.word	0x40000800
 8002fd0:	40000c00 	.word	0x40000c00
 8002fd4:	40014000 	.word	0x40014000

08002fd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d122      	bne.n	8003034 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	f003 0302 	and.w	r3, r3, #2
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d11b      	bne.n	8003034 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f06f 0202 	mvn.w	r2, #2
 8003004:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2201      	movs	r2, #1
 800300a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	f003 0303 	and.w	r3, r3, #3
 8003016:	2b00      	cmp	r3, #0
 8003018:	d003      	beq.n	8003022 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f000 f9b5 	bl	800338a <HAL_TIM_IC_CaptureCallback>
 8003020:	e005      	b.n	800302e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f000 f9a7 	bl	8003376 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003028:	6878      	ldr	r0, [r7, #4]
 800302a:	f000 f9b8 	bl	800339e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	691b      	ldr	r3, [r3, #16]
 800303a:	f003 0304 	and.w	r3, r3, #4
 800303e:	2b04      	cmp	r3, #4
 8003040:	d122      	bne.n	8003088 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	f003 0304 	and.w	r3, r3, #4
 800304c:	2b04      	cmp	r3, #4
 800304e:	d11b      	bne.n	8003088 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f06f 0204 	mvn.w	r2, #4
 8003058:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2202      	movs	r2, #2
 800305e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	699b      	ldr	r3, [r3, #24]
 8003066:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800306a:	2b00      	cmp	r3, #0
 800306c:	d003      	beq.n	8003076 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 f98b 	bl	800338a <HAL_TIM_IC_CaptureCallback>
 8003074:	e005      	b.n	8003082 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f000 f97d 	bl	8003376 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f000 f98e 	bl	800339e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	691b      	ldr	r3, [r3, #16]
 800308e:	f003 0308 	and.w	r3, r3, #8
 8003092:	2b08      	cmp	r3, #8
 8003094:	d122      	bne.n	80030dc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	f003 0308 	and.w	r3, r3, #8
 80030a0:	2b08      	cmp	r3, #8
 80030a2:	d11b      	bne.n	80030dc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f06f 0208 	mvn.w	r2, #8
 80030ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2204      	movs	r2, #4
 80030b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	69db      	ldr	r3, [r3, #28]
 80030ba:	f003 0303 	and.w	r3, r3, #3
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d003      	beq.n	80030ca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f000 f961 	bl	800338a <HAL_TIM_IC_CaptureCallback>
 80030c8:	e005      	b.n	80030d6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f000 f953 	bl	8003376 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030d0:	6878      	ldr	r0, [r7, #4]
 80030d2:	f000 f964 	bl	800339e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2200      	movs	r2, #0
 80030da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	691b      	ldr	r3, [r3, #16]
 80030e2:	f003 0310 	and.w	r3, r3, #16
 80030e6:	2b10      	cmp	r3, #16
 80030e8:	d122      	bne.n	8003130 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	f003 0310 	and.w	r3, r3, #16
 80030f4:	2b10      	cmp	r3, #16
 80030f6:	d11b      	bne.n	8003130 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f06f 0210 	mvn.w	r2, #16
 8003100:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2208      	movs	r2, #8
 8003106:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	69db      	ldr	r3, [r3, #28]
 800310e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003112:	2b00      	cmp	r3, #0
 8003114:	d003      	beq.n	800311e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f000 f937 	bl	800338a <HAL_TIM_IC_CaptureCallback>
 800311c:	e005      	b.n	800312a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f000 f929 	bl	8003376 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	f000 f93a 	bl	800339e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2200      	movs	r2, #0
 800312e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	691b      	ldr	r3, [r3, #16]
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	2b01      	cmp	r3, #1
 800313c:	d10e      	bne.n	800315c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	f003 0301 	and.w	r3, r3, #1
 8003148:	2b01      	cmp	r3, #1
 800314a:	d107      	bne.n	800315c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f06f 0201 	mvn.w	r2, #1
 8003154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f7fe fb74 	bl	8001844 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003166:	2b80      	cmp	r3, #128	; 0x80
 8003168:	d10e      	bne.n	8003188 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003174:	2b80      	cmp	r3, #128	; 0x80
 8003176:	d107      	bne.n	8003188 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003180:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f000 fab2 	bl	80036ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003192:	2b40      	cmp	r3, #64	; 0x40
 8003194:	d10e      	bne.n	80031b4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031a0:	2b40      	cmp	r3, #64	; 0x40
 80031a2:	d107      	bne.n	80031b4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80031ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f000 f8ff 	bl	80033b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	691b      	ldr	r3, [r3, #16]
 80031ba:	f003 0320 	and.w	r3, r3, #32
 80031be:	2b20      	cmp	r3, #32
 80031c0:	d10e      	bne.n	80031e0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	f003 0320 	and.w	r3, r3, #32
 80031cc:	2b20      	cmp	r3, #32
 80031ce:	d107      	bne.n	80031e0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f06f 0220 	mvn.w	r2, #32
 80031d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 fa7c 	bl	80036d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80031e0:	bf00      	nop
 80031e2:	3708      	adds	r7, #8
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}

080031e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031f2:	2300      	movs	r3, #0
 80031f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d101      	bne.n	8003204 <HAL_TIM_ConfigClockSource+0x1c>
 8003200:	2302      	movs	r3, #2
 8003202:	e0b4      	b.n	800336e <HAL_TIM_ConfigClockSource+0x186>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2202      	movs	r2, #2
 8003210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003222:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800322a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	68ba      	ldr	r2, [r7, #8]
 8003232:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800323c:	d03e      	beq.n	80032bc <HAL_TIM_ConfigClockSource+0xd4>
 800323e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003242:	f200 8087 	bhi.w	8003354 <HAL_TIM_ConfigClockSource+0x16c>
 8003246:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800324a:	f000 8086 	beq.w	800335a <HAL_TIM_ConfigClockSource+0x172>
 800324e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003252:	d87f      	bhi.n	8003354 <HAL_TIM_ConfigClockSource+0x16c>
 8003254:	2b70      	cmp	r3, #112	; 0x70
 8003256:	d01a      	beq.n	800328e <HAL_TIM_ConfigClockSource+0xa6>
 8003258:	2b70      	cmp	r3, #112	; 0x70
 800325a:	d87b      	bhi.n	8003354 <HAL_TIM_ConfigClockSource+0x16c>
 800325c:	2b60      	cmp	r3, #96	; 0x60
 800325e:	d050      	beq.n	8003302 <HAL_TIM_ConfigClockSource+0x11a>
 8003260:	2b60      	cmp	r3, #96	; 0x60
 8003262:	d877      	bhi.n	8003354 <HAL_TIM_ConfigClockSource+0x16c>
 8003264:	2b50      	cmp	r3, #80	; 0x50
 8003266:	d03c      	beq.n	80032e2 <HAL_TIM_ConfigClockSource+0xfa>
 8003268:	2b50      	cmp	r3, #80	; 0x50
 800326a:	d873      	bhi.n	8003354 <HAL_TIM_ConfigClockSource+0x16c>
 800326c:	2b40      	cmp	r3, #64	; 0x40
 800326e:	d058      	beq.n	8003322 <HAL_TIM_ConfigClockSource+0x13a>
 8003270:	2b40      	cmp	r3, #64	; 0x40
 8003272:	d86f      	bhi.n	8003354 <HAL_TIM_ConfigClockSource+0x16c>
 8003274:	2b30      	cmp	r3, #48	; 0x30
 8003276:	d064      	beq.n	8003342 <HAL_TIM_ConfigClockSource+0x15a>
 8003278:	2b30      	cmp	r3, #48	; 0x30
 800327a:	d86b      	bhi.n	8003354 <HAL_TIM_ConfigClockSource+0x16c>
 800327c:	2b20      	cmp	r3, #32
 800327e:	d060      	beq.n	8003342 <HAL_TIM_ConfigClockSource+0x15a>
 8003280:	2b20      	cmp	r3, #32
 8003282:	d867      	bhi.n	8003354 <HAL_TIM_ConfigClockSource+0x16c>
 8003284:	2b00      	cmp	r3, #0
 8003286:	d05c      	beq.n	8003342 <HAL_TIM_ConfigClockSource+0x15a>
 8003288:	2b10      	cmp	r3, #16
 800328a:	d05a      	beq.n	8003342 <HAL_TIM_ConfigClockSource+0x15a>
 800328c:	e062      	b.n	8003354 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6818      	ldr	r0, [r3, #0]
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	6899      	ldr	r1, [r3, #8]
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	685a      	ldr	r2, [r3, #4]
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	f000 f98d 	bl	80035bc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80032b0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	68ba      	ldr	r2, [r7, #8]
 80032b8:	609a      	str	r2, [r3, #8]
      break;
 80032ba:	e04f      	b.n	800335c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6818      	ldr	r0, [r3, #0]
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	6899      	ldr	r1, [r3, #8]
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	685a      	ldr	r2, [r3, #4]
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	f000 f976 	bl	80035bc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	689a      	ldr	r2, [r3, #8]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80032de:	609a      	str	r2, [r3, #8]
      break;
 80032e0:	e03c      	b.n	800335c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6818      	ldr	r0, [r3, #0]
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	6859      	ldr	r1, [r3, #4]
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	461a      	mov	r2, r3
 80032f0:	f000 f8ea 	bl	80034c8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2150      	movs	r1, #80	; 0x50
 80032fa:	4618      	mov	r0, r3
 80032fc:	f000 f943 	bl	8003586 <TIM_ITRx_SetConfig>
      break;
 8003300:	e02c      	b.n	800335c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6818      	ldr	r0, [r3, #0]
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	6859      	ldr	r1, [r3, #4]
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	68db      	ldr	r3, [r3, #12]
 800330e:	461a      	mov	r2, r3
 8003310:	f000 f909 	bl	8003526 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	2160      	movs	r1, #96	; 0x60
 800331a:	4618      	mov	r0, r3
 800331c:	f000 f933 	bl	8003586 <TIM_ITRx_SetConfig>
      break;
 8003320:	e01c      	b.n	800335c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6818      	ldr	r0, [r3, #0]
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	6859      	ldr	r1, [r3, #4]
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	461a      	mov	r2, r3
 8003330:	f000 f8ca 	bl	80034c8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	2140      	movs	r1, #64	; 0x40
 800333a:	4618      	mov	r0, r3
 800333c:	f000 f923 	bl	8003586 <TIM_ITRx_SetConfig>
      break;
 8003340:	e00c      	b.n	800335c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4619      	mov	r1, r3
 800334c:	4610      	mov	r0, r2
 800334e:	f000 f91a 	bl	8003586 <TIM_ITRx_SetConfig>
      break;
 8003352:	e003      	b.n	800335c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	73fb      	strb	r3, [r7, #15]
      break;
 8003358:	e000      	b.n	800335c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800335a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2200      	movs	r2, #0
 8003368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800336c:	7bfb      	ldrb	r3, [r7, #15]
}
 800336e:	4618      	mov	r0, r3
 8003370:	3710      	adds	r7, #16
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}

08003376 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003376:	b480      	push	{r7}
 8003378:	b083      	sub	sp, #12
 800337a:	af00      	add	r7, sp, #0
 800337c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800337e:	bf00      	nop
 8003380:	370c      	adds	r7, #12
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr

0800338a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800338a:	b480      	push	{r7}
 800338c:	b083      	sub	sp, #12
 800338e:	af00      	add	r7, sp, #0
 8003390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003392:	bf00      	nop
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr

0800339e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800339e:	b480      	push	{r7}
 80033a0:	b083      	sub	sp, #12
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80033a6:	bf00      	nop
 80033a8:	370c      	adds	r7, #12
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr

080033b2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80033b2:	b480      	push	{r7}
 80033b4:	b083      	sub	sp, #12
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80033ba:	bf00      	nop
 80033bc:	370c      	adds	r7, #12
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr
	...

080033c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b085      	sub	sp, #20
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	4a34      	ldr	r2, [pc, #208]	; (80034ac <TIM_Base_SetConfig+0xe4>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d00f      	beq.n	8003400 <TIM_Base_SetConfig+0x38>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033e6:	d00b      	beq.n	8003400 <TIM_Base_SetConfig+0x38>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	4a31      	ldr	r2, [pc, #196]	; (80034b0 <TIM_Base_SetConfig+0xe8>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d007      	beq.n	8003400 <TIM_Base_SetConfig+0x38>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	4a30      	ldr	r2, [pc, #192]	; (80034b4 <TIM_Base_SetConfig+0xec>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d003      	beq.n	8003400 <TIM_Base_SetConfig+0x38>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	4a2f      	ldr	r2, [pc, #188]	; (80034b8 <TIM_Base_SetConfig+0xf0>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d108      	bne.n	8003412 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003406:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	68fa      	ldr	r2, [r7, #12]
 800340e:	4313      	orrs	r3, r2
 8003410:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a25      	ldr	r2, [pc, #148]	; (80034ac <TIM_Base_SetConfig+0xe4>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d01b      	beq.n	8003452 <TIM_Base_SetConfig+0x8a>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003420:	d017      	beq.n	8003452 <TIM_Base_SetConfig+0x8a>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a22      	ldr	r2, [pc, #136]	; (80034b0 <TIM_Base_SetConfig+0xe8>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d013      	beq.n	8003452 <TIM_Base_SetConfig+0x8a>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a21      	ldr	r2, [pc, #132]	; (80034b4 <TIM_Base_SetConfig+0xec>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d00f      	beq.n	8003452 <TIM_Base_SetConfig+0x8a>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a20      	ldr	r2, [pc, #128]	; (80034b8 <TIM_Base_SetConfig+0xf0>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d00b      	beq.n	8003452 <TIM_Base_SetConfig+0x8a>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a1f      	ldr	r2, [pc, #124]	; (80034bc <TIM_Base_SetConfig+0xf4>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d007      	beq.n	8003452 <TIM_Base_SetConfig+0x8a>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a1e      	ldr	r2, [pc, #120]	; (80034c0 <TIM_Base_SetConfig+0xf8>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d003      	beq.n	8003452 <TIM_Base_SetConfig+0x8a>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a1d      	ldr	r2, [pc, #116]	; (80034c4 <TIM_Base_SetConfig+0xfc>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d108      	bne.n	8003464 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003458:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	68fa      	ldr	r2, [r7, #12]
 8003460:	4313      	orrs	r3, r2
 8003462:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	695b      	ldr	r3, [r3, #20]
 800346e:	4313      	orrs	r3, r2
 8003470:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	68fa      	ldr	r2, [r7, #12]
 8003476:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	689a      	ldr	r2, [r3, #8]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	4a08      	ldr	r2, [pc, #32]	; (80034ac <TIM_Base_SetConfig+0xe4>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d103      	bne.n	8003498 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	691a      	ldr	r2, [r3, #16]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2201      	movs	r2, #1
 800349c:	615a      	str	r2, [r3, #20]
}
 800349e:	bf00      	nop
 80034a0:	3714      	adds	r7, #20
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	40010000 	.word	0x40010000
 80034b0:	40000400 	.word	0x40000400
 80034b4:	40000800 	.word	0x40000800
 80034b8:	40000c00 	.word	0x40000c00
 80034bc:	40014000 	.word	0x40014000
 80034c0:	40014400 	.word	0x40014400
 80034c4:	40014800 	.word	0x40014800

080034c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b087      	sub	sp, #28
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	60b9      	str	r1, [r7, #8]
 80034d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6a1b      	ldr	r3, [r3, #32]
 80034d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6a1b      	ldr	r3, [r3, #32]
 80034de:	f023 0201 	bic.w	r2, r3, #1
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	699b      	ldr	r3, [r3, #24]
 80034ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80034f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	011b      	lsls	r3, r3, #4
 80034f8:	693a      	ldr	r2, [r7, #16]
 80034fa:	4313      	orrs	r3, r2
 80034fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	f023 030a 	bic.w	r3, r3, #10
 8003504:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003506:	697a      	ldr	r2, [r7, #20]
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	4313      	orrs	r3, r2
 800350c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	693a      	ldr	r2, [r7, #16]
 8003512:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	697a      	ldr	r2, [r7, #20]
 8003518:	621a      	str	r2, [r3, #32]
}
 800351a:	bf00      	nop
 800351c:	371c      	adds	r7, #28
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr

08003526 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003526:	b480      	push	{r7}
 8003528:	b087      	sub	sp, #28
 800352a:	af00      	add	r7, sp, #0
 800352c:	60f8      	str	r0, [r7, #12]
 800352e:	60b9      	str	r1, [r7, #8]
 8003530:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6a1b      	ldr	r3, [r3, #32]
 8003536:	f023 0210 	bic.w	r2, r3, #16
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	699b      	ldr	r3, [r3, #24]
 8003542:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	6a1b      	ldr	r3, [r3, #32]
 8003548:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003550:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	031b      	lsls	r3, r3, #12
 8003556:	697a      	ldr	r2, [r7, #20]
 8003558:	4313      	orrs	r3, r2
 800355a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003562:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	011b      	lsls	r3, r3, #4
 8003568:	693a      	ldr	r2, [r7, #16]
 800356a:	4313      	orrs	r3, r2
 800356c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	697a      	ldr	r2, [r7, #20]
 8003572:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	621a      	str	r2, [r3, #32]
}
 800357a:	bf00      	nop
 800357c:	371c      	adds	r7, #28
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr

08003586 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003586:	b480      	push	{r7}
 8003588:	b085      	sub	sp, #20
 800358a:	af00      	add	r7, sp, #0
 800358c:	6078      	str	r0, [r7, #4]
 800358e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800359c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800359e:	683a      	ldr	r2, [r7, #0]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	f043 0307 	orr.w	r3, r3, #7
 80035a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	68fa      	ldr	r2, [r7, #12]
 80035ae:	609a      	str	r2, [r3, #8]
}
 80035b0:	bf00      	nop
 80035b2:	3714      	adds	r7, #20
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr

080035bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80035bc:	b480      	push	{r7}
 80035be:	b087      	sub	sp, #28
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	60b9      	str	r1, [r7, #8]
 80035c6:	607a      	str	r2, [r7, #4]
 80035c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80035d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	021a      	lsls	r2, r3, #8
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	431a      	orrs	r2, r3
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	697a      	ldr	r2, [r7, #20]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	697a      	ldr	r2, [r7, #20]
 80035ee:	609a      	str	r2, [r3, #8]
}
 80035f0:	bf00      	nop
 80035f2:	371c      	adds	r7, #28
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr

080035fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b085      	sub	sp, #20
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
 8003604:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800360c:	2b01      	cmp	r3, #1
 800360e:	d101      	bne.n	8003614 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003610:	2302      	movs	r3, #2
 8003612:	e050      	b.n	80036b6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2202      	movs	r2, #2
 8003620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800363a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	68fa      	ldr	r2, [r7, #12]
 8003642:	4313      	orrs	r3, r2
 8003644:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	68fa      	ldr	r2, [r7, #12]
 800364c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a1c      	ldr	r2, [pc, #112]	; (80036c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d018      	beq.n	800368a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003660:	d013      	beq.n	800368a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a18      	ldr	r2, [pc, #96]	; (80036c8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d00e      	beq.n	800368a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a16      	ldr	r2, [pc, #88]	; (80036cc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d009      	beq.n	800368a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a15      	ldr	r2, [pc, #84]	; (80036d0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d004      	beq.n	800368a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a13      	ldr	r2, [pc, #76]	; (80036d4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d10c      	bne.n	80036a4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003690:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	68ba      	ldr	r2, [r7, #8]
 8003698:	4313      	orrs	r3, r2
 800369a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	68ba      	ldr	r2, [r7, #8]
 80036a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2201      	movs	r2, #1
 80036a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80036b4:	2300      	movs	r3, #0
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3714      	adds	r7, #20
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop
 80036c4:	40010000 	.word	0x40010000
 80036c8:	40000400 	.word	0x40000400
 80036cc:	40000800 	.word	0x40000800
 80036d0:	40000c00 	.word	0x40000c00
 80036d4:	40014000 	.word	0x40014000

080036d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80036e0:	bf00      	nop
 80036e2:	370c      	adds	r7, #12
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b083      	sub	sp, #12
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80036f4:	bf00      	nop
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr

08003700 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b082      	sub	sp, #8
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d101      	bne.n	8003712 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e03f      	b.n	8003792 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003718:	b2db      	uxtb	r3, r3
 800371a:	2b00      	cmp	r3, #0
 800371c:	d106      	bne.n	800372c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f7fe f8ee 	bl	8001908 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2224      	movs	r2, #36	; 0x24
 8003730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	68da      	ldr	r2, [r3, #12]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003742:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f000 fe11 	bl	800436c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	691a      	ldr	r2, [r3, #16]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003758:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	695a      	ldr	r2, [r3, #20]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003768:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	68da      	ldr	r2, [r3, #12]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003778:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2220      	movs	r2, #32
 8003784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2220      	movs	r2, #32
 800378c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003790:	2300      	movs	r3, #0
}
 8003792:	4618      	mov	r0, r3
 8003794:	3708      	adds	r7, #8
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}

0800379a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800379a:	b580      	push	{r7, lr}
 800379c:	b08a      	sub	sp, #40	; 0x28
 800379e:	af02      	add	r7, sp, #8
 80037a0:	60f8      	str	r0, [r7, #12]
 80037a2:	60b9      	str	r1, [r7, #8]
 80037a4:	603b      	str	r3, [r7, #0]
 80037a6:	4613      	mov	r3, r2
 80037a8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80037aa:	2300      	movs	r3, #0
 80037ac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	2b20      	cmp	r3, #32
 80037b8:	d17c      	bne.n	80038b4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d002      	beq.n	80037c6 <HAL_UART_Transmit+0x2c>
 80037c0:	88fb      	ldrh	r3, [r7, #6]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e075      	b.n	80038b6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d101      	bne.n	80037d8 <HAL_UART_Transmit+0x3e>
 80037d4:	2302      	movs	r3, #2
 80037d6:	e06e      	b.n	80038b6 <HAL_UART_Transmit+0x11c>
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2201      	movs	r2, #1
 80037dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2200      	movs	r2, #0
 80037e4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2221      	movs	r2, #33	; 0x21
 80037ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80037ee:	f7fe faab 	bl	8001d48 <HAL_GetTick>
 80037f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	88fa      	ldrh	r2, [r7, #6]
 80037f8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	88fa      	ldrh	r2, [r7, #6]
 80037fe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003808:	d108      	bne.n	800381c <HAL_UART_Transmit+0x82>
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	691b      	ldr	r3, [r3, #16]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d104      	bne.n	800381c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003812:	2300      	movs	r3, #0
 8003814:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	61bb      	str	r3, [r7, #24]
 800381a:	e003      	b.n	8003824 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003820:	2300      	movs	r3, #0
 8003822:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2200      	movs	r2, #0
 8003828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800382c:	e02a      	b.n	8003884 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	9300      	str	r3, [sp, #0]
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	2200      	movs	r2, #0
 8003836:	2180      	movs	r1, #128	; 0x80
 8003838:	68f8      	ldr	r0, [r7, #12]
 800383a:	f000 fb51 	bl	8003ee0 <UART_WaitOnFlagUntilTimeout>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d001      	beq.n	8003848 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003844:	2303      	movs	r3, #3
 8003846:	e036      	b.n	80038b6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003848:	69fb      	ldr	r3, [r7, #28]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d10b      	bne.n	8003866 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	881b      	ldrh	r3, [r3, #0]
 8003852:	461a      	mov	r2, r3
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800385c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	3302      	adds	r3, #2
 8003862:	61bb      	str	r3, [r7, #24]
 8003864:	e007      	b.n	8003876 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	781a      	ldrb	r2, [r3, #0]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	3301      	adds	r3, #1
 8003874:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800387a:	b29b      	uxth	r3, r3
 800387c:	3b01      	subs	r3, #1
 800387e:	b29a      	uxth	r2, r3
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003888:	b29b      	uxth	r3, r3
 800388a:	2b00      	cmp	r3, #0
 800388c:	d1cf      	bne.n	800382e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	9300      	str	r3, [sp, #0]
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	2200      	movs	r2, #0
 8003896:	2140      	movs	r1, #64	; 0x40
 8003898:	68f8      	ldr	r0, [r7, #12]
 800389a:	f000 fb21 	bl	8003ee0 <UART_WaitOnFlagUntilTimeout>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d001      	beq.n	80038a8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80038a4:	2303      	movs	r3, #3
 80038a6:	e006      	b.n	80038b6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2220      	movs	r2, #32
 80038ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80038b0:	2300      	movs	r3, #0
 80038b2:	e000      	b.n	80038b6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80038b4:	2302      	movs	r3, #2
  }
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3720      	adds	r7, #32
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}

080038be <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80038be:	b580      	push	{r7, lr}
 80038c0:	b08c      	sub	sp, #48	; 0x30
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	60f8      	str	r0, [r7, #12]
 80038c6:	60b9      	str	r1, [r7, #8]
 80038c8:	4613      	mov	r3, r2
 80038ca:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	2b20      	cmp	r3, #32
 80038d6:	d152      	bne.n	800397e <HAL_UARTEx_ReceiveToIdle_IT+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d002      	beq.n	80038e4 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 80038de:	88fb      	ldrh	r3, [r7, #6]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d101      	bne.n	80038e8 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e04b      	b.n	8003980 <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
    }

    __HAL_LOCK(huart);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d101      	bne.n	80038f6 <HAL_UARTEx_ReceiveToIdle_IT+0x38>
 80038f2:	2302      	movs	r3, #2
 80038f4:	e044      	b.n	8003980 <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2201      	movs	r2, #1
 80038fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2201      	movs	r2, #1
 8003902:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8003904:	88fb      	ldrh	r3, [r7, #6]
 8003906:	461a      	mov	r2, r3
 8003908:	68b9      	ldr	r1, [r7, #8]
 800390a:	68f8      	ldr	r0, [r7, #12]
 800390c:	f000 fb56 	bl	8003fbc <UART_Start_Receive_IT>
 8003910:	4603      	mov	r3, r0
 8003912:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8003916:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800391a:	2b00      	cmp	r3, #0
 800391c:	d12c      	bne.n	8003978 <HAL_UARTEx_ReceiveToIdle_IT+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003922:	2b01      	cmp	r3, #1
 8003924:	d125      	bne.n	8003972 <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003926:	2300      	movs	r3, #0
 8003928:	613b      	str	r3, [r7, #16]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	613b      	str	r3, [r7, #16]
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	613b      	str	r3, [r7, #16]
 800393a:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	330c      	adds	r3, #12
 8003942:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003944:	69bb      	ldr	r3, [r7, #24]
 8003946:	e853 3f00 	ldrex	r3, [r3]
 800394a:	617b      	str	r3, [r7, #20]
   return(result);
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	f043 0310 	orr.w	r3, r3, #16
 8003952:	62bb      	str	r3, [r7, #40]	; 0x28
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	330c      	adds	r3, #12
 800395a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800395c:	627a      	str	r2, [r7, #36]	; 0x24
 800395e:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003960:	6a39      	ldr	r1, [r7, #32]
 8003962:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003964:	e841 2300 	strex	r3, r2, [r1]
 8003968:	61fb      	str	r3, [r7, #28]
   return(result);
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d1e5      	bne.n	800393c <HAL_UARTEx_ReceiveToIdle_IT+0x7e>
 8003970:	e002      	b.n	8003978 <HAL_UARTEx_ReceiveToIdle_IT+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8003978:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800397c:	e000      	b.n	8003980 <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
  }
  else
  {
    return HAL_BUSY;
 800397e:	2302      	movs	r3, #2
  }
}
 8003980:	4618      	mov	r0, r3
 8003982:	3730      	adds	r7, #48	; 0x30
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b0ba      	sub	sp, #232	; 0xe8
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	695b      	ldr	r3, [r3, #20]
 80039aa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80039ae:	2300      	movs	r3, #0
 80039b0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80039b4:	2300      	movs	r3, #0
 80039b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80039ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039be:	f003 030f 	and.w	r3, r3, #15
 80039c2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80039c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d10f      	bne.n	80039ee <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80039ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039d2:	f003 0320 	and.w	r3, r3, #32
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d009      	beq.n	80039ee <HAL_UART_IRQHandler+0x66>
 80039da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039de:	f003 0320 	and.w	r3, r3, #32
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d003      	beq.n	80039ee <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f000 fc05 	bl	80041f6 <UART_Receive_IT>
      return;
 80039ec:	e256      	b.n	8003e9c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80039ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	f000 80de 	beq.w	8003bb4 <HAL_UART_IRQHandler+0x22c>
 80039f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80039fc:	f003 0301 	and.w	r3, r3, #1
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d106      	bne.n	8003a12 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003a04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a08:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	f000 80d1 	beq.w	8003bb4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003a12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a16:	f003 0301 	and.w	r3, r3, #1
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d00b      	beq.n	8003a36 <HAL_UART_IRQHandler+0xae>
 8003a1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d005      	beq.n	8003a36 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2e:	f043 0201 	orr.w	r2, r3, #1
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a3a:	f003 0304 	and.w	r3, r3, #4
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d00b      	beq.n	8003a5a <HAL_UART_IRQHandler+0xd2>
 8003a42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a46:	f003 0301 	and.w	r3, r3, #1
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d005      	beq.n	8003a5a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a52:	f043 0202 	orr.w	r2, r3, #2
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a5e:	f003 0302 	and.w	r3, r3, #2
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d00b      	beq.n	8003a7e <HAL_UART_IRQHandler+0xf6>
 8003a66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a6a:	f003 0301 	and.w	r3, r3, #1
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d005      	beq.n	8003a7e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a76:	f043 0204 	orr.w	r2, r3, #4
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003a7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a82:	f003 0308 	and.w	r3, r3, #8
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d011      	beq.n	8003aae <HAL_UART_IRQHandler+0x126>
 8003a8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a8e:	f003 0320 	and.w	r3, r3, #32
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d105      	bne.n	8003aa2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003a96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a9a:	f003 0301 	and.w	r3, r3, #1
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d005      	beq.n	8003aae <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa6:	f043 0208 	orr.w	r2, r3, #8
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	f000 81ed 	beq.w	8003e92 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ab8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003abc:	f003 0320 	and.w	r3, r3, #32
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d008      	beq.n	8003ad6 <HAL_UART_IRQHandler+0x14e>
 8003ac4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ac8:	f003 0320 	and.w	r3, r3, #32
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d002      	beq.n	8003ad6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f000 fb90 	bl	80041f6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	695b      	ldr	r3, [r3, #20]
 8003adc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ae0:	2b40      	cmp	r3, #64	; 0x40
 8003ae2:	bf0c      	ite	eq
 8003ae4:	2301      	moveq	r3, #1
 8003ae6:	2300      	movne	r3, #0
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af2:	f003 0308 	and.w	r3, r3, #8
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d103      	bne.n	8003b02 <HAL_UART_IRQHandler+0x17a>
 8003afa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d04f      	beq.n	8003ba2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f000 fa98 	bl	8004038 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	695b      	ldr	r3, [r3, #20]
 8003b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b12:	2b40      	cmp	r3, #64	; 0x40
 8003b14:	d141      	bne.n	8003b9a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	3314      	adds	r3, #20
 8003b1c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b20:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003b24:	e853 3f00 	ldrex	r3, [r3]
 8003b28:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003b2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003b30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b34:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	3314      	adds	r3, #20
 8003b3e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003b42:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003b46:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b4a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003b4e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003b52:	e841 2300 	strex	r3, r2, [r1]
 8003b56:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003b5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d1d9      	bne.n	8003b16 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d013      	beq.n	8003b92 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b6e:	4a7d      	ldr	r2, [pc, #500]	; (8003d64 <HAL_UART_IRQHandler+0x3dc>)
 8003b70:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b76:	4618      	mov	r0, r3
 8003b78:	f7fe fa68 	bl	800204c <HAL_DMA_Abort_IT>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d016      	beq.n	8003bb0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003b8c:	4610      	mov	r0, r2
 8003b8e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b90:	e00e      	b.n	8003bb0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f000 f99a 	bl	8003ecc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b98:	e00a      	b.n	8003bb0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f000 f996 	bl	8003ecc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ba0:	e006      	b.n	8003bb0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f000 f992 	bl	8003ecc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003bae:	e170      	b.n	8003e92 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bb0:	bf00      	nop
    return;
 8003bb2:	e16e      	b.n	8003e92 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	f040 814a 	bne.w	8003e52 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003bbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bc2:	f003 0310 	and.w	r3, r3, #16
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	f000 8143 	beq.w	8003e52 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003bcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003bd0:	f003 0310 	and.w	r3, r3, #16
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	f000 813c 	beq.w	8003e52 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003bda:	2300      	movs	r3, #0
 8003bdc:	60bb      	str	r3, [r7, #8]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	60bb      	str	r3, [r7, #8]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	60bb      	str	r3, [r7, #8]
 8003bee:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bfa:	2b40      	cmp	r3, #64	; 0x40
 8003bfc:	f040 80b4 	bne.w	8003d68 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003c0c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	f000 8140 	beq.w	8003e96 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003c1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	f080 8139 	bcs.w	8003e96 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003c2a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c30:	69db      	ldr	r3, [r3, #28]
 8003c32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c36:	f000 8088 	beq.w	8003d4a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	330c      	adds	r3, #12
 8003c40:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c44:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003c48:	e853 3f00 	ldrex	r3, [r3]
 8003c4c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003c50:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003c54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c58:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	330c      	adds	r3, #12
 8003c62:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003c66:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003c6a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c6e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003c72:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003c76:	e841 2300 	strex	r3, r2, [r1]
 8003c7a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003c7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d1d9      	bne.n	8003c3a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	3314      	adds	r3, #20
 8003c8c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c90:	e853 3f00 	ldrex	r3, [r3]
 8003c94:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003c96:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c98:	f023 0301 	bic.w	r3, r3, #1
 8003c9c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	3314      	adds	r3, #20
 8003ca6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003caa:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003cae:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cb0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003cb2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003cb6:	e841 2300 	strex	r3, r2, [r1]
 8003cba:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003cbc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1e1      	bne.n	8003c86 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	3314      	adds	r3, #20
 8003cc8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ccc:	e853 3f00 	ldrex	r3, [r3]
 8003cd0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003cd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003cd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003cd8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	3314      	adds	r3, #20
 8003ce2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003ce6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003ce8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cea:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003cec:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003cee:	e841 2300 	strex	r3, r2, [r1]
 8003cf2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003cf4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d1e3      	bne.n	8003cc2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2220      	movs	r2, #32
 8003cfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2200      	movs	r2, #0
 8003d06:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	330c      	adds	r3, #12
 8003d0e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d12:	e853 3f00 	ldrex	r3, [r3]
 8003d16:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003d18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d1a:	f023 0310 	bic.w	r3, r3, #16
 8003d1e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	330c      	adds	r3, #12
 8003d28:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003d2c:	65ba      	str	r2, [r7, #88]	; 0x58
 8003d2e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d30:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003d32:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003d34:	e841 2300 	strex	r3, r2, [r1]
 8003d38:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003d3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d1e3      	bne.n	8003d08 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d44:	4618      	mov	r0, r3
 8003d46:	f7fe f911 	bl	8001f6c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	4619      	mov	r1, r3
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f001 f94e 	bl	8004ffc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003d60:	e099      	b.n	8003e96 <HAL_UART_IRQHandler+0x50e>
 8003d62:	bf00      	nop
 8003d64:	080040ff 	.word	0x080040ff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	f000 808b 	beq.w	8003e9a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003d84:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	f000 8086 	beq.w	8003e9a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	330c      	adds	r3, #12
 8003d94:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d98:	e853 3f00 	ldrex	r3, [r3]
 8003d9c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003d9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003da0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003da4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	330c      	adds	r3, #12
 8003dae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003db2:	647a      	str	r2, [r7, #68]	; 0x44
 8003db4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003db8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003dba:	e841 2300 	strex	r3, r2, [r1]
 8003dbe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003dc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1e3      	bne.n	8003d8e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	3314      	adds	r3, #20
 8003dcc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd0:	e853 3f00 	ldrex	r3, [r3]
 8003dd4:	623b      	str	r3, [r7, #32]
   return(result);
 8003dd6:	6a3b      	ldr	r3, [r7, #32]
 8003dd8:	f023 0301 	bic.w	r3, r3, #1
 8003ddc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	3314      	adds	r3, #20
 8003de6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003dea:	633a      	str	r2, [r7, #48]	; 0x30
 8003dec:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003df0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003df2:	e841 2300 	strex	r3, r2, [r1]
 8003df6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d1e3      	bne.n	8003dc6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2220      	movs	r2, #32
 8003e02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	330c      	adds	r3, #12
 8003e12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	e853 3f00 	ldrex	r3, [r3]
 8003e1a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f023 0310 	bic.w	r3, r3, #16
 8003e22:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	330c      	adds	r3, #12
 8003e2c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003e30:	61fa      	str	r2, [r7, #28]
 8003e32:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e34:	69b9      	ldr	r1, [r7, #24]
 8003e36:	69fa      	ldr	r2, [r7, #28]
 8003e38:	e841 2300 	strex	r3, r2, [r1]
 8003e3c:	617b      	str	r3, [r7, #20]
   return(result);
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d1e3      	bne.n	8003e0c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003e44:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003e48:	4619      	mov	r1, r3
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f001 f8d6 	bl	8004ffc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003e50:	e023      	b.n	8003e9a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003e52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d009      	beq.n	8003e72 <HAL_UART_IRQHandler+0x4ea>
 8003e5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d003      	beq.n	8003e72 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f000 f95b 	bl	8004126 <UART_Transmit_IT>
    return;
 8003e70:	e014      	b.n	8003e9c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003e72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d00e      	beq.n	8003e9c <HAL_UART_IRQHandler+0x514>
 8003e7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d008      	beq.n	8003e9c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f000 f99b 	bl	80041c6 <UART_EndTransmit_IT>
    return;
 8003e90:	e004      	b.n	8003e9c <HAL_UART_IRQHandler+0x514>
    return;
 8003e92:	bf00      	nop
 8003e94:	e002      	b.n	8003e9c <HAL_UART_IRQHandler+0x514>
      return;
 8003e96:	bf00      	nop
 8003e98:	e000      	b.n	8003e9c <HAL_UART_IRQHandler+0x514>
      return;
 8003e9a:	bf00      	nop
  }
}
 8003e9c:	37e8      	adds	r7, #232	; 0xe8
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop

08003ea4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003eac:	bf00      	nop
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003ec0:	bf00      	nop
 8003ec2:	370c      	adds	r7, #12
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eca:	4770      	bx	lr

08003ecc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003ed4:	bf00      	nop
 8003ed6:	370c      	adds	r7, #12
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr

08003ee0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b090      	sub	sp, #64	; 0x40
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	60f8      	str	r0, [r7, #12]
 8003ee8:	60b9      	str	r1, [r7, #8]
 8003eea:	603b      	str	r3, [r7, #0]
 8003eec:	4613      	mov	r3, r2
 8003eee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ef0:	e050      	b.n	8003f94 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ef2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef8:	d04c      	beq.n	8003f94 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003efa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d007      	beq.n	8003f10 <UART_WaitOnFlagUntilTimeout+0x30>
 8003f00:	f7fd ff22 	bl	8001d48 <HAL_GetTick>
 8003f04:	4602      	mov	r2, r0
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	1ad3      	subs	r3, r2, r3
 8003f0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d241      	bcs.n	8003f94 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	330c      	adds	r3, #12
 8003f16:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f1a:	e853 3f00 	ldrex	r3, [r3]
 8003f1e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f22:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003f26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	330c      	adds	r3, #12
 8003f2e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003f30:	637a      	str	r2, [r7, #52]	; 0x34
 8003f32:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f34:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003f36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f38:	e841 2300 	strex	r3, r2, [r1]
 8003f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d1e5      	bne.n	8003f10 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	3314      	adds	r3, #20
 8003f4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	e853 3f00 	ldrex	r3, [r3]
 8003f52:	613b      	str	r3, [r7, #16]
   return(result);
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	f023 0301 	bic.w	r3, r3, #1
 8003f5a:	63bb      	str	r3, [r7, #56]	; 0x38
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	3314      	adds	r3, #20
 8003f62:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003f64:	623a      	str	r2, [r7, #32]
 8003f66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f68:	69f9      	ldr	r1, [r7, #28]
 8003f6a:	6a3a      	ldr	r2, [r7, #32]
 8003f6c:	e841 2300 	strex	r3, r2, [r1]
 8003f70:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f72:	69bb      	ldr	r3, [r7, #24]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d1e5      	bne.n	8003f44 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2220      	movs	r2, #32
 8003f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2220      	movs	r2, #32
 8003f84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e00f      	b.n	8003fb4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	68ba      	ldr	r2, [r7, #8]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	bf0c      	ite	eq
 8003fa4:	2301      	moveq	r3, #1
 8003fa6:	2300      	movne	r3, #0
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	461a      	mov	r2, r3
 8003fac:	79fb      	ldrb	r3, [r7, #7]
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d09f      	beq.n	8003ef2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003fb2:	2300      	movs	r3, #0
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3740      	adds	r7, #64	; 0x40
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}

08003fbc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b085      	sub	sp, #20
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	60b9      	str	r1, [r7, #8]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	68ba      	ldr	r2, [r7, #8]
 8003fce:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	88fa      	ldrh	r2, [r7, #6]
 8003fd4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	88fa      	ldrh	r2, [r7, #6]
 8003fda:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2222      	movs	r2, #34	; 0x22
 8003fe6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	691b      	ldr	r3, [r3, #16]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d007      	beq.n	800400a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	68da      	ldr	r2, [r3, #12]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004008:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	695a      	ldr	r2, [r3, #20]
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f042 0201 	orr.w	r2, r2, #1
 8004018:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	68da      	ldr	r2, [r3, #12]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f042 0220 	orr.w	r2, r2, #32
 8004028:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800402a:	2300      	movs	r3, #0
}
 800402c:	4618      	mov	r0, r3
 800402e:	3714      	adds	r7, #20
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004038:	b480      	push	{r7}
 800403a:	b095      	sub	sp, #84	; 0x54
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	330c      	adds	r3, #12
 8004046:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004048:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800404a:	e853 3f00 	ldrex	r3, [r3]
 800404e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004052:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004056:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	330c      	adds	r3, #12
 800405e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004060:	643a      	str	r2, [r7, #64]	; 0x40
 8004062:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004064:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004066:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004068:	e841 2300 	strex	r3, r2, [r1]
 800406c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800406e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004070:	2b00      	cmp	r3, #0
 8004072:	d1e5      	bne.n	8004040 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	3314      	adds	r3, #20
 800407a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800407c:	6a3b      	ldr	r3, [r7, #32]
 800407e:	e853 3f00 	ldrex	r3, [r3]
 8004082:	61fb      	str	r3, [r7, #28]
   return(result);
 8004084:	69fb      	ldr	r3, [r7, #28]
 8004086:	f023 0301 	bic.w	r3, r3, #1
 800408a:	64bb      	str	r3, [r7, #72]	; 0x48
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	3314      	adds	r3, #20
 8004092:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004094:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004096:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004098:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800409a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800409c:	e841 2300 	strex	r3, r2, [r1]
 80040a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80040a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d1e5      	bne.n	8004074 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d119      	bne.n	80040e4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	330c      	adds	r3, #12
 80040b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	e853 3f00 	ldrex	r3, [r3]
 80040be:	60bb      	str	r3, [r7, #8]
   return(result);
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	f023 0310 	bic.w	r3, r3, #16
 80040c6:	647b      	str	r3, [r7, #68]	; 0x44
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	330c      	adds	r3, #12
 80040ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80040d0:	61ba      	str	r2, [r7, #24]
 80040d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040d4:	6979      	ldr	r1, [r7, #20]
 80040d6:	69ba      	ldr	r2, [r7, #24]
 80040d8:	e841 2300 	strex	r3, r2, [r1]
 80040dc:	613b      	str	r3, [r7, #16]
   return(result);
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d1e5      	bne.n	80040b0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2220      	movs	r2, #32
 80040e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80040f2:	bf00      	nop
 80040f4:	3754      	adds	r7, #84	; 0x54
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr

080040fe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b084      	sub	sp, #16
 8004102:	af00      	add	r7, sp, #0
 8004104:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800410a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2200      	movs	r2, #0
 8004110:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2200      	movs	r2, #0
 8004116:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004118:	68f8      	ldr	r0, [r7, #12]
 800411a:	f7ff fed7 	bl	8003ecc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800411e:	bf00      	nop
 8004120:	3710      	adds	r7, #16
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}

08004126 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004126:	b480      	push	{r7}
 8004128:	b085      	sub	sp, #20
 800412a:	af00      	add	r7, sp, #0
 800412c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b21      	cmp	r3, #33	; 0x21
 8004138:	d13e      	bne.n	80041b8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004142:	d114      	bne.n	800416e <UART_Transmit_IT+0x48>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	691b      	ldr	r3, [r3, #16]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d110      	bne.n	800416e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a1b      	ldr	r3, [r3, #32]
 8004150:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	881b      	ldrh	r3, [r3, #0]
 8004156:	461a      	mov	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004160:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a1b      	ldr	r3, [r3, #32]
 8004166:	1c9a      	adds	r2, r3, #2
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	621a      	str	r2, [r3, #32]
 800416c:	e008      	b.n	8004180 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a1b      	ldr	r3, [r3, #32]
 8004172:	1c59      	adds	r1, r3, #1
 8004174:	687a      	ldr	r2, [r7, #4]
 8004176:	6211      	str	r1, [r2, #32]
 8004178:	781a      	ldrb	r2, [r3, #0]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004184:	b29b      	uxth	r3, r3
 8004186:	3b01      	subs	r3, #1
 8004188:	b29b      	uxth	r3, r3
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	4619      	mov	r1, r3
 800418e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004190:	2b00      	cmp	r3, #0
 8004192:	d10f      	bne.n	80041b4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68da      	ldr	r2, [r3, #12]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80041a2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68da      	ldr	r2, [r3, #12]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80041b2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80041b4:	2300      	movs	r3, #0
 80041b6:	e000      	b.n	80041ba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80041b8:	2302      	movs	r3, #2
  }
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3714      	adds	r7, #20
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr

080041c6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b082      	sub	sp, #8
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	68da      	ldr	r2, [r3, #12]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041dc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2220      	movs	r2, #32
 80041e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f7ff fe5c 	bl	8003ea4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80041ec:	2300      	movs	r3, #0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3708      	adds	r7, #8
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80041f6:	b580      	push	{r7, lr}
 80041f8:	b08c      	sub	sp, #48	; 0x30
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b22      	cmp	r3, #34	; 0x22
 8004208:	f040 80ab 	bne.w	8004362 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004214:	d117      	bne.n	8004246 <UART_Receive_IT+0x50>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	691b      	ldr	r3, [r3, #16]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d113      	bne.n	8004246 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800421e:	2300      	movs	r3, #0
 8004220:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004226:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	b29b      	uxth	r3, r3
 8004230:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004234:	b29a      	uxth	r2, r3
 8004236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004238:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800423e:	1c9a      	adds	r2, r3, #2
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	629a      	str	r2, [r3, #40]	; 0x28
 8004244:	e026      	b.n	8004294 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800424a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800424c:	2300      	movs	r3, #0
 800424e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004258:	d007      	beq.n	800426a <UART_Receive_IT+0x74>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d10a      	bne.n	8004278 <UART_Receive_IT+0x82>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	691b      	ldr	r3, [r3, #16]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d106      	bne.n	8004278 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	b2da      	uxtb	r2, r3
 8004272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004274:	701a      	strb	r2, [r3, #0]
 8004276:	e008      	b.n	800428a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	b2db      	uxtb	r3, r3
 8004280:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004284:	b2da      	uxtb	r2, r3
 8004286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004288:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800428e:	1c5a      	adds	r2, r3, #1
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004298:	b29b      	uxth	r3, r3
 800429a:	3b01      	subs	r3, #1
 800429c:	b29b      	uxth	r3, r3
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	4619      	mov	r1, r3
 80042a2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d15a      	bne.n	800435e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	68da      	ldr	r2, [r3, #12]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f022 0220 	bic.w	r2, r2, #32
 80042b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	68da      	ldr	r2, [r3, #12]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	695a      	ldr	r2, [r3, #20]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f022 0201 	bic.w	r2, r2, #1
 80042d6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2220      	movs	r2, #32
 80042dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d135      	bne.n	8004354 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	330c      	adds	r3, #12
 80042f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	e853 3f00 	ldrex	r3, [r3]
 80042fc:	613b      	str	r3, [r7, #16]
   return(result);
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	f023 0310 	bic.w	r3, r3, #16
 8004304:	627b      	str	r3, [r7, #36]	; 0x24
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	330c      	adds	r3, #12
 800430c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800430e:	623a      	str	r2, [r7, #32]
 8004310:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004312:	69f9      	ldr	r1, [r7, #28]
 8004314:	6a3a      	ldr	r2, [r7, #32]
 8004316:	e841 2300 	strex	r3, r2, [r1]
 800431a:	61bb      	str	r3, [r7, #24]
   return(result);
 800431c:	69bb      	ldr	r3, [r7, #24]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d1e5      	bne.n	80042ee <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0310 	and.w	r3, r3, #16
 800432c:	2b10      	cmp	r3, #16
 800432e:	d10a      	bne.n	8004346 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004330:	2300      	movs	r3, #0
 8004332:	60fb      	str	r3, [r7, #12]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	60fb      	str	r3, [r7, #12]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	60fb      	str	r3, [r7, #12]
 8004344:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800434a:	4619      	mov	r1, r3
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f000 fe55 	bl	8004ffc <HAL_UARTEx_RxEventCallback>
 8004352:	e002      	b.n	800435a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f7ff fdaf 	bl	8003eb8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800435a:	2300      	movs	r3, #0
 800435c:	e002      	b.n	8004364 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800435e:	2300      	movs	r3, #0
 8004360:	e000      	b.n	8004364 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004362:	2302      	movs	r3, #2
  }
}
 8004364:	4618      	mov	r0, r3
 8004366:	3730      	adds	r7, #48	; 0x30
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}

0800436c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800436c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004370:	b0c0      	sub	sp, #256	; 0x100
 8004372:	af00      	add	r7, sp, #0
 8004374:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	691b      	ldr	r3, [r3, #16]
 8004380:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004388:	68d9      	ldr	r1, [r3, #12]
 800438a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	ea40 0301 	orr.w	r3, r0, r1
 8004394:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800439a:	689a      	ldr	r2, [r3, #8]
 800439c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	431a      	orrs	r2, r3
 80043a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	431a      	orrs	r2, r3
 80043ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043b0:	69db      	ldr	r3, [r3, #28]
 80043b2:	4313      	orrs	r3, r2
 80043b4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80043b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80043c4:	f021 010c 	bic.w	r1, r1, #12
 80043c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80043d2:	430b      	orrs	r3, r1
 80043d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80043d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80043e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043e6:	6999      	ldr	r1, [r3, #24]
 80043e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	ea40 0301 	orr.w	r3, r0, r1
 80043f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80043f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	4b8f      	ldr	r3, [pc, #572]	; (8004638 <UART_SetConfig+0x2cc>)
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d005      	beq.n	800440c <UART_SetConfig+0xa0>
 8004400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	4b8d      	ldr	r3, [pc, #564]	; (800463c <UART_SetConfig+0x2d0>)
 8004408:	429a      	cmp	r2, r3
 800440a:	d104      	bne.n	8004416 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800440c:	f7fe fc92 	bl	8002d34 <HAL_RCC_GetPCLK2Freq>
 8004410:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004414:	e003      	b.n	800441e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004416:	f7fe fc79 	bl	8002d0c <HAL_RCC_GetPCLK1Freq>
 800441a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800441e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004422:	69db      	ldr	r3, [r3, #28]
 8004424:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004428:	f040 810c 	bne.w	8004644 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800442c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004430:	2200      	movs	r2, #0
 8004432:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004436:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800443a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800443e:	4622      	mov	r2, r4
 8004440:	462b      	mov	r3, r5
 8004442:	1891      	adds	r1, r2, r2
 8004444:	65b9      	str	r1, [r7, #88]	; 0x58
 8004446:	415b      	adcs	r3, r3
 8004448:	65fb      	str	r3, [r7, #92]	; 0x5c
 800444a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800444e:	4621      	mov	r1, r4
 8004450:	eb12 0801 	adds.w	r8, r2, r1
 8004454:	4629      	mov	r1, r5
 8004456:	eb43 0901 	adc.w	r9, r3, r1
 800445a:	f04f 0200 	mov.w	r2, #0
 800445e:	f04f 0300 	mov.w	r3, #0
 8004462:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004466:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800446a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800446e:	4690      	mov	r8, r2
 8004470:	4699      	mov	r9, r3
 8004472:	4623      	mov	r3, r4
 8004474:	eb18 0303 	adds.w	r3, r8, r3
 8004478:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800447c:	462b      	mov	r3, r5
 800447e:	eb49 0303 	adc.w	r3, r9, r3
 8004482:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004486:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004492:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004496:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800449a:	460b      	mov	r3, r1
 800449c:	18db      	adds	r3, r3, r3
 800449e:	653b      	str	r3, [r7, #80]	; 0x50
 80044a0:	4613      	mov	r3, r2
 80044a2:	eb42 0303 	adc.w	r3, r2, r3
 80044a6:	657b      	str	r3, [r7, #84]	; 0x54
 80044a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80044ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80044b0:	f7fc fbf2 	bl	8000c98 <__aeabi_uldivmod>
 80044b4:	4602      	mov	r2, r0
 80044b6:	460b      	mov	r3, r1
 80044b8:	4b61      	ldr	r3, [pc, #388]	; (8004640 <UART_SetConfig+0x2d4>)
 80044ba:	fba3 2302 	umull	r2, r3, r3, r2
 80044be:	095b      	lsrs	r3, r3, #5
 80044c0:	011c      	lsls	r4, r3, #4
 80044c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80044c6:	2200      	movs	r2, #0
 80044c8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80044cc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80044d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80044d4:	4642      	mov	r2, r8
 80044d6:	464b      	mov	r3, r9
 80044d8:	1891      	adds	r1, r2, r2
 80044da:	64b9      	str	r1, [r7, #72]	; 0x48
 80044dc:	415b      	adcs	r3, r3
 80044de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80044e4:	4641      	mov	r1, r8
 80044e6:	eb12 0a01 	adds.w	sl, r2, r1
 80044ea:	4649      	mov	r1, r9
 80044ec:	eb43 0b01 	adc.w	fp, r3, r1
 80044f0:	f04f 0200 	mov.w	r2, #0
 80044f4:	f04f 0300 	mov.w	r3, #0
 80044f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80044fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004500:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004504:	4692      	mov	sl, r2
 8004506:	469b      	mov	fp, r3
 8004508:	4643      	mov	r3, r8
 800450a:	eb1a 0303 	adds.w	r3, sl, r3
 800450e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004512:	464b      	mov	r3, r9
 8004514:	eb4b 0303 	adc.w	r3, fp, r3
 8004518:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800451c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	2200      	movs	r2, #0
 8004524:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004528:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800452c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004530:	460b      	mov	r3, r1
 8004532:	18db      	adds	r3, r3, r3
 8004534:	643b      	str	r3, [r7, #64]	; 0x40
 8004536:	4613      	mov	r3, r2
 8004538:	eb42 0303 	adc.w	r3, r2, r3
 800453c:	647b      	str	r3, [r7, #68]	; 0x44
 800453e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004542:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004546:	f7fc fba7 	bl	8000c98 <__aeabi_uldivmod>
 800454a:	4602      	mov	r2, r0
 800454c:	460b      	mov	r3, r1
 800454e:	4611      	mov	r1, r2
 8004550:	4b3b      	ldr	r3, [pc, #236]	; (8004640 <UART_SetConfig+0x2d4>)
 8004552:	fba3 2301 	umull	r2, r3, r3, r1
 8004556:	095b      	lsrs	r3, r3, #5
 8004558:	2264      	movs	r2, #100	; 0x64
 800455a:	fb02 f303 	mul.w	r3, r2, r3
 800455e:	1acb      	subs	r3, r1, r3
 8004560:	00db      	lsls	r3, r3, #3
 8004562:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004566:	4b36      	ldr	r3, [pc, #216]	; (8004640 <UART_SetConfig+0x2d4>)
 8004568:	fba3 2302 	umull	r2, r3, r3, r2
 800456c:	095b      	lsrs	r3, r3, #5
 800456e:	005b      	lsls	r3, r3, #1
 8004570:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004574:	441c      	add	r4, r3
 8004576:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800457a:	2200      	movs	r2, #0
 800457c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004580:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004584:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004588:	4642      	mov	r2, r8
 800458a:	464b      	mov	r3, r9
 800458c:	1891      	adds	r1, r2, r2
 800458e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004590:	415b      	adcs	r3, r3
 8004592:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004594:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004598:	4641      	mov	r1, r8
 800459a:	1851      	adds	r1, r2, r1
 800459c:	6339      	str	r1, [r7, #48]	; 0x30
 800459e:	4649      	mov	r1, r9
 80045a0:	414b      	adcs	r3, r1
 80045a2:	637b      	str	r3, [r7, #52]	; 0x34
 80045a4:	f04f 0200 	mov.w	r2, #0
 80045a8:	f04f 0300 	mov.w	r3, #0
 80045ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80045b0:	4659      	mov	r1, fp
 80045b2:	00cb      	lsls	r3, r1, #3
 80045b4:	4651      	mov	r1, sl
 80045b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045ba:	4651      	mov	r1, sl
 80045bc:	00ca      	lsls	r2, r1, #3
 80045be:	4610      	mov	r0, r2
 80045c0:	4619      	mov	r1, r3
 80045c2:	4603      	mov	r3, r0
 80045c4:	4642      	mov	r2, r8
 80045c6:	189b      	adds	r3, r3, r2
 80045c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80045cc:	464b      	mov	r3, r9
 80045ce:	460a      	mov	r2, r1
 80045d0:	eb42 0303 	adc.w	r3, r2, r3
 80045d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80045d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80045e4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80045e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80045ec:	460b      	mov	r3, r1
 80045ee:	18db      	adds	r3, r3, r3
 80045f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80045f2:	4613      	mov	r3, r2
 80045f4:	eb42 0303 	adc.w	r3, r2, r3
 80045f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80045fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004602:	f7fc fb49 	bl	8000c98 <__aeabi_uldivmod>
 8004606:	4602      	mov	r2, r0
 8004608:	460b      	mov	r3, r1
 800460a:	4b0d      	ldr	r3, [pc, #52]	; (8004640 <UART_SetConfig+0x2d4>)
 800460c:	fba3 1302 	umull	r1, r3, r3, r2
 8004610:	095b      	lsrs	r3, r3, #5
 8004612:	2164      	movs	r1, #100	; 0x64
 8004614:	fb01 f303 	mul.w	r3, r1, r3
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	00db      	lsls	r3, r3, #3
 800461c:	3332      	adds	r3, #50	; 0x32
 800461e:	4a08      	ldr	r2, [pc, #32]	; (8004640 <UART_SetConfig+0x2d4>)
 8004620:	fba2 2303 	umull	r2, r3, r2, r3
 8004624:	095b      	lsrs	r3, r3, #5
 8004626:	f003 0207 	and.w	r2, r3, #7
 800462a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4422      	add	r2, r4
 8004632:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004634:	e105      	b.n	8004842 <UART_SetConfig+0x4d6>
 8004636:	bf00      	nop
 8004638:	40011000 	.word	0x40011000
 800463c:	40011400 	.word	0x40011400
 8004640:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004644:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004648:	2200      	movs	r2, #0
 800464a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800464e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004652:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004656:	4642      	mov	r2, r8
 8004658:	464b      	mov	r3, r9
 800465a:	1891      	adds	r1, r2, r2
 800465c:	6239      	str	r1, [r7, #32]
 800465e:	415b      	adcs	r3, r3
 8004660:	627b      	str	r3, [r7, #36]	; 0x24
 8004662:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004666:	4641      	mov	r1, r8
 8004668:	1854      	adds	r4, r2, r1
 800466a:	4649      	mov	r1, r9
 800466c:	eb43 0501 	adc.w	r5, r3, r1
 8004670:	f04f 0200 	mov.w	r2, #0
 8004674:	f04f 0300 	mov.w	r3, #0
 8004678:	00eb      	lsls	r3, r5, #3
 800467a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800467e:	00e2      	lsls	r2, r4, #3
 8004680:	4614      	mov	r4, r2
 8004682:	461d      	mov	r5, r3
 8004684:	4643      	mov	r3, r8
 8004686:	18e3      	adds	r3, r4, r3
 8004688:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800468c:	464b      	mov	r3, r9
 800468e:	eb45 0303 	adc.w	r3, r5, r3
 8004692:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004696:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80046a2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80046a6:	f04f 0200 	mov.w	r2, #0
 80046aa:	f04f 0300 	mov.w	r3, #0
 80046ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80046b2:	4629      	mov	r1, r5
 80046b4:	008b      	lsls	r3, r1, #2
 80046b6:	4621      	mov	r1, r4
 80046b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046bc:	4621      	mov	r1, r4
 80046be:	008a      	lsls	r2, r1, #2
 80046c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80046c4:	f7fc fae8 	bl	8000c98 <__aeabi_uldivmod>
 80046c8:	4602      	mov	r2, r0
 80046ca:	460b      	mov	r3, r1
 80046cc:	4b60      	ldr	r3, [pc, #384]	; (8004850 <UART_SetConfig+0x4e4>)
 80046ce:	fba3 2302 	umull	r2, r3, r3, r2
 80046d2:	095b      	lsrs	r3, r3, #5
 80046d4:	011c      	lsls	r4, r3, #4
 80046d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80046da:	2200      	movs	r2, #0
 80046dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80046e0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80046e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80046e8:	4642      	mov	r2, r8
 80046ea:	464b      	mov	r3, r9
 80046ec:	1891      	adds	r1, r2, r2
 80046ee:	61b9      	str	r1, [r7, #24]
 80046f0:	415b      	adcs	r3, r3
 80046f2:	61fb      	str	r3, [r7, #28]
 80046f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046f8:	4641      	mov	r1, r8
 80046fa:	1851      	adds	r1, r2, r1
 80046fc:	6139      	str	r1, [r7, #16]
 80046fe:	4649      	mov	r1, r9
 8004700:	414b      	adcs	r3, r1
 8004702:	617b      	str	r3, [r7, #20]
 8004704:	f04f 0200 	mov.w	r2, #0
 8004708:	f04f 0300 	mov.w	r3, #0
 800470c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004710:	4659      	mov	r1, fp
 8004712:	00cb      	lsls	r3, r1, #3
 8004714:	4651      	mov	r1, sl
 8004716:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800471a:	4651      	mov	r1, sl
 800471c:	00ca      	lsls	r2, r1, #3
 800471e:	4610      	mov	r0, r2
 8004720:	4619      	mov	r1, r3
 8004722:	4603      	mov	r3, r0
 8004724:	4642      	mov	r2, r8
 8004726:	189b      	adds	r3, r3, r2
 8004728:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800472c:	464b      	mov	r3, r9
 800472e:	460a      	mov	r2, r1
 8004730:	eb42 0303 	adc.w	r3, r2, r3
 8004734:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	67bb      	str	r3, [r7, #120]	; 0x78
 8004742:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004744:	f04f 0200 	mov.w	r2, #0
 8004748:	f04f 0300 	mov.w	r3, #0
 800474c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004750:	4649      	mov	r1, r9
 8004752:	008b      	lsls	r3, r1, #2
 8004754:	4641      	mov	r1, r8
 8004756:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800475a:	4641      	mov	r1, r8
 800475c:	008a      	lsls	r2, r1, #2
 800475e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004762:	f7fc fa99 	bl	8000c98 <__aeabi_uldivmod>
 8004766:	4602      	mov	r2, r0
 8004768:	460b      	mov	r3, r1
 800476a:	4b39      	ldr	r3, [pc, #228]	; (8004850 <UART_SetConfig+0x4e4>)
 800476c:	fba3 1302 	umull	r1, r3, r3, r2
 8004770:	095b      	lsrs	r3, r3, #5
 8004772:	2164      	movs	r1, #100	; 0x64
 8004774:	fb01 f303 	mul.w	r3, r1, r3
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	011b      	lsls	r3, r3, #4
 800477c:	3332      	adds	r3, #50	; 0x32
 800477e:	4a34      	ldr	r2, [pc, #208]	; (8004850 <UART_SetConfig+0x4e4>)
 8004780:	fba2 2303 	umull	r2, r3, r2, r3
 8004784:	095b      	lsrs	r3, r3, #5
 8004786:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800478a:	441c      	add	r4, r3
 800478c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004790:	2200      	movs	r2, #0
 8004792:	673b      	str	r3, [r7, #112]	; 0x70
 8004794:	677a      	str	r2, [r7, #116]	; 0x74
 8004796:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800479a:	4642      	mov	r2, r8
 800479c:	464b      	mov	r3, r9
 800479e:	1891      	adds	r1, r2, r2
 80047a0:	60b9      	str	r1, [r7, #8]
 80047a2:	415b      	adcs	r3, r3
 80047a4:	60fb      	str	r3, [r7, #12]
 80047a6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80047aa:	4641      	mov	r1, r8
 80047ac:	1851      	adds	r1, r2, r1
 80047ae:	6039      	str	r1, [r7, #0]
 80047b0:	4649      	mov	r1, r9
 80047b2:	414b      	adcs	r3, r1
 80047b4:	607b      	str	r3, [r7, #4]
 80047b6:	f04f 0200 	mov.w	r2, #0
 80047ba:	f04f 0300 	mov.w	r3, #0
 80047be:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80047c2:	4659      	mov	r1, fp
 80047c4:	00cb      	lsls	r3, r1, #3
 80047c6:	4651      	mov	r1, sl
 80047c8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047cc:	4651      	mov	r1, sl
 80047ce:	00ca      	lsls	r2, r1, #3
 80047d0:	4610      	mov	r0, r2
 80047d2:	4619      	mov	r1, r3
 80047d4:	4603      	mov	r3, r0
 80047d6:	4642      	mov	r2, r8
 80047d8:	189b      	adds	r3, r3, r2
 80047da:	66bb      	str	r3, [r7, #104]	; 0x68
 80047dc:	464b      	mov	r3, r9
 80047de:	460a      	mov	r2, r1
 80047e0:	eb42 0303 	adc.w	r3, r2, r3
 80047e4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80047e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	663b      	str	r3, [r7, #96]	; 0x60
 80047f0:	667a      	str	r2, [r7, #100]	; 0x64
 80047f2:	f04f 0200 	mov.w	r2, #0
 80047f6:	f04f 0300 	mov.w	r3, #0
 80047fa:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80047fe:	4649      	mov	r1, r9
 8004800:	008b      	lsls	r3, r1, #2
 8004802:	4641      	mov	r1, r8
 8004804:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004808:	4641      	mov	r1, r8
 800480a:	008a      	lsls	r2, r1, #2
 800480c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004810:	f7fc fa42 	bl	8000c98 <__aeabi_uldivmod>
 8004814:	4602      	mov	r2, r0
 8004816:	460b      	mov	r3, r1
 8004818:	4b0d      	ldr	r3, [pc, #52]	; (8004850 <UART_SetConfig+0x4e4>)
 800481a:	fba3 1302 	umull	r1, r3, r3, r2
 800481e:	095b      	lsrs	r3, r3, #5
 8004820:	2164      	movs	r1, #100	; 0x64
 8004822:	fb01 f303 	mul.w	r3, r1, r3
 8004826:	1ad3      	subs	r3, r2, r3
 8004828:	011b      	lsls	r3, r3, #4
 800482a:	3332      	adds	r3, #50	; 0x32
 800482c:	4a08      	ldr	r2, [pc, #32]	; (8004850 <UART_SetConfig+0x4e4>)
 800482e:	fba2 2303 	umull	r2, r3, r2, r3
 8004832:	095b      	lsrs	r3, r3, #5
 8004834:	f003 020f 	and.w	r2, r3, #15
 8004838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4422      	add	r2, r4
 8004840:	609a      	str	r2, [r3, #8]
}
 8004842:	bf00      	nop
 8004844:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004848:	46bd      	mov	sp, r7
 800484a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800484e:	bf00      	nop
 8004850:	51eb851f 	.word	0x51eb851f

08004854 <sendData>:
    1, 0, 1, 0, 1, 0, 1, 0, 1, 0,
    1, 0, 1, 0, 1, 0, 1, 0, 1, 0,
    1, 0, 1, 0, 1, 0, 1, 0, 1, 0
};

void sendData(uint8_t *data, int size) {
 8004854:	b580      	push	{r7, lr}
 8004856:	b084      	sub	sp, #16
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
    // Enable transmission by setting DE and RE pins high
    HAL_GPIO_WritePin(DE_RE_ENB_GPIO_Port, DE_RE_ENB_Pin, GPIO_PIN_SET);
 800485e:	2201      	movs	r2, #1
 8004860:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004864:	4816      	ldr	r0, [pc, #88]	; (80048c0 <sendData+0x6c>)
 8004866:	f7fd fdaf 	bl	80023c8 <HAL_GPIO_WritePin>

    // Transmit data
    uint16_t crc = crc16(data, size);
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	b29b      	uxth	r3, r3
 800486e:	4619      	mov	r1, r3
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f000 f829 	bl	80048c8 <crc16>
 8004876:	4603      	mov	r3, r0
 8004878:	81fb      	strh	r3, [r7, #14]
    data[size] = crc & 0xFF;
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	4413      	add	r3, r2
 8004880:	89fa      	ldrh	r2, [r7, #14]
 8004882:	b2d2      	uxtb	r2, r2
 8004884:	701a      	strb	r2, [r3, #0]
    data[size + 1] = (crc >> 8) & 0xFF;
 8004886:	89fb      	ldrh	r3, [r7, #14]
 8004888:	0a1b      	lsrs	r3, r3, #8
 800488a:	b299      	uxth	r1, r3
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	3301      	adds	r3, #1
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	4413      	add	r3, r2
 8004894:	b2ca      	uxtb	r2, r1
 8004896:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit(&huart1, data, size + 2, 1000);
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	b29b      	uxth	r3, r3
 800489c:	3302      	adds	r3, #2
 800489e:	b29a      	uxth	r2, r3
 80048a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80048a4:	6879      	ldr	r1, [r7, #4]
 80048a6:	4807      	ldr	r0, [pc, #28]	; (80048c4 <sendData+0x70>)
 80048a8:	f7fe ff77 	bl	800379a <HAL_UART_Transmit>

    // Disable transmission by setting DE and RE pins low
    HAL_GPIO_WritePin(DE_RE_ENB_GPIO_Port, DE_RE_ENB_Pin, GPIO_PIN_RESET);
 80048ac:	2200      	movs	r2, #0
 80048ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80048b2:	4803      	ldr	r0, [pc, #12]	; (80048c0 <sendData+0x6c>)
 80048b4:	f7fd fd88 	bl	80023c8 <HAL_GPIO_WritePin>

}
 80048b8:	bf00      	nop
 80048ba:	3710      	adds	r7, #16
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}
 80048c0:	40020000 	.word	0x40020000
 80048c4:	200005c0 	.word	0x200005c0

080048c8 <crc16>:


uint16_t crc16(const uint8_t *data, uint16_t len) {
 80048c8:	b480      	push	{r7}
 80048ca:	b085      	sub	sp, #20
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	460b      	mov	r3, r1
 80048d2:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 80048d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80048d8:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < len; i++) {
 80048da:	2300      	movs	r3, #0
 80048dc:	81bb      	strh	r3, [r7, #12]
 80048de:	e022      	b.n	8004926 <crc16+0x5e>
        crc ^= data[i];
 80048e0:	89bb      	ldrh	r3, [r7, #12]
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	4413      	add	r3, r2
 80048e6:	781b      	ldrb	r3, [r3, #0]
 80048e8:	b29a      	uxth	r2, r3
 80048ea:	89fb      	ldrh	r3, [r7, #14]
 80048ec:	4053      	eors	r3, r2
 80048ee:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 80048f0:	2300      	movs	r3, #0
 80048f2:	72fb      	strb	r3, [r7, #11]
 80048f4:	e011      	b.n	800491a <crc16+0x52>
            if (crc & 0x0001) {
 80048f6:	89fb      	ldrh	r3, [r7, #14]
 80048f8:	f003 0301 	and.w	r3, r3, #1
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d006      	beq.n	800490e <crc16+0x46>
                crc = (crc >> 1) ^ 0xA001;
 8004900:	89fb      	ldrh	r3, [r7, #14]
 8004902:	085b      	lsrs	r3, r3, #1
 8004904:	b29a      	uxth	r2, r3
 8004906:	4b0d      	ldr	r3, [pc, #52]	; (800493c <crc16+0x74>)
 8004908:	4053      	eors	r3, r2
 800490a:	81fb      	strh	r3, [r7, #14]
 800490c:	e002      	b.n	8004914 <crc16+0x4c>
            } else {
                crc >>= 1;
 800490e:	89fb      	ldrh	r3, [r7, #14]
 8004910:	085b      	lsrs	r3, r3, #1
 8004912:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8004914:	7afb      	ldrb	r3, [r7, #11]
 8004916:	3301      	adds	r3, #1
 8004918:	72fb      	strb	r3, [r7, #11]
 800491a:	7afb      	ldrb	r3, [r7, #11]
 800491c:	2b07      	cmp	r3, #7
 800491e:	d9ea      	bls.n	80048f6 <crc16+0x2e>
    for (uint16_t i = 0; i < len; i++) {
 8004920:	89bb      	ldrh	r3, [r7, #12]
 8004922:	3301      	adds	r3, #1
 8004924:	81bb      	strh	r3, [r7, #12]
 8004926:	89ba      	ldrh	r2, [r7, #12]
 8004928:	887b      	ldrh	r3, [r7, #2]
 800492a:	429a      	cmp	r2, r3
 800492c:	d3d8      	bcc.n	80048e0 <crc16+0x18>
            }
        }
    }
    return crc;
 800492e:	89fb      	ldrh	r3, [r7, #14]
}
 8004930:	4618      	mov	r0, r3
 8004932:	3714      	adds	r7, #20
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr
 800493c:	ffffa001 	.word	0xffffa001

08004940 <modbusException>:

void modbusException(uint8_t exceptionCode) {
 8004940:	b580      	push	{r7, lr}
 8004942:	b082      	sub	sp, #8
 8004944:	af00      	add	r7, sp, #0
 8004946:	4603      	mov	r3, r0
 8004948:	71fb      	strb	r3, [r7, #7]
    TxData[0] = RxData[0];
 800494a:	4b0b      	ldr	r3, [pc, #44]	; (8004978 <modbusException+0x38>)
 800494c:	781a      	ldrb	r2, [r3, #0]
 800494e:	4b0b      	ldr	r3, [pc, #44]	; (800497c <modbusException+0x3c>)
 8004950:	701a      	strb	r2, [r3, #0]
    TxData[1] = RxData[1] | 0x80;
 8004952:	4b09      	ldr	r3, [pc, #36]	; (8004978 <modbusException+0x38>)
 8004954:	785b      	ldrb	r3, [r3, #1]
 8004956:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800495a:	b2da      	uxtb	r2, r3
 800495c:	4b07      	ldr	r3, [pc, #28]	; (800497c <modbusException+0x3c>)
 800495e:	705a      	strb	r2, [r3, #1]
    TxData[2] = exceptionCode;
 8004960:	4a06      	ldr	r2, [pc, #24]	; (800497c <modbusException+0x3c>)
 8004962:	79fb      	ldrb	r3, [r7, #7]
 8004964:	7093      	strb	r3, [r2, #2]
    sendData(TxData, 3);
 8004966:	2103      	movs	r1, #3
 8004968:	4804      	ldr	r0, [pc, #16]	; (800497c <modbusException+0x3c>)
 800496a:	f7ff ff73 	bl	8004854 <sendData>
}
 800496e:	bf00      	nop
 8004970:	3708      	adds	r7, #8
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
 8004976:	bf00      	nop
 8004978:	2000065c 	.word	0x2000065c
 800497c:	2000075c 	.word	0x2000075c

08004980 <readHoldingRegs>:

uint8_t readHoldingRegs(uint16_t startAddr, uint16_t numRegs) {
 8004980:	b580      	push	{r7, lr}
 8004982:	b086      	sub	sp, #24
 8004984:	af00      	add	r7, sp, #0
 8004986:	4603      	mov	r3, r0
 8004988:	460a      	mov	r2, r1
 800498a:	80fb      	strh	r3, [r7, #6]
 800498c:	4613      	mov	r3, r2
 800498e:	80bb      	strh	r3, [r7, #4]
    if ((numRegs < 1) || (numRegs > MAX_HOLDING_REGISTERS)) {
 8004990:	88bb      	ldrh	r3, [r7, #4]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d002      	beq.n	800499c <readHoldingRegs+0x1c>
 8004996:	88bb      	ldrh	r3, [r7, #4]
 8004998:	2b32      	cmp	r3, #50	; 0x32
 800499a:	d904      	bls.n	80049a6 <readHoldingRegs+0x26>
        modbusException(ILLEGAL_DATA_VALUE);
 800499c:	2003      	movs	r0, #3
 800499e:	f7ff ffcf 	bl	8004940 <modbusException>
        return 0;
 80049a2:	2300      	movs	r3, #0
 80049a4:	e04a      	b.n	8004a3c <readHoldingRegs+0xbc>
    }

    uint16_t endAddr = startAddr + numRegs - 1;
 80049a6:	88fa      	ldrh	r2, [r7, #6]
 80049a8:	88bb      	ldrh	r3, [r7, #4]
 80049aa:	4413      	add	r3, r2
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	3b01      	subs	r3, #1
 80049b0:	81fb      	strh	r3, [r7, #14]
    if (endAddr > MAX_HOLDING_REGISTERS) {
 80049b2:	89fb      	ldrh	r3, [r7, #14]
 80049b4:	2b32      	cmp	r3, #50	; 0x32
 80049b6:	d904      	bls.n	80049c2 <readHoldingRegs+0x42>
        modbusException(ILLEGAL_DATA_ADDRESS);
 80049b8:	2002      	movs	r0, #2
 80049ba:	f7ff ffc1 	bl	8004940 <modbusException>
        return 0;
 80049be:	2300      	movs	r3, #0
 80049c0:	e03c      	b.n	8004a3c <readHoldingRegs+0xbc>
    }

    memset(TxData, '\0', 256);
 80049c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80049c6:	2100      	movs	r1, #0
 80049c8:	481e      	ldr	r0, [pc, #120]	; (8004a44 <readHoldingRegs+0xc4>)
 80049ca:	f002 f8ff 	bl	8006bcc <memset>
    TxData[0] = SLAVE_ID;
 80049ce:	4b1d      	ldr	r3, [pc, #116]	; (8004a44 <readHoldingRegs+0xc4>)
 80049d0:	2201      	movs	r2, #1
 80049d2:	701a      	strb	r2, [r3, #0]
    TxData[1] = RxData[1];
 80049d4:	4b1c      	ldr	r3, [pc, #112]	; (8004a48 <readHoldingRegs+0xc8>)
 80049d6:	785a      	ldrb	r2, [r3, #1]
 80049d8:	4b1a      	ldr	r3, [pc, #104]	; (8004a44 <readHoldingRegs+0xc4>)
 80049da:	705a      	strb	r2, [r3, #1]
    TxData[2] = numRegs * 2;
 80049dc:	88bb      	ldrh	r3, [r7, #4]
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	005b      	lsls	r3, r3, #1
 80049e2:	b2da      	uxtb	r2, r3
 80049e4:	4b17      	ldr	r3, [pc, #92]	; (8004a44 <readHoldingRegs+0xc4>)
 80049e6:	709a      	strb	r2, [r3, #2]

    int indx = 3;
 80049e8:	2303      	movs	r3, #3
 80049ea:	617b      	str	r3, [r7, #20]

    for (int i = 0; i < numRegs; i++) {
 80049ec:	2300      	movs	r3, #0
 80049ee:	613b      	str	r3, [r7, #16]
 80049f0:	e01b      	b.n	8004a2a <readHoldingRegs+0xaa>
        TxData[indx++] = (Holding_Registers_Database[startAddr] >> 8) & 0xFF; // High byte
 80049f2:	88fb      	ldrh	r3, [r7, #6]
 80049f4:	4a15      	ldr	r2, [pc, #84]	; (8004a4c <readHoldingRegs+0xcc>)
 80049f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80049fa:	0a1b      	lsrs	r3, r3, #8
 80049fc:	b299      	uxth	r1, r3
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	1c5a      	adds	r2, r3, #1
 8004a02:	617a      	str	r2, [r7, #20]
 8004a04:	b2c9      	uxtb	r1, r1
 8004a06:	4a0f      	ldr	r2, [pc, #60]	; (8004a44 <readHoldingRegs+0xc4>)
 8004a08:	54d1      	strb	r1, [r2, r3]
        TxData[indx++] = Holding_Registers_Database[startAddr] & 0xFF;        // Low byte
 8004a0a:	88fb      	ldrh	r3, [r7, #6]
 8004a0c:	4a0f      	ldr	r2, [pc, #60]	; (8004a4c <readHoldingRegs+0xcc>)
 8004a0e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	1c5a      	adds	r2, r3, #1
 8004a16:	617a      	str	r2, [r7, #20]
 8004a18:	b2c9      	uxtb	r1, r1
 8004a1a:	4a0a      	ldr	r2, [pc, #40]	; (8004a44 <readHoldingRegs+0xc4>)
 8004a1c:	54d1      	strb	r1, [r2, r3]
        startAddr++;
 8004a1e:	88fb      	ldrh	r3, [r7, #6]
 8004a20:	3301      	adds	r3, #1
 8004a22:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < numRegs; i++) {
 8004a24:	693b      	ldr	r3, [r7, #16]
 8004a26:	3301      	adds	r3, #1
 8004a28:	613b      	str	r3, [r7, #16]
 8004a2a:	88bb      	ldrh	r3, [r7, #4]
 8004a2c:	693a      	ldr	r2, [r7, #16]
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	dbdf      	blt.n	80049f2 <readHoldingRegs+0x72>
    }

    sendData(TxData, indx);
 8004a32:	6979      	ldr	r1, [r7, #20]
 8004a34:	4803      	ldr	r0, [pc, #12]	; (8004a44 <readHoldingRegs+0xc4>)
 8004a36:	f7ff ff0d 	bl	8004854 <sendData>
    return 1;
 8004a3a:	2301      	movs	r3, #1
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	3718      	adds	r7, #24
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}
 8004a44:	2000075c 	.word	0x2000075c
 8004a48:	2000065c 	.word	0x2000065c
 8004a4c:	20000014 	.word	0x20000014

08004a50 <readInputRegs>:

uint8_t readInputRegs(uint16_t startAddr, uint16_t numRegs) {
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b086      	sub	sp, #24
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	4603      	mov	r3, r0
 8004a58:	460a      	mov	r2, r1
 8004a5a:	80fb      	strh	r3, [r7, #6]
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	80bb      	strh	r3, [r7, #4]
    if ((numRegs < 1) || (numRegs > MAX_INPUT_REGISTERS)) {
 8004a60:	88bb      	ldrh	r3, [r7, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d002      	beq.n	8004a6c <readInputRegs+0x1c>
 8004a66:	88bb      	ldrh	r3, [r7, #4]
 8004a68:	2b32      	cmp	r3, #50	; 0x32
 8004a6a:	d904      	bls.n	8004a76 <readInputRegs+0x26>
        modbusException(ILLEGAL_DATA_VALUE);
 8004a6c:	2003      	movs	r0, #3
 8004a6e:	f7ff ff67 	bl	8004940 <modbusException>
        return 0;
 8004a72:	2300      	movs	r3, #0
 8004a74:	e04a      	b.n	8004b0c <readInputRegs+0xbc>
    }

    uint16_t endAddr = startAddr + numRegs - 1;
 8004a76:	88fa      	ldrh	r2, [r7, #6]
 8004a78:	88bb      	ldrh	r3, [r7, #4]
 8004a7a:	4413      	add	r3, r2
 8004a7c:	b29b      	uxth	r3, r3
 8004a7e:	3b01      	subs	r3, #1
 8004a80:	81fb      	strh	r3, [r7, #14]
    if (endAddr > MAX_INPUT_REGISTERS) {
 8004a82:	89fb      	ldrh	r3, [r7, #14]
 8004a84:	2b32      	cmp	r3, #50	; 0x32
 8004a86:	d904      	bls.n	8004a92 <readInputRegs+0x42>
        modbusException(ILLEGAL_DATA_ADDRESS);
 8004a88:	2002      	movs	r0, #2
 8004a8a:	f7ff ff59 	bl	8004940 <modbusException>
        return 0;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	e03c      	b.n	8004b0c <readInputRegs+0xbc>
    }

    memset(TxData, '\0', 256);
 8004a92:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004a96:	2100      	movs	r1, #0
 8004a98:	481e      	ldr	r0, [pc, #120]	; (8004b14 <readInputRegs+0xc4>)
 8004a9a:	f002 f897 	bl	8006bcc <memset>
    TxData[0] = SLAVE_ID;
 8004a9e:	4b1d      	ldr	r3, [pc, #116]	; (8004b14 <readInputRegs+0xc4>)
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	701a      	strb	r2, [r3, #0]
    TxData[1] = RxData[1];
 8004aa4:	4b1c      	ldr	r3, [pc, #112]	; (8004b18 <readInputRegs+0xc8>)
 8004aa6:	785a      	ldrb	r2, [r3, #1]
 8004aa8:	4b1a      	ldr	r3, [pc, #104]	; (8004b14 <readInputRegs+0xc4>)
 8004aaa:	705a      	strb	r2, [r3, #1]
    TxData[2] = numRegs * 2;
 8004aac:	88bb      	ldrh	r3, [r7, #4]
 8004aae:	b2db      	uxtb	r3, r3
 8004ab0:	005b      	lsls	r3, r3, #1
 8004ab2:	b2da      	uxtb	r2, r3
 8004ab4:	4b17      	ldr	r3, [pc, #92]	; (8004b14 <readInputRegs+0xc4>)
 8004ab6:	709a      	strb	r2, [r3, #2]

    int indx = 3;
 8004ab8:	2303      	movs	r3, #3
 8004aba:	617b      	str	r3, [r7, #20]

    for (int i = 0; i < numRegs; i++) {
 8004abc:	2300      	movs	r3, #0
 8004abe:	613b      	str	r3, [r7, #16]
 8004ac0:	e01b      	b.n	8004afa <readInputRegs+0xaa>
        TxData[indx++] = (Input_Registers_Database[startAddr] >> 8) & 0xFF; // High byte
 8004ac2:	88fb      	ldrh	r3, [r7, #6]
 8004ac4:	4a15      	ldr	r2, [pc, #84]	; (8004b1c <readInputRegs+0xcc>)
 8004ac6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004aca:	0a1b      	lsrs	r3, r3, #8
 8004acc:	b299      	uxth	r1, r3
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	1c5a      	adds	r2, r3, #1
 8004ad2:	617a      	str	r2, [r7, #20]
 8004ad4:	b2c9      	uxtb	r1, r1
 8004ad6:	4a0f      	ldr	r2, [pc, #60]	; (8004b14 <readInputRegs+0xc4>)
 8004ad8:	54d1      	strb	r1, [r2, r3]
        TxData[indx++] = Input_Registers_Database[startAddr] & 0xFF;        // Low byte
 8004ada:	88fb      	ldrh	r3, [r7, #6]
 8004adc:	4a0f      	ldr	r2, [pc, #60]	; (8004b1c <readInputRegs+0xcc>)
 8004ade:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	1c5a      	adds	r2, r3, #1
 8004ae6:	617a      	str	r2, [r7, #20]
 8004ae8:	b2c9      	uxtb	r1, r1
 8004aea:	4a0a      	ldr	r2, [pc, #40]	; (8004b14 <readInputRegs+0xc4>)
 8004aec:	54d1      	strb	r1, [r2, r3]
        startAddr++;
 8004aee:	88fb      	ldrh	r3, [r7, #6]
 8004af0:	3301      	adds	r3, #1
 8004af2:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < numRegs; i++) {
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	3301      	adds	r3, #1
 8004af8:	613b      	str	r3, [r7, #16]
 8004afa:	88bb      	ldrh	r3, [r7, #4]
 8004afc:	693a      	ldr	r2, [r7, #16]
 8004afe:	429a      	cmp	r2, r3
 8004b00:	dbdf      	blt.n	8004ac2 <readInputRegs+0x72>
    }

    sendData(TxData, indx);
 8004b02:	6979      	ldr	r1, [r7, #20]
 8004b04:	4803      	ldr	r0, [pc, #12]	; (8004b14 <readInputRegs+0xc4>)
 8004b06:	f7ff fea5 	bl	8004854 <sendData>
    return 1;
 8004b0a:	2301      	movs	r3, #1
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3718      	adds	r7, #24
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}
 8004b14:	2000075c 	.word	0x2000075c
 8004b18:	2000065c 	.word	0x2000065c
 8004b1c:	20000078 	.word	0x20000078

08004b20 <readCoils>:


uint8_t readCoils(uint16_t startAddr, uint16_t numCoils) {
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b088      	sub	sp, #32
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	4603      	mov	r3, r0
 8004b28:	460a      	mov	r2, r1
 8004b2a:	80fb      	strh	r3, [r7, #6]
 8004b2c:	4613      	mov	r3, r2
 8004b2e:	80bb      	strh	r3, [r7, #4]
    if ((numCoils < 1) || (numCoils > 2000)) {
 8004b30:	88bb      	ldrh	r3, [r7, #4]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d003      	beq.n	8004b3e <readCoils+0x1e>
 8004b36:	88bb      	ldrh	r3, [r7, #4]
 8004b38:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004b3c:	d904      	bls.n	8004b48 <readCoils+0x28>
        modbusException(ILLEGAL_DATA_VALUE);
 8004b3e:	2003      	movs	r0, #3
 8004b40:	f7ff fefe 	bl	8004940 <modbusException>
        return 0;
 8004b44:	2300      	movs	r3, #0
 8004b46:	e080      	b.n	8004c4a <readCoils+0x12a>
    }

    uint16_t endAddr = startAddr + numCoils - 1;
 8004b48:	88fa      	ldrh	r2, [r7, #6]
 8004b4a:	88bb      	ldrh	r3, [r7, #4]
 8004b4c:	4413      	add	r3, r2
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	3b01      	subs	r3, #1
 8004b52:	817b      	strh	r3, [r7, #10]
    if (endAddr > 199) {
 8004b54:	897b      	ldrh	r3, [r7, #10]
 8004b56:	2bc7      	cmp	r3, #199	; 0xc7
 8004b58:	d904      	bls.n	8004b64 <readCoils+0x44>
        modbusException(ILLEGAL_DATA_ADDRESS);
 8004b5a:	2002      	movs	r0, #2
 8004b5c:	f7ff fef0 	bl	8004940 <modbusException>
        return 0;
 8004b60:	2300      	movs	r3, #0
 8004b62:	e072      	b.n	8004c4a <readCoils+0x12a>
    }

    memset(TxData, '\0', 256);
 8004b64:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004b68:	2100      	movs	r1, #0
 8004b6a:	483a      	ldr	r0, [pc, #232]	; (8004c54 <readCoils+0x134>)
 8004b6c:	f002 f82e 	bl	8006bcc <memset>
    TxData[0] = SLAVE_ID;
 8004b70:	4b38      	ldr	r3, [pc, #224]	; (8004c54 <readCoils+0x134>)
 8004b72:	2201      	movs	r2, #1
 8004b74:	701a      	strb	r2, [r3, #0]
    TxData[1] = RxData[1];
 8004b76:	4b38      	ldr	r3, [pc, #224]	; (8004c58 <readCoils+0x138>)
 8004b78:	785a      	ldrb	r2, [r3, #1]
 8004b7a:	4b36      	ldr	r3, [pc, #216]	; (8004c54 <readCoils+0x134>)
 8004b7c:	705a      	strb	r2, [r3, #1]
    TxData[2] = (numCoils / 8) + ((numCoils % 8) > 0 ? 1 : 0);
 8004b7e:	88bb      	ldrh	r3, [r7, #4]
 8004b80:	08db      	lsrs	r3, r3, #3
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	88ba      	ldrh	r2, [r7, #4]
 8004b88:	f002 0207 	and.w	r2, r2, #7
 8004b8c:	b292      	uxth	r2, r2
 8004b8e:	2a00      	cmp	r2, #0
 8004b90:	bf14      	ite	ne
 8004b92:	2201      	movne	r2, #1
 8004b94:	2200      	moveq	r2, #0
 8004b96:	b2d2      	uxtb	r2, r2
 8004b98:	4413      	add	r3, r2
 8004b9a:	b2da      	uxtb	r2, r3
 8004b9c:	4b2d      	ldr	r3, [pc, #180]	; (8004c54 <readCoils+0x134>)
 8004b9e:	709a      	strb	r2, [r3, #2]

    int indx = 3;
 8004ba0:	2303      	movs	r3, #3
 8004ba2:	61fb      	str	r3, [r7, #28]
    int startByte = startAddr / 8;
 8004ba4:	88fb      	ldrh	r3, [r7, #6]
 8004ba6:	08db      	lsrs	r3, r3, #3
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	61bb      	str	r3, [r7, #24]
    uint16_t bitPosition = startAddr % 8;
 8004bac:	88fb      	ldrh	r3, [r7, #6]
 8004bae:	f003 0307 	and.w	r3, r3, #7
 8004bb2:	82fb      	strh	r3, [r7, #22]
    int indxPosition = 0;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	613b      	str	r3, [r7, #16]

    for (int i = 0; i < numCoils; i++) {
 8004bb8:	2300      	movs	r3, #0
 8004bba:	60fb      	str	r3, [r7, #12]
 8004bbc:	e033      	b.n	8004c26 <readCoils+0x106>
        TxData[indx] |= ((Coils_Database[startByte] >> bitPosition) & 0x01) << indxPosition;
 8004bbe:	4a25      	ldr	r2, [pc, #148]	; (8004c54 <readCoils+0x134>)
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	4413      	add	r3, r2
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	b25a      	sxtb	r2, r3
 8004bc8:	4924      	ldr	r1, [pc, #144]	; (8004c5c <readCoils+0x13c>)
 8004bca:	69bb      	ldr	r3, [r7, #24]
 8004bcc:	440b      	add	r3, r1
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	4619      	mov	r1, r3
 8004bd2:	8afb      	ldrh	r3, [r7, #22]
 8004bd4:	fa41 f303 	asr.w	r3, r1, r3
 8004bd8:	f003 0101 	and.w	r1, r3, #1
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	fa01 f303 	lsl.w	r3, r1, r3
 8004be2:	b25b      	sxtb	r3, r3
 8004be4:	4313      	orrs	r3, r2
 8004be6:	b25b      	sxtb	r3, r3
 8004be8:	b2d9      	uxtb	r1, r3
 8004bea:	4a1a      	ldr	r2, [pc, #104]	; (8004c54 <readCoils+0x134>)
 8004bec:	69fb      	ldr	r3, [r7, #28]
 8004bee:	4413      	add	r3, r2
 8004bf0:	460a      	mov	r2, r1
 8004bf2:	701a      	strb	r2, [r3, #0]
        indxPosition++;
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	3301      	adds	r3, #1
 8004bf8:	613b      	str	r3, [r7, #16]
        bitPosition++;
 8004bfa:	8afb      	ldrh	r3, [r7, #22]
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	82fb      	strh	r3, [r7, #22]
        if (indxPosition > 7) {
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	2b07      	cmp	r3, #7
 8004c04:	dd04      	ble.n	8004c10 <readCoils+0xf0>
            indxPosition = 0;
 8004c06:	2300      	movs	r3, #0
 8004c08:	613b      	str	r3, [r7, #16]
            indx++;
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	3301      	adds	r3, #1
 8004c0e:	61fb      	str	r3, [r7, #28]
        }
        if (bitPosition > 7) {
 8004c10:	8afb      	ldrh	r3, [r7, #22]
 8004c12:	2b07      	cmp	r3, #7
 8004c14:	d904      	bls.n	8004c20 <readCoils+0x100>
            bitPosition = 0;
 8004c16:	2300      	movs	r3, #0
 8004c18:	82fb      	strh	r3, [r7, #22]
            startByte++;
 8004c1a:	69bb      	ldr	r3, [r7, #24]
 8004c1c:	3301      	adds	r3, #1
 8004c1e:	61bb      	str	r3, [r7, #24]
    for (int i = 0; i < numCoils; i++) {
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	3301      	adds	r3, #1
 8004c24:	60fb      	str	r3, [r7, #12]
 8004c26:	88bb      	ldrh	r3, [r7, #4]
 8004c28:	68fa      	ldr	r2, [r7, #12]
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	dbc7      	blt.n	8004bbe <readCoils+0x9e>
        }
    }

    if (numCoils % 8 != 0) indx++;
 8004c2e:	88bb      	ldrh	r3, [r7, #4]
 8004c30:	f003 0307 	and.w	r3, r3, #7
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d002      	beq.n	8004c40 <readCoils+0x120>
 8004c3a:	69fb      	ldr	r3, [r7, #28]
 8004c3c:	3301      	adds	r3, #1
 8004c3e:	61fb      	str	r3, [r7, #28]
    sendData(TxData, indx);
 8004c40:	69f9      	ldr	r1, [r7, #28]
 8004c42:	4804      	ldr	r0, [pc, #16]	; (8004c54 <readCoils+0x134>)
 8004c44:	f7ff fe06 	bl	8004854 <sendData>
    return 1;
 8004c48:	2301      	movs	r3, #1
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3720      	adds	r7, #32
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	2000075c 	.word	0x2000075c
 8004c58:	2000065c 	.word	0x2000065c
 8004c5c:	200000dc 	.word	0x200000dc

08004c60 <writeSingleHoldingReg>:

uint8_t writeSingleHoldingReg(uint16_t writeAddr, uint16_t regValue) {
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b082      	sub	sp, #8
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	4603      	mov	r3, r0
 8004c68:	460a      	mov	r2, r1
 8004c6a:	80fb      	strh	r3, [r7, #6]
 8004c6c:	4613      	mov	r3, r2
 8004c6e:	80bb      	strh	r3, [r7, #4]
    if (writeAddr >= MAX_HOLDING_REGISTERS) {
 8004c70:	88fb      	ldrh	r3, [r7, #6]
 8004c72:	2b31      	cmp	r3, #49	; 0x31
 8004c74:	d904      	bls.n	8004c80 <writeSingleHoldingReg+0x20>
        modbusException(ILLEGAL_DATA_ADDRESS);
 8004c76:	2002      	movs	r0, #2
 8004c78:	f7ff fe62 	bl	8004940 <modbusException>
        return 0;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	e020      	b.n	8004cc2 <writeSingleHoldingReg+0x62>
    }

    Holding_Registers_Database[writeAddr] = regValue;
 8004c80:	88fb      	ldrh	r3, [r7, #6]
 8004c82:	4912      	ldr	r1, [pc, #72]	; (8004ccc <writeSingleHoldingReg+0x6c>)
 8004c84:	88ba      	ldrh	r2, [r7, #4]
 8004c86:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

    // Construct the response message
    TxData[0] = SLAVE_ID;
 8004c8a:	4b11      	ldr	r3, [pc, #68]	; (8004cd0 <writeSingleHoldingReg+0x70>)
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	701a      	strb	r2, [r3, #0]
    TxData[1] = RxData[1];
 8004c90:	4b10      	ldr	r3, [pc, #64]	; (8004cd4 <writeSingleHoldingReg+0x74>)
 8004c92:	785a      	ldrb	r2, [r3, #1]
 8004c94:	4b0e      	ldr	r3, [pc, #56]	; (8004cd0 <writeSingleHoldingReg+0x70>)
 8004c96:	705a      	strb	r2, [r3, #1]
    TxData[2] = RxData[2];
 8004c98:	4b0e      	ldr	r3, [pc, #56]	; (8004cd4 <writeSingleHoldingReg+0x74>)
 8004c9a:	789a      	ldrb	r2, [r3, #2]
 8004c9c:	4b0c      	ldr	r3, [pc, #48]	; (8004cd0 <writeSingleHoldingReg+0x70>)
 8004c9e:	709a      	strb	r2, [r3, #2]
    TxData[3] = RxData[3];
 8004ca0:	4b0c      	ldr	r3, [pc, #48]	; (8004cd4 <writeSingleHoldingReg+0x74>)
 8004ca2:	78da      	ldrb	r2, [r3, #3]
 8004ca4:	4b0a      	ldr	r3, [pc, #40]	; (8004cd0 <writeSingleHoldingReg+0x70>)
 8004ca6:	70da      	strb	r2, [r3, #3]
    TxData[4] = RxData[4];
 8004ca8:	4b0a      	ldr	r3, [pc, #40]	; (8004cd4 <writeSingleHoldingReg+0x74>)
 8004caa:	791a      	ldrb	r2, [r3, #4]
 8004cac:	4b08      	ldr	r3, [pc, #32]	; (8004cd0 <writeSingleHoldingReg+0x70>)
 8004cae:	711a      	strb	r2, [r3, #4]
    TxData[5] = RxData[5];
 8004cb0:	4b08      	ldr	r3, [pc, #32]	; (8004cd4 <writeSingleHoldingReg+0x74>)
 8004cb2:	795a      	ldrb	r2, [r3, #5]
 8004cb4:	4b06      	ldr	r3, [pc, #24]	; (8004cd0 <writeSingleHoldingReg+0x70>)
 8004cb6:	715a      	strb	r2, [r3, #5]

    // Send the response message
    sendData(TxData, 6);
 8004cb8:	2106      	movs	r1, #6
 8004cba:	4805      	ldr	r0, [pc, #20]	; (8004cd0 <writeSingleHoldingReg+0x70>)
 8004cbc:	f7ff fdca 	bl	8004854 <sendData>
    return 1;
 8004cc0:	2301      	movs	r3, #1
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3708      	adds	r7, #8
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	20000014 	.word	0x20000014
 8004cd0:	2000075c 	.word	0x2000075c
 8004cd4:	2000065c 	.word	0x2000065c

08004cd8 <writeHoldingRegs>:


uint8_t writeHoldingRegs(uint16_t startAddr, uint16_t numRegs, uint16_t *data) {
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	4603      	mov	r3, r0
 8004ce0:	603a      	str	r2, [r7, #0]
 8004ce2:	80fb      	strh	r3, [r7, #6]
 8004ce4:	460b      	mov	r3, r1
 8004ce6:	80bb      	strh	r3, [r7, #4]
    if ((numRegs < 1) || (numRegs > 123)) {
 8004ce8:	88bb      	ldrh	r3, [r7, #4]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d002      	beq.n	8004cf4 <writeHoldingRegs+0x1c>
 8004cee:	88bb      	ldrh	r3, [r7, #4]
 8004cf0:	2b7b      	cmp	r3, #123	; 0x7b
 8004cf2:	d904      	bls.n	8004cfe <writeHoldingRegs+0x26>
        modbusException(ILLEGAL_DATA_VALUE);
 8004cf4:	2003      	movs	r0, #3
 8004cf6:	f7ff fe23 	bl	8004940 <modbusException>
        return 0;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	e03f      	b.n	8004d7e <writeHoldingRegs+0xa6>
    }

    uint16_t endAddr = startAddr + numRegs - 1;
 8004cfe:	88fa      	ldrh	r2, [r7, #6]
 8004d00:	88bb      	ldrh	r3, [r7, #4]
 8004d02:	4413      	add	r3, r2
 8004d04:	b29b      	uxth	r3, r3
 8004d06:	3b01      	subs	r3, #1
 8004d08:	817b      	strh	r3, [r7, #10]
    if (endAddr > 49) {
 8004d0a:	897b      	ldrh	r3, [r7, #10]
 8004d0c:	2b31      	cmp	r3, #49	; 0x31
 8004d0e:	d904      	bls.n	8004d1a <writeHoldingRegs+0x42>
        modbusException(ILLEGAL_DATA_ADDRESS);
 8004d10:	2002      	movs	r0, #2
 8004d12:	f7ff fe15 	bl	8004940 <modbusException>
        return 0;
 8004d16:	2300      	movs	r3, #0
 8004d18:	e031      	b.n	8004d7e <writeHoldingRegs+0xa6>
    }

    for (int i = 0; i < numRegs; i++) {
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	60fb      	str	r3, [r7, #12]
 8004d1e:	e00e      	b.n	8004d3e <writeHoldingRegs+0x66>
        Holding_Registers_Database[startAddr++] = data[i];
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	005b      	lsls	r3, r3, #1
 8004d24:	683a      	ldr	r2, [r7, #0]
 8004d26:	441a      	add	r2, r3
 8004d28:	88fb      	ldrh	r3, [r7, #6]
 8004d2a:	1c59      	adds	r1, r3, #1
 8004d2c:	80f9      	strh	r1, [r7, #6]
 8004d2e:	4619      	mov	r1, r3
 8004d30:	8812      	ldrh	r2, [r2, #0]
 8004d32:	4b15      	ldr	r3, [pc, #84]	; (8004d88 <writeHoldingRegs+0xb0>)
 8004d34:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
    for (int i = 0; i < numRegs; i++) {
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	60fb      	str	r3, [r7, #12]
 8004d3e:	88bb      	ldrh	r3, [r7, #4]
 8004d40:	68fa      	ldr	r2, [r7, #12]
 8004d42:	429a      	cmp	r2, r3
 8004d44:	dbec      	blt.n	8004d20 <writeHoldingRegs+0x48>
    }

    // Construct the response message
    TxData[0] = SLAVE_ID;
 8004d46:	4b11      	ldr	r3, [pc, #68]	; (8004d8c <writeHoldingRegs+0xb4>)
 8004d48:	2201      	movs	r2, #1
 8004d4a:	701a      	strb	r2, [r3, #0]
    TxData[1] = RxData[1];
 8004d4c:	4b10      	ldr	r3, [pc, #64]	; (8004d90 <writeHoldingRegs+0xb8>)
 8004d4e:	785a      	ldrb	r2, [r3, #1]
 8004d50:	4b0e      	ldr	r3, [pc, #56]	; (8004d8c <writeHoldingRegs+0xb4>)
 8004d52:	705a      	strb	r2, [r3, #1]
    TxData[2] = RxData[2];
 8004d54:	4b0e      	ldr	r3, [pc, #56]	; (8004d90 <writeHoldingRegs+0xb8>)
 8004d56:	789a      	ldrb	r2, [r3, #2]
 8004d58:	4b0c      	ldr	r3, [pc, #48]	; (8004d8c <writeHoldingRegs+0xb4>)
 8004d5a:	709a      	strb	r2, [r3, #2]
    TxData[3] = RxData[3];
 8004d5c:	4b0c      	ldr	r3, [pc, #48]	; (8004d90 <writeHoldingRegs+0xb8>)
 8004d5e:	78da      	ldrb	r2, [r3, #3]
 8004d60:	4b0a      	ldr	r3, [pc, #40]	; (8004d8c <writeHoldingRegs+0xb4>)
 8004d62:	70da      	strb	r2, [r3, #3]
    TxData[4] = RxData[4];
 8004d64:	4b0a      	ldr	r3, [pc, #40]	; (8004d90 <writeHoldingRegs+0xb8>)
 8004d66:	791a      	ldrb	r2, [r3, #4]
 8004d68:	4b08      	ldr	r3, [pc, #32]	; (8004d8c <writeHoldingRegs+0xb4>)
 8004d6a:	711a      	strb	r2, [r3, #4]
    TxData[5] = RxData[5];
 8004d6c:	4b08      	ldr	r3, [pc, #32]	; (8004d90 <writeHoldingRegs+0xb8>)
 8004d6e:	795a      	ldrb	r2, [r3, #5]
 8004d70:	4b06      	ldr	r3, [pc, #24]	; (8004d8c <writeHoldingRegs+0xb4>)
 8004d72:	715a      	strb	r2, [r3, #5]

    // Send the response message
    sendData(TxData, 6);
 8004d74:	2106      	movs	r1, #6
 8004d76:	4805      	ldr	r0, [pc, #20]	; (8004d8c <writeHoldingRegs+0xb4>)
 8004d78:	f7ff fd6c 	bl	8004854 <sendData>
    return 1;
 8004d7c:	2301      	movs	r3, #1
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3710      	adds	r7, #16
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}
 8004d86:	bf00      	nop
 8004d88:	20000014 	.word	0x20000014
 8004d8c:	2000075c 	.word	0x2000075c
 8004d90:	2000065c 	.word	0x2000065c

08004d94 <writeSingleCoil>:




uint8_t writeSingleCoil(uint16_t writeAddr, uint8_t coilValue) {
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b084      	sub	sp, #16
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	460a      	mov	r2, r1
 8004d9e:	80fb      	strh	r3, [r7, #6]
 8004da0:	4613      	mov	r3, r2
 8004da2:	717b      	strb	r3, [r7, #5]
    if (writeAddr > 199) {
 8004da4:	88fb      	ldrh	r3, [r7, #6]
 8004da6:	2bc7      	cmp	r3, #199	; 0xc7
 8004da8:	d904      	bls.n	8004db4 <writeSingleCoil+0x20>
        modbusException(ILLEGAL_DATA_ADDRESS);
 8004daa:	2002      	movs	r0, #2
 8004dac:	f7ff fdc8 	bl	8004940 <modbusException>
        return 0;
 8004db0:	2300      	movs	r3, #0
 8004db2:	e05c      	b.n	8004e6e <writeSingleCoil+0xda>
    }

    int bytePos = writeAddr / 8;
 8004db4:	88fb      	ldrh	r3, [r7, #6]
 8004db6:	08db      	lsrs	r3, r3, #3
 8004db8:	b29b      	uxth	r3, r3
 8004dba:	60fb      	str	r3, [r7, #12]
    int bitPos = writeAddr % 8;
 8004dbc:	88fb      	ldrh	r3, [r7, #6]
 8004dbe:	f003 0307 	and.w	r3, r3, #7
 8004dc2:	60bb      	str	r3, [r7, #8]

    if ((coilValue == 0xFF) && (RxData[5] == 0x00)) {
 8004dc4:	797b      	ldrb	r3, [r7, #5]
 8004dc6:	2bff      	cmp	r3, #255	; 0xff
 8004dc8:	d116      	bne.n	8004df8 <writeSingleCoil+0x64>
 8004dca:	4b2b      	ldr	r3, [pc, #172]	; (8004e78 <writeSingleCoil+0xe4>)
 8004dcc:	795b      	ldrb	r3, [r3, #5]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d112      	bne.n	8004df8 <writeSingleCoil+0x64>
        Coils_Database[bytePos] |= (1 << bitPos);
 8004dd2:	4a2a      	ldr	r2, [pc, #168]	; (8004e7c <writeSingleCoil+0xe8>)
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	4413      	add	r3, r2
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	b25a      	sxtb	r2, r3
 8004ddc:	2101      	movs	r1, #1
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	fa01 f303 	lsl.w	r3, r1, r3
 8004de4:	b25b      	sxtb	r3, r3
 8004de6:	4313      	orrs	r3, r2
 8004de8:	b25b      	sxtb	r3, r3
 8004dea:	b2d9      	uxtb	r1, r3
 8004dec:	4a23      	ldr	r2, [pc, #140]	; (8004e7c <writeSingleCoil+0xe8>)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	4413      	add	r3, r2
 8004df2:	460a      	mov	r2, r1
 8004df4:	701a      	strb	r2, [r3, #0]
 8004df6:	e020      	b.n	8004e3a <writeSingleCoil+0xa6>
    } else if ((coilValue == 0x00) && (RxData[5] == 0x00)) {
 8004df8:	797b      	ldrb	r3, [r7, #5]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d118      	bne.n	8004e30 <writeSingleCoil+0x9c>
 8004dfe:	4b1e      	ldr	r3, [pc, #120]	; (8004e78 <writeSingleCoil+0xe4>)
 8004e00:	795b      	ldrb	r3, [r3, #5]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d114      	bne.n	8004e30 <writeSingleCoil+0x9c>
        Coils_Database[bytePos] &= ~(1 << bitPos);
 8004e06:	4a1d      	ldr	r2, [pc, #116]	; (8004e7c <writeSingleCoil+0xe8>)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	4413      	add	r3, r2
 8004e0c:	781b      	ldrb	r3, [r3, #0]
 8004e0e:	b25a      	sxtb	r2, r3
 8004e10:	2101      	movs	r1, #1
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	fa01 f303 	lsl.w	r3, r1, r3
 8004e18:	b25b      	sxtb	r3, r3
 8004e1a:	43db      	mvns	r3, r3
 8004e1c:	b25b      	sxtb	r3, r3
 8004e1e:	4013      	ands	r3, r2
 8004e20:	b25b      	sxtb	r3, r3
 8004e22:	b2d9      	uxtb	r1, r3
 8004e24:	4a15      	ldr	r2, [pc, #84]	; (8004e7c <writeSingleCoil+0xe8>)
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	4413      	add	r3, r2
 8004e2a:	460a      	mov	r2, r1
 8004e2c:	701a      	strb	r2, [r3, #0]
 8004e2e:	e004      	b.n	8004e3a <writeSingleCoil+0xa6>
    } else {
        modbusException(ILLEGAL_DATA_VALUE);
 8004e30:	2003      	movs	r0, #3
 8004e32:	f7ff fd85 	bl	8004940 <modbusException>
        return 0;
 8004e36:	2300      	movs	r3, #0
 8004e38:	e019      	b.n	8004e6e <writeSingleCoil+0xda>
    }

    TxData[0] = SLAVE_ID;
 8004e3a:	4b11      	ldr	r3, [pc, #68]	; (8004e80 <writeSingleCoil+0xec>)
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	701a      	strb	r2, [r3, #0]
    TxData[1] = RxData[1];
 8004e40:	4b0d      	ldr	r3, [pc, #52]	; (8004e78 <writeSingleCoil+0xe4>)
 8004e42:	785a      	ldrb	r2, [r3, #1]
 8004e44:	4b0e      	ldr	r3, [pc, #56]	; (8004e80 <writeSingleCoil+0xec>)
 8004e46:	705a      	strb	r2, [r3, #1]
    TxData[2] = RxData[2];
 8004e48:	4b0b      	ldr	r3, [pc, #44]	; (8004e78 <writeSingleCoil+0xe4>)
 8004e4a:	789a      	ldrb	r2, [r3, #2]
 8004e4c:	4b0c      	ldr	r3, [pc, #48]	; (8004e80 <writeSingleCoil+0xec>)
 8004e4e:	709a      	strb	r2, [r3, #2]
    TxData[3] = RxData[3];
 8004e50:	4b09      	ldr	r3, [pc, #36]	; (8004e78 <writeSingleCoil+0xe4>)
 8004e52:	78da      	ldrb	r2, [r3, #3]
 8004e54:	4b0a      	ldr	r3, [pc, #40]	; (8004e80 <writeSingleCoil+0xec>)
 8004e56:	70da      	strb	r2, [r3, #3]
    TxData[4] = coilValue;  // Changed to coilValue
 8004e58:	4a09      	ldr	r2, [pc, #36]	; (8004e80 <writeSingleCoil+0xec>)
 8004e5a:	797b      	ldrb	r3, [r7, #5]
 8004e5c:	7113      	strb	r3, [r2, #4]
    TxData[5] = 0x00;        // Assuming the sixth byte is always 0x00 in this function
 8004e5e:	4b08      	ldr	r3, [pc, #32]	; (8004e80 <writeSingleCoil+0xec>)
 8004e60:	2200      	movs	r2, #0
 8004e62:	715a      	strb	r2, [r3, #5]

    sendData(TxData, 6);
 8004e64:	2106      	movs	r1, #6
 8004e66:	4806      	ldr	r0, [pc, #24]	; (8004e80 <writeSingleCoil+0xec>)
 8004e68:	f7ff fcf4 	bl	8004854 <sendData>
    return 1;
 8004e6c:	2301      	movs	r3, #1
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3710      	adds	r7, #16
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}
 8004e76:	bf00      	nop
 8004e78:	2000065c 	.word	0x2000065c
 8004e7c:	200000dc 	.word	0x200000dc
 8004e80:	2000075c 	.word	0x2000075c

08004e84 <writeMultiCoils>:


uint8_t writeMultiCoils(uint16_t startAddr, uint16_t numCoils, uint8_t *coilData) {
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b08a      	sub	sp, #40	; 0x28
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	603a      	str	r2, [r7, #0]
 8004e8e:	80fb      	strh	r3, [r7, #6]
 8004e90:	460b      	mov	r3, r1
 8004e92:	80bb      	strh	r3, [r7, #4]
    if ((numCoils < 1) || (numCoils > 1968)) {
 8004e94:	88bb      	ldrh	r3, [r7, #4]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d003      	beq.n	8004ea2 <writeMultiCoils+0x1e>
 8004e9a:	88bb      	ldrh	r3, [r7, #4]
 8004e9c:	f5b3 6ff6 	cmp.w	r3, #1968	; 0x7b0
 8004ea0:	d904      	bls.n	8004eac <writeMultiCoils+0x28>
        modbusException(ILLEGAL_DATA_VALUE);
 8004ea2:	2003      	movs	r0, #3
 8004ea4:	f7ff fd4c 	bl	8004940 <modbusException>
        return 0;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	e09c      	b.n	8004fe6 <writeMultiCoils+0x162>
    }

    uint16_t endAddr = startAddr + numCoils - 1;
 8004eac:	88fa      	ldrh	r2, [r7, #6]
 8004eae:	88bb      	ldrh	r3, [r7, #4]
 8004eb0:	4413      	add	r3, r2
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	3b01      	subs	r3, #1
 8004eb6:	827b      	strh	r3, [r7, #18]
    if (endAddr > 199) {
 8004eb8:	8a7b      	ldrh	r3, [r7, #18]
 8004eba:	2bc7      	cmp	r3, #199	; 0xc7
 8004ebc:	d904      	bls.n	8004ec8 <writeMultiCoils+0x44>
        modbusException(ILLEGAL_DATA_ADDRESS);
 8004ebe:	2002      	movs	r0, #2
 8004ec0:	f7ff fd3e 	bl	8004940 <modbusException>
        return 0;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	e08e      	b.n	8004fe6 <writeMultiCoils+0x162>
    }

    int startByte = startAddr / 8;
 8004ec8:	88fb      	ldrh	r3, [r7, #6]
 8004eca:	08db      	lsrs	r3, r3, #3
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	627b      	str	r3, [r7, #36]	; 0x24
    uint16_t bitPosition = startAddr % 8;
 8004ed0:	88fb      	ldrh	r3, [r7, #6]
 8004ed2:	f003 0307 	and.w	r3, r3, #7
 8004ed6:	847b      	strh	r3, [r7, #34]	; 0x22
    int byteCount = numCoils / 8 + ((numCoils % 8) > 0 ? 1 : 0);
 8004ed8:	88bb      	ldrh	r3, [r7, #4]
 8004eda:	08db      	lsrs	r3, r3, #3
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	461a      	mov	r2, r3
 8004ee0:	88bb      	ldrh	r3, [r7, #4]
 8004ee2:	f003 0307 	and.w	r3, r3, #7
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	bf14      	ite	ne
 8004eec:	2301      	movne	r3, #1
 8004eee:	2300      	moveq	r3, #0
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	4413      	add	r3, r2
 8004ef4:	60fb      	str	r3, [r7, #12]
    int indx = 0;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < byteCount; i++) {
 8004efa:	2300      	movs	r3, #0
 8004efc:	61bb      	str	r3, [r7, #24]
 8004efe:	e052      	b.n	8004fa6 <writeMultiCoils+0x122>
        for (int j = 0; j < 8; j++) {
 8004f00:	2300      	movs	r3, #0
 8004f02:	617b      	str	r3, [r7, #20]
 8004f04:	e047      	b.n	8004f96 <writeMultiCoils+0x112>
            if (indx >= numCoils) break;
 8004f06:	88bb      	ldrh	r3, [r7, #4]
 8004f08:	69fa      	ldr	r2, [r7, #28]
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	da47      	bge.n	8004f9e <writeMultiCoils+0x11a>
            if ((coilData[i] >> j) & 1) {
 8004f0e:	69bb      	ldr	r3, [r7, #24]
 8004f10:	683a      	ldr	r2, [r7, #0]
 8004f12:	4413      	add	r3, r2
 8004f14:	781b      	ldrb	r3, [r3, #0]
 8004f16:	461a      	mov	r2, r3
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	fa42 f303 	asr.w	r3, r2, r3
 8004f1e:	f003 0301 	and.w	r3, r3, #1
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d012      	beq.n	8004f4c <writeMultiCoils+0xc8>
                Coils_Database[startByte] |= (1 << bitPosition);
 8004f26:	4a32      	ldr	r2, [pc, #200]	; (8004ff0 <writeMultiCoils+0x16c>)
 8004f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f2a:	4413      	add	r3, r2
 8004f2c:	781b      	ldrb	r3, [r3, #0]
 8004f2e:	b25a      	sxtb	r2, r3
 8004f30:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004f32:	2101      	movs	r1, #1
 8004f34:	fa01 f303 	lsl.w	r3, r1, r3
 8004f38:	b25b      	sxtb	r3, r3
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	b25b      	sxtb	r3, r3
 8004f3e:	b2d9      	uxtb	r1, r3
 8004f40:	4a2b      	ldr	r2, [pc, #172]	; (8004ff0 <writeMultiCoils+0x16c>)
 8004f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f44:	4413      	add	r3, r2
 8004f46:	460a      	mov	r2, r1
 8004f48:	701a      	strb	r2, [r3, #0]
 8004f4a:	e013      	b.n	8004f74 <writeMultiCoils+0xf0>
            } else {
                Coils_Database[startByte] &= ~(1 << bitPosition);
 8004f4c:	4a28      	ldr	r2, [pc, #160]	; (8004ff0 <writeMultiCoils+0x16c>)
 8004f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f50:	4413      	add	r3, r2
 8004f52:	781b      	ldrb	r3, [r3, #0]
 8004f54:	b25a      	sxtb	r2, r3
 8004f56:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004f58:	2101      	movs	r1, #1
 8004f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8004f5e:	b25b      	sxtb	r3, r3
 8004f60:	43db      	mvns	r3, r3
 8004f62:	b25b      	sxtb	r3, r3
 8004f64:	4013      	ands	r3, r2
 8004f66:	b25b      	sxtb	r3, r3
 8004f68:	b2d9      	uxtb	r1, r3
 8004f6a:	4a21      	ldr	r2, [pc, #132]	; (8004ff0 <writeMultiCoils+0x16c>)
 8004f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6e:	4413      	add	r3, r2
 8004f70:	460a      	mov	r2, r1
 8004f72:	701a      	strb	r2, [r3, #0]
            }
            bitPosition++;
 8004f74:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004f76:	3301      	adds	r3, #1
 8004f78:	847b      	strh	r3, [r7, #34]	; 0x22
            if (bitPosition > 7) {
 8004f7a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004f7c:	2b07      	cmp	r3, #7
 8004f7e:	d904      	bls.n	8004f8a <writeMultiCoils+0x106>
                bitPosition = 0;
 8004f80:	2300      	movs	r3, #0
 8004f82:	847b      	strh	r3, [r7, #34]	; 0x22
                startByte++;
 8004f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f86:	3301      	adds	r3, #1
 8004f88:	627b      	str	r3, [r7, #36]	; 0x24
            }
            indx++;
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	3301      	adds	r3, #1
 8004f8e:	61fb      	str	r3, [r7, #28]
        for (int j = 0; j < 8; j++) {
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	3301      	adds	r3, #1
 8004f94:	617b      	str	r3, [r7, #20]
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	2b07      	cmp	r3, #7
 8004f9a:	ddb4      	ble.n	8004f06 <writeMultiCoils+0x82>
 8004f9c:	e000      	b.n	8004fa0 <writeMultiCoils+0x11c>
            if (indx >= numCoils) break;
 8004f9e:	bf00      	nop
    for (int i = 0; i < byteCount; i++) {
 8004fa0:	69bb      	ldr	r3, [r7, #24]
 8004fa2:	3301      	adds	r3, #1
 8004fa4:	61bb      	str	r3, [r7, #24]
 8004fa6:	69ba      	ldr	r2, [r7, #24]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	dba8      	blt.n	8004f00 <writeMultiCoils+0x7c>
        }
    }

    // Construct the response message
    TxData[0] = SLAVE_ID;
 8004fae:	4b11      	ldr	r3, [pc, #68]	; (8004ff4 <writeMultiCoils+0x170>)
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	701a      	strb	r2, [r3, #0]
    TxData[1] = RxData[1];
 8004fb4:	4b10      	ldr	r3, [pc, #64]	; (8004ff8 <writeMultiCoils+0x174>)
 8004fb6:	785a      	ldrb	r2, [r3, #1]
 8004fb8:	4b0e      	ldr	r3, [pc, #56]	; (8004ff4 <writeMultiCoils+0x170>)
 8004fba:	705a      	strb	r2, [r3, #1]
    TxData[2] = RxData[2];
 8004fbc:	4b0e      	ldr	r3, [pc, #56]	; (8004ff8 <writeMultiCoils+0x174>)
 8004fbe:	789a      	ldrb	r2, [r3, #2]
 8004fc0:	4b0c      	ldr	r3, [pc, #48]	; (8004ff4 <writeMultiCoils+0x170>)
 8004fc2:	709a      	strb	r2, [r3, #2]
    TxData[3] = RxData[3];
 8004fc4:	4b0c      	ldr	r3, [pc, #48]	; (8004ff8 <writeMultiCoils+0x174>)
 8004fc6:	78da      	ldrb	r2, [r3, #3]
 8004fc8:	4b0a      	ldr	r3, [pc, #40]	; (8004ff4 <writeMultiCoils+0x170>)
 8004fca:	70da      	strb	r2, [r3, #3]
    TxData[4] = RxData[4];
 8004fcc:	4b0a      	ldr	r3, [pc, #40]	; (8004ff8 <writeMultiCoils+0x174>)
 8004fce:	791a      	ldrb	r2, [r3, #4]
 8004fd0:	4b08      	ldr	r3, [pc, #32]	; (8004ff4 <writeMultiCoils+0x170>)
 8004fd2:	711a      	strb	r2, [r3, #4]
    TxData[5] = RxData[5];
 8004fd4:	4b08      	ldr	r3, [pc, #32]	; (8004ff8 <writeMultiCoils+0x174>)
 8004fd6:	795a      	ldrb	r2, [r3, #5]
 8004fd8:	4b06      	ldr	r3, [pc, #24]	; (8004ff4 <writeMultiCoils+0x170>)
 8004fda:	715a      	strb	r2, [r3, #5]

    // Send the response message
    sendData(TxData, 6);
 8004fdc:	2106      	movs	r1, #6
 8004fde:	4805      	ldr	r0, [pc, #20]	; (8004ff4 <writeMultiCoils+0x170>)
 8004fe0:	f7ff fc38 	bl	8004854 <sendData>
    return 1;
 8004fe4:	2301      	movs	r3, #1
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3728      	adds	r7, #40	; 0x28
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	bf00      	nop
 8004ff0:	200000dc 	.word	0x200000dc
 8004ff4:	2000075c 	.word	0x2000075c
 8004ff8:	2000065c 	.word	0x2000065c

08004ffc <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	460b      	mov	r3, r1
 8005006:	807b      	strh	r3, [r7, #2]
    if (huart->Instance == USART1) {
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a66      	ldr	r2, [pc, #408]	; (80051a8 <HAL_UARTEx_RxEventCallback+0x1ac>)
 800500e:	4293      	cmp	r3, r2
 8005010:	f040 80c7 	bne.w	80051a2 <HAL_UARTEx_RxEventCallback+0x1a6>

        if (Size < 1 || Size > RX_BUFFER_SIZE) {
 8005014:	887b      	ldrh	r3, [r7, #2]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d003      	beq.n	8005022 <HAL_UARTEx_RxEventCallback+0x26>
 800501a:	887b      	ldrh	r3, [r7, #2]
 800501c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005020:	d906      	bls.n	8005030 <HAL_UARTEx_RxEventCallback+0x34>
            // Restart UART reception for next packet
            HAL_UARTEx_ReceiveToIdle_IT(huart, RxData, RX_BUFFER_SIZE);
 8005022:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005026:	4961      	ldr	r1, [pc, #388]	; (80051ac <HAL_UARTEx_RxEventCallback+0x1b0>)
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	f7fe fc48 	bl	80038be <HAL_UARTEx_ReceiveToIdle_IT>
            return;
 800502e:	e0b8      	b.n	80051a2 <HAL_UARTEx_RxEventCallback+0x1a6>
        }

        // Disable DE and RE pins for reception
        HAL_GPIO_WritePin(DE_RE_ENB_GPIO_Port, DE_RE_ENB_Pin, GPIO_PIN_RESET);
 8005030:	2200      	movs	r2, #0
 8005032:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005036:	485e      	ldr	r0, [pc, #376]	; (80051b0 <HAL_UARTEx_RxEventCallback+0x1b4>)
 8005038:	f7fd f9c6 	bl	80023c8 <HAL_GPIO_WritePin>

        // Check Slave ID
        if (RxData[0] != SLAVE_ID) {
 800503c:	4b5b      	ldr	r3, [pc, #364]	; (80051ac <HAL_UARTEx_RxEventCallback+0x1b0>)
 800503e:	781b      	ldrb	r3, [r3, #0]
 8005040:	2b01      	cmp	r3, #1
 8005042:	d006      	beq.n	8005052 <HAL_UARTEx_RxEventCallback+0x56>
            // Restart UART reception for next packet
            HAL_UARTEx_ReceiveToIdle_IT(huart, RxData, RX_BUFFER_SIZE);
 8005044:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005048:	4958      	ldr	r1, [pc, #352]	; (80051ac <HAL_UARTEx_RxEventCallback+0x1b0>)
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f7fe fc37 	bl	80038be <HAL_UARTEx_ReceiveToIdle_IT>
            return;
 8005050:	e0a7      	b.n	80051a2 <HAL_UARTEx_RxEventCallback+0x1a6>
        }

        // Calculate and Check CRC
        uint16_t crc = ((RxData[Size - 1] << 8) | RxData[Size - 2]);
 8005052:	887b      	ldrh	r3, [r7, #2]
 8005054:	3b01      	subs	r3, #1
 8005056:	4a55      	ldr	r2, [pc, #340]	; (80051ac <HAL_UARTEx_RxEventCallback+0x1b0>)
 8005058:	5cd3      	ldrb	r3, [r2, r3]
 800505a:	021b      	lsls	r3, r3, #8
 800505c:	b21a      	sxth	r2, r3
 800505e:	887b      	ldrh	r3, [r7, #2]
 8005060:	3b02      	subs	r3, #2
 8005062:	4952      	ldr	r1, [pc, #328]	; (80051ac <HAL_UARTEx_RxEventCallback+0x1b0>)
 8005064:	5ccb      	ldrb	r3, [r1, r3]
 8005066:	b21b      	sxth	r3, r3
 8005068:	4313      	orrs	r3, r2
 800506a:	b21b      	sxth	r3, r3
 800506c:	81fb      	strh	r3, [r7, #14]
        if (crc != crc16(RxData, Size - 2)) {
 800506e:	887b      	ldrh	r3, [r7, #2]
 8005070:	3b02      	subs	r3, #2
 8005072:	b29b      	uxth	r3, r3
 8005074:	4619      	mov	r1, r3
 8005076:	484d      	ldr	r0, [pc, #308]	; (80051ac <HAL_UARTEx_RxEventCallback+0x1b0>)
 8005078:	f7ff fc26 	bl	80048c8 <crc16>
 800507c:	4603      	mov	r3, r0
 800507e:	461a      	mov	r2, r3
 8005080:	89fb      	ldrh	r3, [r7, #14]
 8005082:	4293      	cmp	r3, r2
 8005084:	d006      	beq.n	8005094 <HAL_UARTEx_RxEventCallback+0x98>
            // Restart UART reception for next packet
            HAL_UARTEx_ReceiveToIdle_IT(huart, RxData, RX_BUFFER_SIZE);
 8005086:	f44f 7280 	mov.w	r2, #256	; 0x100
 800508a:	4948      	ldr	r1, [pc, #288]	; (80051ac <HAL_UARTEx_RxEventCallback+0x1b0>)
 800508c:	6878      	ldr	r0, [r7, #4]
 800508e:	f7fe fc16 	bl	80038be <HAL_UARTEx_ReceiveToIdle_IT>
            return;
 8005092:	e086      	b.n	80051a2 <HAL_UARTEx_RxEventCallback+0x1a6>
        }

        // Extract start address and number of registers/coils
        uint16_t startAddr = ((RxData[2] << 8) | RxData[3]);
 8005094:	4b45      	ldr	r3, [pc, #276]	; (80051ac <HAL_UARTEx_RxEventCallback+0x1b0>)
 8005096:	789b      	ldrb	r3, [r3, #2]
 8005098:	021b      	lsls	r3, r3, #8
 800509a:	b21a      	sxth	r2, r3
 800509c:	4b43      	ldr	r3, [pc, #268]	; (80051ac <HAL_UARTEx_RxEventCallback+0x1b0>)
 800509e:	78db      	ldrb	r3, [r3, #3]
 80050a0:	b21b      	sxth	r3, r3
 80050a2:	4313      	orrs	r3, r2
 80050a4:	b21b      	sxth	r3, r3
 80050a6:	81bb      	strh	r3, [r7, #12]
        uint16_t numRegs = ((RxData[4] << 8) | RxData[5]);
 80050a8:	4b40      	ldr	r3, [pc, #256]	; (80051ac <HAL_UARTEx_RxEventCallback+0x1b0>)
 80050aa:	791b      	ldrb	r3, [r3, #4]
 80050ac:	021b      	lsls	r3, r3, #8
 80050ae:	b21a      	sxth	r2, r3
 80050b0:	4b3e      	ldr	r3, [pc, #248]	; (80051ac <HAL_UARTEx_RxEventCallback+0x1b0>)
 80050b2:	795b      	ldrb	r3, [r3, #5]
 80050b4:	b21b      	sxth	r3, r3
 80050b6:	4313      	orrs	r3, r2
 80050b8:	b21b      	sxth	r3, r3
 80050ba:	817b      	strh	r3, [r7, #10]

        // Enable DE and RE pins before transmitting response
        HAL_GPIO_WritePin(DE_RE_ENB_GPIO_Port, DE_RE_ENB_Pin, GPIO_PIN_SET);
 80050bc:	2201      	movs	r2, #1
 80050be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80050c2:	483b      	ldr	r0, [pc, #236]	; (80051b0 <HAL_UARTEx_RxEventCallback+0x1b4>)
 80050c4:	f7fd f980 	bl	80023c8 <HAL_GPIO_WritePin>

        // Handle the Modbus function codes
        switch (RxData[1]) {
 80050c8:	4b38      	ldr	r3, [pc, #224]	; (80051ac <HAL_UARTEx_RxEventCallback+0x1b0>)
 80050ca:	785b      	ldrb	r3, [r3, #1]
 80050cc:	3b01      	subs	r3, #1
 80050ce:	2b0f      	cmp	r3, #15
 80050d0:	d85d      	bhi.n	800518e <HAL_UARTEx_RxEventCallback+0x192>
 80050d2:	a201      	add	r2, pc, #4	; (adr r2, 80050d8 <HAL_UARTEx_RxEventCallback+0xdc>)
 80050d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d8:	08005119 	.word	0x08005119
 80050dc:	0800518f 	.word	0x0800518f
 80050e0:	08005127 	.word	0x08005127
 80050e4:	08005135 	.word	0x08005135
 80050e8:	08005143 	.word	0x08005143
 80050ec:	08005153 	.word	0x08005153
 80050f0:	0800518f 	.word	0x0800518f
 80050f4:	0800518f 	.word	0x0800518f
 80050f8:	0800518f 	.word	0x0800518f
 80050fc:	0800518f 	.word	0x0800518f
 8005100:	0800518f 	.word	0x0800518f
 8005104:	0800518f 	.word	0x0800518f
 8005108:	0800518f 	.word	0x0800518f
 800510c:	0800518f 	.word	0x0800518f
 8005110:	08005173 	.word	0x08005173
 8005114:	08005181 	.word	0x08005181
            case 1:  // Function code for reading coils
                readCoils(startAddr, numRegs);
 8005118:	897a      	ldrh	r2, [r7, #10]
 800511a:	89bb      	ldrh	r3, [r7, #12]
 800511c:	4611      	mov	r1, r2
 800511e:	4618      	mov	r0, r3
 8005120:	f7ff fcfe 	bl	8004b20 <readCoils>
                break;
 8005124:	e037      	b.n	8005196 <HAL_UARTEx_RxEventCallback+0x19a>
            case 3:  // Function code for reading holding registers
                readHoldingRegs(startAddr, numRegs);
 8005126:	897a      	ldrh	r2, [r7, #10]
 8005128:	89bb      	ldrh	r3, [r7, #12]
 800512a:	4611      	mov	r1, r2
 800512c:	4618      	mov	r0, r3
 800512e:	f7ff fc27 	bl	8004980 <readHoldingRegs>
                break;
 8005132:	e030      	b.n	8005196 <HAL_UARTEx_RxEventCallback+0x19a>
            case 4:  // Function code for reading input registers
                readInputRegs(startAddr, numRegs);
 8005134:	897a      	ldrh	r2, [r7, #10]
 8005136:	89bb      	ldrh	r3, [r7, #12]
 8005138:	4611      	mov	r1, r2
 800513a:	4618      	mov	r0, r3
 800513c:	f7ff fc88 	bl	8004a50 <readInputRegs>
                break;
 8005140:	e029      	b.n	8005196 <HAL_UARTEx_RxEventCallback+0x19a>
            case 5:  // Function code for writing a single coil
                writeSingleCoil(startAddr, RxData[4]);
 8005142:	4b1a      	ldr	r3, [pc, #104]	; (80051ac <HAL_UARTEx_RxEventCallback+0x1b0>)
 8005144:	791a      	ldrb	r2, [r3, #4]
 8005146:	89bb      	ldrh	r3, [r7, #12]
 8005148:	4611      	mov	r1, r2
 800514a:	4618      	mov	r0, r3
 800514c:	f7ff fe22 	bl	8004d94 <writeSingleCoil>
                break;
 8005150:	e021      	b.n	8005196 <HAL_UARTEx_RxEventCallback+0x19a>
            case 6:  // Function code for writing a single holding register
                writeSingleHoldingReg(startAddr, (RxData[4] << 8) | RxData[5]);
 8005152:	4b16      	ldr	r3, [pc, #88]	; (80051ac <HAL_UARTEx_RxEventCallback+0x1b0>)
 8005154:	791b      	ldrb	r3, [r3, #4]
 8005156:	021b      	lsls	r3, r3, #8
 8005158:	b21a      	sxth	r2, r3
 800515a:	4b14      	ldr	r3, [pc, #80]	; (80051ac <HAL_UARTEx_RxEventCallback+0x1b0>)
 800515c:	795b      	ldrb	r3, [r3, #5]
 800515e:	b21b      	sxth	r3, r3
 8005160:	4313      	orrs	r3, r2
 8005162:	b21b      	sxth	r3, r3
 8005164:	b29a      	uxth	r2, r3
 8005166:	89bb      	ldrh	r3, [r7, #12]
 8005168:	4611      	mov	r1, r2
 800516a:	4618      	mov	r0, r3
 800516c:	f7ff fd78 	bl	8004c60 <writeSingleHoldingReg>
                break;
 8005170:	e011      	b.n	8005196 <HAL_UARTEx_RxEventCallback+0x19a>
            case 15: // Function code for writing multiple coils
                writeMultiCoils(startAddr, numRegs, &RxData[7]);
 8005172:	8979      	ldrh	r1, [r7, #10]
 8005174:	89bb      	ldrh	r3, [r7, #12]
 8005176:	4a0f      	ldr	r2, [pc, #60]	; (80051b4 <HAL_UARTEx_RxEventCallback+0x1b8>)
 8005178:	4618      	mov	r0, r3
 800517a:	f7ff fe83 	bl	8004e84 <writeMultiCoils>
                break;
 800517e:	e00a      	b.n	8005196 <HAL_UARTEx_RxEventCallback+0x19a>
            case 16: // Function code for writing holding registers
                writeHoldingRegs(startAddr, numRegs, (uint16_t *)&RxData[6]);
 8005180:	8979      	ldrh	r1, [r7, #10]
 8005182:	89bb      	ldrh	r3, [r7, #12]
 8005184:	4a0c      	ldr	r2, [pc, #48]	; (80051b8 <HAL_UARTEx_RxEventCallback+0x1bc>)
 8005186:	4618      	mov	r0, r3
 8005188:	f7ff fda6 	bl	8004cd8 <writeHoldingRegs>
                break;
 800518c:	e003      	b.n	8005196 <HAL_UARTEx_RxEventCallback+0x19a>
            default:
                modbusException(ILLEGAL_FUNCTION);
 800518e:	2001      	movs	r0, #1
 8005190:	f7ff fbd6 	bl	8004940 <modbusException>
                break;
 8005194:	bf00      	nop
        }

        // Restart UART reception
        HAL_UARTEx_ReceiveToIdle_IT(huart, RxData, RX_BUFFER_SIZE);
 8005196:	f44f 7280 	mov.w	r2, #256	; 0x100
 800519a:	4904      	ldr	r1, [pc, #16]	; (80051ac <HAL_UARTEx_RxEventCallback+0x1b0>)
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	f7fe fb8e 	bl	80038be <HAL_UARTEx_ReceiveToIdle_IT>
    }
}
 80051a2:	3710      	adds	r7, #16
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}
 80051a8:	40011000 	.word	0x40011000
 80051ac:	2000065c 	.word	0x2000065c
 80051b0:	40020000 	.word	0x40020000
 80051b4:	20000663 	.word	0x20000663
 80051b8:	20000662 	.word	0x20000662

080051bc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80051bc:	b480      	push	{r7}
 80051be:	b085      	sub	sp, #20
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	4603      	mov	r3, r0
 80051c4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80051c6:	2300      	movs	r3, #0
 80051c8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80051ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051ce:	2b84      	cmp	r3, #132	; 0x84
 80051d0:	d005      	beq.n	80051de <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80051d2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	4413      	add	r3, r2
 80051da:	3303      	adds	r3, #3
 80051dc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80051de:	68fb      	ldr	r3, [r7, #12]
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3714      	adds	r7, #20
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80051f0:	f000 fade 	bl	80057b0 <vTaskStartScheduler>
  
  return osOK;
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	bd80      	pop	{r7, pc}

080051fa <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80051fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051fc:	b089      	sub	sp, #36	; 0x24
 80051fe:	af04      	add	r7, sp, #16
 8005200:	6078      	str	r0, [r7, #4]
 8005202:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	695b      	ldr	r3, [r3, #20]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d020      	beq.n	800524e <osThreadCreate+0x54>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	699b      	ldr	r3, [r3, #24]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d01c      	beq.n	800524e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	685c      	ldr	r4, [r3, #4]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681d      	ldr	r5, [r3, #0]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	691e      	ldr	r6, [r3, #16]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005226:	4618      	mov	r0, r3
 8005228:	f7ff ffc8 	bl	80051bc <makeFreeRtosPriority>
 800522c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	695b      	ldr	r3, [r3, #20]
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005236:	9202      	str	r2, [sp, #8]
 8005238:	9301      	str	r3, [sp, #4]
 800523a:	9100      	str	r1, [sp, #0]
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	4632      	mov	r2, r6
 8005240:	4629      	mov	r1, r5
 8005242:	4620      	mov	r0, r4
 8005244:	f000 f8ed 	bl	8005422 <xTaskCreateStatic>
 8005248:	4603      	mov	r3, r0
 800524a:	60fb      	str	r3, [r7, #12]
 800524c:	e01c      	b.n	8005288 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	685c      	ldr	r4, [r3, #4]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800525a:	b29e      	uxth	r6, r3
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005262:	4618      	mov	r0, r3
 8005264:	f7ff ffaa 	bl	80051bc <makeFreeRtosPriority>
 8005268:	4602      	mov	r2, r0
 800526a:	f107 030c 	add.w	r3, r7, #12
 800526e:	9301      	str	r3, [sp, #4]
 8005270:	9200      	str	r2, [sp, #0]
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	4632      	mov	r2, r6
 8005276:	4629      	mov	r1, r5
 8005278:	4620      	mov	r0, r4
 800527a:	f000 f92f 	bl	80054dc <xTaskCreate>
 800527e:	4603      	mov	r3, r0
 8005280:	2b01      	cmp	r3, #1
 8005282:	d001      	beq.n	8005288 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005284:	2300      	movs	r3, #0
 8005286:	e000      	b.n	800528a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005288:	68fb      	ldr	r3, [r7, #12]
}
 800528a:	4618      	mov	r0, r3
 800528c:	3714      	adds	r7, #20
 800528e:	46bd      	mov	sp, r7
 8005290:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005292 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005292:	b580      	push	{r7, lr}
 8005294:	b084      	sub	sp, #16
 8005296:	af00      	add	r7, sp, #0
 8005298:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d001      	beq.n	80052a8 <osDelay+0x16>
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	e000      	b.n	80052aa <osDelay+0x18>
 80052a8:	2301      	movs	r3, #1
 80052aa:	4618      	mov	r0, r3
 80052ac:	f000 fa4c 	bl	8005748 <vTaskDelay>
  
  return osOK;
 80052b0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3710      	adds	r7, #16
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}

080052ba <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80052ba:	b480      	push	{r7}
 80052bc:	b083      	sub	sp, #12
 80052be:	af00      	add	r7, sp, #0
 80052c0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f103 0208 	add.w	r2, r3, #8
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f04f 32ff 	mov.w	r2, #4294967295
 80052d2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f103 0208 	add.w	r2, r3, #8
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f103 0208 	add.w	r2, r3, #8
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2200      	movs	r2, #0
 80052ec:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80052ee:	bf00      	nop
 80052f0:	370c      	adds	r7, #12
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr

080052fa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80052fa:	b480      	push	{r7}
 80052fc:	b083      	sub	sp, #12
 80052fe:	af00      	add	r7, sp, #0
 8005300:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005308:	bf00      	nop
 800530a:	370c      	adds	r7, #12
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr

08005314 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005314:	b480      	push	{r7}
 8005316:	b085      	sub	sp, #20
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	68fa      	ldr	r2, [r7, #12]
 8005328:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	689a      	ldr	r2, [r3, #8]
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	683a      	ldr	r2, [r7, #0]
 8005338:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	683a      	ldr	r2, [r7, #0]
 800533e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	1c5a      	adds	r2, r3, #1
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	601a      	str	r2, [r3, #0]
}
 8005350:	bf00      	nop
 8005352:	3714      	adds	r7, #20
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr

0800535c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800535c:	b480      	push	{r7}
 800535e:	b085      	sub	sp, #20
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005372:	d103      	bne.n	800537c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	691b      	ldr	r3, [r3, #16]
 8005378:	60fb      	str	r3, [r7, #12]
 800537a:	e00c      	b.n	8005396 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	3308      	adds	r3, #8
 8005380:	60fb      	str	r3, [r7, #12]
 8005382:	e002      	b.n	800538a <vListInsert+0x2e>
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	60fb      	str	r3, [r7, #12]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68ba      	ldr	r2, [r7, #8]
 8005392:	429a      	cmp	r2, r3
 8005394:	d2f6      	bcs.n	8005384 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	685a      	ldr	r2, [r3, #4]
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	683a      	ldr	r2, [r7, #0]
 80053a4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	68fa      	ldr	r2, [r7, #12]
 80053aa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	683a      	ldr	r2, [r7, #0]
 80053b0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	1c5a      	adds	r2, r3, #1
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	601a      	str	r2, [r3, #0]
}
 80053c2:	bf00      	nop
 80053c4:	3714      	adds	r7, #20
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr

080053ce <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80053ce:	b480      	push	{r7}
 80053d0:	b085      	sub	sp, #20
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	687a      	ldr	r2, [r7, #4]
 80053e2:	6892      	ldr	r2, [r2, #8]
 80053e4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	6852      	ldr	r2, [r2, #4]
 80053ee:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	687a      	ldr	r2, [r7, #4]
 80053f6:	429a      	cmp	r2, r3
 80053f8:	d103      	bne.n	8005402 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	689a      	ldr	r2, [r3, #8]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	1e5a      	subs	r2, r3, #1
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
}
 8005416:	4618      	mov	r0, r3
 8005418:	3714      	adds	r7, #20
 800541a:	46bd      	mov	sp, r7
 800541c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005420:	4770      	bx	lr

08005422 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005422:	b580      	push	{r7, lr}
 8005424:	b08e      	sub	sp, #56	; 0x38
 8005426:	af04      	add	r7, sp, #16
 8005428:	60f8      	str	r0, [r7, #12]
 800542a:	60b9      	str	r1, [r7, #8]
 800542c:	607a      	str	r2, [r7, #4]
 800542e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005430:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005432:	2b00      	cmp	r3, #0
 8005434:	d10a      	bne.n	800544c <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800543a:	f383 8811 	msr	BASEPRI, r3
 800543e:	f3bf 8f6f 	isb	sy
 8005442:	f3bf 8f4f 	dsb	sy
 8005446:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005448:	bf00      	nop
 800544a:	e7fe      	b.n	800544a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800544c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800544e:	2b00      	cmp	r3, #0
 8005450:	d10a      	bne.n	8005468 <xTaskCreateStatic+0x46>
	__asm volatile
 8005452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005456:	f383 8811 	msr	BASEPRI, r3
 800545a:	f3bf 8f6f 	isb	sy
 800545e:	f3bf 8f4f 	dsb	sy
 8005462:	61fb      	str	r3, [r7, #28]
}
 8005464:	bf00      	nop
 8005466:	e7fe      	b.n	8005466 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005468:	2354      	movs	r3, #84	; 0x54
 800546a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	2b54      	cmp	r3, #84	; 0x54
 8005470:	d00a      	beq.n	8005488 <xTaskCreateStatic+0x66>
	__asm volatile
 8005472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005476:	f383 8811 	msr	BASEPRI, r3
 800547a:	f3bf 8f6f 	isb	sy
 800547e:	f3bf 8f4f 	dsb	sy
 8005482:	61bb      	str	r3, [r7, #24]
}
 8005484:	bf00      	nop
 8005486:	e7fe      	b.n	8005486 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005488:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800548a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800548c:	2b00      	cmp	r3, #0
 800548e:	d01e      	beq.n	80054ce <xTaskCreateStatic+0xac>
 8005490:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005492:	2b00      	cmp	r3, #0
 8005494:	d01b      	beq.n	80054ce <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005498:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800549a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800549c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800549e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80054a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a2:	2202      	movs	r2, #2
 80054a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80054a8:	2300      	movs	r3, #0
 80054aa:	9303      	str	r3, [sp, #12]
 80054ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ae:	9302      	str	r3, [sp, #8]
 80054b0:	f107 0314 	add.w	r3, r7, #20
 80054b4:	9301      	str	r3, [sp, #4]
 80054b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054b8:	9300      	str	r3, [sp, #0]
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	68b9      	ldr	r1, [r7, #8]
 80054c0:	68f8      	ldr	r0, [r7, #12]
 80054c2:	f000 f850 	bl	8005566 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80054c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80054c8:	f000 f8d4 	bl	8005674 <prvAddNewTaskToReadyList>
 80054cc:	e001      	b.n	80054d2 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80054ce:	2300      	movs	r3, #0
 80054d0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80054d2:	697b      	ldr	r3, [r7, #20]
	}
 80054d4:	4618      	mov	r0, r3
 80054d6:	3728      	adds	r7, #40	; 0x28
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}

080054dc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b08c      	sub	sp, #48	; 0x30
 80054e0:	af04      	add	r7, sp, #16
 80054e2:	60f8      	str	r0, [r7, #12]
 80054e4:	60b9      	str	r1, [r7, #8]
 80054e6:	603b      	str	r3, [r7, #0]
 80054e8:	4613      	mov	r3, r2
 80054ea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80054ec:	88fb      	ldrh	r3, [r7, #6]
 80054ee:	009b      	lsls	r3, r3, #2
 80054f0:	4618      	mov	r0, r3
 80054f2:	f000 fec9 	bl	8006288 <pvPortMalloc>
 80054f6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d00e      	beq.n	800551c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80054fe:	2054      	movs	r0, #84	; 0x54
 8005500:	f000 fec2 	bl	8006288 <pvPortMalloc>
 8005504:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005506:	69fb      	ldr	r3, [r7, #28]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d003      	beq.n	8005514 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800550c:	69fb      	ldr	r3, [r7, #28]
 800550e:	697a      	ldr	r2, [r7, #20]
 8005510:	631a      	str	r2, [r3, #48]	; 0x30
 8005512:	e005      	b.n	8005520 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005514:	6978      	ldr	r0, [r7, #20]
 8005516:	f000 ff83 	bl	8006420 <vPortFree>
 800551a:	e001      	b.n	8005520 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800551c:	2300      	movs	r3, #0
 800551e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005520:	69fb      	ldr	r3, [r7, #28]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d017      	beq.n	8005556 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005526:	69fb      	ldr	r3, [r7, #28]
 8005528:	2200      	movs	r2, #0
 800552a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800552e:	88fa      	ldrh	r2, [r7, #6]
 8005530:	2300      	movs	r3, #0
 8005532:	9303      	str	r3, [sp, #12]
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	9302      	str	r3, [sp, #8]
 8005538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800553a:	9301      	str	r3, [sp, #4]
 800553c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800553e:	9300      	str	r3, [sp, #0]
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	68b9      	ldr	r1, [r7, #8]
 8005544:	68f8      	ldr	r0, [r7, #12]
 8005546:	f000 f80e 	bl	8005566 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800554a:	69f8      	ldr	r0, [r7, #28]
 800554c:	f000 f892 	bl	8005674 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005550:	2301      	movs	r3, #1
 8005552:	61bb      	str	r3, [r7, #24]
 8005554:	e002      	b.n	800555c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005556:	f04f 33ff 	mov.w	r3, #4294967295
 800555a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800555c:	69bb      	ldr	r3, [r7, #24]
	}
 800555e:	4618      	mov	r0, r3
 8005560:	3720      	adds	r7, #32
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}

08005566 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005566:	b580      	push	{r7, lr}
 8005568:	b088      	sub	sp, #32
 800556a:	af00      	add	r7, sp, #0
 800556c:	60f8      	str	r0, [r7, #12]
 800556e:	60b9      	str	r1, [r7, #8]
 8005570:	607a      	str	r2, [r7, #4]
 8005572:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005576:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800557e:	3b01      	subs	r3, #1
 8005580:	009b      	lsls	r3, r3, #2
 8005582:	4413      	add	r3, r2
 8005584:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005586:	69bb      	ldr	r3, [r7, #24]
 8005588:	f023 0307 	bic.w	r3, r3, #7
 800558c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800558e:	69bb      	ldr	r3, [r7, #24]
 8005590:	f003 0307 	and.w	r3, r3, #7
 8005594:	2b00      	cmp	r3, #0
 8005596:	d00a      	beq.n	80055ae <prvInitialiseNewTask+0x48>
	__asm volatile
 8005598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800559c:	f383 8811 	msr	BASEPRI, r3
 80055a0:	f3bf 8f6f 	isb	sy
 80055a4:	f3bf 8f4f 	dsb	sy
 80055a8:	617b      	str	r3, [r7, #20]
}
 80055aa:	bf00      	nop
 80055ac:	e7fe      	b.n	80055ac <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d01f      	beq.n	80055f4 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80055b4:	2300      	movs	r3, #0
 80055b6:	61fb      	str	r3, [r7, #28]
 80055b8:	e012      	b.n	80055e0 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80055ba:	68ba      	ldr	r2, [r7, #8]
 80055bc:	69fb      	ldr	r3, [r7, #28]
 80055be:	4413      	add	r3, r2
 80055c0:	7819      	ldrb	r1, [r3, #0]
 80055c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80055c4:	69fb      	ldr	r3, [r7, #28]
 80055c6:	4413      	add	r3, r2
 80055c8:	3334      	adds	r3, #52	; 0x34
 80055ca:	460a      	mov	r2, r1
 80055cc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80055ce:	68ba      	ldr	r2, [r7, #8]
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	4413      	add	r3, r2
 80055d4:	781b      	ldrb	r3, [r3, #0]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d006      	beq.n	80055e8 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80055da:	69fb      	ldr	r3, [r7, #28]
 80055dc:	3301      	adds	r3, #1
 80055de:	61fb      	str	r3, [r7, #28]
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	2b0f      	cmp	r3, #15
 80055e4:	d9e9      	bls.n	80055ba <prvInitialiseNewTask+0x54>
 80055e6:	e000      	b.n	80055ea <prvInitialiseNewTask+0x84>
			{
				break;
 80055e8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80055ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055ec:	2200      	movs	r2, #0
 80055ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80055f2:	e003      	b.n	80055fc <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80055f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055f6:	2200      	movs	r2, #0
 80055f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80055fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055fe:	2b06      	cmp	r3, #6
 8005600:	d901      	bls.n	8005606 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005602:	2306      	movs	r3, #6
 8005604:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005608:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800560a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800560c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800560e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005610:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005614:	2200      	movs	r2, #0
 8005616:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800561a:	3304      	adds	r3, #4
 800561c:	4618      	mov	r0, r3
 800561e:	f7ff fe6c 	bl	80052fa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005624:	3318      	adds	r3, #24
 8005626:	4618      	mov	r0, r3
 8005628:	f7ff fe67 	bl	80052fa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800562c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800562e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005630:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005634:	f1c3 0207 	rsb	r2, r3, #7
 8005638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800563a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800563c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800563e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005640:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005644:	2200      	movs	r2, #0
 8005646:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800564a:	2200      	movs	r2, #0
 800564c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005650:	683a      	ldr	r2, [r7, #0]
 8005652:	68f9      	ldr	r1, [r7, #12]
 8005654:	69b8      	ldr	r0, [r7, #24]
 8005656:	f000 fc05 	bl	8005e64 <pxPortInitialiseStack>
 800565a:	4602      	mov	r2, r0
 800565c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800565e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005662:	2b00      	cmp	r3, #0
 8005664:	d002      	beq.n	800566c <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005668:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800566a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800566c:	bf00      	nop
 800566e:	3720      	adds	r7, #32
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}

08005674 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b082      	sub	sp, #8
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800567c:	f000 fd22 	bl	80060c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005680:	4b2a      	ldr	r3, [pc, #168]	; (800572c <prvAddNewTaskToReadyList+0xb8>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	3301      	adds	r3, #1
 8005686:	4a29      	ldr	r2, [pc, #164]	; (800572c <prvAddNewTaskToReadyList+0xb8>)
 8005688:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800568a:	4b29      	ldr	r3, [pc, #164]	; (8005730 <prvAddNewTaskToReadyList+0xbc>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d109      	bne.n	80056a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005692:	4a27      	ldr	r2, [pc, #156]	; (8005730 <prvAddNewTaskToReadyList+0xbc>)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005698:	4b24      	ldr	r3, [pc, #144]	; (800572c <prvAddNewTaskToReadyList+0xb8>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	2b01      	cmp	r3, #1
 800569e:	d110      	bne.n	80056c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80056a0:	f000 fabc 	bl	8005c1c <prvInitialiseTaskLists>
 80056a4:	e00d      	b.n	80056c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80056a6:	4b23      	ldr	r3, [pc, #140]	; (8005734 <prvAddNewTaskToReadyList+0xc0>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d109      	bne.n	80056c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80056ae:	4b20      	ldr	r3, [pc, #128]	; (8005730 <prvAddNewTaskToReadyList+0xbc>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056b8:	429a      	cmp	r2, r3
 80056ba:	d802      	bhi.n	80056c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80056bc:	4a1c      	ldr	r2, [pc, #112]	; (8005730 <prvAddNewTaskToReadyList+0xbc>)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80056c2:	4b1d      	ldr	r3, [pc, #116]	; (8005738 <prvAddNewTaskToReadyList+0xc4>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	3301      	adds	r3, #1
 80056c8:	4a1b      	ldr	r2, [pc, #108]	; (8005738 <prvAddNewTaskToReadyList+0xc4>)
 80056ca:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d0:	2201      	movs	r2, #1
 80056d2:	409a      	lsls	r2, r3
 80056d4:	4b19      	ldr	r3, [pc, #100]	; (800573c <prvAddNewTaskToReadyList+0xc8>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4313      	orrs	r3, r2
 80056da:	4a18      	ldr	r2, [pc, #96]	; (800573c <prvAddNewTaskToReadyList+0xc8>)
 80056dc:	6013      	str	r3, [r2, #0]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056e2:	4613      	mov	r3, r2
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	4413      	add	r3, r2
 80056e8:	009b      	lsls	r3, r3, #2
 80056ea:	4a15      	ldr	r2, [pc, #84]	; (8005740 <prvAddNewTaskToReadyList+0xcc>)
 80056ec:	441a      	add	r2, r3
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	3304      	adds	r3, #4
 80056f2:	4619      	mov	r1, r3
 80056f4:	4610      	mov	r0, r2
 80056f6:	f7ff fe0d 	bl	8005314 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80056fa:	f000 fd13 	bl	8006124 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80056fe:	4b0d      	ldr	r3, [pc, #52]	; (8005734 <prvAddNewTaskToReadyList+0xc0>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d00e      	beq.n	8005724 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005706:	4b0a      	ldr	r3, [pc, #40]	; (8005730 <prvAddNewTaskToReadyList+0xbc>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005710:	429a      	cmp	r2, r3
 8005712:	d207      	bcs.n	8005724 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005714:	4b0b      	ldr	r3, [pc, #44]	; (8005744 <prvAddNewTaskToReadyList+0xd0>)
 8005716:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800571a:	601a      	str	r2, [r3, #0]
 800571c:	f3bf 8f4f 	dsb	sy
 8005720:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005724:	bf00      	nop
 8005726:	3708      	adds	r7, #8
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}
 800572c:	2000095c 	.word	0x2000095c
 8005730:	2000085c 	.word	0x2000085c
 8005734:	20000968 	.word	0x20000968
 8005738:	20000978 	.word	0x20000978
 800573c:	20000964 	.word	0x20000964
 8005740:	20000860 	.word	0x20000860
 8005744:	e000ed04 	.word	0xe000ed04

08005748 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005748:	b580      	push	{r7, lr}
 800574a:	b084      	sub	sp, #16
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005750:	2300      	movs	r3, #0
 8005752:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d017      	beq.n	800578a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800575a:	4b13      	ldr	r3, [pc, #76]	; (80057a8 <vTaskDelay+0x60>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d00a      	beq.n	8005778 <vTaskDelay+0x30>
	__asm volatile
 8005762:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005766:	f383 8811 	msr	BASEPRI, r3
 800576a:	f3bf 8f6f 	isb	sy
 800576e:	f3bf 8f4f 	dsb	sy
 8005772:	60bb      	str	r3, [r7, #8]
}
 8005774:	bf00      	nop
 8005776:	e7fe      	b.n	8005776 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005778:	f000 f87a 	bl	8005870 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800577c:	2100      	movs	r1, #0
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f000 fb0a 	bl	8005d98 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005784:	f000 f882 	bl	800588c <xTaskResumeAll>
 8005788:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d107      	bne.n	80057a0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005790:	4b06      	ldr	r3, [pc, #24]	; (80057ac <vTaskDelay+0x64>)
 8005792:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005796:	601a      	str	r2, [r3, #0]
 8005798:	f3bf 8f4f 	dsb	sy
 800579c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80057a0:	bf00      	nop
 80057a2:	3710      	adds	r7, #16
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}
 80057a8:	20000984 	.word	0x20000984
 80057ac:	e000ed04 	.word	0xe000ed04

080057b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b08a      	sub	sp, #40	; 0x28
 80057b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80057b6:	2300      	movs	r3, #0
 80057b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80057ba:	2300      	movs	r3, #0
 80057bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80057be:	463a      	mov	r2, r7
 80057c0:	1d39      	adds	r1, r7, #4
 80057c2:	f107 0308 	add.w	r3, r7, #8
 80057c6:	4618      	mov	r0, r3
 80057c8:	f7fb fc1e 	bl	8001008 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80057cc:	6839      	ldr	r1, [r7, #0]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	68ba      	ldr	r2, [r7, #8]
 80057d2:	9202      	str	r2, [sp, #8]
 80057d4:	9301      	str	r3, [sp, #4]
 80057d6:	2300      	movs	r3, #0
 80057d8:	9300      	str	r3, [sp, #0]
 80057da:	2300      	movs	r3, #0
 80057dc:	460a      	mov	r2, r1
 80057de:	491e      	ldr	r1, [pc, #120]	; (8005858 <vTaskStartScheduler+0xa8>)
 80057e0:	481e      	ldr	r0, [pc, #120]	; (800585c <vTaskStartScheduler+0xac>)
 80057e2:	f7ff fe1e 	bl	8005422 <xTaskCreateStatic>
 80057e6:	4603      	mov	r3, r0
 80057e8:	4a1d      	ldr	r2, [pc, #116]	; (8005860 <vTaskStartScheduler+0xb0>)
 80057ea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80057ec:	4b1c      	ldr	r3, [pc, #112]	; (8005860 <vTaskStartScheduler+0xb0>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d002      	beq.n	80057fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80057f4:	2301      	movs	r3, #1
 80057f6:	617b      	str	r3, [r7, #20]
 80057f8:	e001      	b.n	80057fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80057fa:	2300      	movs	r3, #0
 80057fc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	2b01      	cmp	r3, #1
 8005802:	d116      	bne.n	8005832 <vTaskStartScheduler+0x82>
	__asm volatile
 8005804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005808:	f383 8811 	msr	BASEPRI, r3
 800580c:	f3bf 8f6f 	isb	sy
 8005810:	f3bf 8f4f 	dsb	sy
 8005814:	613b      	str	r3, [r7, #16]
}
 8005816:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005818:	4b12      	ldr	r3, [pc, #72]	; (8005864 <vTaskStartScheduler+0xb4>)
 800581a:	f04f 32ff 	mov.w	r2, #4294967295
 800581e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005820:	4b11      	ldr	r3, [pc, #68]	; (8005868 <vTaskStartScheduler+0xb8>)
 8005822:	2201      	movs	r2, #1
 8005824:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005826:	4b11      	ldr	r3, [pc, #68]	; (800586c <vTaskStartScheduler+0xbc>)
 8005828:	2200      	movs	r2, #0
 800582a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800582c:	f000 fba8 	bl	8005f80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005830:	e00e      	b.n	8005850 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005838:	d10a      	bne.n	8005850 <vTaskStartScheduler+0xa0>
	__asm volatile
 800583a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800583e:	f383 8811 	msr	BASEPRI, r3
 8005842:	f3bf 8f6f 	isb	sy
 8005846:	f3bf 8f4f 	dsb	sy
 800584a:	60fb      	str	r3, [r7, #12]
}
 800584c:	bf00      	nop
 800584e:	e7fe      	b.n	800584e <vTaskStartScheduler+0x9e>
}
 8005850:	bf00      	nop
 8005852:	3718      	adds	r7, #24
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}
 8005858:	0800b600 	.word	0x0800b600
 800585c:	08005bed 	.word	0x08005bed
 8005860:	20000980 	.word	0x20000980
 8005864:	2000097c 	.word	0x2000097c
 8005868:	20000968 	.word	0x20000968
 800586c:	20000960 	.word	0x20000960

08005870 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005870:	b480      	push	{r7}
 8005872:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005874:	4b04      	ldr	r3, [pc, #16]	; (8005888 <vTaskSuspendAll+0x18>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	3301      	adds	r3, #1
 800587a:	4a03      	ldr	r2, [pc, #12]	; (8005888 <vTaskSuspendAll+0x18>)
 800587c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800587e:	bf00      	nop
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr
 8005888:	20000984 	.word	0x20000984

0800588c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b084      	sub	sp, #16
 8005890:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005892:	2300      	movs	r3, #0
 8005894:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005896:	2300      	movs	r3, #0
 8005898:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800589a:	4b41      	ldr	r3, [pc, #260]	; (80059a0 <xTaskResumeAll+0x114>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d10a      	bne.n	80058b8 <xTaskResumeAll+0x2c>
	__asm volatile
 80058a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058a6:	f383 8811 	msr	BASEPRI, r3
 80058aa:	f3bf 8f6f 	isb	sy
 80058ae:	f3bf 8f4f 	dsb	sy
 80058b2:	603b      	str	r3, [r7, #0]
}
 80058b4:	bf00      	nop
 80058b6:	e7fe      	b.n	80058b6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80058b8:	f000 fc04 	bl	80060c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80058bc:	4b38      	ldr	r3, [pc, #224]	; (80059a0 <xTaskResumeAll+0x114>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	3b01      	subs	r3, #1
 80058c2:	4a37      	ldr	r2, [pc, #220]	; (80059a0 <xTaskResumeAll+0x114>)
 80058c4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80058c6:	4b36      	ldr	r3, [pc, #216]	; (80059a0 <xTaskResumeAll+0x114>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d161      	bne.n	8005992 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80058ce:	4b35      	ldr	r3, [pc, #212]	; (80059a4 <xTaskResumeAll+0x118>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d05d      	beq.n	8005992 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80058d6:	e02e      	b.n	8005936 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058d8:	4b33      	ldr	r3, [pc, #204]	; (80059a8 <xTaskResumeAll+0x11c>)
 80058da:	68db      	ldr	r3, [r3, #12]
 80058dc:	68db      	ldr	r3, [r3, #12]
 80058de:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	3318      	adds	r3, #24
 80058e4:	4618      	mov	r0, r3
 80058e6:	f7ff fd72 	bl	80053ce <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	3304      	adds	r3, #4
 80058ee:	4618      	mov	r0, r3
 80058f0:	f7ff fd6d 	bl	80053ce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058f8:	2201      	movs	r2, #1
 80058fa:	409a      	lsls	r2, r3
 80058fc:	4b2b      	ldr	r3, [pc, #172]	; (80059ac <xTaskResumeAll+0x120>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4313      	orrs	r3, r2
 8005902:	4a2a      	ldr	r2, [pc, #168]	; (80059ac <xTaskResumeAll+0x120>)
 8005904:	6013      	str	r3, [r2, #0]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800590a:	4613      	mov	r3, r2
 800590c:	009b      	lsls	r3, r3, #2
 800590e:	4413      	add	r3, r2
 8005910:	009b      	lsls	r3, r3, #2
 8005912:	4a27      	ldr	r2, [pc, #156]	; (80059b0 <xTaskResumeAll+0x124>)
 8005914:	441a      	add	r2, r3
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	3304      	adds	r3, #4
 800591a:	4619      	mov	r1, r3
 800591c:	4610      	mov	r0, r2
 800591e:	f7ff fcf9 	bl	8005314 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005926:	4b23      	ldr	r3, [pc, #140]	; (80059b4 <xTaskResumeAll+0x128>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800592c:	429a      	cmp	r2, r3
 800592e:	d302      	bcc.n	8005936 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005930:	4b21      	ldr	r3, [pc, #132]	; (80059b8 <xTaskResumeAll+0x12c>)
 8005932:	2201      	movs	r2, #1
 8005934:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005936:	4b1c      	ldr	r3, [pc, #112]	; (80059a8 <xTaskResumeAll+0x11c>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d1cc      	bne.n	80058d8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d001      	beq.n	8005948 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005944:	f000 fa08 	bl	8005d58 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005948:	4b1c      	ldr	r3, [pc, #112]	; (80059bc <xTaskResumeAll+0x130>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d010      	beq.n	8005976 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005954:	f000 f836 	bl	80059c4 <xTaskIncrementTick>
 8005958:	4603      	mov	r3, r0
 800595a:	2b00      	cmp	r3, #0
 800595c:	d002      	beq.n	8005964 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800595e:	4b16      	ldr	r3, [pc, #88]	; (80059b8 <xTaskResumeAll+0x12c>)
 8005960:	2201      	movs	r2, #1
 8005962:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	3b01      	subs	r3, #1
 8005968:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d1f1      	bne.n	8005954 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8005970:	4b12      	ldr	r3, [pc, #72]	; (80059bc <xTaskResumeAll+0x130>)
 8005972:	2200      	movs	r2, #0
 8005974:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005976:	4b10      	ldr	r3, [pc, #64]	; (80059b8 <xTaskResumeAll+0x12c>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d009      	beq.n	8005992 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800597e:	2301      	movs	r3, #1
 8005980:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005982:	4b0f      	ldr	r3, [pc, #60]	; (80059c0 <xTaskResumeAll+0x134>)
 8005984:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005988:	601a      	str	r2, [r3, #0]
 800598a:	f3bf 8f4f 	dsb	sy
 800598e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005992:	f000 fbc7 	bl	8006124 <vPortExitCritical>

	return xAlreadyYielded;
 8005996:	68bb      	ldr	r3, [r7, #8]
}
 8005998:	4618      	mov	r0, r3
 800599a:	3710      	adds	r7, #16
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}
 80059a0:	20000984 	.word	0x20000984
 80059a4:	2000095c 	.word	0x2000095c
 80059a8:	2000091c 	.word	0x2000091c
 80059ac:	20000964 	.word	0x20000964
 80059b0:	20000860 	.word	0x20000860
 80059b4:	2000085c 	.word	0x2000085c
 80059b8:	20000970 	.word	0x20000970
 80059bc:	2000096c 	.word	0x2000096c
 80059c0:	e000ed04 	.word	0xe000ed04

080059c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b086      	sub	sp, #24
 80059c8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80059ca:	2300      	movs	r3, #0
 80059cc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059ce:	4b4e      	ldr	r3, [pc, #312]	; (8005b08 <xTaskIncrementTick+0x144>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	f040 808e 	bne.w	8005af4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80059d8:	4b4c      	ldr	r3, [pc, #304]	; (8005b0c <xTaskIncrementTick+0x148>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	3301      	adds	r3, #1
 80059de:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80059e0:	4a4a      	ldr	r2, [pc, #296]	; (8005b0c <xTaskIncrementTick+0x148>)
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d120      	bne.n	8005a2e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80059ec:	4b48      	ldr	r3, [pc, #288]	; (8005b10 <xTaskIncrementTick+0x14c>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d00a      	beq.n	8005a0c <xTaskIncrementTick+0x48>
	__asm volatile
 80059f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059fa:	f383 8811 	msr	BASEPRI, r3
 80059fe:	f3bf 8f6f 	isb	sy
 8005a02:	f3bf 8f4f 	dsb	sy
 8005a06:	603b      	str	r3, [r7, #0]
}
 8005a08:	bf00      	nop
 8005a0a:	e7fe      	b.n	8005a0a <xTaskIncrementTick+0x46>
 8005a0c:	4b40      	ldr	r3, [pc, #256]	; (8005b10 <xTaskIncrementTick+0x14c>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	60fb      	str	r3, [r7, #12]
 8005a12:	4b40      	ldr	r3, [pc, #256]	; (8005b14 <xTaskIncrementTick+0x150>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a3e      	ldr	r2, [pc, #248]	; (8005b10 <xTaskIncrementTick+0x14c>)
 8005a18:	6013      	str	r3, [r2, #0]
 8005a1a:	4a3e      	ldr	r2, [pc, #248]	; (8005b14 <xTaskIncrementTick+0x150>)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6013      	str	r3, [r2, #0]
 8005a20:	4b3d      	ldr	r3, [pc, #244]	; (8005b18 <xTaskIncrementTick+0x154>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	3301      	adds	r3, #1
 8005a26:	4a3c      	ldr	r2, [pc, #240]	; (8005b18 <xTaskIncrementTick+0x154>)
 8005a28:	6013      	str	r3, [r2, #0]
 8005a2a:	f000 f995 	bl	8005d58 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005a2e:	4b3b      	ldr	r3, [pc, #236]	; (8005b1c <xTaskIncrementTick+0x158>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	693a      	ldr	r2, [r7, #16]
 8005a34:	429a      	cmp	r2, r3
 8005a36:	d348      	bcc.n	8005aca <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a38:	4b35      	ldr	r3, [pc, #212]	; (8005b10 <xTaskIncrementTick+0x14c>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d104      	bne.n	8005a4c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a42:	4b36      	ldr	r3, [pc, #216]	; (8005b1c <xTaskIncrementTick+0x158>)
 8005a44:	f04f 32ff 	mov.w	r2, #4294967295
 8005a48:	601a      	str	r2, [r3, #0]
					break;
 8005a4a:	e03e      	b.n	8005aca <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a4c:	4b30      	ldr	r3, [pc, #192]	; (8005b10 <xTaskIncrementTick+0x14c>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	68db      	ldr	r3, [r3, #12]
 8005a54:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005a5c:	693a      	ldr	r2, [r7, #16]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d203      	bcs.n	8005a6c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005a64:	4a2d      	ldr	r2, [pc, #180]	; (8005b1c <xTaskIncrementTick+0x158>)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005a6a:	e02e      	b.n	8005aca <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	3304      	adds	r3, #4
 8005a70:	4618      	mov	r0, r3
 8005a72:	f7ff fcac 	bl	80053ce <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d004      	beq.n	8005a88 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	3318      	adds	r3, #24
 8005a82:	4618      	mov	r0, r3
 8005a84:	f7ff fca3 	bl	80053ce <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	409a      	lsls	r2, r3
 8005a90:	4b23      	ldr	r3, [pc, #140]	; (8005b20 <xTaskIncrementTick+0x15c>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4313      	orrs	r3, r2
 8005a96:	4a22      	ldr	r2, [pc, #136]	; (8005b20 <xTaskIncrementTick+0x15c>)
 8005a98:	6013      	str	r3, [r2, #0]
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a9e:	4613      	mov	r3, r2
 8005aa0:	009b      	lsls	r3, r3, #2
 8005aa2:	4413      	add	r3, r2
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	4a1f      	ldr	r2, [pc, #124]	; (8005b24 <xTaskIncrementTick+0x160>)
 8005aa8:	441a      	add	r2, r3
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	3304      	adds	r3, #4
 8005aae:	4619      	mov	r1, r3
 8005ab0:	4610      	mov	r0, r2
 8005ab2:	f7ff fc2f 	bl	8005314 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005aba:	4b1b      	ldr	r3, [pc, #108]	; (8005b28 <xTaskIncrementTick+0x164>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	d3b9      	bcc.n	8005a38 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ac8:	e7b6      	b.n	8005a38 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005aca:	4b17      	ldr	r3, [pc, #92]	; (8005b28 <xTaskIncrementTick+0x164>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ad0:	4914      	ldr	r1, [pc, #80]	; (8005b24 <xTaskIncrementTick+0x160>)
 8005ad2:	4613      	mov	r3, r2
 8005ad4:	009b      	lsls	r3, r3, #2
 8005ad6:	4413      	add	r3, r2
 8005ad8:	009b      	lsls	r3, r3, #2
 8005ada:	440b      	add	r3, r1
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d901      	bls.n	8005ae6 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005ae6:	4b11      	ldr	r3, [pc, #68]	; (8005b2c <xTaskIncrementTick+0x168>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d007      	beq.n	8005afe <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8005aee:	2301      	movs	r3, #1
 8005af0:	617b      	str	r3, [r7, #20]
 8005af2:	e004      	b.n	8005afe <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005af4:	4b0e      	ldr	r3, [pc, #56]	; (8005b30 <xTaskIncrementTick+0x16c>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	3301      	adds	r3, #1
 8005afa:	4a0d      	ldr	r2, [pc, #52]	; (8005b30 <xTaskIncrementTick+0x16c>)
 8005afc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005afe:	697b      	ldr	r3, [r7, #20]
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3718      	adds	r7, #24
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	20000984 	.word	0x20000984
 8005b0c:	20000960 	.word	0x20000960
 8005b10:	20000914 	.word	0x20000914
 8005b14:	20000918 	.word	0x20000918
 8005b18:	20000974 	.word	0x20000974
 8005b1c:	2000097c 	.word	0x2000097c
 8005b20:	20000964 	.word	0x20000964
 8005b24:	20000860 	.word	0x20000860
 8005b28:	2000085c 	.word	0x2000085c
 8005b2c:	20000970 	.word	0x20000970
 8005b30:	2000096c 	.word	0x2000096c

08005b34 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005b34:	b480      	push	{r7}
 8005b36:	b087      	sub	sp, #28
 8005b38:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005b3a:	4b27      	ldr	r3, [pc, #156]	; (8005bd8 <vTaskSwitchContext+0xa4>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d003      	beq.n	8005b4a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005b42:	4b26      	ldr	r3, [pc, #152]	; (8005bdc <vTaskSwitchContext+0xa8>)
 8005b44:	2201      	movs	r2, #1
 8005b46:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005b48:	e03f      	b.n	8005bca <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8005b4a:	4b24      	ldr	r3, [pc, #144]	; (8005bdc <vTaskSwitchContext+0xa8>)
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b50:	4b23      	ldr	r3, [pc, #140]	; (8005be0 <vTaskSwitchContext+0xac>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	fab3 f383 	clz	r3, r3
 8005b5c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005b5e:	7afb      	ldrb	r3, [r7, #11]
 8005b60:	f1c3 031f 	rsb	r3, r3, #31
 8005b64:	617b      	str	r3, [r7, #20]
 8005b66:	491f      	ldr	r1, [pc, #124]	; (8005be4 <vTaskSwitchContext+0xb0>)
 8005b68:	697a      	ldr	r2, [r7, #20]
 8005b6a:	4613      	mov	r3, r2
 8005b6c:	009b      	lsls	r3, r3, #2
 8005b6e:	4413      	add	r3, r2
 8005b70:	009b      	lsls	r3, r3, #2
 8005b72:	440b      	add	r3, r1
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d10a      	bne.n	8005b90 <vTaskSwitchContext+0x5c>
	__asm volatile
 8005b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b7e:	f383 8811 	msr	BASEPRI, r3
 8005b82:	f3bf 8f6f 	isb	sy
 8005b86:	f3bf 8f4f 	dsb	sy
 8005b8a:	607b      	str	r3, [r7, #4]
}
 8005b8c:	bf00      	nop
 8005b8e:	e7fe      	b.n	8005b8e <vTaskSwitchContext+0x5a>
 8005b90:	697a      	ldr	r2, [r7, #20]
 8005b92:	4613      	mov	r3, r2
 8005b94:	009b      	lsls	r3, r3, #2
 8005b96:	4413      	add	r3, r2
 8005b98:	009b      	lsls	r3, r3, #2
 8005b9a:	4a12      	ldr	r2, [pc, #72]	; (8005be4 <vTaskSwitchContext+0xb0>)
 8005b9c:	4413      	add	r3, r2
 8005b9e:	613b      	str	r3, [r7, #16]
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	685a      	ldr	r2, [r3, #4]
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	605a      	str	r2, [r3, #4]
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	685a      	ldr	r2, [r3, #4]
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	3308      	adds	r3, #8
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d104      	bne.n	8005bc0 <vTaskSwitchContext+0x8c>
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	685a      	ldr	r2, [r3, #4]
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	605a      	str	r2, [r3, #4]
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	68db      	ldr	r3, [r3, #12]
 8005bc6:	4a08      	ldr	r2, [pc, #32]	; (8005be8 <vTaskSwitchContext+0xb4>)
 8005bc8:	6013      	str	r3, [r2, #0]
}
 8005bca:	bf00      	nop
 8005bcc:	371c      	adds	r7, #28
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd4:	4770      	bx	lr
 8005bd6:	bf00      	nop
 8005bd8:	20000984 	.word	0x20000984
 8005bdc:	20000970 	.word	0x20000970
 8005be0:	20000964 	.word	0x20000964
 8005be4:	20000860 	.word	0x20000860
 8005be8:	2000085c 	.word	0x2000085c

08005bec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b082      	sub	sp, #8
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005bf4:	f000 f852 	bl	8005c9c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005bf8:	4b06      	ldr	r3, [pc, #24]	; (8005c14 <prvIdleTask+0x28>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d9f9      	bls.n	8005bf4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005c00:	4b05      	ldr	r3, [pc, #20]	; (8005c18 <prvIdleTask+0x2c>)
 8005c02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c06:	601a      	str	r2, [r3, #0]
 8005c08:	f3bf 8f4f 	dsb	sy
 8005c0c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005c10:	e7f0      	b.n	8005bf4 <prvIdleTask+0x8>
 8005c12:	bf00      	nop
 8005c14:	20000860 	.word	0x20000860
 8005c18:	e000ed04 	.word	0xe000ed04

08005c1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b082      	sub	sp, #8
 8005c20:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005c22:	2300      	movs	r3, #0
 8005c24:	607b      	str	r3, [r7, #4]
 8005c26:	e00c      	b.n	8005c42 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005c28:	687a      	ldr	r2, [r7, #4]
 8005c2a:	4613      	mov	r3, r2
 8005c2c:	009b      	lsls	r3, r3, #2
 8005c2e:	4413      	add	r3, r2
 8005c30:	009b      	lsls	r3, r3, #2
 8005c32:	4a12      	ldr	r2, [pc, #72]	; (8005c7c <prvInitialiseTaskLists+0x60>)
 8005c34:	4413      	add	r3, r2
 8005c36:	4618      	mov	r0, r3
 8005c38:	f7ff fb3f 	bl	80052ba <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	3301      	adds	r3, #1
 8005c40:	607b      	str	r3, [r7, #4]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2b06      	cmp	r3, #6
 8005c46:	d9ef      	bls.n	8005c28 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005c48:	480d      	ldr	r0, [pc, #52]	; (8005c80 <prvInitialiseTaskLists+0x64>)
 8005c4a:	f7ff fb36 	bl	80052ba <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005c4e:	480d      	ldr	r0, [pc, #52]	; (8005c84 <prvInitialiseTaskLists+0x68>)
 8005c50:	f7ff fb33 	bl	80052ba <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005c54:	480c      	ldr	r0, [pc, #48]	; (8005c88 <prvInitialiseTaskLists+0x6c>)
 8005c56:	f7ff fb30 	bl	80052ba <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005c5a:	480c      	ldr	r0, [pc, #48]	; (8005c8c <prvInitialiseTaskLists+0x70>)
 8005c5c:	f7ff fb2d 	bl	80052ba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005c60:	480b      	ldr	r0, [pc, #44]	; (8005c90 <prvInitialiseTaskLists+0x74>)
 8005c62:	f7ff fb2a 	bl	80052ba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005c66:	4b0b      	ldr	r3, [pc, #44]	; (8005c94 <prvInitialiseTaskLists+0x78>)
 8005c68:	4a05      	ldr	r2, [pc, #20]	; (8005c80 <prvInitialiseTaskLists+0x64>)
 8005c6a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005c6c:	4b0a      	ldr	r3, [pc, #40]	; (8005c98 <prvInitialiseTaskLists+0x7c>)
 8005c6e:	4a05      	ldr	r2, [pc, #20]	; (8005c84 <prvInitialiseTaskLists+0x68>)
 8005c70:	601a      	str	r2, [r3, #0]
}
 8005c72:	bf00      	nop
 8005c74:	3708      	adds	r7, #8
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}
 8005c7a:	bf00      	nop
 8005c7c:	20000860 	.word	0x20000860
 8005c80:	200008ec 	.word	0x200008ec
 8005c84:	20000900 	.word	0x20000900
 8005c88:	2000091c 	.word	0x2000091c
 8005c8c:	20000930 	.word	0x20000930
 8005c90:	20000948 	.word	0x20000948
 8005c94:	20000914 	.word	0x20000914
 8005c98:	20000918 	.word	0x20000918

08005c9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b082      	sub	sp, #8
 8005ca0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005ca2:	e019      	b.n	8005cd8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005ca4:	f000 fa0e 	bl	80060c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ca8:	4b10      	ldr	r3, [pc, #64]	; (8005cec <prvCheckTasksWaitingTermination+0x50>)
 8005caa:	68db      	ldr	r3, [r3, #12]
 8005cac:	68db      	ldr	r3, [r3, #12]
 8005cae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	3304      	adds	r3, #4
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f7ff fb8a 	bl	80053ce <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005cba:	4b0d      	ldr	r3, [pc, #52]	; (8005cf0 <prvCheckTasksWaitingTermination+0x54>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	3b01      	subs	r3, #1
 8005cc0:	4a0b      	ldr	r2, [pc, #44]	; (8005cf0 <prvCheckTasksWaitingTermination+0x54>)
 8005cc2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005cc4:	4b0b      	ldr	r3, [pc, #44]	; (8005cf4 <prvCheckTasksWaitingTermination+0x58>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	3b01      	subs	r3, #1
 8005cca:	4a0a      	ldr	r2, [pc, #40]	; (8005cf4 <prvCheckTasksWaitingTermination+0x58>)
 8005ccc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005cce:	f000 fa29 	bl	8006124 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f000 f810 	bl	8005cf8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005cd8:	4b06      	ldr	r3, [pc, #24]	; (8005cf4 <prvCheckTasksWaitingTermination+0x58>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d1e1      	bne.n	8005ca4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005ce0:	bf00      	nop
 8005ce2:	bf00      	nop
 8005ce4:	3708      	adds	r7, #8
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	20000930 	.word	0x20000930
 8005cf0:	2000095c 	.word	0x2000095c
 8005cf4:	20000944 	.word	0x20000944

08005cf8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b084      	sub	sp, #16
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d108      	bne.n	8005d1c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f000 fb86 	bl	8006420 <vPortFree>
				vPortFree( pxTCB );
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f000 fb83 	bl	8006420 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005d1a:	e018      	b.n	8005d4e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d103      	bne.n	8005d2e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f000 fb7a 	bl	8006420 <vPortFree>
	}
 8005d2c:	e00f      	b.n	8005d4e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d34:	2b02      	cmp	r3, #2
 8005d36:	d00a      	beq.n	8005d4e <prvDeleteTCB+0x56>
	__asm volatile
 8005d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d3c:	f383 8811 	msr	BASEPRI, r3
 8005d40:	f3bf 8f6f 	isb	sy
 8005d44:	f3bf 8f4f 	dsb	sy
 8005d48:	60fb      	str	r3, [r7, #12]
}
 8005d4a:	bf00      	nop
 8005d4c:	e7fe      	b.n	8005d4c <prvDeleteTCB+0x54>
	}
 8005d4e:	bf00      	nop
 8005d50:	3710      	adds	r7, #16
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
	...

08005d58 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b083      	sub	sp, #12
 8005d5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d5e:	4b0c      	ldr	r3, [pc, #48]	; (8005d90 <prvResetNextTaskUnblockTime+0x38>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d104      	bne.n	8005d72 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005d68:	4b0a      	ldr	r3, [pc, #40]	; (8005d94 <prvResetNextTaskUnblockTime+0x3c>)
 8005d6a:	f04f 32ff 	mov.w	r2, #4294967295
 8005d6e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005d70:	e008      	b.n	8005d84 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d72:	4b07      	ldr	r3, [pc, #28]	; (8005d90 <prvResetNextTaskUnblockTime+0x38>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	68db      	ldr	r3, [r3, #12]
 8005d7a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	4a04      	ldr	r2, [pc, #16]	; (8005d94 <prvResetNextTaskUnblockTime+0x3c>)
 8005d82:	6013      	str	r3, [r2, #0]
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr
 8005d90:	20000914 	.word	0x20000914
 8005d94:	2000097c 	.word	0x2000097c

08005d98 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b084      	sub	sp, #16
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
 8005da0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005da2:	4b29      	ldr	r3, [pc, #164]	; (8005e48 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005da8:	4b28      	ldr	r3, [pc, #160]	; (8005e4c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	3304      	adds	r3, #4
 8005dae:	4618      	mov	r0, r3
 8005db0:	f7ff fb0d 	bl	80053ce <uxListRemove>
 8005db4:	4603      	mov	r3, r0
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d10b      	bne.n	8005dd2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005dba:	4b24      	ldr	r3, [pc, #144]	; (8005e4c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc6:	43da      	mvns	r2, r3
 8005dc8:	4b21      	ldr	r3, [pc, #132]	; (8005e50 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4013      	ands	r3, r2
 8005dce:	4a20      	ldr	r2, [pc, #128]	; (8005e50 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005dd0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dd8:	d10a      	bne.n	8005df0 <prvAddCurrentTaskToDelayedList+0x58>
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d007      	beq.n	8005df0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005de0:	4b1a      	ldr	r3, [pc, #104]	; (8005e4c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	3304      	adds	r3, #4
 8005de6:	4619      	mov	r1, r3
 8005de8:	481a      	ldr	r0, [pc, #104]	; (8005e54 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005dea:	f7ff fa93 	bl	8005314 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005dee:	e026      	b.n	8005e3e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005df0:	68fa      	ldr	r2, [r7, #12]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4413      	add	r3, r2
 8005df6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005df8:	4b14      	ldr	r3, [pc, #80]	; (8005e4c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68ba      	ldr	r2, [r7, #8]
 8005dfe:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005e00:	68ba      	ldr	r2, [r7, #8]
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d209      	bcs.n	8005e1c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e08:	4b13      	ldr	r3, [pc, #76]	; (8005e58 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	4b0f      	ldr	r3, [pc, #60]	; (8005e4c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	3304      	adds	r3, #4
 8005e12:	4619      	mov	r1, r3
 8005e14:	4610      	mov	r0, r2
 8005e16:	f7ff faa1 	bl	800535c <vListInsert>
}
 8005e1a:	e010      	b.n	8005e3e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e1c:	4b0f      	ldr	r3, [pc, #60]	; (8005e5c <prvAddCurrentTaskToDelayedList+0xc4>)
 8005e1e:	681a      	ldr	r2, [r3, #0]
 8005e20:	4b0a      	ldr	r3, [pc, #40]	; (8005e4c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	3304      	adds	r3, #4
 8005e26:	4619      	mov	r1, r3
 8005e28:	4610      	mov	r0, r2
 8005e2a:	f7ff fa97 	bl	800535c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005e2e:	4b0c      	ldr	r3, [pc, #48]	; (8005e60 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68ba      	ldr	r2, [r7, #8]
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d202      	bcs.n	8005e3e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005e38:	4a09      	ldr	r2, [pc, #36]	; (8005e60 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	6013      	str	r3, [r2, #0]
}
 8005e3e:	bf00      	nop
 8005e40:	3710      	adds	r7, #16
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}
 8005e46:	bf00      	nop
 8005e48:	20000960 	.word	0x20000960
 8005e4c:	2000085c 	.word	0x2000085c
 8005e50:	20000964 	.word	0x20000964
 8005e54:	20000948 	.word	0x20000948
 8005e58:	20000918 	.word	0x20000918
 8005e5c:	20000914 	.word	0x20000914
 8005e60:	2000097c 	.word	0x2000097c

08005e64 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005e64:	b480      	push	{r7}
 8005e66:	b085      	sub	sp, #20
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	60f8      	str	r0, [r7, #12]
 8005e6c:	60b9      	str	r1, [r7, #8]
 8005e6e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	3b04      	subs	r3, #4
 8005e74:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005e7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	3b04      	subs	r3, #4
 8005e82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	f023 0201 	bic.w	r2, r3, #1
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	3b04      	subs	r3, #4
 8005e92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005e94:	4a0c      	ldr	r2, [pc, #48]	; (8005ec8 <pxPortInitialiseStack+0x64>)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	3b14      	subs	r3, #20
 8005e9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005ea0:	687a      	ldr	r2, [r7, #4]
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	3b04      	subs	r3, #4
 8005eaa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f06f 0202 	mvn.w	r2, #2
 8005eb2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	3b20      	subs	r3, #32
 8005eb8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005eba:	68fb      	ldr	r3, [r7, #12]
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3714      	adds	r7, #20
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr
 8005ec8:	08005ecd 	.word	0x08005ecd

08005ecc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b085      	sub	sp, #20
 8005ed0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005ed6:	4b12      	ldr	r3, [pc, #72]	; (8005f20 <prvTaskExitError+0x54>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ede:	d00a      	beq.n	8005ef6 <prvTaskExitError+0x2a>
	__asm volatile
 8005ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ee4:	f383 8811 	msr	BASEPRI, r3
 8005ee8:	f3bf 8f6f 	isb	sy
 8005eec:	f3bf 8f4f 	dsb	sy
 8005ef0:	60fb      	str	r3, [r7, #12]
}
 8005ef2:	bf00      	nop
 8005ef4:	e7fe      	b.n	8005ef4 <prvTaskExitError+0x28>
	__asm volatile
 8005ef6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005efa:	f383 8811 	msr	BASEPRI, r3
 8005efe:	f3bf 8f6f 	isb	sy
 8005f02:	f3bf 8f4f 	dsb	sy
 8005f06:	60bb      	str	r3, [r7, #8]
}
 8005f08:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005f0a:	bf00      	nop
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d0fc      	beq.n	8005f0c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005f12:	bf00      	nop
 8005f14:	bf00      	nop
 8005f16:	3714      	adds	r7, #20
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1e:	4770      	bx	lr
 8005f20:	200000f8 	.word	0x200000f8
	...

08005f30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005f30:	4b07      	ldr	r3, [pc, #28]	; (8005f50 <pxCurrentTCBConst2>)
 8005f32:	6819      	ldr	r1, [r3, #0]
 8005f34:	6808      	ldr	r0, [r1, #0]
 8005f36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f3a:	f380 8809 	msr	PSP, r0
 8005f3e:	f3bf 8f6f 	isb	sy
 8005f42:	f04f 0000 	mov.w	r0, #0
 8005f46:	f380 8811 	msr	BASEPRI, r0
 8005f4a:	4770      	bx	lr
 8005f4c:	f3af 8000 	nop.w

08005f50 <pxCurrentTCBConst2>:
 8005f50:	2000085c 	.word	0x2000085c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005f54:	bf00      	nop
 8005f56:	bf00      	nop

08005f58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005f58:	4808      	ldr	r0, [pc, #32]	; (8005f7c <prvPortStartFirstTask+0x24>)
 8005f5a:	6800      	ldr	r0, [r0, #0]
 8005f5c:	6800      	ldr	r0, [r0, #0]
 8005f5e:	f380 8808 	msr	MSP, r0
 8005f62:	f04f 0000 	mov.w	r0, #0
 8005f66:	f380 8814 	msr	CONTROL, r0
 8005f6a:	b662      	cpsie	i
 8005f6c:	b661      	cpsie	f
 8005f6e:	f3bf 8f4f 	dsb	sy
 8005f72:	f3bf 8f6f 	isb	sy
 8005f76:	df00      	svc	0
 8005f78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005f7a:	bf00      	nop
 8005f7c:	e000ed08 	.word	0xe000ed08

08005f80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b086      	sub	sp, #24
 8005f84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005f86:	4b46      	ldr	r3, [pc, #280]	; (80060a0 <xPortStartScheduler+0x120>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a46      	ldr	r2, [pc, #280]	; (80060a4 <xPortStartScheduler+0x124>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d10a      	bne.n	8005fa6 <xPortStartScheduler+0x26>
	__asm volatile
 8005f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f94:	f383 8811 	msr	BASEPRI, r3
 8005f98:	f3bf 8f6f 	isb	sy
 8005f9c:	f3bf 8f4f 	dsb	sy
 8005fa0:	613b      	str	r3, [r7, #16]
}
 8005fa2:	bf00      	nop
 8005fa4:	e7fe      	b.n	8005fa4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005fa6:	4b3e      	ldr	r3, [pc, #248]	; (80060a0 <xPortStartScheduler+0x120>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a3f      	ldr	r2, [pc, #252]	; (80060a8 <xPortStartScheduler+0x128>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d10a      	bne.n	8005fc6 <xPortStartScheduler+0x46>
	__asm volatile
 8005fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fb4:	f383 8811 	msr	BASEPRI, r3
 8005fb8:	f3bf 8f6f 	isb	sy
 8005fbc:	f3bf 8f4f 	dsb	sy
 8005fc0:	60fb      	str	r3, [r7, #12]
}
 8005fc2:	bf00      	nop
 8005fc4:	e7fe      	b.n	8005fc4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005fc6:	4b39      	ldr	r3, [pc, #228]	; (80060ac <xPortStartScheduler+0x12c>)
 8005fc8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	781b      	ldrb	r3, [r3, #0]
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	22ff      	movs	r2, #255	; 0xff
 8005fd6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	781b      	ldrb	r3, [r3, #0]
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005fe0:	78fb      	ldrb	r3, [r7, #3]
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005fe8:	b2da      	uxtb	r2, r3
 8005fea:	4b31      	ldr	r3, [pc, #196]	; (80060b0 <xPortStartScheduler+0x130>)
 8005fec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005fee:	4b31      	ldr	r3, [pc, #196]	; (80060b4 <xPortStartScheduler+0x134>)
 8005ff0:	2207      	movs	r2, #7
 8005ff2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ff4:	e009      	b.n	800600a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005ff6:	4b2f      	ldr	r3, [pc, #188]	; (80060b4 <xPortStartScheduler+0x134>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	3b01      	subs	r3, #1
 8005ffc:	4a2d      	ldr	r2, [pc, #180]	; (80060b4 <xPortStartScheduler+0x134>)
 8005ffe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006000:	78fb      	ldrb	r3, [r7, #3]
 8006002:	b2db      	uxtb	r3, r3
 8006004:	005b      	lsls	r3, r3, #1
 8006006:	b2db      	uxtb	r3, r3
 8006008:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800600a:	78fb      	ldrb	r3, [r7, #3]
 800600c:	b2db      	uxtb	r3, r3
 800600e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006012:	2b80      	cmp	r3, #128	; 0x80
 8006014:	d0ef      	beq.n	8005ff6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006016:	4b27      	ldr	r3, [pc, #156]	; (80060b4 <xPortStartScheduler+0x134>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f1c3 0307 	rsb	r3, r3, #7
 800601e:	2b04      	cmp	r3, #4
 8006020:	d00a      	beq.n	8006038 <xPortStartScheduler+0xb8>
	__asm volatile
 8006022:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006026:	f383 8811 	msr	BASEPRI, r3
 800602a:	f3bf 8f6f 	isb	sy
 800602e:	f3bf 8f4f 	dsb	sy
 8006032:	60bb      	str	r3, [r7, #8]
}
 8006034:	bf00      	nop
 8006036:	e7fe      	b.n	8006036 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006038:	4b1e      	ldr	r3, [pc, #120]	; (80060b4 <xPortStartScheduler+0x134>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	021b      	lsls	r3, r3, #8
 800603e:	4a1d      	ldr	r2, [pc, #116]	; (80060b4 <xPortStartScheduler+0x134>)
 8006040:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006042:	4b1c      	ldr	r3, [pc, #112]	; (80060b4 <xPortStartScheduler+0x134>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800604a:	4a1a      	ldr	r2, [pc, #104]	; (80060b4 <xPortStartScheduler+0x134>)
 800604c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	b2da      	uxtb	r2, r3
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006056:	4b18      	ldr	r3, [pc, #96]	; (80060b8 <xPortStartScheduler+0x138>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4a17      	ldr	r2, [pc, #92]	; (80060b8 <xPortStartScheduler+0x138>)
 800605c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006060:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006062:	4b15      	ldr	r3, [pc, #84]	; (80060b8 <xPortStartScheduler+0x138>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4a14      	ldr	r2, [pc, #80]	; (80060b8 <xPortStartScheduler+0x138>)
 8006068:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800606c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800606e:	f000 f8dd 	bl	800622c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006072:	4b12      	ldr	r3, [pc, #72]	; (80060bc <xPortStartScheduler+0x13c>)
 8006074:	2200      	movs	r2, #0
 8006076:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006078:	f000 f8fc 	bl	8006274 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800607c:	4b10      	ldr	r3, [pc, #64]	; (80060c0 <xPortStartScheduler+0x140>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a0f      	ldr	r2, [pc, #60]	; (80060c0 <xPortStartScheduler+0x140>)
 8006082:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006086:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006088:	f7ff ff66 	bl	8005f58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800608c:	f7ff fd52 	bl	8005b34 <vTaskSwitchContext>
	prvTaskExitError();
 8006090:	f7ff ff1c 	bl	8005ecc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006094:	2300      	movs	r3, #0
}
 8006096:	4618      	mov	r0, r3
 8006098:	3718      	adds	r7, #24
 800609a:	46bd      	mov	sp, r7
 800609c:	bd80      	pop	{r7, pc}
 800609e:	bf00      	nop
 80060a0:	e000ed00 	.word	0xe000ed00
 80060a4:	410fc271 	.word	0x410fc271
 80060a8:	410fc270 	.word	0x410fc270
 80060ac:	e000e400 	.word	0xe000e400
 80060b0:	20000988 	.word	0x20000988
 80060b4:	2000098c 	.word	0x2000098c
 80060b8:	e000ed20 	.word	0xe000ed20
 80060bc:	200000f8 	.word	0x200000f8
 80060c0:	e000ef34 	.word	0xe000ef34

080060c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80060c4:	b480      	push	{r7}
 80060c6:	b083      	sub	sp, #12
 80060c8:	af00      	add	r7, sp, #0
	__asm volatile
 80060ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ce:	f383 8811 	msr	BASEPRI, r3
 80060d2:	f3bf 8f6f 	isb	sy
 80060d6:	f3bf 8f4f 	dsb	sy
 80060da:	607b      	str	r3, [r7, #4]
}
 80060dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80060de:	4b0f      	ldr	r3, [pc, #60]	; (800611c <vPortEnterCritical+0x58>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	3301      	adds	r3, #1
 80060e4:	4a0d      	ldr	r2, [pc, #52]	; (800611c <vPortEnterCritical+0x58>)
 80060e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80060e8:	4b0c      	ldr	r3, [pc, #48]	; (800611c <vPortEnterCritical+0x58>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	d10f      	bne.n	8006110 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80060f0:	4b0b      	ldr	r3, [pc, #44]	; (8006120 <vPortEnterCritical+0x5c>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d00a      	beq.n	8006110 <vPortEnterCritical+0x4c>
	__asm volatile
 80060fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060fe:	f383 8811 	msr	BASEPRI, r3
 8006102:	f3bf 8f6f 	isb	sy
 8006106:	f3bf 8f4f 	dsb	sy
 800610a:	603b      	str	r3, [r7, #0]
}
 800610c:	bf00      	nop
 800610e:	e7fe      	b.n	800610e <vPortEnterCritical+0x4a>
	}
}
 8006110:	bf00      	nop
 8006112:	370c      	adds	r7, #12
 8006114:	46bd      	mov	sp, r7
 8006116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611a:	4770      	bx	lr
 800611c:	200000f8 	.word	0x200000f8
 8006120:	e000ed04 	.word	0xe000ed04

08006124 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006124:	b480      	push	{r7}
 8006126:	b083      	sub	sp, #12
 8006128:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800612a:	4b12      	ldr	r3, [pc, #72]	; (8006174 <vPortExitCritical+0x50>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d10a      	bne.n	8006148 <vPortExitCritical+0x24>
	__asm volatile
 8006132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006136:	f383 8811 	msr	BASEPRI, r3
 800613a:	f3bf 8f6f 	isb	sy
 800613e:	f3bf 8f4f 	dsb	sy
 8006142:	607b      	str	r3, [r7, #4]
}
 8006144:	bf00      	nop
 8006146:	e7fe      	b.n	8006146 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006148:	4b0a      	ldr	r3, [pc, #40]	; (8006174 <vPortExitCritical+0x50>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	3b01      	subs	r3, #1
 800614e:	4a09      	ldr	r2, [pc, #36]	; (8006174 <vPortExitCritical+0x50>)
 8006150:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006152:	4b08      	ldr	r3, [pc, #32]	; (8006174 <vPortExitCritical+0x50>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d105      	bne.n	8006166 <vPortExitCritical+0x42>
 800615a:	2300      	movs	r3, #0
 800615c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006164:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006166:	bf00      	nop
 8006168:	370c      	adds	r7, #12
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr
 8006172:	bf00      	nop
 8006174:	200000f8 	.word	0x200000f8
	...

08006180 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006180:	f3ef 8009 	mrs	r0, PSP
 8006184:	f3bf 8f6f 	isb	sy
 8006188:	4b15      	ldr	r3, [pc, #84]	; (80061e0 <pxCurrentTCBConst>)
 800618a:	681a      	ldr	r2, [r3, #0]
 800618c:	f01e 0f10 	tst.w	lr, #16
 8006190:	bf08      	it	eq
 8006192:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006196:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800619a:	6010      	str	r0, [r2, #0]
 800619c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80061a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80061a4:	f380 8811 	msr	BASEPRI, r0
 80061a8:	f3bf 8f4f 	dsb	sy
 80061ac:	f3bf 8f6f 	isb	sy
 80061b0:	f7ff fcc0 	bl	8005b34 <vTaskSwitchContext>
 80061b4:	f04f 0000 	mov.w	r0, #0
 80061b8:	f380 8811 	msr	BASEPRI, r0
 80061bc:	bc09      	pop	{r0, r3}
 80061be:	6819      	ldr	r1, [r3, #0]
 80061c0:	6808      	ldr	r0, [r1, #0]
 80061c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061c6:	f01e 0f10 	tst.w	lr, #16
 80061ca:	bf08      	it	eq
 80061cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80061d0:	f380 8809 	msr	PSP, r0
 80061d4:	f3bf 8f6f 	isb	sy
 80061d8:	4770      	bx	lr
 80061da:	bf00      	nop
 80061dc:	f3af 8000 	nop.w

080061e0 <pxCurrentTCBConst>:
 80061e0:	2000085c 	.word	0x2000085c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80061e4:	bf00      	nop
 80061e6:	bf00      	nop

080061e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b082      	sub	sp, #8
 80061ec:	af00      	add	r7, sp, #0
	__asm volatile
 80061ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061f2:	f383 8811 	msr	BASEPRI, r3
 80061f6:	f3bf 8f6f 	isb	sy
 80061fa:	f3bf 8f4f 	dsb	sy
 80061fe:	607b      	str	r3, [r7, #4]
}
 8006200:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006202:	f7ff fbdf 	bl	80059c4 <xTaskIncrementTick>
 8006206:	4603      	mov	r3, r0
 8006208:	2b00      	cmp	r3, #0
 800620a:	d003      	beq.n	8006214 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800620c:	4b06      	ldr	r3, [pc, #24]	; (8006228 <SysTick_Handler+0x40>)
 800620e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006212:	601a      	str	r2, [r3, #0]
 8006214:	2300      	movs	r3, #0
 8006216:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	f383 8811 	msr	BASEPRI, r3
}
 800621e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006220:	bf00      	nop
 8006222:	3708      	adds	r7, #8
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}
 8006228:	e000ed04 	.word	0xe000ed04

0800622c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800622c:	b480      	push	{r7}
 800622e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006230:	4b0b      	ldr	r3, [pc, #44]	; (8006260 <vPortSetupTimerInterrupt+0x34>)
 8006232:	2200      	movs	r2, #0
 8006234:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006236:	4b0b      	ldr	r3, [pc, #44]	; (8006264 <vPortSetupTimerInterrupt+0x38>)
 8006238:	2200      	movs	r2, #0
 800623a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800623c:	4b0a      	ldr	r3, [pc, #40]	; (8006268 <vPortSetupTimerInterrupt+0x3c>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a0a      	ldr	r2, [pc, #40]	; (800626c <vPortSetupTimerInterrupt+0x40>)
 8006242:	fba2 2303 	umull	r2, r3, r2, r3
 8006246:	099b      	lsrs	r3, r3, #6
 8006248:	4a09      	ldr	r2, [pc, #36]	; (8006270 <vPortSetupTimerInterrupt+0x44>)
 800624a:	3b01      	subs	r3, #1
 800624c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800624e:	4b04      	ldr	r3, [pc, #16]	; (8006260 <vPortSetupTimerInterrupt+0x34>)
 8006250:	2207      	movs	r2, #7
 8006252:	601a      	str	r2, [r3, #0]
}
 8006254:	bf00      	nop
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr
 800625e:	bf00      	nop
 8006260:	e000e010 	.word	0xe000e010
 8006264:	e000e018 	.word	0xe000e018
 8006268:	20000008 	.word	0x20000008
 800626c:	10624dd3 	.word	0x10624dd3
 8006270:	e000e014 	.word	0xe000e014

08006274 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006274:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006284 <vPortEnableVFP+0x10>
 8006278:	6801      	ldr	r1, [r0, #0]
 800627a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800627e:	6001      	str	r1, [r0, #0]
 8006280:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006282:	bf00      	nop
 8006284:	e000ed88 	.word	0xe000ed88

08006288 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b08a      	sub	sp, #40	; 0x28
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006290:	2300      	movs	r3, #0
 8006292:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006294:	f7ff faec 	bl	8005870 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006298:	4b5b      	ldr	r3, [pc, #364]	; (8006408 <pvPortMalloc+0x180>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d101      	bne.n	80062a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80062a0:	f000 f920 	bl	80064e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80062a4:	4b59      	ldr	r3, [pc, #356]	; (800640c <pvPortMalloc+0x184>)
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4013      	ands	r3, r2
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	f040 8093 	bne.w	80063d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d01d      	beq.n	80062f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80062b8:	2208      	movs	r2, #8
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	4413      	add	r3, r2
 80062be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	f003 0307 	and.w	r3, r3, #7
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d014      	beq.n	80062f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f023 0307 	bic.w	r3, r3, #7
 80062d0:	3308      	adds	r3, #8
 80062d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f003 0307 	and.w	r3, r3, #7
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d00a      	beq.n	80062f4 <pvPortMalloc+0x6c>
	__asm volatile
 80062de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062e2:	f383 8811 	msr	BASEPRI, r3
 80062e6:	f3bf 8f6f 	isb	sy
 80062ea:	f3bf 8f4f 	dsb	sy
 80062ee:	617b      	str	r3, [r7, #20]
}
 80062f0:	bf00      	nop
 80062f2:	e7fe      	b.n	80062f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d06e      	beq.n	80063d8 <pvPortMalloc+0x150>
 80062fa:	4b45      	ldr	r3, [pc, #276]	; (8006410 <pvPortMalloc+0x188>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	687a      	ldr	r2, [r7, #4]
 8006300:	429a      	cmp	r2, r3
 8006302:	d869      	bhi.n	80063d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006304:	4b43      	ldr	r3, [pc, #268]	; (8006414 <pvPortMalloc+0x18c>)
 8006306:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006308:	4b42      	ldr	r3, [pc, #264]	; (8006414 <pvPortMalloc+0x18c>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800630e:	e004      	b.n	800631a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006312:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800631a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	687a      	ldr	r2, [r7, #4]
 8006320:	429a      	cmp	r2, r3
 8006322:	d903      	bls.n	800632c <pvPortMalloc+0xa4>
 8006324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d1f1      	bne.n	8006310 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800632c:	4b36      	ldr	r3, [pc, #216]	; (8006408 <pvPortMalloc+0x180>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006332:	429a      	cmp	r2, r3
 8006334:	d050      	beq.n	80063d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006336:	6a3b      	ldr	r3, [r7, #32]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	2208      	movs	r2, #8
 800633c:	4413      	add	r3, r2
 800633e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006342:	681a      	ldr	r2, [r3, #0]
 8006344:	6a3b      	ldr	r3, [r7, #32]
 8006346:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800634a:	685a      	ldr	r2, [r3, #4]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	1ad2      	subs	r2, r2, r3
 8006350:	2308      	movs	r3, #8
 8006352:	005b      	lsls	r3, r3, #1
 8006354:	429a      	cmp	r2, r3
 8006356:	d91f      	bls.n	8006398 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006358:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	4413      	add	r3, r2
 800635e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006360:	69bb      	ldr	r3, [r7, #24]
 8006362:	f003 0307 	and.w	r3, r3, #7
 8006366:	2b00      	cmp	r3, #0
 8006368:	d00a      	beq.n	8006380 <pvPortMalloc+0xf8>
	__asm volatile
 800636a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800636e:	f383 8811 	msr	BASEPRI, r3
 8006372:	f3bf 8f6f 	isb	sy
 8006376:	f3bf 8f4f 	dsb	sy
 800637a:	613b      	str	r3, [r7, #16]
}
 800637c:	bf00      	nop
 800637e:	e7fe      	b.n	800637e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006382:	685a      	ldr	r2, [r3, #4]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	1ad2      	subs	r2, r2, r3
 8006388:	69bb      	ldr	r3, [r7, #24]
 800638a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800638c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800638e:	687a      	ldr	r2, [r7, #4]
 8006390:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006392:	69b8      	ldr	r0, [r7, #24]
 8006394:	f000 f908 	bl	80065a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006398:	4b1d      	ldr	r3, [pc, #116]	; (8006410 <pvPortMalloc+0x188>)
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	1ad3      	subs	r3, r2, r3
 80063a2:	4a1b      	ldr	r2, [pc, #108]	; (8006410 <pvPortMalloc+0x188>)
 80063a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80063a6:	4b1a      	ldr	r3, [pc, #104]	; (8006410 <pvPortMalloc+0x188>)
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	4b1b      	ldr	r3, [pc, #108]	; (8006418 <pvPortMalloc+0x190>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	429a      	cmp	r2, r3
 80063b0:	d203      	bcs.n	80063ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80063b2:	4b17      	ldr	r3, [pc, #92]	; (8006410 <pvPortMalloc+0x188>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a18      	ldr	r2, [pc, #96]	; (8006418 <pvPortMalloc+0x190>)
 80063b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80063ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063bc:	685a      	ldr	r2, [r3, #4]
 80063be:	4b13      	ldr	r3, [pc, #76]	; (800640c <pvPortMalloc+0x184>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	431a      	orrs	r2, r3
 80063c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80063c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ca:	2200      	movs	r2, #0
 80063cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80063ce:	4b13      	ldr	r3, [pc, #76]	; (800641c <pvPortMalloc+0x194>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	3301      	adds	r3, #1
 80063d4:	4a11      	ldr	r2, [pc, #68]	; (800641c <pvPortMalloc+0x194>)
 80063d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80063d8:	f7ff fa58 	bl	800588c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80063dc:	69fb      	ldr	r3, [r7, #28]
 80063de:	f003 0307 	and.w	r3, r3, #7
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d00a      	beq.n	80063fc <pvPortMalloc+0x174>
	__asm volatile
 80063e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ea:	f383 8811 	msr	BASEPRI, r3
 80063ee:	f3bf 8f6f 	isb	sy
 80063f2:	f3bf 8f4f 	dsb	sy
 80063f6:	60fb      	str	r3, [r7, #12]
}
 80063f8:	bf00      	nop
 80063fa:	e7fe      	b.n	80063fa <pvPortMalloc+0x172>
	return pvReturn;
 80063fc:	69fb      	ldr	r3, [r7, #28]
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3728      	adds	r7, #40	; 0x28
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}
 8006406:	bf00      	nop
 8006408:	20004598 	.word	0x20004598
 800640c:	200045ac 	.word	0x200045ac
 8006410:	2000459c 	.word	0x2000459c
 8006414:	20004590 	.word	0x20004590
 8006418:	200045a0 	.word	0x200045a0
 800641c:	200045a4 	.word	0x200045a4

08006420 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b086      	sub	sp, #24
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d04d      	beq.n	80064ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006432:	2308      	movs	r3, #8
 8006434:	425b      	negs	r3, r3
 8006436:	697a      	ldr	r2, [r7, #20]
 8006438:	4413      	add	r3, r2
 800643a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	685a      	ldr	r2, [r3, #4]
 8006444:	4b24      	ldr	r3, [pc, #144]	; (80064d8 <vPortFree+0xb8>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4013      	ands	r3, r2
 800644a:	2b00      	cmp	r3, #0
 800644c:	d10a      	bne.n	8006464 <vPortFree+0x44>
	__asm volatile
 800644e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006452:	f383 8811 	msr	BASEPRI, r3
 8006456:	f3bf 8f6f 	isb	sy
 800645a:	f3bf 8f4f 	dsb	sy
 800645e:	60fb      	str	r3, [r7, #12]
}
 8006460:	bf00      	nop
 8006462:	e7fe      	b.n	8006462 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d00a      	beq.n	8006482 <vPortFree+0x62>
	__asm volatile
 800646c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006470:	f383 8811 	msr	BASEPRI, r3
 8006474:	f3bf 8f6f 	isb	sy
 8006478:	f3bf 8f4f 	dsb	sy
 800647c:	60bb      	str	r3, [r7, #8]
}
 800647e:	bf00      	nop
 8006480:	e7fe      	b.n	8006480 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	685a      	ldr	r2, [r3, #4]
 8006486:	4b14      	ldr	r3, [pc, #80]	; (80064d8 <vPortFree+0xb8>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4013      	ands	r3, r2
 800648c:	2b00      	cmp	r3, #0
 800648e:	d01e      	beq.n	80064ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d11a      	bne.n	80064ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	685a      	ldr	r2, [r3, #4]
 800649c:	4b0e      	ldr	r3, [pc, #56]	; (80064d8 <vPortFree+0xb8>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	43db      	mvns	r3, r3
 80064a2:	401a      	ands	r2, r3
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80064a8:	f7ff f9e2 	bl	8005870 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	685a      	ldr	r2, [r3, #4]
 80064b0:	4b0a      	ldr	r3, [pc, #40]	; (80064dc <vPortFree+0xbc>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4413      	add	r3, r2
 80064b6:	4a09      	ldr	r2, [pc, #36]	; (80064dc <vPortFree+0xbc>)
 80064b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80064ba:	6938      	ldr	r0, [r7, #16]
 80064bc:	f000 f874 	bl	80065a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80064c0:	4b07      	ldr	r3, [pc, #28]	; (80064e0 <vPortFree+0xc0>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	3301      	adds	r3, #1
 80064c6:	4a06      	ldr	r2, [pc, #24]	; (80064e0 <vPortFree+0xc0>)
 80064c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80064ca:	f7ff f9df 	bl	800588c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80064ce:	bf00      	nop
 80064d0:	3718      	adds	r7, #24
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}
 80064d6:	bf00      	nop
 80064d8:	200045ac 	.word	0x200045ac
 80064dc:	2000459c 	.word	0x2000459c
 80064e0:	200045a8 	.word	0x200045a8

080064e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80064e4:	b480      	push	{r7}
 80064e6:	b085      	sub	sp, #20
 80064e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80064ea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80064ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80064f0:	4b27      	ldr	r3, [pc, #156]	; (8006590 <prvHeapInit+0xac>)
 80064f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f003 0307 	and.w	r3, r3, #7
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d00c      	beq.n	8006518 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	3307      	adds	r3, #7
 8006502:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	f023 0307 	bic.w	r3, r3, #7
 800650a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800650c:	68ba      	ldr	r2, [r7, #8]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	1ad3      	subs	r3, r2, r3
 8006512:	4a1f      	ldr	r2, [pc, #124]	; (8006590 <prvHeapInit+0xac>)
 8006514:	4413      	add	r3, r2
 8006516:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800651c:	4a1d      	ldr	r2, [pc, #116]	; (8006594 <prvHeapInit+0xb0>)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006522:	4b1c      	ldr	r3, [pc, #112]	; (8006594 <prvHeapInit+0xb0>)
 8006524:	2200      	movs	r2, #0
 8006526:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	68ba      	ldr	r2, [r7, #8]
 800652c:	4413      	add	r3, r2
 800652e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006530:	2208      	movs	r2, #8
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	1a9b      	subs	r3, r3, r2
 8006536:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	f023 0307 	bic.w	r3, r3, #7
 800653e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	4a15      	ldr	r2, [pc, #84]	; (8006598 <prvHeapInit+0xb4>)
 8006544:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006546:	4b14      	ldr	r3, [pc, #80]	; (8006598 <prvHeapInit+0xb4>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	2200      	movs	r2, #0
 800654c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800654e:	4b12      	ldr	r3, [pc, #72]	; (8006598 <prvHeapInit+0xb4>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	2200      	movs	r2, #0
 8006554:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	68fa      	ldr	r2, [r7, #12]
 800655e:	1ad2      	subs	r2, r2, r3
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006564:	4b0c      	ldr	r3, [pc, #48]	; (8006598 <prvHeapInit+0xb4>)
 8006566:	681a      	ldr	r2, [r3, #0]
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	4a0a      	ldr	r2, [pc, #40]	; (800659c <prvHeapInit+0xb8>)
 8006572:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	4a09      	ldr	r2, [pc, #36]	; (80065a0 <prvHeapInit+0xbc>)
 800657a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800657c:	4b09      	ldr	r3, [pc, #36]	; (80065a4 <prvHeapInit+0xc0>)
 800657e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006582:	601a      	str	r2, [r3, #0]
}
 8006584:	bf00      	nop
 8006586:	3714      	adds	r7, #20
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr
 8006590:	20000990 	.word	0x20000990
 8006594:	20004590 	.word	0x20004590
 8006598:	20004598 	.word	0x20004598
 800659c:	200045a0 	.word	0x200045a0
 80065a0:	2000459c 	.word	0x2000459c
 80065a4:	200045ac 	.word	0x200045ac

080065a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80065a8:	b480      	push	{r7}
 80065aa:	b085      	sub	sp, #20
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80065b0:	4b28      	ldr	r3, [pc, #160]	; (8006654 <prvInsertBlockIntoFreeList+0xac>)
 80065b2:	60fb      	str	r3, [r7, #12]
 80065b4:	e002      	b.n	80065bc <prvInsertBlockIntoFreeList+0x14>
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	60fb      	str	r3, [r7, #12]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	687a      	ldr	r2, [r7, #4]
 80065c2:	429a      	cmp	r2, r3
 80065c4:	d8f7      	bhi.n	80065b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	68ba      	ldr	r2, [r7, #8]
 80065d0:	4413      	add	r3, r2
 80065d2:	687a      	ldr	r2, [r7, #4]
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d108      	bne.n	80065ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	685a      	ldr	r2, [r3, #4]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	441a      	add	r2, r3
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	68ba      	ldr	r2, [r7, #8]
 80065f4:	441a      	add	r2, r3
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	429a      	cmp	r2, r3
 80065fc:	d118      	bne.n	8006630 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	4b15      	ldr	r3, [pc, #84]	; (8006658 <prvInsertBlockIntoFreeList+0xb0>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	429a      	cmp	r2, r3
 8006608:	d00d      	beq.n	8006626 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	685a      	ldr	r2, [r3, #4]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	441a      	add	r2, r3
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	601a      	str	r2, [r3, #0]
 8006624:	e008      	b.n	8006638 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006626:	4b0c      	ldr	r3, [pc, #48]	; (8006658 <prvInsertBlockIntoFreeList+0xb0>)
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	601a      	str	r2, [r3, #0]
 800662e:	e003      	b.n	8006638 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681a      	ldr	r2, [r3, #0]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006638:	68fa      	ldr	r2, [r7, #12]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	429a      	cmp	r2, r3
 800663e:	d002      	beq.n	8006646 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	687a      	ldr	r2, [r7, #4]
 8006644:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006646:	bf00      	nop
 8006648:	3714      	adds	r7, #20
 800664a:	46bd      	mov	sp, r7
 800664c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006650:	4770      	bx	lr
 8006652:	bf00      	nop
 8006654:	20004590 	.word	0x20004590
 8006658:	20004598 	.word	0x20004598

0800665c <microDelay>:
extern int rpm;
extern int prev_rpm;
// External TIM handle declared in main.c
extern TIM_HandleTypeDef htim1;

void microDelay(uint16_t delay) {
 800665c:	b480      	push	{r7}
 800665e:	b083      	sub	sp, #12
 8006660:	af00      	add	r7, sp, #0
 8006662:	4603      	mov	r3, r0
 8006664:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim1, 0);
 8006666:	4b09      	ldr	r3, [pc, #36]	; (800668c <microDelay+0x30>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	2200      	movs	r2, #0
 800666c:	625a      	str	r2, [r3, #36]	; 0x24
    while (__HAL_TIM_GET_COUNTER(&htim1) < delay);
 800666e:	bf00      	nop
 8006670:	4b06      	ldr	r3, [pc, #24]	; (800668c <microDelay+0x30>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006676:	88fb      	ldrh	r3, [r7, #6]
 8006678:	429a      	cmp	r2, r3
 800667a:	d3f9      	bcc.n	8006670 <microDelay+0x14>
}
 800667c:	bf00      	nop
 800667e:	bf00      	nop
 8006680:	370c      	adds	r7, #12
 8006682:	46bd      	mov	sp, r7
 8006684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006688:	4770      	bx	lr
 800668a:	bf00      	nop
 800668c:	20000578 	.word	0x20000578

08006690 <setAcceleration>:

void setMaxSpeed(float speed) {
    _maxSpeed = speed;
}

void setAcceleration(float acceleration) {
 8006690:	b480      	push	{r7}
 8006692:	b083      	sub	sp, #12
 8006694:	af00      	add	r7, sp, #0
 8006696:	ed87 0a01 	vstr	s0, [r7, #4]
    _acceleration = acceleration;
 800669a:	4a04      	ldr	r2, [pc, #16]	; (80066ac <setAcceleration+0x1c>)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6013      	str	r3, [r2, #0]
}
 80066a0:	bf00      	nop
 80066a2:	370c      	adds	r7, #12
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr
 80066ac:	200045b4 	.word	0x200045b4

080066b0 <setRPM>:

void setRPM(volatile float rpm, int steps) {
 80066b0:	b480      	push	{r7}
 80066b2:	b085      	sub	sp, #20
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	ed87 0a01 	vstr	s0, [r7, #4]
 80066ba:	6038      	str	r0, [r7, #0]
    volatile float speed = (rpm * steps) / 60.0f;
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	ee07 3a90 	vmov	s15, r3
 80066c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80066c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80066ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80066ce:	eddf 6a07 	vldr	s13, [pc, #28]	; 80066ec <setRPM+0x3c>
 80066d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80066d6:	edc7 7a03 	vstr	s15, [r7, #12]
    _maxSpeed = speed;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	4a04      	ldr	r2, [pc, #16]	; (80066f0 <setRPM+0x40>)
 80066de:	6013      	str	r3, [r2, #0]

}
 80066e0:	bf00      	nop
 80066e2:	3714      	adds	r7, #20
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr
 80066ec:	42700000 	.word	0x42700000
 80066f0:	200045b8 	.word	0x200045b8
 80066f4:	00000000 	.word	0x00000000

080066f8 <computeNewSpeed>:

unsigned long computeNewSpeed() {
 80066f8:	b580      	push	{r7, lr}
 80066fa:	af00      	add	r7, sp, #0
    if (_speed < _maxSpeed) {
 80066fc:	4b34      	ldr	r3, [pc, #208]	; (80067d0 <computeNewSpeed+0xd8>)
 80066fe:	ed93 7a00 	vldr	s14, [r3]
 8006702:	4b34      	ldr	r3, [pc, #208]	; (80067d4 <computeNewSpeed+0xdc>)
 8006704:	edd3 7a00 	vldr	s15, [r3]
 8006708:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800670c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006710:	d51a      	bpl.n	8006748 <computeNewSpeed+0x50>
        _speed += _acceleration;
 8006712:	4b31      	ldr	r3, [pc, #196]	; (80067d8 <computeNewSpeed+0xe0>)
 8006714:	ed93 7a00 	vldr	s14, [r3]
 8006718:	4b2d      	ldr	r3, [pc, #180]	; (80067d0 <computeNewSpeed+0xd8>)
 800671a:	edd3 7a00 	vldr	s15, [r3]
 800671e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006722:	4b2b      	ldr	r3, [pc, #172]	; (80067d0 <computeNewSpeed+0xd8>)
 8006724:	edc3 7a00 	vstr	s15, [r3]
        if (_speed > _maxSpeed) {
 8006728:	4b29      	ldr	r3, [pc, #164]	; (80067d0 <computeNewSpeed+0xd8>)
 800672a:	ed93 7a00 	vldr	s14, [r3]
 800672e:	4b29      	ldr	r3, [pc, #164]	; (80067d4 <computeNewSpeed+0xdc>)
 8006730:	edd3 7a00 	vldr	s15, [r3]
 8006734:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800673c:	dd29      	ble.n	8006792 <computeNewSpeed+0x9a>
            _speed = _maxSpeed;
 800673e:	4b25      	ldr	r3, [pc, #148]	; (80067d4 <computeNewSpeed+0xdc>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4a23      	ldr	r2, [pc, #140]	; (80067d0 <computeNewSpeed+0xd8>)
 8006744:	6013      	str	r3, [r2, #0]
 8006746:	e024      	b.n	8006792 <computeNewSpeed+0x9a>
        }
    }
    else if (_speed > _maxSpeed) {
 8006748:	4b21      	ldr	r3, [pc, #132]	; (80067d0 <computeNewSpeed+0xd8>)
 800674a:	ed93 7a00 	vldr	s14, [r3]
 800674e:	4b21      	ldr	r3, [pc, #132]	; (80067d4 <computeNewSpeed+0xdc>)
 8006750:	edd3 7a00 	vldr	s15, [r3]
 8006754:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800675c:	dd19      	ble.n	8006792 <computeNewSpeed+0x9a>
        _speed -= _acceleration;
 800675e:	4b1e      	ldr	r3, [pc, #120]	; (80067d8 <computeNewSpeed+0xe0>)
 8006760:	edd3 7a00 	vldr	s15, [r3]
 8006764:	4b1a      	ldr	r3, [pc, #104]	; (80067d0 <computeNewSpeed+0xd8>)
 8006766:	ed93 7a00 	vldr	s14, [r3]
 800676a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800676e:	4b18      	ldr	r3, [pc, #96]	; (80067d0 <computeNewSpeed+0xd8>)
 8006770:	edc3 7a00 	vstr	s15, [r3]
        if (_speed < _maxSpeed) {
 8006774:	4b16      	ldr	r3, [pc, #88]	; (80067d0 <computeNewSpeed+0xd8>)
 8006776:	ed93 7a00 	vldr	s14, [r3]
 800677a:	4b16      	ldr	r3, [pc, #88]	; (80067d4 <computeNewSpeed+0xdc>)
 800677c:	edd3 7a00 	vldr	s15, [r3]
 8006780:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006788:	d503      	bpl.n	8006792 <computeNewSpeed+0x9a>
            _speed = _maxSpeed;
 800678a:	4b12      	ldr	r3, [pc, #72]	; (80067d4 <computeNewSpeed+0xdc>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a10      	ldr	r2, [pc, #64]	; (80067d0 <computeNewSpeed+0xd8>)
 8006790:	6013      	str	r3, [r2, #0]
        }
    }

    // Calculate step interval in microseconds
    _stepInterval = (long)(1000000.0 / _speed);
 8006792:	4b0f      	ldr	r3, [pc, #60]	; (80067d0 <computeNewSpeed+0xd8>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4618      	mov	r0, r3
 8006798:	f7f9 fede 	bl	8000558 <__aeabi_f2d>
 800679c:	4602      	mov	r2, r0
 800679e:	460b      	mov	r3, r1
 80067a0:	a109      	add	r1, pc, #36	; (adr r1, 80067c8 <computeNewSpeed+0xd0>)
 80067a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80067a6:	f7fa f859 	bl	800085c <__aeabi_ddiv>
 80067aa:	4602      	mov	r2, r0
 80067ac:	460b      	mov	r3, r1
 80067ae:	4610      	mov	r0, r2
 80067b0:	4619      	mov	r1, r3
 80067b2:	f7fa f9d9 	bl	8000b68 <__aeabi_d2iz>
 80067b6:	4603      	mov	r3, r0
 80067b8:	4a08      	ldr	r2, [pc, #32]	; (80067dc <computeNewSpeed+0xe4>)
 80067ba:	6013      	str	r3, [r2, #0]

    return _stepInterval;
 80067bc:	4b07      	ldr	r3, [pc, #28]	; (80067dc <computeNewSpeed+0xe4>)
 80067be:	681b      	ldr	r3, [r3, #0]
}
 80067c0:	4618      	mov	r0, r3
 80067c2:	bd80      	pop	{r7, pc}
 80067c4:	f3af 8000 	nop.w
 80067c8:	00000000 	.word	0x00000000
 80067cc:	412e8480 	.word	0x412e8480
 80067d0:	200045b0 	.word	0x200045b0
 80067d4:	200045b8 	.word	0x200045b8
 80067d8:	200045b4 	.word	0x200045b4
 80067dc:	200045bc 	.word	0x200045bc

080067e0 <HomeMotorMove>:

        // Optional: Implement a way to exit the loop if necessary
    }
}

void HomeMotorMove(MotorConfig* motor, int steps_to_move) {
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b084      	sub	sp, #16
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
 80067e8:	6039      	str	r1, [r7, #0]

    // Set direction based on the steps_to_move value
    if (steps_to_move > 0) {
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	dd08      	ble.n	8006802 <HomeMotorMove+0x22>
        HAL_GPIO_WritePin(motor->DIR_PORT, motor->DIR_PIN, GPIO_PIN_SET);  // Set direction for forward movement
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6818      	ldr	r0, [r3, #0]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	889b      	ldrh	r3, [r3, #4]
 80067f8:	2201      	movs	r2, #1
 80067fa:	4619      	mov	r1, r3
 80067fc:	f7fb fde4 	bl	80023c8 <HAL_GPIO_WritePin>
 8006800:	e00a      	b.n	8006818 <HomeMotorMove+0x38>
    } else {
        HAL_GPIO_WritePin(motor->DIR_PORT, motor->DIR_PIN, GPIO_PIN_RESET);  // Set direction for backward movement
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6818      	ldr	r0, [r3, #0]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	889b      	ldrh	r3, [r3, #4]
 800680a:	2200      	movs	r2, #0
 800680c:	4619      	mov	r1, r3
 800680e:	f7fb fddb 	bl	80023c8 <HAL_GPIO_WritePin>
        steps_to_move = -steps_to_move; // Convert steps_to_move to positive value
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	425b      	negs	r3, r3
 8006816:	603b      	str	r3, [r7, #0]
    }

    for (int i = 0; i < steps_to_move; i++) {
 8006818:	2300      	movs	r3, #0
 800681a:	60fb      	str	r3, [r7, #12]
 800681c:	e046      	b.n	80068ac <HomeMotorMove+0xcc>
        motorStopReg = (bool) Holding_Registers_Database[5];
 800681e:	4b28      	ldr	r3, [pc, #160]	; (80068c0 <HomeMotorMove+0xe0>)
 8006820:	895b      	ldrh	r3, [r3, #10]
 8006822:	2b00      	cmp	r3, #0
 8006824:	bf14      	ite	ne
 8006826:	2301      	movne	r3, #1
 8006828:	2300      	moveq	r3, #0
 800682a:	b2da      	uxtb	r2, r3
 800682c:	4b25      	ldr	r3, [pc, #148]	; (80068c4 <HomeMotorMove+0xe4>)
 800682e:	701a      	strb	r2, [r3, #0]
        emergencyMotorStopReg = (bool) Holding_Registers_Database[6];
 8006830:	4b23      	ldr	r3, [pc, #140]	; (80068c0 <HomeMotorMove+0xe0>)
 8006832:	899b      	ldrh	r3, [r3, #12]
 8006834:	2b00      	cmp	r3, #0
 8006836:	bf14      	ite	ne
 8006838:	2301      	movne	r3, #1
 800683a:	2300      	moveq	r3, #0
 800683c:	b2da      	uxtb	r2, r3
 800683e:	4b22      	ldr	r3, [pc, #136]	; (80068c8 <HomeMotorMove+0xe8>)
 8006840:	701a      	strb	r2, [r3, #0]

        if (motorStopReg) {
 8006842:	4b20      	ldr	r3, [pc, #128]	; (80068c4 <HomeMotorMove+0xe4>)
 8006844:	781b      	ldrb	r3, [r3, #0]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d003      	beq.n	8006852 <HomeMotorMove+0x72>
//            printf("Motor stopped by motorStopReg.\n");
            motorStop(motor);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f000 f946 	bl	8006adc <motorStop>
            break;  // Exit the loop on motor stop condition
 8006850:	e031      	b.n	80068b6 <HomeMotorMove+0xd6>
        }

        if (emergencyMotorStopReg) {
 8006852:	4b1d      	ldr	r3, [pc, #116]	; (80068c8 <HomeMotorMove+0xe8>)
 8006854:	781b      	ldrb	r3, [r3, #0]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d006      	beq.n	8006868 <HomeMotorMove+0x88>
            printf("Motor stopped by emergencyMotorStopReg.\n");
 800685a:	481c      	ldr	r0, [pc, #112]	; (80068cc <HomeMotorMove+0xec>)
 800685c:	f001 f8a6 	bl	80079ac <puts>
            emergencyMotorStop(motor);
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f000 f95b 	bl	8006b1c <emergencyMotorStop>
            break;  // Exit the loop on emergency stop condition
 8006866:	e026      	b.n	80068b6 <HomeMotorMove+0xd6>
        }

        // Calculate the new speed and step interval
        unsigned long stepInterval = computeNewSpeed();
 8006868:	f7ff ff46 	bl	80066f8 <computeNewSpeed>
 800686c:	60b8      	str	r0, [r7, #8]

        // Generate a step pulse with the calculated interval
        HAL_GPIO_WritePin(motor->STEP_PORT, motor->STEP_PIN, GPIO_PIN_SET);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6898      	ldr	r0, [r3, #8]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	899b      	ldrh	r3, [r3, #12]
 8006876:	2201      	movs	r2, #1
 8006878:	4619      	mov	r1, r3
 800687a:	f7fb fda5 	bl	80023c8 <HAL_GPIO_WritePin>
        microDelay(stepInterval / 2);  // High pulse duration
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	085b      	lsrs	r3, r3, #1
 8006882:	b29b      	uxth	r3, r3
 8006884:	4618      	mov	r0, r3
 8006886:	f7ff fee9 	bl	800665c <microDelay>
        HAL_GPIO_WritePin(motor->STEP_PORT, motor->STEP_PIN, GPIO_PIN_RESET);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6898      	ldr	r0, [r3, #8]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	899b      	ldrh	r3, [r3, #12]
 8006892:	2200      	movs	r2, #0
 8006894:	4619      	mov	r1, r3
 8006896:	f7fb fd97 	bl	80023c8 <HAL_GPIO_WritePin>
        microDelay(stepInterval / 2);  // Low pulse duration
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	085b      	lsrs	r3, r3, #1
 800689e:	b29b      	uxth	r3, r3
 80068a0:	4618      	mov	r0, r3
 80068a2:	f7ff fedb 	bl	800665c <microDelay>
    for (int i = 0; i < steps_to_move; i++) {
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	3301      	adds	r3, #1
 80068aa:	60fb      	str	r3, [r7, #12]
 80068ac:	68fa      	ldr	r2, [r7, #12]
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	429a      	cmp	r2, r3
 80068b2:	dbb4      	blt.n	800681e <HomeMotorMove+0x3e>
    }
}
 80068b4:	bf00      	nop
 80068b6:	bf00      	nop
 80068b8:	3710      	adds	r7, #16
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}
 80068be:	bf00      	nop
 80068c0:	20000014 	.word	0x20000014
 80068c4:	200045c0 	.word	0x200045c0
 80068c8:	200045c1 	.word	0x200045c1
 80068cc:	0800b608 	.word	0x0800b608

080068d0 <motorMove>:
//    Holding_Registers_Database[6] = 0;
//
//}


void motorMove(MotorConfig* motor, int steps_to_move) {
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b08a      	sub	sp, #40	; 0x28
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	6039      	str	r1, [r7, #0]
    //int steps_to_move = initial_steps_to_move;
    int current_step = 0;
 80068da:	2300      	movs	r3, #0
 80068dc:	627b      	str	r3, [r7, #36]	; 0x24
    bool direction_set = (steps_to_move > 0);
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	bfcc      	ite	gt
 80068e4:	2301      	movgt	r3, #1
 80068e6:	2300      	movle	r3, #0
 80068e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    // Set initial direction
    if (direction_set) {
 80068ec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d008      	beq.n	8006906 <motorMove+0x36>
        HAL_GPIO_WritePin(motor->DIR_PORT, motor->DIR_PIN, GPIO_PIN_SET);  // Set direction for forward movement
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6818      	ldr	r0, [r3, #0]
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	889b      	ldrh	r3, [r3, #4]
 80068fc:	2201      	movs	r2, #1
 80068fe:	4619      	mov	r1, r3
 8006900:	f7fb fd62 	bl	80023c8 <HAL_GPIO_WritePin>
 8006904:	e0c9      	b.n	8006a9a <motorMove+0x1ca>
    } else {
        HAL_GPIO_WritePin(motor->DIR_PORT, motor->DIR_PIN, GPIO_PIN_RESET);  // Set direction for backward movement
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6818      	ldr	r0, [r3, #0]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	889b      	ldrh	r3, [r3, #4]
 800690e:	2200      	movs	r2, #0
 8006910:	4619      	mov	r1, r3
 8006912:	f7fb fd59 	bl	80023c8 <HAL_GPIO_WritePin>
        steps_to_move = -steps_to_move; // Convert steps_to_move to positive value
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	425b      	negs	r3, r3
 800691a:	603b      	str	r3, [r7, #0]
    }

    while (current_step < steps_to_move) {
 800691c:	e0bd      	b.n	8006a9a <motorMove+0x1ca>
//        motorStopReg = (bool) Holding_Registers_Database[5];
        emergencyMotorStopReg = (bool) Holding_Registers_Database[6];
 800691e:	4b65      	ldr	r3, [pc, #404]	; (8006ab4 <motorMove+0x1e4>)
 8006920:	899b      	ldrh	r3, [r3, #12]
 8006922:	2b00      	cmp	r3, #0
 8006924:	bf14      	ite	ne
 8006926:	2301      	movne	r3, #1
 8006928:	2300      	moveq	r3, #0
 800692a:	b2da      	uxtb	r2, r3
 800692c:	4b62      	ldr	r3, [pc, #392]	; (8006ab8 <motorMove+0x1e8>)
 800692e:	701a      	strb	r2, [r3, #0]

        if (motorStopReg) {
 8006930:	4b62      	ldr	r3, [pc, #392]	; (8006abc <motorMove+0x1ec>)
 8006932:	781b      	ldrb	r3, [r3, #0]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d003      	beq.n	8006940 <motorMove+0x70>
            // printf("Motor stopped by motorStopReg.\n");
            motorStop(motor);
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	f000 f8cf 	bl	8006adc <motorStop>
            break;  // Exit the loop on motor stop condition
 800693e:	e0b1      	b.n	8006aa4 <motorMove+0x1d4>
        }

        if (emergencyMotorStopReg) {
 8006940:	4b5d      	ldr	r3, [pc, #372]	; (8006ab8 <motorMove+0x1e8>)
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d006      	beq.n	8006956 <motorMove+0x86>
            printf("Motor stopped by emergencyMotorStopReg.\n");
 8006948:	485d      	ldr	r0, [pc, #372]	; (8006ac0 <motorMove+0x1f0>)
 800694a:	f001 f82f 	bl	80079ac <puts>
            emergencyMotorStop(motor);
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f000 f8e4 	bl	8006b1c <emergencyMotorStop>
            break;  // Exit the loop on emergency stop condition
 8006954:	e0a6      	b.n	8006aa4 <motorMove+0x1d4>
        }

        //Reading RMP value  from RPM holding register
		  rpm = Holding_Registers_Database[0];
 8006956:	4b57      	ldr	r3, [pc, #348]	; (8006ab4 <motorMove+0x1e4>)
 8006958:	881b      	ldrh	r3, [r3, #0]
 800695a:	461a      	mov	r2, r3
 800695c:	4b59      	ldr	r3, [pc, #356]	; (8006ac4 <motorMove+0x1f4>)
 800695e:	601a      	str	r2, [r3, #0]
		  if(rpm != prev_rpm)
 8006960:	4b58      	ldr	r3, [pc, #352]	; (8006ac4 <motorMove+0x1f4>)
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	4b58      	ldr	r3, [pc, #352]	; (8006ac8 <motorMove+0x1f8>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	429a      	cmp	r2, r3
 800696a:	d010      	beq.n	800698e <motorMove+0xbe>
		  {
		  setRPM(rpm, motorSetSteps); // (RPM, Steps)
 800696c:	4b55      	ldr	r3, [pc, #340]	; (8006ac4 <motorMove+0x1f4>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	ee07 3a90 	vmov	s15, r3
 8006974:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006978:	4b54      	ldr	r3, [pc, #336]	; (8006acc <motorMove+0x1fc>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4618      	mov	r0, r3
 800697e:	eeb0 0a67 	vmov.f32	s0, s15
 8006982:	f7ff fe95 	bl	80066b0 <setRPM>
		  prev_rpm = rpm;
 8006986:	4b4f      	ldr	r3, [pc, #316]	; (8006ac4 <motorMove+0x1f4>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4a4f      	ldr	r2, [pc, #316]	; (8006ac8 <motorMove+0x1f8>)
 800698c:	6013      	str	r3, [r2, #0]
		  }

        // Fetch the updated steps_to_move
        int input_distance = Holding_Registers_Database[4];
 800698e:	4b49      	ldr	r3, [pc, #292]	; (8006ab4 <motorMove+0x1e4>)
 8006990:	891b      	ldrh	r3, [r3, #8]
 8006992:	61bb      	str	r3, [r7, #24]

        // Calculate target position with floating-point division
        float targetPosition = input_distance * (enc_val_in_1rev / mm_in_1rev); // in encoder value
 8006994:	69bb      	ldr	r3, [r7, #24]
 8006996:	ee07 3a90 	vmov	s15, r3
 800699a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800699e:	4b4c      	ldr	r3, [pc, #304]	; (8006ad0 <motorMove+0x200>)
 80069a0:	ed93 6a00 	vldr	s12, [r3]
 80069a4:	4b4b      	ldr	r3, [pc, #300]	; (8006ad4 <motorMove+0x204>)
 80069a6:	edd3 6a00 	vldr	s13, [r3]
 80069aa:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80069ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069b2:	edc7 7a05 	vstr	s15, [r7, #20]

        // Calculate position to move
        long int positionToMove = (long int)targetPosition - encoderValue; // in encoder value
 80069b6:	edd7 7a05 	vldr	s15, [r7, #20]
 80069ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80069be:	ee17 2a90 	vmov	r2, s15
 80069c2:	4b45      	ldr	r3, [pc, #276]	; (8006ad8 <motorMove+0x208>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	1ad3      	subs	r3, r2, r3
 80069c8:	613b      	str	r3, [r7, #16]

        // Calculate steps to move
        int new_steps_to_move = positionToMove * (motorSetSteps / (float)enc_val_in_1rev);
 80069ca:	693b      	ldr	r3, [r7, #16]
 80069cc:	ee07 3a90 	vmov	s15, r3
 80069d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80069d4:	4b3d      	ldr	r3, [pc, #244]	; (8006acc <motorMove+0x1fc>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	ee07 3a90 	vmov	s15, r3
 80069dc:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80069e0:	4b3b      	ldr	r3, [pc, #236]	; (8006ad0 <motorMove+0x200>)
 80069e2:	edd3 6a00 	vldr	s13, [r3]
 80069e6:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80069ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80069f2:	ee17 3a90 	vmov	r3, s15
 80069f6:	61fb      	str	r3, [r7, #28]

        // Update direction if steps have changed
        if (new_steps_to_move != steps_to_move) {
 80069f8:	69fa      	ldr	r2, [r7, #28]
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	429a      	cmp	r2, r3
 80069fe:	d02a      	beq.n	8006a56 <motorMove+0x186>
            if (new_steps_to_move > current_step)
 8006a00:	69fa      	ldr	r2, [r7, #28]
 8006a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a04:	429a      	cmp	r2, r3
 8006a06:	dd12      	ble.n	8006a2e <motorMove+0x15e>
            {
                if (!direction_set)
 8006a08:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006a0c:	f083 0301 	eor.w	r3, r3, #1
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d01d      	beq.n	8006a52 <motorMove+0x182>
                {
                    HAL_GPIO_WritePin(motor->DIR_PORT, motor->DIR_PIN, GPIO_PIN_SET);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6818      	ldr	r0, [r3, #0]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	889b      	ldrh	r3, [r3, #4]
 8006a1e:	2201      	movs	r2, #1
 8006a20:	4619      	mov	r1, r3
 8006a22:	f7fb fcd1 	bl	80023c8 <HAL_GPIO_WritePin>
                    direction_set = true;
 8006a26:	2301      	movs	r3, #1
 8006a28:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a2c:	e011      	b.n	8006a52 <motorMove+0x182>
                }
            }
            else
            {
                if (direction_set)
 8006a2e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d00a      	beq.n	8006a4c <motorMove+0x17c>
                {
                    HAL_GPIO_WritePin(motor->DIR_PORT, motor->DIR_PIN, GPIO_PIN_RESET);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6818      	ldr	r0, [r3, #0]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	889b      	ldrh	r3, [r3, #4]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	4619      	mov	r1, r3
 8006a42:	f7fb fcc1 	bl	80023c8 <HAL_GPIO_WritePin>
                    direction_set = false;
 8006a46:	2300      	movs	r3, #0
 8006a48:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
                }
                new_steps_to_move = -new_steps_to_move;
 8006a4c:	69fb      	ldr	r3, [r7, #28]
 8006a4e:	425b      	negs	r3, r3
 8006a50:	61fb      	str	r3, [r7, #28]
            }
            steps_to_move = new_steps_to_move;
 8006a52:	69fb      	ldr	r3, [r7, #28]
 8006a54:	603b      	str	r3, [r7, #0]
        }

        // Calculate the new speed and step interval
        unsigned long stepInterval = computeNewSpeed();
 8006a56:	f7ff fe4f 	bl	80066f8 <computeNewSpeed>
 8006a5a:	60f8      	str	r0, [r7, #12]

        // Generate a step pulse with the calculated interval
        HAL_GPIO_WritePin(motor->STEP_PORT, motor->STEP_PIN, GPIO_PIN_SET);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6898      	ldr	r0, [r3, #8]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	899b      	ldrh	r3, [r3, #12]
 8006a64:	2201      	movs	r2, #1
 8006a66:	4619      	mov	r1, r3
 8006a68:	f7fb fcae 	bl	80023c8 <HAL_GPIO_WritePin>
        microDelay(stepInterval / 2);  // High pulse duration
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	085b      	lsrs	r3, r3, #1
 8006a70:	b29b      	uxth	r3, r3
 8006a72:	4618      	mov	r0, r3
 8006a74:	f7ff fdf2 	bl	800665c <microDelay>
        HAL_GPIO_WritePin(motor->STEP_PORT, motor->STEP_PIN, GPIO_PIN_RESET);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6898      	ldr	r0, [r3, #8]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	899b      	ldrh	r3, [r3, #12]
 8006a80:	2200      	movs	r2, #0
 8006a82:	4619      	mov	r1, r3
 8006a84:	f7fb fca0 	bl	80023c8 <HAL_GPIO_WritePin>
        microDelay(stepInterval / 2);  // Low pulse duration
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	085b      	lsrs	r3, r3, #1
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f7ff fde4 	bl	800665c <microDelay>

        current_step++;
 8006a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a96:	3301      	adds	r3, #1
 8006a98:	627b      	str	r3, [r7, #36]	; 0x24
    while (current_step < steps_to_move) {
 8006a9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	f6ff af3d 	blt.w	800691e <motorMove+0x4e>
    }

    // Resetting stop flags after movement
    Holding_Registers_Database[5] = 0;
 8006aa4:	4b03      	ldr	r3, [pc, #12]	; (8006ab4 <motorMove+0x1e4>)
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	815a      	strh	r2, [r3, #10]
//    Holding_Registers_Database[6] = 0;
}
 8006aaa:	bf00      	nop
 8006aac:	3728      	adds	r7, #40	; 0x28
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}
 8006ab2:	bf00      	nop
 8006ab4:	20000014 	.word	0x20000014
 8006ab8:	200045c1 	.word	0x200045c1
 8006abc:	200045c0 	.word	0x200045c0
 8006ac0:	0800b608 	.word	0x0800b608
 8006ac4:	20000550 	.word	0x20000550
 8006ac8:	20000554 	.word	0x20000554
 8006acc:	20000560 	.word	0x20000560
 8006ad0:	20000000 	.word	0x20000000
 8006ad4:	20000004 	.word	0x20000004
 8006ad8:	20000544 	.word	0x20000544

08006adc <motorStop>:
//    }
//    	// step pin is low after stopping
//        HAL_GPIO_WritePin(motor->STEP_PORT, motor->STEP_PIN, GPIO_PIN_RESET);
//        Holding_Registers_Database[4] = Input_Registers_Database[1];
//}
void motorStop(MotorConfig* motor) {
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b082      	sub	sp, #8
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]

    // Ensure the step pin is low
    HAL_GPIO_WritePin(motor->STEP_PORT, motor->STEP_PIN, GPIO_PIN_RESET);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6898      	ldr	r0, [r3, #8]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	899b      	ldrh	r3, [r3, #12]
 8006aec:	2200      	movs	r2, #0
 8006aee:	4619      	mov	r1, r3
 8006af0:	f7fb fc6a 	bl	80023c8 <HAL_GPIO_WritePin>

    // Optionally, you can set the direction pin to a known state (e.g., low)
    HAL_GPIO_WritePin(motor->DIR_PORT, motor->DIR_PIN, GPIO_PIN_RESET);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6818      	ldr	r0, [r3, #0]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	889b      	ldrh	r3, [r3, #4]
 8006afc:	2200      	movs	r2, #0
 8006afe:	4619      	mov	r1, r3
 8006b00:	f7fb fc62 	bl	80023c8 <HAL_GPIO_WritePin>


    Holding_Registers_Database[4] = Input_Registers_Database[1];
 8006b04:	4b03      	ldr	r3, [pc, #12]	; (8006b14 <motorStop+0x38>)
 8006b06:	885a      	ldrh	r2, [r3, #2]
 8006b08:	4b03      	ldr	r3, [pc, #12]	; (8006b18 <motorStop+0x3c>)
 8006b0a:	811a      	strh	r2, [r3, #8]
}
 8006b0c:	bf00      	nop
 8006b0e:	3708      	adds	r7, #8
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}
 8006b14:	20000078 	.word	0x20000078
 8006b18:	20000014 	.word	0x20000014

08006b1c <emergencyMotorStop>:



void emergencyMotorStop(MotorConfig* motor) {
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b082      	sub	sp, #8
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]


    // Ensure the step pin is low
    HAL_GPIO_WritePin(motor->STEP_PORT, motor->STEP_PIN, GPIO_PIN_RESET);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6898      	ldr	r0, [r3, #8]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	899b      	ldrh	r3, [r3, #12]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	4619      	mov	r1, r3
 8006b30:	f7fb fc4a 	bl	80023c8 <HAL_GPIO_WritePin>

    // Optionally, you can set the direction pin to a known state (e.g., low)
    HAL_GPIO_WritePin(motor->DIR_PORT, motor->DIR_PIN, GPIO_PIN_RESET);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6818      	ldr	r0, [r3, #0]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	889b      	ldrh	r3, [r3, #4]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	4619      	mov	r1, r3
 8006b40:	f7fb fc42 	bl	80023c8 <HAL_GPIO_WritePin>


    Holding_Registers_Database[4] = Input_Registers_Database[1];
 8006b44:	4b03      	ldr	r3, [pc, #12]	; (8006b54 <emergencyMotorStop+0x38>)
 8006b46:	885a      	ldrh	r2, [r3, #2]
 8006b48:	4b03      	ldr	r3, [pc, #12]	; (8006b58 <emergencyMotorStop+0x3c>)
 8006b4a:	811a      	strh	r2, [r3, #8]

}
 8006b4c:	bf00      	nop
 8006b4e:	3708      	adds	r7, #8
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bd80      	pop	{r7, pc}
 8006b54:	20000078 	.word	0x20000078
 8006b58:	20000014 	.word	0x20000014

08006b5c <__errno>:
 8006b5c:	4b01      	ldr	r3, [pc, #4]	; (8006b64 <__errno+0x8>)
 8006b5e:	6818      	ldr	r0, [r3, #0]
 8006b60:	4770      	bx	lr
 8006b62:	bf00      	nop
 8006b64:	200000fc 	.word	0x200000fc

08006b68 <__libc_init_array>:
 8006b68:	b570      	push	{r4, r5, r6, lr}
 8006b6a:	4d0d      	ldr	r5, [pc, #52]	; (8006ba0 <__libc_init_array+0x38>)
 8006b6c:	4c0d      	ldr	r4, [pc, #52]	; (8006ba4 <__libc_init_array+0x3c>)
 8006b6e:	1b64      	subs	r4, r4, r5
 8006b70:	10a4      	asrs	r4, r4, #2
 8006b72:	2600      	movs	r6, #0
 8006b74:	42a6      	cmp	r6, r4
 8006b76:	d109      	bne.n	8006b8c <__libc_init_array+0x24>
 8006b78:	4d0b      	ldr	r5, [pc, #44]	; (8006ba8 <__libc_init_array+0x40>)
 8006b7a:	4c0c      	ldr	r4, [pc, #48]	; (8006bac <__libc_init_array+0x44>)
 8006b7c:	f004 fd02 	bl	800b584 <_init>
 8006b80:	1b64      	subs	r4, r4, r5
 8006b82:	10a4      	asrs	r4, r4, #2
 8006b84:	2600      	movs	r6, #0
 8006b86:	42a6      	cmp	r6, r4
 8006b88:	d105      	bne.n	8006b96 <__libc_init_array+0x2e>
 8006b8a:	bd70      	pop	{r4, r5, r6, pc}
 8006b8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b90:	4798      	blx	r3
 8006b92:	3601      	adds	r6, #1
 8006b94:	e7ee      	b.n	8006b74 <__libc_init_array+0xc>
 8006b96:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b9a:	4798      	blx	r3
 8006b9c:	3601      	adds	r6, #1
 8006b9e:	e7f2      	b.n	8006b86 <__libc_init_array+0x1e>
 8006ba0:	0800bafc 	.word	0x0800bafc
 8006ba4:	0800bafc 	.word	0x0800bafc
 8006ba8:	0800bafc 	.word	0x0800bafc
 8006bac:	0800bb00 	.word	0x0800bb00

08006bb0 <memcpy>:
 8006bb0:	440a      	add	r2, r1
 8006bb2:	4291      	cmp	r1, r2
 8006bb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006bb8:	d100      	bne.n	8006bbc <memcpy+0xc>
 8006bba:	4770      	bx	lr
 8006bbc:	b510      	push	{r4, lr}
 8006bbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006bc6:	4291      	cmp	r1, r2
 8006bc8:	d1f9      	bne.n	8006bbe <memcpy+0xe>
 8006bca:	bd10      	pop	{r4, pc}

08006bcc <memset>:
 8006bcc:	4402      	add	r2, r0
 8006bce:	4603      	mov	r3, r0
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d100      	bne.n	8006bd6 <memset+0xa>
 8006bd4:	4770      	bx	lr
 8006bd6:	f803 1b01 	strb.w	r1, [r3], #1
 8006bda:	e7f9      	b.n	8006bd0 <memset+0x4>

08006bdc <__cvt>:
 8006bdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006be0:	ec55 4b10 	vmov	r4, r5, d0
 8006be4:	2d00      	cmp	r5, #0
 8006be6:	460e      	mov	r6, r1
 8006be8:	4619      	mov	r1, r3
 8006bea:	462b      	mov	r3, r5
 8006bec:	bfbb      	ittet	lt
 8006bee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006bf2:	461d      	movlt	r5, r3
 8006bf4:	2300      	movge	r3, #0
 8006bf6:	232d      	movlt	r3, #45	; 0x2d
 8006bf8:	700b      	strb	r3, [r1, #0]
 8006bfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006bfc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006c00:	4691      	mov	r9, r2
 8006c02:	f023 0820 	bic.w	r8, r3, #32
 8006c06:	bfbc      	itt	lt
 8006c08:	4622      	movlt	r2, r4
 8006c0a:	4614      	movlt	r4, r2
 8006c0c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006c10:	d005      	beq.n	8006c1e <__cvt+0x42>
 8006c12:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006c16:	d100      	bne.n	8006c1a <__cvt+0x3e>
 8006c18:	3601      	adds	r6, #1
 8006c1a:	2102      	movs	r1, #2
 8006c1c:	e000      	b.n	8006c20 <__cvt+0x44>
 8006c1e:	2103      	movs	r1, #3
 8006c20:	ab03      	add	r3, sp, #12
 8006c22:	9301      	str	r3, [sp, #4]
 8006c24:	ab02      	add	r3, sp, #8
 8006c26:	9300      	str	r3, [sp, #0]
 8006c28:	ec45 4b10 	vmov	d0, r4, r5
 8006c2c:	4653      	mov	r3, sl
 8006c2e:	4632      	mov	r2, r6
 8006c30:	f001 fee2 	bl	80089f8 <_dtoa_r>
 8006c34:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006c38:	4607      	mov	r7, r0
 8006c3a:	d102      	bne.n	8006c42 <__cvt+0x66>
 8006c3c:	f019 0f01 	tst.w	r9, #1
 8006c40:	d022      	beq.n	8006c88 <__cvt+0xac>
 8006c42:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006c46:	eb07 0906 	add.w	r9, r7, r6
 8006c4a:	d110      	bne.n	8006c6e <__cvt+0x92>
 8006c4c:	783b      	ldrb	r3, [r7, #0]
 8006c4e:	2b30      	cmp	r3, #48	; 0x30
 8006c50:	d10a      	bne.n	8006c68 <__cvt+0x8c>
 8006c52:	2200      	movs	r2, #0
 8006c54:	2300      	movs	r3, #0
 8006c56:	4620      	mov	r0, r4
 8006c58:	4629      	mov	r1, r5
 8006c5a:	f7f9 ff3d 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c5e:	b918      	cbnz	r0, 8006c68 <__cvt+0x8c>
 8006c60:	f1c6 0601 	rsb	r6, r6, #1
 8006c64:	f8ca 6000 	str.w	r6, [sl]
 8006c68:	f8da 3000 	ldr.w	r3, [sl]
 8006c6c:	4499      	add	r9, r3
 8006c6e:	2200      	movs	r2, #0
 8006c70:	2300      	movs	r3, #0
 8006c72:	4620      	mov	r0, r4
 8006c74:	4629      	mov	r1, r5
 8006c76:	f7f9 ff2f 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c7a:	b108      	cbz	r0, 8006c80 <__cvt+0xa4>
 8006c7c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006c80:	2230      	movs	r2, #48	; 0x30
 8006c82:	9b03      	ldr	r3, [sp, #12]
 8006c84:	454b      	cmp	r3, r9
 8006c86:	d307      	bcc.n	8006c98 <__cvt+0xbc>
 8006c88:	9b03      	ldr	r3, [sp, #12]
 8006c8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006c8c:	1bdb      	subs	r3, r3, r7
 8006c8e:	4638      	mov	r0, r7
 8006c90:	6013      	str	r3, [r2, #0]
 8006c92:	b004      	add	sp, #16
 8006c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c98:	1c59      	adds	r1, r3, #1
 8006c9a:	9103      	str	r1, [sp, #12]
 8006c9c:	701a      	strb	r2, [r3, #0]
 8006c9e:	e7f0      	b.n	8006c82 <__cvt+0xa6>

08006ca0 <__exponent>:
 8006ca0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	2900      	cmp	r1, #0
 8006ca6:	bfb8      	it	lt
 8006ca8:	4249      	neglt	r1, r1
 8006caa:	f803 2b02 	strb.w	r2, [r3], #2
 8006cae:	bfb4      	ite	lt
 8006cb0:	222d      	movlt	r2, #45	; 0x2d
 8006cb2:	222b      	movge	r2, #43	; 0x2b
 8006cb4:	2909      	cmp	r1, #9
 8006cb6:	7042      	strb	r2, [r0, #1]
 8006cb8:	dd2a      	ble.n	8006d10 <__exponent+0x70>
 8006cba:	f10d 0407 	add.w	r4, sp, #7
 8006cbe:	46a4      	mov	ip, r4
 8006cc0:	270a      	movs	r7, #10
 8006cc2:	46a6      	mov	lr, r4
 8006cc4:	460a      	mov	r2, r1
 8006cc6:	fb91 f6f7 	sdiv	r6, r1, r7
 8006cca:	fb07 1516 	mls	r5, r7, r6, r1
 8006cce:	3530      	adds	r5, #48	; 0x30
 8006cd0:	2a63      	cmp	r2, #99	; 0x63
 8006cd2:	f104 34ff 	add.w	r4, r4, #4294967295
 8006cd6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006cda:	4631      	mov	r1, r6
 8006cdc:	dcf1      	bgt.n	8006cc2 <__exponent+0x22>
 8006cde:	3130      	adds	r1, #48	; 0x30
 8006ce0:	f1ae 0502 	sub.w	r5, lr, #2
 8006ce4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006ce8:	1c44      	adds	r4, r0, #1
 8006cea:	4629      	mov	r1, r5
 8006cec:	4561      	cmp	r1, ip
 8006cee:	d30a      	bcc.n	8006d06 <__exponent+0x66>
 8006cf0:	f10d 0209 	add.w	r2, sp, #9
 8006cf4:	eba2 020e 	sub.w	r2, r2, lr
 8006cf8:	4565      	cmp	r5, ip
 8006cfa:	bf88      	it	hi
 8006cfc:	2200      	movhi	r2, #0
 8006cfe:	4413      	add	r3, r2
 8006d00:	1a18      	subs	r0, r3, r0
 8006d02:	b003      	add	sp, #12
 8006d04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006d0a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006d0e:	e7ed      	b.n	8006cec <__exponent+0x4c>
 8006d10:	2330      	movs	r3, #48	; 0x30
 8006d12:	3130      	adds	r1, #48	; 0x30
 8006d14:	7083      	strb	r3, [r0, #2]
 8006d16:	70c1      	strb	r1, [r0, #3]
 8006d18:	1d03      	adds	r3, r0, #4
 8006d1a:	e7f1      	b.n	8006d00 <__exponent+0x60>

08006d1c <_printf_float>:
 8006d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d20:	ed2d 8b02 	vpush	{d8}
 8006d24:	b08d      	sub	sp, #52	; 0x34
 8006d26:	460c      	mov	r4, r1
 8006d28:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006d2c:	4616      	mov	r6, r2
 8006d2e:	461f      	mov	r7, r3
 8006d30:	4605      	mov	r5, r0
 8006d32:	f003 f975 	bl	800a020 <_localeconv_r>
 8006d36:	f8d0 a000 	ldr.w	sl, [r0]
 8006d3a:	4650      	mov	r0, sl
 8006d3c:	f7f9 fa50 	bl	80001e0 <strlen>
 8006d40:	2300      	movs	r3, #0
 8006d42:	930a      	str	r3, [sp, #40]	; 0x28
 8006d44:	6823      	ldr	r3, [r4, #0]
 8006d46:	9305      	str	r3, [sp, #20]
 8006d48:	f8d8 3000 	ldr.w	r3, [r8]
 8006d4c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006d50:	3307      	adds	r3, #7
 8006d52:	f023 0307 	bic.w	r3, r3, #7
 8006d56:	f103 0208 	add.w	r2, r3, #8
 8006d5a:	f8c8 2000 	str.w	r2, [r8]
 8006d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d62:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006d66:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006d6a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006d6e:	9307      	str	r3, [sp, #28]
 8006d70:	f8cd 8018 	str.w	r8, [sp, #24]
 8006d74:	ee08 0a10 	vmov	s16, r0
 8006d78:	4b9f      	ldr	r3, [pc, #636]	; (8006ff8 <_printf_float+0x2dc>)
 8006d7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d7e:	f04f 32ff 	mov.w	r2, #4294967295
 8006d82:	f7f9 fedb 	bl	8000b3c <__aeabi_dcmpun>
 8006d86:	bb88      	cbnz	r0, 8006dec <_printf_float+0xd0>
 8006d88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d8c:	4b9a      	ldr	r3, [pc, #616]	; (8006ff8 <_printf_float+0x2dc>)
 8006d8e:	f04f 32ff 	mov.w	r2, #4294967295
 8006d92:	f7f9 feb5 	bl	8000b00 <__aeabi_dcmple>
 8006d96:	bb48      	cbnz	r0, 8006dec <_printf_float+0xd0>
 8006d98:	2200      	movs	r2, #0
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	4640      	mov	r0, r8
 8006d9e:	4649      	mov	r1, r9
 8006da0:	f7f9 fea4 	bl	8000aec <__aeabi_dcmplt>
 8006da4:	b110      	cbz	r0, 8006dac <_printf_float+0x90>
 8006da6:	232d      	movs	r3, #45	; 0x2d
 8006da8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dac:	4b93      	ldr	r3, [pc, #588]	; (8006ffc <_printf_float+0x2e0>)
 8006dae:	4894      	ldr	r0, [pc, #592]	; (8007000 <_printf_float+0x2e4>)
 8006db0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006db4:	bf94      	ite	ls
 8006db6:	4698      	movls	r8, r3
 8006db8:	4680      	movhi	r8, r0
 8006dba:	2303      	movs	r3, #3
 8006dbc:	6123      	str	r3, [r4, #16]
 8006dbe:	9b05      	ldr	r3, [sp, #20]
 8006dc0:	f023 0204 	bic.w	r2, r3, #4
 8006dc4:	6022      	str	r2, [r4, #0]
 8006dc6:	f04f 0900 	mov.w	r9, #0
 8006dca:	9700      	str	r7, [sp, #0]
 8006dcc:	4633      	mov	r3, r6
 8006dce:	aa0b      	add	r2, sp, #44	; 0x2c
 8006dd0:	4621      	mov	r1, r4
 8006dd2:	4628      	mov	r0, r5
 8006dd4:	f000 f9d8 	bl	8007188 <_printf_common>
 8006dd8:	3001      	adds	r0, #1
 8006dda:	f040 8090 	bne.w	8006efe <_printf_float+0x1e2>
 8006dde:	f04f 30ff 	mov.w	r0, #4294967295
 8006de2:	b00d      	add	sp, #52	; 0x34
 8006de4:	ecbd 8b02 	vpop	{d8}
 8006de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dec:	4642      	mov	r2, r8
 8006dee:	464b      	mov	r3, r9
 8006df0:	4640      	mov	r0, r8
 8006df2:	4649      	mov	r1, r9
 8006df4:	f7f9 fea2 	bl	8000b3c <__aeabi_dcmpun>
 8006df8:	b140      	cbz	r0, 8006e0c <_printf_float+0xf0>
 8006dfa:	464b      	mov	r3, r9
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	bfbc      	itt	lt
 8006e00:	232d      	movlt	r3, #45	; 0x2d
 8006e02:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006e06:	487f      	ldr	r0, [pc, #508]	; (8007004 <_printf_float+0x2e8>)
 8006e08:	4b7f      	ldr	r3, [pc, #508]	; (8007008 <_printf_float+0x2ec>)
 8006e0a:	e7d1      	b.n	8006db0 <_printf_float+0x94>
 8006e0c:	6863      	ldr	r3, [r4, #4]
 8006e0e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006e12:	9206      	str	r2, [sp, #24]
 8006e14:	1c5a      	adds	r2, r3, #1
 8006e16:	d13f      	bne.n	8006e98 <_printf_float+0x17c>
 8006e18:	2306      	movs	r3, #6
 8006e1a:	6063      	str	r3, [r4, #4]
 8006e1c:	9b05      	ldr	r3, [sp, #20]
 8006e1e:	6861      	ldr	r1, [r4, #4]
 8006e20:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006e24:	2300      	movs	r3, #0
 8006e26:	9303      	str	r3, [sp, #12]
 8006e28:	ab0a      	add	r3, sp, #40	; 0x28
 8006e2a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006e2e:	ab09      	add	r3, sp, #36	; 0x24
 8006e30:	ec49 8b10 	vmov	d0, r8, r9
 8006e34:	9300      	str	r3, [sp, #0]
 8006e36:	6022      	str	r2, [r4, #0]
 8006e38:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006e3c:	4628      	mov	r0, r5
 8006e3e:	f7ff fecd 	bl	8006bdc <__cvt>
 8006e42:	9b06      	ldr	r3, [sp, #24]
 8006e44:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e46:	2b47      	cmp	r3, #71	; 0x47
 8006e48:	4680      	mov	r8, r0
 8006e4a:	d108      	bne.n	8006e5e <_printf_float+0x142>
 8006e4c:	1cc8      	adds	r0, r1, #3
 8006e4e:	db02      	blt.n	8006e56 <_printf_float+0x13a>
 8006e50:	6863      	ldr	r3, [r4, #4]
 8006e52:	4299      	cmp	r1, r3
 8006e54:	dd41      	ble.n	8006eda <_printf_float+0x1be>
 8006e56:	f1ab 0b02 	sub.w	fp, fp, #2
 8006e5a:	fa5f fb8b 	uxtb.w	fp, fp
 8006e5e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006e62:	d820      	bhi.n	8006ea6 <_printf_float+0x18a>
 8006e64:	3901      	subs	r1, #1
 8006e66:	465a      	mov	r2, fp
 8006e68:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006e6c:	9109      	str	r1, [sp, #36]	; 0x24
 8006e6e:	f7ff ff17 	bl	8006ca0 <__exponent>
 8006e72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e74:	1813      	adds	r3, r2, r0
 8006e76:	2a01      	cmp	r2, #1
 8006e78:	4681      	mov	r9, r0
 8006e7a:	6123      	str	r3, [r4, #16]
 8006e7c:	dc02      	bgt.n	8006e84 <_printf_float+0x168>
 8006e7e:	6822      	ldr	r2, [r4, #0]
 8006e80:	07d2      	lsls	r2, r2, #31
 8006e82:	d501      	bpl.n	8006e88 <_printf_float+0x16c>
 8006e84:	3301      	adds	r3, #1
 8006e86:	6123      	str	r3, [r4, #16]
 8006e88:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d09c      	beq.n	8006dca <_printf_float+0xae>
 8006e90:	232d      	movs	r3, #45	; 0x2d
 8006e92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e96:	e798      	b.n	8006dca <_printf_float+0xae>
 8006e98:	9a06      	ldr	r2, [sp, #24]
 8006e9a:	2a47      	cmp	r2, #71	; 0x47
 8006e9c:	d1be      	bne.n	8006e1c <_printf_float+0x100>
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d1bc      	bne.n	8006e1c <_printf_float+0x100>
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	e7b9      	b.n	8006e1a <_printf_float+0xfe>
 8006ea6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006eaa:	d118      	bne.n	8006ede <_printf_float+0x1c2>
 8006eac:	2900      	cmp	r1, #0
 8006eae:	6863      	ldr	r3, [r4, #4]
 8006eb0:	dd0b      	ble.n	8006eca <_printf_float+0x1ae>
 8006eb2:	6121      	str	r1, [r4, #16]
 8006eb4:	b913      	cbnz	r3, 8006ebc <_printf_float+0x1a0>
 8006eb6:	6822      	ldr	r2, [r4, #0]
 8006eb8:	07d0      	lsls	r0, r2, #31
 8006eba:	d502      	bpl.n	8006ec2 <_printf_float+0x1a6>
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	440b      	add	r3, r1
 8006ec0:	6123      	str	r3, [r4, #16]
 8006ec2:	65a1      	str	r1, [r4, #88]	; 0x58
 8006ec4:	f04f 0900 	mov.w	r9, #0
 8006ec8:	e7de      	b.n	8006e88 <_printf_float+0x16c>
 8006eca:	b913      	cbnz	r3, 8006ed2 <_printf_float+0x1b6>
 8006ecc:	6822      	ldr	r2, [r4, #0]
 8006ece:	07d2      	lsls	r2, r2, #31
 8006ed0:	d501      	bpl.n	8006ed6 <_printf_float+0x1ba>
 8006ed2:	3302      	adds	r3, #2
 8006ed4:	e7f4      	b.n	8006ec0 <_printf_float+0x1a4>
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	e7f2      	b.n	8006ec0 <_printf_float+0x1a4>
 8006eda:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006ede:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ee0:	4299      	cmp	r1, r3
 8006ee2:	db05      	blt.n	8006ef0 <_printf_float+0x1d4>
 8006ee4:	6823      	ldr	r3, [r4, #0]
 8006ee6:	6121      	str	r1, [r4, #16]
 8006ee8:	07d8      	lsls	r0, r3, #31
 8006eea:	d5ea      	bpl.n	8006ec2 <_printf_float+0x1a6>
 8006eec:	1c4b      	adds	r3, r1, #1
 8006eee:	e7e7      	b.n	8006ec0 <_printf_float+0x1a4>
 8006ef0:	2900      	cmp	r1, #0
 8006ef2:	bfd4      	ite	le
 8006ef4:	f1c1 0202 	rsble	r2, r1, #2
 8006ef8:	2201      	movgt	r2, #1
 8006efa:	4413      	add	r3, r2
 8006efc:	e7e0      	b.n	8006ec0 <_printf_float+0x1a4>
 8006efe:	6823      	ldr	r3, [r4, #0]
 8006f00:	055a      	lsls	r2, r3, #21
 8006f02:	d407      	bmi.n	8006f14 <_printf_float+0x1f8>
 8006f04:	6923      	ldr	r3, [r4, #16]
 8006f06:	4642      	mov	r2, r8
 8006f08:	4631      	mov	r1, r6
 8006f0a:	4628      	mov	r0, r5
 8006f0c:	47b8      	blx	r7
 8006f0e:	3001      	adds	r0, #1
 8006f10:	d12c      	bne.n	8006f6c <_printf_float+0x250>
 8006f12:	e764      	b.n	8006dde <_printf_float+0xc2>
 8006f14:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006f18:	f240 80e0 	bls.w	80070dc <_printf_float+0x3c0>
 8006f1c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f20:	2200      	movs	r2, #0
 8006f22:	2300      	movs	r3, #0
 8006f24:	f7f9 fdd8 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f28:	2800      	cmp	r0, #0
 8006f2a:	d034      	beq.n	8006f96 <_printf_float+0x27a>
 8006f2c:	4a37      	ldr	r2, [pc, #220]	; (800700c <_printf_float+0x2f0>)
 8006f2e:	2301      	movs	r3, #1
 8006f30:	4631      	mov	r1, r6
 8006f32:	4628      	mov	r0, r5
 8006f34:	47b8      	blx	r7
 8006f36:	3001      	adds	r0, #1
 8006f38:	f43f af51 	beq.w	8006dde <_printf_float+0xc2>
 8006f3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f40:	429a      	cmp	r2, r3
 8006f42:	db02      	blt.n	8006f4a <_printf_float+0x22e>
 8006f44:	6823      	ldr	r3, [r4, #0]
 8006f46:	07d8      	lsls	r0, r3, #31
 8006f48:	d510      	bpl.n	8006f6c <_printf_float+0x250>
 8006f4a:	ee18 3a10 	vmov	r3, s16
 8006f4e:	4652      	mov	r2, sl
 8006f50:	4631      	mov	r1, r6
 8006f52:	4628      	mov	r0, r5
 8006f54:	47b8      	blx	r7
 8006f56:	3001      	adds	r0, #1
 8006f58:	f43f af41 	beq.w	8006dde <_printf_float+0xc2>
 8006f5c:	f04f 0800 	mov.w	r8, #0
 8006f60:	f104 091a 	add.w	r9, r4, #26
 8006f64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f66:	3b01      	subs	r3, #1
 8006f68:	4543      	cmp	r3, r8
 8006f6a:	dc09      	bgt.n	8006f80 <_printf_float+0x264>
 8006f6c:	6823      	ldr	r3, [r4, #0]
 8006f6e:	079b      	lsls	r3, r3, #30
 8006f70:	f100 8105 	bmi.w	800717e <_printf_float+0x462>
 8006f74:	68e0      	ldr	r0, [r4, #12]
 8006f76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f78:	4298      	cmp	r0, r3
 8006f7a:	bfb8      	it	lt
 8006f7c:	4618      	movlt	r0, r3
 8006f7e:	e730      	b.n	8006de2 <_printf_float+0xc6>
 8006f80:	2301      	movs	r3, #1
 8006f82:	464a      	mov	r2, r9
 8006f84:	4631      	mov	r1, r6
 8006f86:	4628      	mov	r0, r5
 8006f88:	47b8      	blx	r7
 8006f8a:	3001      	adds	r0, #1
 8006f8c:	f43f af27 	beq.w	8006dde <_printf_float+0xc2>
 8006f90:	f108 0801 	add.w	r8, r8, #1
 8006f94:	e7e6      	b.n	8006f64 <_printf_float+0x248>
 8006f96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	dc39      	bgt.n	8007010 <_printf_float+0x2f4>
 8006f9c:	4a1b      	ldr	r2, [pc, #108]	; (800700c <_printf_float+0x2f0>)
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	4631      	mov	r1, r6
 8006fa2:	4628      	mov	r0, r5
 8006fa4:	47b8      	blx	r7
 8006fa6:	3001      	adds	r0, #1
 8006fa8:	f43f af19 	beq.w	8006dde <_printf_float+0xc2>
 8006fac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	d102      	bne.n	8006fba <_printf_float+0x29e>
 8006fb4:	6823      	ldr	r3, [r4, #0]
 8006fb6:	07d9      	lsls	r1, r3, #31
 8006fb8:	d5d8      	bpl.n	8006f6c <_printf_float+0x250>
 8006fba:	ee18 3a10 	vmov	r3, s16
 8006fbe:	4652      	mov	r2, sl
 8006fc0:	4631      	mov	r1, r6
 8006fc2:	4628      	mov	r0, r5
 8006fc4:	47b8      	blx	r7
 8006fc6:	3001      	adds	r0, #1
 8006fc8:	f43f af09 	beq.w	8006dde <_printf_float+0xc2>
 8006fcc:	f04f 0900 	mov.w	r9, #0
 8006fd0:	f104 0a1a 	add.w	sl, r4, #26
 8006fd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fd6:	425b      	negs	r3, r3
 8006fd8:	454b      	cmp	r3, r9
 8006fda:	dc01      	bgt.n	8006fe0 <_printf_float+0x2c4>
 8006fdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fde:	e792      	b.n	8006f06 <_printf_float+0x1ea>
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	4652      	mov	r2, sl
 8006fe4:	4631      	mov	r1, r6
 8006fe6:	4628      	mov	r0, r5
 8006fe8:	47b8      	blx	r7
 8006fea:	3001      	adds	r0, #1
 8006fec:	f43f aef7 	beq.w	8006dde <_printf_float+0xc2>
 8006ff0:	f109 0901 	add.w	r9, r9, #1
 8006ff4:	e7ee      	b.n	8006fd4 <_printf_float+0x2b8>
 8006ff6:	bf00      	nop
 8006ff8:	7fefffff 	.word	0x7fefffff
 8006ffc:	0800b64c 	.word	0x0800b64c
 8007000:	0800b650 	.word	0x0800b650
 8007004:	0800b658 	.word	0x0800b658
 8007008:	0800b654 	.word	0x0800b654
 800700c:	0800b65c 	.word	0x0800b65c
 8007010:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007012:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007014:	429a      	cmp	r2, r3
 8007016:	bfa8      	it	ge
 8007018:	461a      	movge	r2, r3
 800701a:	2a00      	cmp	r2, #0
 800701c:	4691      	mov	r9, r2
 800701e:	dc37      	bgt.n	8007090 <_printf_float+0x374>
 8007020:	f04f 0b00 	mov.w	fp, #0
 8007024:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007028:	f104 021a 	add.w	r2, r4, #26
 800702c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800702e:	9305      	str	r3, [sp, #20]
 8007030:	eba3 0309 	sub.w	r3, r3, r9
 8007034:	455b      	cmp	r3, fp
 8007036:	dc33      	bgt.n	80070a0 <_printf_float+0x384>
 8007038:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800703c:	429a      	cmp	r2, r3
 800703e:	db3b      	blt.n	80070b8 <_printf_float+0x39c>
 8007040:	6823      	ldr	r3, [r4, #0]
 8007042:	07da      	lsls	r2, r3, #31
 8007044:	d438      	bmi.n	80070b8 <_printf_float+0x39c>
 8007046:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007048:	9a05      	ldr	r2, [sp, #20]
 800704a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800704c:	1a9a      	subs	r2, r3, r2
 800704e:	eba3 0901 	sub.w	r9, r3, r1
 8007052:	4591      	cmp	r9, r2
 8007054:	bfa8      	it	ge
 8007056:	4691      	movge	r9, r2
 8007058:	f1b9 0f00 	cmp.w	r9, #0
 800705c:	dc35      	bgt.n	80070ca <_printf_float+0x3ae>
 800705e:	f04f 0800 	mov.w	r8, #0
 8007062:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007066:	f104 0a1a 	add.w	sl, r4, #26
 800706a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800706e:	1a9b      	subs	r3, r3, r2
 8007070:	eba3 0309 	sub.w	r3, r3, r9
 8007074:	4543      	cmp	r3, r8
 8007076:	f77f af79 	ble.w	8006f6c <_printf_float+0x250>
 800707a:	2301      	movs	r3, #1
 800707c:	4652      	mov	r2, sl
 800707e:	4631      	mov	r1, r6
 8007080:	4628      	mov	r0, r5
 8007082:	47b8      	blx	r7
 8007084:	3001      	adds	r0, #1
 8007086:	f43f aeaa 	beq.w	8006dde <_printf_float+0xc2>
 800708a:	f108 0801 	add.w	r8, r8, #1
 800708e:	e7ec      	b.n	800706a <_printf_float+0x34e>
 8007090:	4613      	mov	r3, r2
 8007092:	4631      	mov	r1, r6
 8007094:	4642      	mov	r2, r8
 8007096:	4628      	mov	r0, r5
 8007098:	47b8      	blx	r7
 800709a:	3001      	adds	r0, #1
 800709c:	d1c0      	bne.n	8007020 <_printf_float+0x304>
 800709e:	e69e      	b.n	8006dde <_printf_float+0xc2>
 80070a0:	2301      	movs	r3, #1
 80070a2:	4631      	mov	r1, r6
 80070a4:	4628      	mov	r0, r5
 80070a6:	9205      	str	r2, [sp, #20]
 80070a8:	47b8      	blx	r7
 80070aa:	3001      	adds	r0, #1
 80070ac:	f43f ae97 	beq.w	8006dde <_printf_float+0xc2>
 80070b0:	9a05      	ldr	r2, [sp, #20]
 80070b2:	f10b 0b01 	add.w	fp, fp, #1
 80070b6:	e7b9      	b.n	800702c <_printf_float+0x310>
 80070b8:	ee18 3a10 	vmov	r3, s16
 80070bc:	4652      	mov	r2, sl
 80070be:	4631      	mov	r1, r6
 80070c0:	4628      	mov	r0, r5
 80070c2:	47b8      	blx	r7
 80070c4:	3001      	adds	r0, #1
 80070c6:	d1be      	bne.n	8007046 <_printf_float+0x32a>
 80070c8:	e689      	b.n	8006dde <_printf_float+0xc2>
 80070ca:	9a05      	ldr	r2, [sp, #20]
 80070cc:	464b      	mov	r3, r9
 80070ce:	4442      	add	r2, r8
 80070d0:	4631      	mov	r1, r6
 80070d2:	4628      	mov	r0, r5
 80070d4:	47b8      	blx	r7
 80070d6:	3001      	adds	r0, #1
 80070d8:	d1c1      	bne.n	800705e <_printf_float+0x342>
 80070da:	e680      	b.n	8006dde <_printf_float+0xc2>
 80070dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070de:	2a01      	cmp	r2, #1
 80070e0:	dc01      	bgt.n	80070e6 <_printf_float+0x3ca>
 80070e2:	07db      	lsls	r3, r3, #31
 80070e4:	d538      	bpl.n	8007158 <_printf_float+0x43c>
 80070e6:	2301      	movs	r3, #1
 80070e8:	4642      	mov	r2, r8
 80070ea:	4631      	mov	r1, r6
 80070ec:	4628      	mov	r0, r5
 80070ee:	47b8      	blx	r7
 80070f0:	3001      	adds	r0, #1
 80070f2:	f43f ae74 	beq.w	8006dde <_printf_float+0xc2>
 80070f6:	ee18 3a10 	vmov	r3, s16
 80070fa:	4652      	mov	r2, sl
 80070fc:	4631      	mov	r1, r6
 80070fe:	4628      	mov	r0, r5
 8007100:	47b8      	blx	r7
 8007102:	3001      	adds	r0, #1
 8007104:	f43f ae6b 	beq.w	8006dde <_printf_float+0xc2>
 8007108:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800710c:	2200      	movs	r2, #0
 800710e:	2300      	movs	r3, #0
 8007110:	f7f9 fce2 	bl	8000ad8 <__aeabi_dcmpeq>
 8007114:	b9d8      	cbnz	r0, 800714e <_printf_float+0x432>
 8007116:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007118:	f108 0201 	add.w	r2, r8, #1
 800711c:	3b01      	subs	r3, #1
 800711e:	4631      	mov	r1, r6
 8007120:	4628      	mov	r0, r5
 8007122:	47b8      	blx	r7
 8007124:	3001      	adds	r0, #1
 8007126:	d10e      	bne.n	8007146 <_printf_float+0x42a>
 8007128:	e659      	b.n	8006dde <_printf_float+0xc2>
 800712a:	2301      	movs	r3, #1
 800712c:	4652      	mov	r2, sl
 800712e:	4631      	mov	r1, r6
 8007130:	4628      	mov	r0, r5
 8007132:	47b8      	blx	r7
 8007134:	3001      	adds	r0, #1
 8007136:	f43f ae52 	beq.w	8006dde <_printf_float+0xc2>
 800713a:	f108 0801 	add.w	r8, r8, #1
 800713e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007140:	3b01      	subs	r3, #1
 8007142:	4543      	cmp	r3, r8
 8007144:	dcf1      	bgt.n	800712a <_printf_float+0x40e>
 8007146:	464b      	mov	r3, r9
 8007148:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800714c:	e6dc      	b.n	8006f08 <_printf_float+0x1ec>
 800714e:	f04f 0800 	mov.w	r8, #0
 8007152:	f104 0a1a 	add.w	sl, r4, #26
 8007156:	e7f2      	b.n	800713e <_printf_float+0x422>
 8007158:	2301      	movs	r3, #1
 800715a:	4642      	mov	r2, r8
 800715c:	e7df      	b.n	800711e <_printf_float+0x402>
 800715e:	2301      	movs	r3, #1
 8007160:	464a      	mov	r2, r9
 8007162:	4631      	mov	r1, r6
 8007164:	4628      	mov	r0, r5
 8007166:	47b8      	blx	r7
 8007168:	3001      	adds	r0, #1
 800716a:	f43f ae38 	beq.w	8006dde <_printf_float+0xc2>
 800716e:	f108 0801 	add.w	r8, r8, #1
 8007172:	68e3      	ldr	r3, [r4, #12]
 8007174:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007176:	1a5b      	subs	r3, r3, r1
 8007178:	4543      	cmp	r3, r8
 800717a:	dcf0      	bgt.n	800715e <_printf_float+0x442>
 800717c:	e6fa      	b.n	8006f74 <_printf_float+0x258>
 800717e:	f04f 0800 	mov.w	r8, #0
 8007182:	f104 0919 	add.w	r9, r4, #25
 8007186:	e7f4      	b.n	8007172 <_printf_float+0x456>

08007188 <_printf_common>:
 8007188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800718c:	4616      	mov	r6, r2
 800718e:	4699      	mov	r9, r3
 8007190:	688a      	ldr	r2, [r1, #8]
 8007192:	690b      	ldr	r3, [r1, #16]
 8007194:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007198:	4293      	cmp	r3, r2
 800719a:	bfb8      	it	lt
 800719c:	4613      	movlt	r3, r2
 800719e:	6033      	str	r3, [r6, #0]
 80071a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80071a4:	4607      	mov	r7, r0
 80071a6:	460c      	mov	r4, r1
 80071a8:	b10a      	cbz	r2, 80071ae <_printf_common+0x26>
 80071aa:	3301      	adds	r3, #1
 80071ac:	6033      	str	r3, [r6, #0]
 80071ae:	6823      	ldr	r3, [r4, #0]
 80071b0:	0699      	lsls	r1, r3, #26
 80071b2:	bf42      	ittt	mi
 80071b4:	6833      	ldrmi	r3, [r6, #0]
 80071b6:	3302      	addmi	r3, #2
 80071b8:	6033      	strmi	r3, [r6, #0]
 80071ba:	6825      	ldr	r5, [r4, #0]
 80071bc:	f015 0506 	ands.w	r5, r5, #6
 80071c0:	d106      	bne.n	80071d0 <_printf_common+0x48>
 80071c2:	f104 0a19 	add.w	sl, r4, #25
 80071c6:	68e3      	ldr	r3, [r4, #12]
 80071c8:	6832      	ldr	r2, [r6, #0]
 80071ca:	1a9b      	subs	r3, r3, r2
 80071cc:	42ab      	cmp	r3, r5
 80071ce:	dc26      	bgt.n	800721e <_printf_common+0x96>
 80071d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80071d4:	1e13      	subs	r3, r2, #0
 80071d6:	6822      	ldr	r2, [r4, #0]
 80071d8:	bf18      	it	ne
 80071da:	2301      	movne	r3, #1
 80071dc:	0692      	lsls	r2, r2, #26
 80071de:	d42b      	bmi.n	8007238 <_printf_common+0xb0>
 80071e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80071e4:	4649      	mov	r1, r9
 80071e6:	4638      	mov	r0, r7
 80071e8:	47c0      	blx	r8
 80071ea:	3001      	adds	r0, #1
 80071ec:	d01e      	beq.n	800722c <_printf_common+0xa4>
 80071ee:	6823      	ldr	r3, [r4, #0]
 80071f0:	68e5      	ldr	r5, [r4, #12]
 80071f2:	6832      	ldr	r2, [r6, #0]
 80071f4:	f003 0306 	and.w	r3, r3, #6
 80071f8:	2b04      	cmp	r3, #4
 80071fa:	bf08      	it	eq
 80071fc:	1aad      	subeq	r5, r5, r2
 80071fe:	68a3      	ldr	r3, [r4, #8]
 8007200:	6922      	ldr	r2, [r4, #16]
 8007202:	bf0c      	ite	eq
 8007204:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007208:	2500      	movne	r5, #0
 800720a:	4293      	cmp	r3, r2
 800720c:	bfc4      	itt	gt
 800720e:	1a9b      	subgt	r3, r3, r2
 8007210:	18ed      	addgt	r5, r5, r3
 8007212:	2600      	movs	r6, #0
 8007214:	341a      	adds	r4, #26
 8007216:	42b5      	cmp	r5, r6
 8007218:	d11a      	bne.n	8007250 <_printf_common+0xc8>
 800721a:	2000      	movs	r0, #0
 800721c:	e008      	b.n	8007230 <_printf_common+0xa8>
 800721e:	2301      	movs	r3, #1
 8007220:	4652      	mov	r2, sl
 8007222:	4649      	mov	r1, r9
 8007224:	4638      	mov	r0, r7
 8007226:	47c0      	blx	r8
 8007228:	3001      	adds	r0, #1
 800722a:	d103      	bne.n	8007234 <_printf_common+0xac>
 800722c:	f04f 30ff 	mov.w	r0, #4294967295
 8007230:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007234:	3501      	adds	r5, #1
 8007236:	e7c6      	b.n	80071c6 <_printf_common+0x3e>
 8007238:	18e1      	adds	r1, r4, r3
 800723a:	1c5a      	adds	r2, r3, #1
 800723c:	2030      	movs	r0, #48	; 0x30
 800723e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007242:	4422      	add	r2, r4
 8007244:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007248:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800724c:	3302      	adds	r3, #2
 800724e:	e7c7      	b.n	80071e0 <_printf_common+0x58>
 8007250:	2301      	movs	r3, #1
 8007252:	4622      	mov	r2, r4
 8007254:	4649      	mov	r1, r9
 8007256:	4638      	mov	r0, r7
 8007258:	47c0      	blx	r8
 800725a:	3001      	adds	r0, #1
 800725c:	d0e6      	beq.n	800722c <_printf_common+0xa4>
 800725e:	3601      	adds	r6, #1
 8007260:	e7d9      	b.n	8007216 <_printf_common+0x8e>
	...

08007264 <_printf_i>:
 8007264:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007268:	7e0f      	ldrb	r7, [r1, #24]
 800726a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800726c:	2f78      	cmp	r7, #120	; 0x78
 800726e:	4691      	mov	r9, r2
 8007270:	4680      	mov	r8, r0
 8007272:	460c      	mov	r4, r1
 8007274:	469a      	mov	sl, r3
 8007276:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800727a:	d807      	bhi.n	800728c <_printf_i+0x28>
 800727c:	2f62      	cmp	r7, #98	; 0x62
 800727e:	d80a      	bhi.n	8007296 <_printf_i+0x32>
 8007280:	2f00      	cmp	r7, #0
 8007282:	f000 80d8 	beq.w	8007436 <_printf_i+0x1d2>
 8007286:	2f58      	cmp	r7, #88	; 0x58
 8007288:	f000 80a3 	beq.w	80073d2 <_printf_i+0x16e>
 800728c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007290:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007294:	e03a      	b.n	800730c <_printf_i+0xa8>
 8007296:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800729a:	2b15      	cmp	r3, #21
 800729c:	d8f6      	bhi.n	800728c <_printf_i+0x28>
 800729e:	a101      	add	r1, pc, #4	; (adr r1, 80072a4 <_printf_i+0x40>)
 80072a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80072a4:	080072fd 	.word	0x080072fd
 80072a8:	08007311 	.word	0x08007311
 80072ac:	0800728d 	.word	0x0800728d
 80072b0:	0800728d 	.word	0x0800728d
 80072b4:	0800728d 	.word	0x0800728d
 80072b8:	0800728d 	.word	0x0800728d
 80072bc:	08007311 	.word	0x08007311
 80072c0:	0800728d 	.word	0x0800728d
 80072c4:	0800728d 	.word	0x0800728d
 80072c8:	0800728d 	.word	0x0800728d
 80072cc:	0800728d 	.word	0x0800728d
 80072d0:	0800741d 	.word	0x0800741d
 80072d4:	08007341 	.word	0x08007341
 80072d8:	080073ff 	.word	0x080073ff
 80072dc:	0800728d 	.word	0x0800728d
 80072e0:	0800728d 	.word	0x0800728d
 80072e4:	0800743f 	.word	0x0800743f
 80072e8:	0800728d 	.word	0x0800728d
 80072ec:	08007341 	.word	0x08007341
 80072f0:	0800728d 	.word	0x0800728d
 80072f4:	0800728d 	.word	0x0800728d
 80072f8:	08007407 	.word	0x08007407
 80072fc:	682b      	ldr	r3, [r5, #0]
 80072fe:	1d1a      	adds	r2, r3, #4
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	602a      	str	r2, [r5, #0]
 8007304:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007308:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800730c:	2301      	movs	r3, #1
 800730e:	e0a3      	b.n	8007458 <_printf_i+0x1f4>
 8007310:	6820      	ldr	r0, [r4, #0]
 8007312:	6829      	ldr	r1, [r5, #0]
 8007314:	0606      	lsls	r6, r0, #24
 8007316:	f101 0304 	add.w	r3, r1, #4
 800731a:	d50a      	bpl.n	8007332 <_printf_i+0xce>
 800731c:	680e      	ldr	r6, [r1, #0]
 800731e:	602b      	str	r3, [r5, #0]
 8007320:	2e00      	cmp	r6, #0
 8007322:	da03      	bge.n	800732c <_printf_i+0xc8>
 8007324:	232d      	movs	r3, #45	; 0x2d
 8007326:	4276      	negs	r6, r6
 8007328:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800732c:	485e      	ldr	r0, [pc, #376]	; (80074a8 <_printf_i+0x244>)
 800732e:	230a      	movs	r3, #10
 8007330:	e019      	b.n	8007366 <_printf_i+0x102>
 8007332:	680e      	ldr	r6, [r1, #0]
 8007334:	602b      	str	r3, [r5, #0]
 8007336:	f010 0f40 	tst.w	r0, #64	; 0x40
 800733a:	bf18      	it	ne
 800733c:	b236      	sxthne	r6, r6
 800733e:	e7ef      	b.n	8007320 <_printf_i+0xbc>
 8007340:	682b      	ldr	r3, [r5, #0]
 8007342:	6820      	ldr	r0, [r4, #0]
 8007344:	1d19      	adds	r1, r3, #4
 8007346:	6029      	str	r1, [r5, #0]
 8007348:	0601      	lsls	r1, r0, #24
 800734a:	d501      	bpl.n	8007350 <_printf_i+0xec>
 800734c:	681e      	ldr	r6, [r3, #0]
 800734e:	e002      	b.n	8007356 <_printf_i+0xf2>
 8007350:	0646      	lsls	r6, r0, #25
 8007352:	d5fb      	bpl.n	800734c <_printf_i+0xe8>
 8007354:	881e      	ldrh	r6, [r3, #0]
 8007356:	4854      	ldr	r0, [pc, #336]	; (80074a8 <_printf_i+0x244>)
 8007358:	2f6f      	cmp	r7, #111	; 0x6f
 800735a:	bf0c      	ite	eq
 800735c:	2308      	moveq	r3, #8
 800735e:	230a      	movne	r3, #10
 8007360:	2100      	movs	r1, #0
 8007362:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007366:	6865      	ldr	r5, [r4, #4]
 8007368:	60a5      	str	r5, [r4, #8]
 800736a:	2d00      	cmp	r5, #0
 800736c:	bfa2      	ittt	ge
 800736e:	6821      	ldrge	r1, [r4, #0]
 8007370:	f021 0104 	bicge.w	r1, r1, #4
 8007374:	6021      	strge	r1, [r4, #0]
 8007376:	b90e      	cbnz	r6, 800737c <_printf_i+0x118>
 8007378:	2d00      	cmp	r5, #0
 800737a:	d04d      	beq.n	8007418 <_printf_i+0x1b4>
 800737c:	4615      	mov	r5, r2
 800737e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007382:	fb03 6711 	mls	r7, r3, r1, r6
 8007386:	5dc7      	ldrb	r7, [r0, r7]
 8007388:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800738c:	4637      	mov	r7, r6
 800738e:	42bb      	cmp	r3, r7
 8007390:	460e      	mov	r6, r1
 8007392:	d9f4      	bls.n	800737e <_printf_i+0x11a>
 8007394:	2b08      	cmp	r3, #8
 8007396:	d10b      	bne.n	80073b0 <_printf_i+0x14c>
 8007398:	6823      	ldr	r3, [r4, #0]
 800739a:	07de      	lsls	r6, r3, #31
 800739c:	d508      	bpl.n	80073b0 <_printf_i+0x14c>
 800739e:	6923      	ldr	r3, [r4, #16]
 80073a0:	6861      	ldr	r1, [r4, #4]
 80073a2:	4299      	cmp	r1, r3
 80073a4:	bfde      	ittt	le
 80073a6:	2330      	movle	r3, #48	; 0x30
 80073a8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80073ac:	f105 35ff 	addle.w	r5, r5, #4294967295
 80073b0:	1b52      	subs	r2, r2, r5
 80073b2:	6122      	str	r2, [r4, #16]
 80073b4:	f8cd a000 	str.w	sl, [sp]
 80073b8:	464b      	mov	r3, r9
 80073ba:	aa03      	add	r2, sp, #12
 80073bc:	4621      	mov	r1, r4
 80073be:	4640      	mov	r0, r8
 80073c0:	f7ff fee2 	bl	8007188 <_printf_common>
 80073c4:	3001      	adds	r0, #1
 80073c6:	d14c      	bne.n	8007462 <_printf_i+0x1fe>
 80073c8:	f04f 30ff 	mov.w	r0, #4294967295
 80073cc:	b004      	add	sp, #16
 80073ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073d2:	4835      	ldr	r0, [pc, #212]	; (80074a8 <_printf_i+0x244>)
 80073d4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80073d8:	6829      	ldr	r1, [r5, #0]
 80073da:	6823      	ldr	r3, [r4, #0]
 80073dc:	f851 6b04 	ldr.w	r6, [r1], #4
 80073e0:	6029      	str	r1, [r5, #0]
 80073e2:	061d      	lsls	r5, r3, #24
 80073e4:	d514      	bpl.n	8007410 <_printf_i+0x1ac>
 80073e6:	07df      	lsls	r7, r3, #31
 80073e8:	bf44      	itt	mi
 80073ea:	f043 0320 	orrmi.w	r3, r3, #32
 80073ee:	6023      	strmi	r3, [r4, #0]
 80073f0:	b91e      	cbnz	r6, 80073fa <_printf_i+0x196>
 80073f2:	6823      	ldr	r3, [r4, #0]
 80073f4:	f023 0320 	bic.w	r3, r3, #32
 80073f8:	6023      	str	r3, [r4, #0]
 80073fa:	2310      	movs	r3, #16
 80073fc:	e7b0      	b.n	8007360 <_printf_i+0xfc>
 80073fe:	6823      	ldr	r3, [r4, #0]
 8007400:	f043 0320 	orr.w	r3, r3, #32
 8007404:	6023      	str	r3, [r4, #0]
 8007406:	2378      	movs	r3, #120	; 0x78
 8007408:	4828      	ldr	r0, [pc, #160]	; (80074ac <_printf_i+0x248>)
 800740a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800740e:	e7e3      	b.n	80073d8 <_printf_i+0x174>
 8007410:	0659      	lsls	r1, r3, #25
 8007412:	bf48      	it	mi
 8007414:	b2b6      	uxthmi	r6, r6
 8007416:	e7e6      	b.n	80073e6 <_printf_i+0x182>
 8007418:	4615      	mov	r5, r2
 800741a:	e7bb      	b.n	8007394 <_printf_i+0x130>
 800741c:	682b      	ldr	r3, [r5, #0]
 800741e:	6826      	ldr	r6, [r4, #0]
 8007420:	6961      	ldr	r1, [r4, #20]
 8007422:	1d18      	adds	r0, r3, #4
 8007424:	6028      	str	r0, [r5, #0]
 8007426:	0635      	lsls	r5, r6, #24
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	d501      	bpl.n	8007430 <_printf_i+0x1cc>
 800742c:	6019      	str	r1, [r3, #0]
 800742e:	e002      	b.n	8007436 <_printf_i+0x1d2>
 8007430:	0670      	lsls	r0, r6, #25
 8007432:	d5fb      	bpl.n	800742c <_printf_i+0x1c8>
 8007434:	8019      	strh	r1, [r3, #0]
 8007436:	2300      	movs	r3, #0
 8007438:	6123      	str	r3, [r4, #16]
 800743a:	4615      	mov	r5, r2
 800743c:	e7ba      	b.n	80073b4 <_printf_i+0x150>
 800743e:	682b      	ldr	r3, [r5, #0]
 8007440:	1d1a      	adds	r2, r3, #4
 8007442:	602a      	str	r2, [r5, #0]
 8007444:	681d      	ldr	r5, [r3, #0]
 8007446:	6862      	ldr	r2, [r4, #4]
 8007448:	2100      	movs	r1, #0
 800744a:	4628      	mov	r0, r5
 800744c:	f7f8 fed0 	bl	80001f0 <memchr>
 8007450:	b108      	cbz	r0, 8007456 <_printf_i+0x1f2>
 8007452:	1b40      	subs	r0, r0, r5
 8007454:	6060      	str	r0, [r4, #4]
 8007456:	6863      	ldr	r3, [r4, #4]
 8007458:	6123      	str	r3, [r4, #16]
 800745a:	2300      	movs	r3, #0
 800745c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007460:	e7a8      	b.n	80073b4 <_printf_i+0x150>
 8007462:	6923      	ldr	r3, [r4, #16]
 8007464:	462a      	mov	r2, r5
 8007466:	4649      	mov	r1, r9
 8007468:	4640      	mov	r0, r8
 800746a:	47d0      	blx	sl
 800746c:	3001      	adds	r0, #1
 800746e:	d0ab      	beq.n	80073c8 <_printf_i+0x164>
 8007470:	6823      	ldr	r3, [r4, #0]
 8007472:	079b      	lsls	r3, r3, #30
 8007474:	d413      	bmi.n	800749e <_printf_i+0x23a>
 8007476:	68e0      	ldr	r0, [r4, #12]
 8007478:	9b03      	ldr	r3, [sp, #12]
 800747a:	4298      	cmp	r0, r3
 800747c:	bfb8      	it	lt
 800747e:	4618      	movlt	r0, r3
 8007480:	e7a4      	b.n	80073cc <_printf_i+0x168>
 8007482:	2301      	movs	r3, #1
 8007484:	4632      	mov	r2, r6
 8007486:	4649      	mov	r1, r9
 8007488:	4640      	mov	r0, r8
 800748a:	47d0      	blx	sl
 800748c:	3001      	adds	r0, #1
 800748e:	d09b      	beq.n	80073c8 <_printf_i+0x164>
 8007490:	3501      	adds	r5, #1
 8007492:	68e3      	ldr	r3, [r4, #12]
 8007494:	9903      	ldr	r1, [sp, #12]
 8007496:	1a5b      	subs	r3, r3, r1
 8007498:	42ab      	cmp	r3, r5
 800749a:	dcf2      	bgt.n	8007482 <_printf_i+0x21e>
 800749c:	e7eb      	b.n	8007476 <_printf_i+0x212>
 800749e:	2500      	movs	r5, #0
 80074a0:	f104 0619 	add.w	r6, r4, #25
 80074a4:	e7f5      	b.n	8007492 <_printf_i+0x22e>
 80074a6:	bf00      	nop
 80074a8:	0800b65e 	.word	0x0800b65e
 80074ac:	0800b66f 	.word	0x0800b66f

080074b0 <_scanf_float>:
 80074b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074b4:	b087      	sub	sp, #28
 80074b6:	4617      	mov	r7, r2
 80074b8:	9303      	str	r3, [sp, #12]
 80074ba:	688b      	ldr	r3, [r1, #8]
 80074bc:	1e5a      	subs	r2, r3, #1
 80074be:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80074c2:	bf83      	ittte	hi
 80074c4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80074c8:	195b      	addhi	r3, r3, r5
 80074ca:	9302      	strhi	r3, [sp, #8]
 80074cc:	2300      	movls	r3, #0
 80074ce:	bf86      	itte	hi
 80074d0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80074d4:	608b      	strhi	r3, [r1, #8]
 80074d6:	9302      	strls	r3, [sp, #8]
 80074d8:	680b      	ldr	r3, [r1, #0]
 80074da:	468b      	mov	fp, r1
 80074dc:	2500      	movs	r5, #0
 80074de:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80074e2:	f84b 3b1c 	str.w	r3, [fp], #28
 80074e6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80074ea:	4680      	mov	r8, r0
 80074ec:	460c      	mov	r4, r1
 80074ee:	465e      	mov	r6, fp
 80074f0:	46aa      	mov	sl, r5
 80074f2:	46a9      	mov	r9, r5
 80074f4:	9501      	str	r5, [sp, #4]
 80074f6:	68a2      	ldr	r2, [r4, #8]
 80074f8:	b152      	cbz	r2, 8007510 <_scanf_float+0x60>
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	781b      	ldrb	r3, [r3, #0]
 80074fe:	2b4e      	cmp	r3, #78	; 0x4e
 8007500:	d864      	bhi.n	80075cc <_scanf_float+0x11c>
 8007502:	2b40      	cmp	r3, #64	; 0x40
 8007504:	d83c      	bhi.n	8007580 <_scanf_float+0xd0>
 8007506:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800750a:	b2c8      	uxtb	r0, r1
 800750c:	280e      	cmp	r0, #14
 800750e:	d93a      	bls.n	8007586 <_scanf_float+0xd6>
 8007510:	f1b9 0f00 	cmp.w	r9, #0
 8007514:	d003      	beq.n	800751e <_scanf_float+0x6e>
 8007516:	6823      	ldr	r3, [r4, #0]
 8007518:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800751c:	6023      	str	r3, [r4, #0]
 800751e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007522:	f1ba 0f01 	cmp.w	sl, #1
 8007526:	f200 8113 	bhi.w	8007750 <_scanf_float+0x2a0>
 800752a:	455e      	cmp	r6, fp
 800752c:	f200 8105 	bhi.w	800773a <_scanf_float+0x28a>
 8007530:	2501      	movs	r5, #1
 8007532:	4628      	mov	r0, r5
 8007534:	b007      	add	sp, #28
 8007536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800753a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800753e:	2a0d      	cmp	r2, #13
 8007540:	d8e6      	bhi.n	8007510 <_scanf_float+0x60>
 8007542:	a101      	add	r1, pc, #4	; (adr r1, 8007548 <_scanf_float+0x98>)
 8007544:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007548:	08007687 	.word	0x08007687
 800754c:	08007511 	.word	0x08007511
 8007550:	08007511 	.word	0x08007511
 8007554:	08007511 	.word	0x08007511
 8007558:	080076e7 	.word	0x080076e7
 800755c:	080076bf 	.word	0x080076bf
 8007560:	08007511 	.word	0x08007511
 8007564:	08007511 	.word	0x08007511
 8007568:	08007695 	.word	0x08007695
 800756c:	08007511 	.word	0x08007511
 8007570:	08007511 	.word	0x08007511
 8007574:	08007511 	.word	0x08007511
 8007578:	08007511 	.word	0x08007511
 800757c:	0800764d 	.word	0x0800764d
 8007580:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007584:	e7db      	b.n	800753e <_scanf_float+0x8e>
 8007586:	290e      	cmp	r1, #14
 8007588:	d8c2      	bhi.n	8007510 <_scanf_float+0x60>
 800758a:	a001      	add	r0, pc, #4	; (adr r0, 8007590 <_scanf_float+0xe0>)
 800758c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007590:	0800763f 	.word	0x0800763f
 8007594:	08007511 	.word	0x08007511
 8007598:	0800763f 	.word	0x0800763f
 800759c:	080076d3 	.word	0x080076d3
 80075a0:	08007511 	.word	0x08007511
 80075a4:	080075ed 	.word	0x080075ed
 80075a8:	08007629 	.word	0x08007629
 80075ac:	08007629 	.word	0x08007629
 80075b0:	08007629 	.word	0x08007629
 80075b4:	08007629 	.word	0x08007629
 80075b8:	08007629 	.word	0x08007629
 80075bc:	08007629 	.word	0x08007629
 80075c0:	08007629 	.word	0x08007629
 80075c4:	08007629 	.word	0x08007629
 80075c8:	08007629 	.word	0x08007629
 80075cc:	2b6e      	cmp	r3, #110	; 0x6e
 80075ce:	d809      	bhi.n	80075e4 <_scanf_float+0x134>
 80075d0:	2b60      	cmp	r3, #96	; 0x60
 80075d2:	d8b2      	bhi.n	800753a <_scanf_float+0x8a>
 80075d4:	2b54      	cmp	r3, #84	; 0x54
 80075d6:	d077      	beq.n	80076c8 <_scanf_float+0x218>
 80075d8:	2b59      	cmp	r3, #89	; 0x59
 80075da:	d199      	bne.n	8007510 <_scanf_float+0x60>
 80075dc:	2d07      	cmp	r5, #7
 80075de:	d197      	bne.n	8007510 <_scanf_float+0x60>
 80075e0:	2508      	movs	r5, #8
 80075e2:	e029      	b.n	8007638 <_scanf_float+0x188>
 80075e4:	2b74      	cmp	r3, #116	; 0x74
 80075e6:	d06f      	beq.n	80076c8 <_scanf_float+0x218>
 80075e8:	2b79      	cmp	r3, #121	; 0x79
 80075ea:	e7f6      	b.n	80075da <_scanf_float+0x12a>
 80075ec:	6821      	ldr	r1, [r4, #0]
 80075ee:	05c8      	lsls	r0, r1, #23
 80075f0:	d51a      	bpl.n	8007628 <_scanf_float+0x178>
 80075f2:	9b02      	ldr	r3, [sp, #8]
 80075f4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80075f8:	6021      	str	r1, [r4, #0]
 80075fa:	f109 0901 	add.w	r9, r9, #1
 80075fe:	b11b      	cbz	r3, 8007608 <_scanf_float+0x158>
 8007600:	3b01      	subs	r3, #1
 8007602:	3201      	adds	r2, #1
 8007604:	9302      	str	r3, [sp, #8]
 8007606:	60a2      	str	r2, [r4, #8]
 8007608:	68a3      	ldr	r3, [r4, #8]
 800760a:	3b01      	subs	r3, #1
 800760c:	60a3      	str	r3, [r4, #8]
 800760e:	6923      	ldr	r3, [r4, #16]
 8007610:	3301      	adds	r3, #1
 8007612:	6123      	str	r3, [r4, #16]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	3b01      	subs	r3, #1
 8007618:	2b00      	cmp	r3, #0
 800761a:	607b      	str	r3, [r7, #4]
 800761c:	f340 8084 	ble.w	8007728 <_scanf_float+0x278>
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	3301      	adds	r3, #1
 8007624:	603b      	str	r3, [r7, #0]
 8007626:	e766      	b.n	80074f6 <_scanf_float+0x46>
 8007628:	eb1a 0f05 	cmn.w	sl, r5
 800762c:	f47f af70 	bne.w	8007510 <_scanf_float+0x60>
 8007630:	6822      	ldr	r2, [r4, #0]
 8007632:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007636:	6022      	str	r2, [r4, #0]
 8007638:	f806 3b01 	strb.w	r3, [r6], #1
 800763c:	e7e4      	b.n	8007608 <_scanf_float+0x158>
 800763e:	6822      	ldr	r2, [r4, #0]
 8007640:	0610      	lsls	r0, r2, #24
 8007642:	f57f af65 	bpl.w	8007510 <_scanf_float+0x60>
 8007646:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800764a:	e7f4      	b.n	8007636 <_scanf_float+0x186>
 800764c:	f1ba 0f00 	cmp.w	sl, #0
 8007650:	d10e      	bne.n	8007670 <_scanf_float+0x1c0>
 8007652:	f1b9 0f00 	cmp.w	r9, #0
 8007656:	d10e      	bne.n	8007676 <_scanf_float+0x1c6>
 8007658:	6822      	ldr	r2, [r4, #0]
 800765a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800765e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007662:	d108      	bne.n	8007676 <_scanf_float+0x1c6>
 8007664:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007668:	6022      	str	r2, [r4, #0]
 800766a:	f04f 0a01 	mov.w	sl, #1
 800766e:	e7e3      	b.n	8007638 <_scanf_float+0x188>
 8007670:	f1ba 0f02 	cmp.w	sl, #2
 8007674:	d055      	beq.n	8007722 <_scanf_float+0x272>
 8007676:	2d01      	cmp	r5, #1
 8007678:	d002      	beq.n	8007680 <_scanf_float+0x1d0>
 800767a:	2d04      	cmp	r5, #4
 800767c:	f47f af48 	bne.w	8007510 <_scanf_float+0x60>
 8007680:	3501      	adds	r5, #1
 8007682:	b2ed      	uxtb	r5, r5
 8007684:	e7d8      	b.n	8007638 <_scanf_float+0x188>
 8007686:	f1ba 0f01 	cmp.w	sl, #1
 800768a:	f47f af41 	bne.w	8007510 <_scanf_float+0x60>
 800768e:	f04f 0a02 	mov.w	sl, #2
 8007692:	e7d1      	b.n	8007638 <_scanf_float+0x188>
 8007694:	b97d      	cbnz	r5, 80076b6 <_scanf_float+0x206>
 8007696:	f1b9 0f00 	cmp.w	r9, #0
 800769a:	f47f af3c 	bne.w	8007516 <_scanf_float+0x66>
 800769e:	6822      	ldr	r2, [r4, #0]
 80076a0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80076a4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80076a8:	f47f af39 	bne.w	800751e <_scanf_float+0x6e>
 80076ac:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80076b0:	6022      	str	r2, [r4, #0]
 80076b2:	2501      	movs	r5, #1
 80076b4:	e7c0      	b.n	8007638 <_scanf_float+0x188>
 80076b6:	2d03      	cmp	r5, #3
 80076b8:	d0e2      	beq.n	8007680 <_scanf_float+0x1d0>
 80076ba:	2d05      	cmp	r5, #5
 80076bc:	e7de      	b.n	800767c <_scanf_float+0x1cc>
 80076be:	2d02      	cmp	r5, #2
 80076c0:	f47f af26 	bne.w	8007510 <_scanf_float+0x60>
 80076c4:	2503      	movs	r5, #3
 80076c6:	e7b7      	b.n	8007638 <_scanf_float+0x188>
 80076c8:	2d06      	cmp	r5, #6
 80076ca:	f47f af21 	bne.w	8007510 <_scanf_float+0x60>
 80076ce:	2507      	movs	r5, #7
 80076d0:	e7b2      	b.n	8007638 <_scanf_float+0x188>
 80076d2:	6822      	ldr	r2, [r4, #0]
 80076d4:	0591      	lsls	r1, r2, #22
 80076d6:	f57f af1b 	bpl.w	8007510 <_scanf_float+0x60>
 80076da:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80076de:	6022      	str	r2, [r4, #0]
 80076e0:	f8cd 9004 	str.w	r9, [sp, #4]
 80076e4:	e7a8      	b.n	8007638 <_scanf_float+0x188>
 80076e6:	6822      	ldr	r2, [r4, #0]
 80076e8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80076ec:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80076f0:	d006      	beq.n	8007700 <_scanf_float+0x250>
 80076f2:	0550      	lsls	r0, r2, #21
 80076f4:	f57f af0c 	bpl.w	8007510 <_scanf_float+0x60>
 80076f8:	f1b9 0f00 	cmp.w	r9, #0
 80076fc:	f43f af0f 	beq.w	800751e <_scanf_float+0x6e>
 8007700:	0591      	lsls	r1, r2, #22
 8007702:	bf58      	it	pl
 8007704:	9901      	ldrpl	r1, [sp, #4]
 8007706:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800770a:	bf58      	it	pl
 800770c:	eba9 0101 	subpl.w	r1, r9, r1
 8007710:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007714:	bf58      	it	pl
 8007716:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800771a:	6022      	str	r2, [r4, #0]
 800771c:	f04f 0900 	mov.w	r9, #0
 8007720:	e78a      	b.n	8007638 <_scanf_float+0x188>
 8007722:	f04f 0a03 	mov.w	sl, #3
 8007726:	e787      	b.n	8007638 <_scanf_float+0x188>
 8007728:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800772c:	4639      	mov	r1, r7
 800772e:	4640      	mov	r0, r8
 8007730:	4798      	blx	r3
 8007732:	2800      	cmp	r0, #0
 8007734:	f43f aedf 	beq.w	80074f6 <_scanf_float+0x46>
 8007738:	e6ea      	b.n	8007510 <_scanf_float+0x60>
 800773a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800773e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007742:	463a      	mov	r2, r7
 8007744:	4640      	mov	r0, r8
 8007746:	4798      	blx	r3
 8007748:	6923      	ldr	r3, [r4, #16]
 800774a:	3b01      	subs	r3, #1
 800774c:	6123      	str	r3, [r4, #16]
 800774e:	e6ec      	b.n	800752a <_scanf_float+0x7a>
 8007750:	1e6b      	subs	r3, r5, #1
 8007752:	2b06      	cmp	r3, #6
 8007754:	d825      	bhi.n	80077a2 <_scanf_float+0x2f2>
 8007756:	2d02      	cmp	r5, #2
 8007758:	d836      	bhi.n	80077c8 <_scanf_float+0x318>
 800775a:	455e      	cmp	r6, fp
 800775c:	f67f aee8 	bls.w	8007530 <_scanf_float+0x80>
 8007760:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007764:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007768:	463a      	mov	r2, r7
 800776a:	4640      	mov	r0, r8
 800776c:	4798      	blx	r3
 800776e:	6923      	ldr	r3, [r4, #16]
 8007770:	3b01      	subs	r3, #1
 8007772:	6123      	str	r3, [r4, #16]
 8007774:	e7f1      	b.n	800775a <_scanf_float+0x2aa>
 8007776:	9802      	ldr	r0, [sp, #8]
 8007778:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800777c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007780:	9002      	str	r0, [sp, #8]
 8007782:	463a      	mov	r2, r7
 8007784:	4640      	mov	r0, r8
 8007786:	4798      	blx	r3
 8007788:	6923      	ldr	r3, [r4, #16]
 800778a:	3b01      	subs	r3, #1
 800778c:	6123      	str	r3, [r4, #16]
 800778e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007792:	fa5f fa8a 	uxtb.w	sl, sl
 8007796:	f1ba 0f02 	cmp.w	sl, #2
 800779a:	d1ec      	bne.n	8007776 <_scanf_float+0x2c6>
 800779c:	3d03      	subs	r5, #3
 800779e:	b2ed      	uxtb	r5, r5
 80077a0:	1b76      	subs	r6, r6, r5
 80077a2:	6823      	ldr	r3, [r4, #0]
 80077a4:	05da      	lsls	r2, r3, #23
 80077a6:	d52f      	bpl.n	8007808 <_scanf_float+0x358>
 80077a8:	055b      	lsls	r3, r3, #21
 80077aa:	d510      	bpl.n	80077ce <_scanf_float+0x31e>
 80077ac:	455e      	cmp	r6, fp
 80077ae:	f67f aebf 	bls.w	8007530 <_scanf_float+0x80>
 80077b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80077b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80077ba:	463a      	mov	r2, r7
 80077bc:	4640      	mov	r0, r8
 80077be:	4798      	blx	r3
 80077c0:	6923      	ldr	r3, [r4, #16]
 80077c2:	3b01      	subs	r3, #1
 80077c4:	6123      	str	r3, [r4, #16]
 80077c6:	e7f1      	b.n	80077ac <_scanf_float+0x2fc>
 80077c8:	46aa      	mov	sl, r5
 80077ca:	9602      	str	r6, [sp, #8]
 80077cc:	e7df      	b.n	800778e <_scanf_float+0x2de>
 80077ce:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80077d2:	6923      	ldr	r3, [r4, #16]
 80077d4:	2965      	cmp	r1, #101	; 0x65
 80077d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80077da:	f106 35ff 	add.w	r5, r6, #4294967295
 80077de:	6123      	str	r3, [r4, #16]
 80077e0:	d00c      	beq.n	80077fc <_scanf_float+0x34c>
 80077e2:	2945      	cmp	r1, #69	; 0x45
 80077e4:	d00a      	beq.n	80077fc <_scanf_float+0x34c>
 80077e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80077ea:	463a      	mov	r2, r7
 80077ec:	4640      	mov	r0, r8
 80077ee:	4798      	blx	r3
 80077f0:	6923      	ldr	r3, [r4, #16]
 80077f2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80077f6:	3b01      	subs	r3, #1
 80077f8:	1eb5      	subs	r5, r6, #2
 80077fa:	6123      	str	r3, [r4, #16]
 80077fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007800:	463a      	mov	r2, r7
 8007802:	4640      	mov	r0, r8
 8007804:	4798      	blx	r3
 8007806:	462e      	mov	r6, r5
 8007808:	6825      	ldr	r5, [r4, #0]
 800780a:	f015 0510 	ands.w	r5, r5, #16
 800780e:	d159      	bne.n	80078c4 <_scanf_float+0x414>
 8007810:	7035      	strb	r5, [r6, #0]
 8007812:	6823      	ldr	r3, [r4, #0]
 8007814:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007818:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800781c:	d11b      	bne.n	8007856 <_scanf_float+0x3a6>
 800781e:	9b01      	ldr	r3, [sp, #4]
 8007820:	454b      	cmp	r3, r9
 8007822:	eba3 0209 	sub.w	r2, r3, r9
 8007826:	d123      	bne.n	8007870 <_scanf_float+0x3c0>
 8007828:	2200      	movs	r2, #0
 800782a:	4659      	mov	r1, fp
 800782c:	4640      	mov	r0, r8
 800782e:	f000 ff0d 	bl	800864c <_strtod_r>
 8007832:	6822      	ldr	r2, [r4, #0]
 8007834:	9b03      	ldr	r3, [sp, #12]
 8007836:	f012 0f02 	tst.w	r2, #2
 800783a:	ec57 6b10 	vmov	r6, r7, d0
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	d021      	beq.n	8007886 <_scanf_float+0x3d6>
 8007842:	9903      	ldr	r1, [sp, #12]
 8007844:	1d1a      	adds	r2, r3, #4
 8007846:	600a      	str	r2, [r1, #0]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	e9c3 6700 	strd	r6, r7, [r3]
 800784e:	68e3      	ldr	r3, [r4, #12]
 8007850:	3301      	adds	r3, #1
 8007852:	60e3      	str	r3, [r4, #12]
 8007854:	e66d      	b.n	8007532 <_scanf_float+0x82>
 8007856:	9b04      	ldr	r3, [sp, #16]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d0e5      	beq.n	8007828 <_scanf_float+0x378>
 800785c:	9905      	ldr	r1, [sp, #20]
 800785e:	230a      	movs	r3, #10
 8007860:	462a      	mov	r2, r5
 8007862:	3101      	adds	r1, #1
 8007864:	4640      	mov	r0, r8
 8007866:	f000 ff79 	bl	800875c <_strtol_r>
 800786a:	9b04      	ldr	r3, [sp, #16]
 800786c:	9e05      	ldr	r6, [sp, #20]
 800786e:	1ac2      	subs	r2, r0, r3
 8007870:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007874:	429e      	cmp	r6, r3
 8007876:	bf28      	it	cs
 8007878:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800787c:	4912      	ldr	r1, [pc, #72]	; (80078c8 <_scanf_float+0x418>)
 800787e:	4630      	mov	r0, r6
 8007880:	f000 f8a2 	bl	80079c8 <siprintf>
 8007884:	e7d0      	b.n	8007828 <_scanf_float+0x378>
 8007886:	9903      	ldr	r1, [sp, #12]
 8007888:	f012 0f04 	tst.w	r2, #4
 800788c:	f103 0204 	add.w	r2, r3, #4
 8007890:	600a      	str	r2, [r1, #0]
 8007892:	d1d9      	bne.n	8007848 <_scanf_float+0x398>
 8007894:	f8d3 8000 	ldr.w	r8, [r3]
 8007898:	ee10 2a10 	vmov	r2, s0
 800789c:	ee10 0a10 	vmov	r0, s0
 80078a0:	463b      	mov	r3, r7
 80078a2:	4639      	mov	r1, r7
 80078a4:	f7f9 f94a 	bl	8000b3c <__aeabi_dcmpun>
 80078a8:	b128      	cbz	r0, 80078b6 <_scanf_float+0x406>
 80078aa:	4808      	ldr	r0, [pc, #32]	; (80078cc <_scanf_float+0x41c>)
 80078ac:	f000 f886 	bl	80079bc <nanf>
 80078b0:	ed88 0a00 	vstr	s0, [r8]
 80078b4:	e7cb      	b.n	800784e <_scanf_float+0x39e>
 80078b6:	4630      	mov	r0, r6
 80078b8:	4639      	mov	r1, r7
 80078ba:	f7f9 f99d 	bl	8000bf8 <__aeabi_d2f>
 80078be:	f8c8 0000 	str.w	r0, [r8]
 80078c2:	e7c4      	b.n	800784e <_scanf_float+0x39e>
 80078c4:	2500      	movs	r5, #0
 80078c6:	e634      	b.n	8007532 <_scanf_float+0x82>
 80078c8:	0800b680 	.word	0x0800b680
 80078cc:	0800baf0 	.word	0x0800baf0

080078d0 <_puts_r>:
 80078d0:	b570      	push	{r4, r5, r6, lr}
 80078d2:	460e      	mov	r6, r1
 80078d4:	4605      	mov	r5, r0
 80078d6:	b118      	cbz	r0, 80078e0 <_puts_r+0x10>
 80078d8:	6983      	ldr	r3, [r0, #24]
 80078da:	b90b      	cbnz	r3, 80078e0 <_puts_r+0x10>
 80078dc:	f001 ff94 	bl	8009808 <__sinit>
 80078e0:	69ab      	ldr	r3, [r5, #24]
 80078e2:	68ac      	ldr	r4, [r5, #8]
 80078e4:	b913      	cbnz	r3, 80078ec <_puts_r+0x1c>
 80078e6:	4628      	mov	r0, r5
 80078e8:	f001 ff8e 	bl	8009808 <__sinit>
 80078ec:	4b2c      	ldr	r3, [pc, #176]	; (80079a0 <_puts_r+0xd0>)
 80078ee:	429c      	cmp	r4, r3
 80078f0:	d120      	bne.n	8007934 <_puts_r+0x64>
 80078f2:	686c      	ldr	r4, [r5, #4]
 80078f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80078f6:	07db      	lsls	r3, r3, #31
 80078f8:	d405      	bmi.n	8007906 <_puts_r+0x36>
 80078fa:	89a3      	ldrh	r3, [r4, #12]
 80078fc:	0598      	lsls	r0, r3, #22
 80078fe:	d402      	bmi.n	8007906 <_puts_r+0x36>
 8007900:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007902:	f002 fb92 	bl	800a02a <__retarget_lock_acquire_recursive>
 8007906:	89a3      	ldrh	r3, [r4, #12]
 8007908:	0719      	lsls	r1, r3, #28
 800790a:	d51d      	bpl.n	8007948 <_puts_r+0x78>
 800790c:	6923      	ldr	r3, [r4, #16]
 800790e:	b1db      	cbz	r3, 8007948 <_puts_r+0x78>
 8007910:	3e01      	subs	r6, #1
 8007912:	68a3      	ldr	r3, [r4, #8]
 8007914:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007918:	3b01      	subs	r3, #1
 800791a:	60a3      	str	r3, [r4, #8]
 800791c:	bb39      	cbnz	r1, 800796e <_puts_r+0x9e>
 800791e:	2b00      	cmp	r3, #0
 8007920:	da38      	bge.n	8007994 <_puts_r+0xc4>
 8007922:	4622      	mov	r2, r4
 8007924:	210a      	movs	r1, #10
 8007926:	4628      	mov	r0, r5
 8007928:	f000 ff1a 	bl	8008760 <__swbuf_r>
 800792c:	3001      	adds	r0, #1
 800792e:	d011      	beq.n	8007954 <_puts_r+0x84>
 8007930:	250a      	movs	r5, #10
 8007932:	e011      	b.n	8007958 <_puts_r+0x88>
 8007934:	4b1b      	ldr	r3, [pc, #108]	; (80079a4 <_puts_r+0xd4>)
 8007936:	429c      	cmp	r4, r3
 8007938:	d101      	bne.n	800793e <_puts_r+0x6e>
 800793a:	68ac      	ldr	r4, [r5, #8]
 800793c:	e7da      	b.n	80078f4 <_puts_r+0x24>
 800793e:	4b1a      	ldr	r3, [pc, #104]	; (80079a8 <_puts_r+0xd8>)
 8007940:	429c      	cmp	r4, r3
 8007942:	bf08      	it	eq
 8007944:	68ec      	ldreq	r4, [r5, #12]
 8007946:	e7d5      	b.n	80078f4 <_puts_r+0x24>
 8007948:	4621      	mov	r1, r4
 800794a:	4628      	mov	r0, r5
 800794c:	f000 ff5a 	bl	8008804 <__swsetup_r>
 8007950:	2800      	cmp	r0, #0
 8007952:	d0dd      	beq.n	8007910 <_puts_r+0x40>
 8007954:	f04f 35ff 	mov.w	r5, #4294967295
 8007958:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800795a:	07da      	lsls	r2, r3, #31
 800795c:	d405      	bmi.n	800796a <_puts_r+0x9a>
 800795e:	89a3      	ldrh	r3, [r4, #12]
 8007960:	059b      	lsls	r3, r3, #22
 8007962:	d402      	bmi.n	800796a <_puts_r+0x9a>
 8007964:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007966:	f002 fb61 	bl	800a02c <__retarget_lock_release_recursive>
 800796a:	4628      	mov	r0, r5
 800796c:	bd70      	pop	{r4, r5, r6, pc}
 800796e:	2b00      	cmp	r3, #0
 8007970:	da04      	bge.n	800797c <_puts_r+0xac>
 8007972:	69a2      	ldr	r2, [r4, #24]
 8007974:	429a      	cmp	r2, r3
 8007976:	dc06      	bgt.n	8007986 <_puts_r+0xb6>
 8007978:	290a      	cmp	r1, #10
 800797a:	d004      	beq.n	8007986 <_puts_r+0xb6>
 800797c:	6823      	ldr	r3, [r4, #0]
 800797e:	1c5a      	adds	r2, r3, #1
 8007980:	6022      	str	r2, [r4, #0]
 8007982:	7019      	strb	r1, [r3, #0]
 8007984:	e7c5      	b.n	8007912 <_puts_r+0x42>
 8007986:	4622      	mov	r2, r4
 8007988:	4628      	mov	r0, r5
 800798a:	f000 fee9 	bl	8008760 <__swbuf_r>
 800798e:	3001      	adds	r0, #1
 8007990:	d1bf      	bne.n	8007912 <_puts_r+0x42>
 8007992:	e7df      	b.n	8007954 <_puts_r+0x84>
 8007994:	6823      	ldr	r3, [r4, #0]
 8007996:	250a      	movs	r5, #10
 8007998:	1c5a      	adds	r2, r3, #1
 800799a:	6022      	str	r2, [r4, #0]
 800799c:	701d      	strb	r5, [r3, #0]
 800799e:	e7db      	b.n	8007958 <_puts_r+0x88>
 80079a0:	0800b88c 	.word	0x0800b88c
 80079a4:	0800b8ac 	.word	0x0800b8ac
 80079a8:	0800b86c 	.word	0x0800b86c

080079ac <puts>:
 80079ac:	4b02      	ldr	r3, [pc, #8]	; (80079b8 <puts+0xc>)
 80079ae:	4601      	mov	r1, r0
 80079b0:	6818      	ldr	r0, [r3, #0]
 80079b2:	f7ff bf8d 	b.w	80078d0 <_puts_r>
 80079b6:	bf00      	nop
 80079b8:	200000fc 	.word	0x200000fc

080079bc <nanf>:
 80079bc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80079c4 <nanf+0x8>
 80079c0:	4770      	bx	lr
 80079c2:	bf00      	nop
 80079c4:	7fc00000 	.word	0x7fc00000

080079c8 <siprintf>:
 80079c8:	b40e      	push	{r1, r2, r3}
 80079ca:	b500      	push	{lr}
 80079cc:	b09c      	sub	sp, #112	; 0x70
 80079ce:	ab1d      	add	r3, sp, #116	; 0x74
 80079d0:	9002      	str	r0, [sp, #8]
 80079d2:	9006      	str	r0, [sp, #24]
 80079d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80079d8:	4809      	ldr	r0, [pc, #36]	; (8007a00 <siprintf+0x38>)
 80079da:	9107      	str	r1, [sp, #28]
 80079dc:	9104      	str	r1, [sp, #16]
 80079de:	4909      	ldr	r1, [pc, #36]	; (8007a04 <siprintf+0x3c>)
 80079e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80079e4:	9105      	str	r1, [sp, #20]
 80079e6:	6800      	ldr	r0, [r0, #0]
 80079e8:	9301      	str	r3, [sp, #4]
 80079ea:	a902      	add	r1, sp, #8
 80079ec:	f003 f9b2 	bl	800ad54 <_svfiprintf_r>
 80079f0:	9b02      	ldr	r3, [sp, #8]
 80079f2:	2200      	movs	r2, #0
 80079f4:	701a      	strb	r2, [r3, #0]
 80079f6:	b01c      	add	sp, #112	; 0x70
 80079f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80079fc:	b003      	add	sp, #12
 80079fe:	4770      	bx	lr
 8007a00:	200000fc 	.word	0x200000fc
 8007a04:	ffff0208 	.word	0xffff0208

08007a08 <sulp>:
 8007a08:	b570      	push	{r4, r5, r6, lr}
 8007a0a:	4604      	mov	r4, r0
 8007a0c:	460d      	mov	r5, r1
 8007a0e:	ec45 4b10 	vmov	d0, r4, r5
 8007a12:	4616      	mov	r6, r2
 8007a14:	f002 fefc 	bl	800a810 <__ulp>
 8007a18:	ec51 0b10 	vmov	r0, r1, d0
 8007a1c:	b17e      	cbz	r6, 8007a3e <sulp+0x36>
 8007a1e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007a22:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	dd09      	ble.n	8007a3e <sulp+0x36>
 8007a2a:	051b      	lsls	r3, r3, #20
 8007a2c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007a30:	2400      	movs	r4, #0
 8007a32:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007a36:	4622      	mov	r2, r4
 8007a38:	462b      	mov	r3, r5
 8007a3a:	f7f8 fde5 	bl	8000608 <__aeabi_dmul>
 8007a3e:	bd70      	pop	{r4, r5, r6, pc}

08007a40 <_strtod_l>:
 8007a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a44:	ed2d 8b02 	vpush	{d8}
 8007a48:	b09d      	sub	sp, #116	; 0x74
 8007a4a:	461f      	mov	r7, r3
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	9318      	str	r3, [sp, #96]	; 0x60
 8007a50:	4ba2      	ldr	r3, [pc, #648]	; (8007cdc <_strtod_l+0x29c>)
 8007a52:	9213      	str	r2, [sp, #76]	; 0x4c
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	9305      	str	r3, [sp, #20]
 8007a58:	4604      	mov	r4, r0
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	4688      	mov	r8, r1
 8007a5e:	f7f8 fbbf 	bl	80001e0 <strlen>
 8007a62:	f04f 0a00 	mov.w	sl, #0
 8007a66:	4605      	mov	r5, r0
 8007a68:	f04f 0b00 	mov.w	fp, #0
 8007a6c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007a70:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007a72:	781a      	ldrb	r2, [r3, #0]
 8007a74:	2a2b      	cmp	r2, #43	; 0x2b
 8007a76:	d04e      	beq.n	8007b16 <_strtod_l+0xd6>
 8007a78:	d83b      	bhi.n	8007af2 <_strtod_l+0xb2>
 8007a7a:	2a0d      	cmp	r2, #13
 8007a7c:	d834      	bhi.n	8007ae8 <_strtod_l+0xa8>
 8007a7e:	2a08      	cmp	r2, #8
 8007a80:	d834      	bhi.n	8007aec <_strtod_l+0xac>
 8007a82:	2a00      	cmp	r2, #0
 8007a84:	d03e      	beq.n	8007b04 <_strtod_l+0xc4>
 8007a86:	2300      	movs	r3, #0
 8007a88:	930a      	str	r3, [sp, #40]	; 0x28
 8007a8a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007a8c:	7833      	ldrb	r3, [r6, #0]
 8007a8e:	2b30      	cmp	r3, #48	; 0x30
 8007a90:	f040 80b0 	bne.w	8007bf4 <_strtod_l+0x1b4>
 8007a94:	7873      	ldrb	r3, [r6, #1]
 8007a96:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007a9a:	2b58      	cmp	r3, #88	; 0x58
 8007a9c:	d168      	bne.n	8007b70 <_strtod_l+0x130>
 8007a9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007aa0:	9301      	str	r3, [sp, #4]
 8007aa2:	ab18      	add	r3, sp, #96	; 0x60
 8007aa4:	9702      	str	r7, [sp, #8]
 8007aa6:	9300      	str	r3, [sp, #0]
 8007aa8:	4a8d      	ldr	r2, [pc, #564]	; (8007ce0 <_strtod_l+0x2a0>)
 8007aaa:	ab19      	add	r3, sp, #100	; 0x64
 8007aac:	a917      	add	r1, sp, #92	; 0x5c
 8007aae:	4620      	mov	r0, r4
 8007ab0:	f001 ffae 	bl	8009a10 <__gethex>
 8007ab4:	f010 0707 	ands.w	r7, r0, #7
 8007ab8:	4605      	mov	r5, r0
 8007aba:	d005      	beq.n	8007ac8 <_strtod_l+0x88>
 8007abc:	2f06      	cmp	r7, #6
 8007abe:	d12c      	bne.n	8007b1a <_strtod_l+0xda>
 8007ac0:	3601      	adds	r6, #1
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	9617      	str	r6, [sp, #92]	; 0x5c
 8007ac6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ac8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	f040 8590 	bne.w	80085f0 <_strtod_l+0xbb0>
 8007ad0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ad2:	b1eb      	cbz	r3, 8007b10 <_strtod_l+0xd0>
 8007ad4:	4652      	mov	r2, sl
 8007ad6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007ada:	ec43 2b10 	vmov	d0, r2, r3
 8007ade:	b01d      	add	sp, #116	; 0x74
 8007ae0:	ecbd 8b02 	vpop	{d8}
 8007ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ae8:	2a20      	cmp	r2, #32
 8007aea:	d1cc      	bne.n	8007a86 <_strtod_l+0x46>
 8007aec:	3301      	adds	r3, #1
 8007aee:	9317      	str	r3, [sp, #92]	; 0x5c
 8007af0:	e7be      	b.n	8007a70 <_strtod_l+0x30>
 8007af2:	2a2d      	cmp	r2, #45	; 0x2d
 8007af4:	d1c7      	bne.n	8007a86 <_strtod_l+0x46>
 8007af6:	2201      	movs	r2, #1
 8007af8:	920a      	str	r2, [sp, #40]	; 0x28
 8007afa:	1c5a      	adds	r2, r3, #1
 8007afc:	9217      	str	r2, [sp, #92]	; 0x5c
 8007afe:	785b      	ldrb	r3, [r3, #1]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d1c2      	bne.n	8007a8a <_strtod_l+0x4a>
 8007b04:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007b06:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	f040 856e 	bne.w	80085ec <_strtod_l+0xbac>
 8007b10:	4652      	mov	r2, sl
 8007b12:	465b      	mov	r3, fp
 8007b14:	e7e1      	b.n	8007ada <_strtod_l+0x9a>
 8007b16:	2200      	movs	r2, #0
 8007b18:	e7ee      	b.n	8007af8 <_strtod_l+0xb8>
 8007b1a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007b1c:	b13a      	cbz	r2, 8007b2e <_strtod_l+0xee>
 8007b1e:	2135      	movs	r1, #53	; 0x35
 8007b20:	a81a      	add	r0, sp, #104	; 0x68
 8007b22:	f002 ff80 	bl	800aa26 <__copybits>
 8007b26:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007b28:	4620      	mov	r0, r4
 8007b2a:	f002 fb3f 	bl	800a1ac <_Bfree>
 8007b2e:	3f01      	subs	r7, #1
 8007b30:	2f04      	cmp	r7, #4
 8007b32:	d806      	bhi.n	8007b42 <_strtod_l+0x102>
 8007b34:	e8df f007 	tbb	[pc, r7]
 8007b38:	1714030a 	.word	0x1714030a
 8007b3c:	0a          	.byte	0x0a
 8007b3d:	00          	.byte	0x00
 8007b3e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8007b42:	0728      	lsls	r0, r5, #28
 8007b44:	d5c0      	bpl.n	8007ac8 <_strtod_l+0x88>
 8007b46:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007b4a:	e7bd      	b.n	8007ac8 <_strtod_l+0x88>
 8007b4c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007b50:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007b52:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007b56:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007b5a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007b5e:	e7f0      	b.n	8007b42 <_strtod_l+0x102>
 8007b60:	f8df b180 	ldr.w	fp, [pc, #384]	; 8007ce4 <_strtod_l+0x2a4>
 8007b64:	e7ed      	b.n	8007b42 <_strtod_l+0x102>
 8007b66:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007b6a:	f04f 3aff 	mov.w	sl, #4294967295
 8007b6e:	e7e8      	b.n	8007b42 <_strtod_l+0x102>
 8007b70:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007b72:	1c5a      	adds	r2, r3, #1
 8007b74:	9217      	str	r2, [sp, #92]	; 0x5c
 8007b76:	785b      	ldrb	r3, [r3, #1]
 8007b78:	2b30      	cmp	r3, #48	; 0x30
 8007b7a:	d0f9      	beq.n	8007b70 <_strtod_l+0x130>
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d0a3      	beq.n	8007ac8 <_strtod_l+0x88>
 8007b80:	2301      	movs	r3, #1
 8007b82:	f04f 0900 	mov.w	r9, #0
 8007b86:	9304      	str	r3, [sp, #16]
 8007b88:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007b8a:	9308      	str	r3, [sp, #32]
 8007b8c:	f8cd 901c 	str.w	r9, [sp, #28]
 8007b90:	464f      	mov	r7, r9
 8007b92:	220a      	movs	r2, #10
 8007b94:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007b96:	7806      	ldrb	r6, [r0, #0]
 8007b98:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007b9c:	b2d9      	uxtb	r1, r3
 8007b9e:	2909      	cmp	r1, #9
 8007ba0:	d92a      	bls.n	8007bf8 <_strtod_l+0x1b8>
 8007ba2:	9905      	ldr	r1, [sp, #20]
 8007ba4:	462a      	mov	r2, r5
 8007ba6:	f003 fa32 	bl	800b00e <strncmp>
 8007baa:	b398      	cbz	r0, 8007c14 <_strtod_l+0x1d4>
 8007bac:	2000      	movs	r0, #0
 8007bae:	4632      	mov	r2, r6
 8007bb0:	463d      	mov	r5, r7
 8007bb2:	9005      	str	r0, [sp, #20]
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	2a65      	cmp	r2, #101	; 0x65
 8007bb8:	d001      	beq.n	8007bbe <_strtod_l+0x17e>
 8007bba:	2a45      	cmp	r2, #69	; 0x45
 8007bbc:	d118      	bne.n	8007bf0 <_strtod_l+0x1b0>
 8007bbe:	b91d      	cbnz	r5, 8007bc8 <_strtod_l+0x188>
 8007bc0:	9a04      	ldr	r2, [sp, #16]
 8007bc2:	4302      	orrs	r2, r0
 8007bc4:	d09e      	beq.n	8007b04 <_strtod_l+0xc4>
 8007bc6:	2500      	movs	r5, #0
 8007bc8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8007bcc:	f108 0201 	add.w	r2, r8, #1
 8007bd0:	9217      	str	r2, [sp, #92]	; 0x5c
 8007bd2:	f898 2001 	ldrb.w	r2, [r8, #1]
 8007bd6:	2a2b      	cmp	r2, #43	; 0x2b
 8007bd8:	d075      	beq.n	8007cc6 <_strtod_l+0x286>
 8007bda:	2a2d      	cmp	r2, #45	; 0x2d
 8007bdc:	d07b      	beq.n	8007cd6 <_strtod_l+0x296>
 8007bde:	f04f 0c00 	mov.w	ip, #0
 8007be2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007be6:	2909      	cmp	r1, #9
 8007be8:	f240 8082 	bls.w	8007cf0 <_strtod_l+0x2b0>
 8007bec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007bf0:	2600      	movs	r6, #0
 8007bf2:	e09d      	b.n	8007d30 <_strtod_l+0x2f0>
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	e7c4      	b.n	8007b82 <_strtod_l+0x142>
 8007bf8:	2f08      	cmp	r7, #8
 8007bfa:	bfd8      	it	le
 8007bfc:	9907      	ldrle	r1, [sp, #28]
 8007bfe:	f100 0001 	add.w	r0, r0, #1
 8007c02:	bfda      	itte	le
 8007c04:	fb02 3301 	mlale	r3, r2, r1, r3
 8007c08:	9307      	strle	r3, [sp, #28]
 8007c0a:	fb02 3909 	mlagt	r9, r2, r9, r3
 8007c0e:	3701      	adds	r7, #1
 8007c10:	9017      	str	r0, [sp, #92]	; 0x5c
 8007c12:	e7bf      	b.n	8007b94 <_strtod_l+0x154>
 8007c14:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007c16:	195a      	adds	r2, r3, r5
 8007c18:	9217      	str	r2, [sp, #92]	; 0x5c
 8007c1a:	5d5a      	ldrb	r2, [r3, r5]
 8007c1c:	2f00      	cmp	r7, #0
 8007c1e:	d037      	beq.n	8007c90 <_strtod_l+0x250>
 8007c20:	9005      	str	r0, [sp, #20]
 8007c22:	463d      	mov	r5, r7
 8007c24:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007c28:	2b09      	cmp	r3, #9
 8007c2a:	d912      	bls.n	8007c52 <_strtod_l+0x212>
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	e7c2      	b.n	8007bb6 <_strtod_l+0x176>
 8007c30:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007c32:	1c5a      	adds	r2, r3, #1
 8007c34:	9217      	str	r2, [sp, #92]	; 0x5c
 8007c36:	785a      	ldrb	r2, [r3, #1]
 8007c38:	3001      	adds	r0, #1
 8007c3a:	2a30      	cmp	r2, #48	; 0x30
 8007c3c:	d0f8      	beq.n	8007c30 <_strtod_l+0x1f0>
 8007c3e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007c42:	2b08      	cmp	r3, #8
 8007c44:	f200 84d9 	bhi.w	80085fa <_strtod_l+0xbba>
 8007c48:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007c4a:	9005      	str	r0, [sp, #20]
 8007c4c:	2000      	movs	r0, #0
 8007c4e:	9308      	str	r3, [sp, #32]
 8007c50:	4605      	mov	r5, r0
 8007c52:	3a30      	subs	r2, #48	; 0x30
 8007c54:	f100 0301 	add.w	r3, r0, #1
 8007c58:	d014      	beq.n	8007c84 <_strtod_l+0x244>
 8007c5a:	9905      	ldr	r1, [sp, #20]
 8007c5c:	4419      	add	r1, r3
 8007c5e:	9105      	str	r1, [sp, #20]
 8007c60:	462b      	mov	r3, r5
 8007c62:	eb00 0e05 	add.w	lr, r0, r5
 8007c66:	210a      	movs	r1, #10
 8007c68:	4573      	cmp	r3, lr
 8007c6a:	d113      	bne.n	8007c94 <_strtod_l+0x254>
 8007c6c:	182b      	adds	r3, r5, r0
 8007c6e:	2b08      	cmp	r3, #8
 8007c70:	f105 0501 	add.w	r5, r5, #1
 8007c74:	4405      	add	r5, r0
 8007c76:	dc1c      	bgt.n	8007cb2 <_strtod_l+0x272>
 8007c78:	9907      	ldr	r1, [sp, #28]
 8007c7a:	230a      	movs	r3, #10
 8007c7c:	fb03 2301 	mla	r3, r3, r1, r2
 8007c80:	9307      	str	r3, [sp, #28]
 8007c82:	2300      	movs	r3, #0
 8007c84:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007c86:	1c51      	adds	r1, r2, #1
 8007c88:	9117      	str	r1, [sp, #92]	; 0x5c
 8007c8a:	7852      	ldrb	r2, [r2, #1]
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	e7c9      	b.n	8007c24 <_strtod_l+0x1e4>
 8007c90:	4638      	mov	r0, r7
 8007c92:	e7d2      	b.n	8007c3a <_strtod_l+0x1fa>
 8007c94:	2b08      	cmp	r3, #8
 8007c96:	dc04      	bgt.n	8007ca2 <_strtod_l+0x262>
 8007c98:	9e07      	ldr	r6, [sp, #28]
 8007c9a:	434e      	muls	r6, r1
 8007c9c:	9607      	str	r6, [sp, #28]
 8007c9e:	3301      	adds	r3, #1
 8007ca0:	e7e2      	b.n	8007c68 <_strtod_l+0x228>
 8007ca2:	f103 0c01 	add.w	ip, r3, #1
 8007ca6:	f1bc 0f10 	cmp.w	ip, #16
 8007caa:	bfd8      	it	le
 8007cac:	fb01 f909 	mulle.w	r9, r1, r9
 8007cb0:	e7f5      	b.n	8007c9e <_strtod_l+0x25e>
 8007cb2:	2d10      	cmp	r5, #16
 8007cb4:	bfdc      	itt	le
 8007cb6:	230a      	movle	r3, #10
 8007cb8:	fb03 2909 	mlale	r9, r3, r9, r2
 8007cbc:	e7e1      	b.n	8007c82 <_strtod_l+0x242>
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	9305      	str	r3, [sp, #20]
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	e77c      	b.n	8007bc0 <_strtod_l+0x180>
 8007cc6:	f04f 0c00 	mov.w	ip, #0
 8007cca:	f108 0202 	add.w	r2, r8, #2
 8007cce:	9217      	str	r2, [sp, #92]	; 0x5c
 8007cd0:	f898 2002 	ldrb.w	r2, [r8, #2]
 8007cd4:	e785      	b.n	8007be2 <_strtod_l+0x1a2>
 8007cd6:	f04f 0c01 	mov.w	ip, #1
 8007cda:	e7f6      	b.n	8007cca <_strtod_l+0x28a>
 8007cdc:	0800b934 	.word	0x0800b934
 8007ce0:	0800b688 	.word	0x0800b688
 8007ce4:	7ff00000 	.word	0x7ff00000
 8007ce8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007cea:	1c51      	adds	r1, r2, #1
 8007cec:	9117      	str	r1, [sp, #92]	; 0x5c
 8007cee:	7852      	ldrb	r2, [r2, #1]
 8007cf0:	2a30      	cmp	r2, #48	; 0x30
 8007cf2:	d0f9      	beq.n	8007ce8 <_strtod_l+0x2a8>
 8007cf4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007cf8:	2908      	cmp	r1, #8
 8007cfa:	f63f af79 	bhi.w	8007bf0 <_strtod_l+0x1b0>
 8007cfe:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007d02:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007d04:	9206      	str	r2, [sp, #24]
 8007d06:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007d08:	1c51      	adds	r1, r2, #1
 8007d0a:	9117      	str	r1, [sp, #92]	; 0x5c
 8007d0c:	7852      	ldrb	r2, [r2, #1]
 8007d0e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8007d12:	2e09      	cmp	r6, #9
 8007d14:	d937      	bls.n	8007d86 <_strtod_l+0x346>
 8007d16:	9e06      	ldr	r6, [sp, #24]
 8007d18:	1b89      	subs	r1, r1, r6
 8007d1a:	2908      	cmp	r1, #8
 8007d1c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007d20:	dc02      	bgt.n	8007d28 <_strtod_l+0x2e8>
 8007d22:	4576      	cmp	r6, lr
 8007d24:	bfa8      	it	ge
 8007d26:	4676      	movge	r6, lr
 8007d28:	f1bc 0f00 	cmp.w	ip, #0
 8007d2c:	d000      	beq.n	8007d30 <_strtod_l+0x2f0>
 8007d2e:	4276      	negs	r6, r6
 8007d30:	2d00      	cmp	r5, #0
 8007d32:	d14d      	bne.n	8007dd0 <_strtod_l+0x390>
 8007d34:	9904      	ldr	r1, [sp, #16]
 8007d36:	4301      	orrs	r1, r0
 8007d38:	f47f aec6 	bne.w	8007ac8 <_strtod_l+0x88>
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	f47f aee1 	bne.w	8007b04 <_strtod_l+0xc4>
 8007d42:	2a69      	cmp	r2, #105	; 0x69
 8007d44:	d027      	beq.n	8007d96 <_strtod_l+0x356>
 8007d46:	dc24      	bgt.n	8007d92 <_strtod_l+0x352>
 8007d48:	2a49      	cmp	r2, #73	; 0x49
 8007d4a:	d024      	beq.n	8007d96 <_strtod_l+0x356>
 8007d4c:	2a4e      	cmp	r2, #78	; 0x4e
 8007d4e:	f47f aed9 	bne.w	8007b04 <_strtod_l+0xc4>
 8007d52:	499f      	ldr	r1, [pc, #636]	; (8007fd0 <_strtod_l+0x590>)
 8007d54:	a817      	add	r0, sp, #92	; 0x5c
 8007d56:	f002 f8b3 	bl	8009ec0 <__match>
 8007d5a:	2800      	cmp	r0, #0
 8007d5c:	f43f aed2 	beq.w	8007b04 <_strtod_l+0xc4>
 8007d60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007d62:	781b      	ldrb	r3, [r3, #0]
 8007d64:	2b28      	cmp	r3, #40	; 0x28
 8007d66:	d12d      	bne.n	8007dc4 <_strtod_l+0x384>
 8007d68:	499a      	ldr	r1, [pc, #616]	; (8007fd4 <_strtod_l+0x594>)
 8007d6a:	aa1a      	add	r2, sp, #104	; 0x68
 8007d6c:	a817      	add	r0, sp, #92	; 0x5c
 8007d6e:	f002 f8bb 	bl	8009ee8 <__hexnan>
 8007d72:	2805      	cmp	r0, #5
 8007d74:	d126      	bne.n	8007dc4 <_strtod_l+0x384>
 8007d76:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007d78:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8007d7c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007d80:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007d84:	e6a0      	b.n	8007ac8 <_strtod_l+0x88>
 8007d86:	210a      	movs	r1, #10
 8007d88:	fb01 2e0e 	mla	lr, r1, lr, r2
 8007d8c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007d90:	e7b9      	b.n	8007d06 <_strtod_l+0x2c6>
 8007d92:	2a6e      	cmp	r2, #110	; 0x6e
 8007d94:	e7db      	b.n	8007d4e <_strtod_l+0x30e>
 8007d96:	4990      	ldr	r1, [pc, #576]	; (8007fd8 <_strtod_l+0x598>)
 8007d98:	a817      	add	r0, sp, #92	; 0x5c
 8007d9a:	f002 f891 	bl	8009ec0 <__match>
 8007d9e:	2800      	cmp	r0, #0
 8007da0:	f43f aeb0 	beq.w	8007b04 <_strtod_l+0xc4>
 8007da4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007da6:	498d      	ldr	r1, [pc, #564]	; (8007fdc <_strtod_l+0x59c>)
 8007da8:	3b01      	subs	r3, #1
 8007daa:	a817      	add	r0, sp, #92	; 0x5c
 8007dac:	9317      	str	r3, [sp, #92]	; 0x5c
 8007dae:	f002 f887 	bl	8009ec0 <__match>
 8007db2:	b910      	cbnz	r0, 8007dba <_strtod_l+0x37a>
 8007db4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007db6:	3301      	adds	r3, #1
 8007db8:	9317      	str	r3, [sp, #92]	; 0x5c
 8007dba:	f8df b230 	ldr.w	fp, [pc, #560]	; 8007fec <_strtod_l+0x5ac>
 8007dbe:	f04f 0a00 	mov.w	sl, #0
 8007dc2:	e681      	b.n	8007ac8 <_strtod_l+0x88>
 8007dc4:	4886      	ldr	r0, [pc, #536]	; (8007fe0 <_strtod_l+0x5a0>)
 8007dc6:	f003 f8c7 	bl	800af58 <nan>
 8007dca:	ec5b ab10 	vmov	sl, fp, d0
 8007dce:	e67b      	b.n	8007ac8 <_strtod_l+0x88>
 8007dd0:	9b05      	ldr	r3, [sp, #20]
 8007dd2:	9807      	ldr	r0, [sp, #28]
 8007dd4:	1af3      	subs	r3, r6, r3
 8007dd6:	2f00      	cmp	r7, #0
 8007dd8:	bf08      	it	eq
 8007dda:	462f      	moveq	r7, r5
 8007ddc:	2d10      	cmp	r5, #16
 8007dde:	9306      	str	r3, [sp, #24]
 8007de0:	46a8      	mov	r8, r5
 8007de2:	bfa8      	it	ge
 8007de4:	f04f 0810 	movge.w	r8, #16
 8007de8:	f7f8 fb94 	bl	8000514 <__aeabi_ui2d>
 8007dec:	2d09      	cmp	r5, #9
 8007dee:	4682      	mov	sl, r0
 8007df0:	468b      	mov	fp, r1
 8007df2:	dd13      	ble.n	8007e1c <_strtod_l+0x3dc>
 8007df4:	4b7b      	ldr	r3, [pc, #492]	; (8007fe4 <_strtod_l+0x5a4>)
 8007df6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007dfa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007dfe:	f7f8 fc03 	bl	8000608 <__aeabi_dmul>
 8007e02:	4682      	mov	sl, r0
 8007e04:	4648      	mov	r0, r9
 8007e06:	468b      	mov	fp, r1
 8007e08:	f7f8 fb84 	bl	8000514 <__aeabi_ui2d>
 8007e0c:	4602      	mov	r2, r0
 8007e0e:	460b      	mov	r3, r1
 8007e10:	4650      	mov	r0, sl
 8007e12:	4659      	mov	r1, fp
 8007e14:	f7f8 fa42 	bl	800029c <__adddf3>
 8007e18:	4682      	mov	sl, r0
 8007e1a:	468b      	mov	fp, r1
 8007e1c:	2d0f      	cmp	r5, #15
 8007e1e:	dc38      	bgt.n	8007e92 <_strtod_l+0x452>
 8007e20:	9b06      	ldr	r3, [sp, #24]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	f43f ae50 	beq.w	8007ac8 <_strtod_l+0x88>
 8007e28:	dd24      	ble.n	8007e74 <_strtod_l+0x434>
 8007e2a:	2b16      	cmp	r3, #22
 8007e2c:	dc0b      	bgt.n	8007e46 <_strtod_l+0x406>
 8007e2e:	496d      	ldr	r1, [pc, #436]	; (8007fe4 <_strtod_l+0x5a4>)
 8007e30:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007e34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e38:	4652      	mov	r2, sl
 8007e3a:	465b      	mov	r3, fp
 8007e3c:	f7f8 fbe4 	bl	8000608 <__aeabi_dmul>
 8007e40:	4682      	mov	sl, r0
 8007e42:	468b      	mov	fp, r1
 8007e44:	e640      	b.n	8007ac8 <_strtod_l+0x88>
 8007e46:	9a06      	ldr	r2, [sp, #24]
 8007e48:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	db20      	blt.n	8007e92 <_strtod_l+0x452>
 8007e50:	4c64      	ldr	r4, [pc, #400]	; (8007fe4 <_strtod_l+0x5a4>)
 8007e52:	f1c5 050f 	rsb	r5, r5, #15
 8007e56:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007e5a:	4652      	mov	r2, sl
 8007e5c:	465b      	mov	r3, fp
 8007e5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e62:	f7f8 fbd1 	bl	8000608 <__aeabi_dmul>
 8007e66:	9b06      	ldr	r3, [sp, #24]
 8007e68:	1b5d      	subs	r5, r3, r5
 8007e6a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007e6e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007e72:	e7e3      	b.n	8007e3c <_strtod_l+0x3fc>
 8007e74:	9b06      	ldr	r3, [sp, #24]
 8007e76:	3316      	adds	r3, #22
 8007e78:	db0b      	blt.n	8007e92 <_strtod_l+0x452>
 8007e7a:	9b05      	ldr	r3, [sp, #20]
 8007e7c:	1b9e      	subs	r6, r3, r6
 8007e7e:	4b59      	ldr	r3, [pc, #356]	; (8007fe4 <_strtod_l+0x5a4>)
 8007e80:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8007e84:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007e88:	4650      	mov	r0, sl
 8007e8a:	4659      	mov	r1, fp
 8007e8c:	f7f8 fce6 	bl	800085c <__aeabi_ddiv>
 8007e90:	e7d6      	b.n	8007e40 <_strtod_l+0x400>
 8007e92:	9b06      	ldr	r3, [sp, #24]
 8007e94:	eba5 0808 	sub.w	r8, r5, r8
 8007e98:	4498      	add	r8, r3
 8007e9a:	f1b8 0f00 	cmp.w	r8, #0
 8007e9e:	dd74      	ble.n	8007f8a <_strtod_l+0x54a>
 8007ea0:	f018 030f 	ands.w	r3, r8, #15
 8007ea4:	d00a      	beq.n	8007ebc <_strtod_l+0x47c>
 8007ea6:	494f      	ldr	r1, [pc, #316]	; (8007fe4 <_strtod_l+0x5a4>)
 8007ea8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007eac:	4652      	mov	r2, sl
 8007eae:	465b      	mov	r3, fp
 8007eb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007eb4:	f7f8 fba8 	bl	8000608 <__aeabi_dmul>
 8007eb8:	4682      	mov	sl, r0
 8007eba:	468b      	mov	fp, r1
 8007ebc:	f038 080f 	bics.w	r8, r8, #15
 8007ec0:	d04f      	beq.n	8007f62 <_strtod_l+0x522>
 8007ec2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007ec6:	dd22      	ble.n	8007f0e <_strtod_l+0x4ce>
 8007ec8:	2500      	movs	r5, #0
 8007eca:	462e      	mov	r6, r5
 8007ecc:	9507      	str	r5, [sp, #28]
 8007ece:	9505      	str	r5, [sp, #20]
 8007ed0:	2322      	movs	r3, #34	; 0x22
 8007ed2:	f8df b118 	ldr.w	fp, [pc, #280]	; 8007fec <_strtod_l+0x5ac>
 8007ed6:	6023      	str	r3, [r4, #0]
 8007ed8:	f04f 0a00 	mov.w	sl, #0
 8007edc:	9b07      	ldr	r3, [sp, #28]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	f43f adf2 	beq.w	8007ac8 <_strtod_l+0x88>
 8007ee4:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007ee6:	4620      	mov	r0, r4
 8007ee8:	f002 f960 	bl	800a1ac <_Bfree>
 8007eec:	9905      	ldr	r1, [sp, #20]
 8007eee:	4620      	mov	r0, r4
 8007ef0:	f002 f95c 	bl	800a1ac <_Bfree>
 8007ef4:	4631      	mov	r1, r6
 8007ef6:	4620      	mov	r0, r4
 8007ef8:	f002 f958 	bl	800a1ac <_Bfree>
 8007efc:	9907      	ldr	r1, [sp, #28]
 8007efe:	4620      	mov	r0, r4
 8007f00:	f002 f954 	bl	800a1ac <_Bfree>
 8007f04:	4629      	mov	r1, r5
 8007f06:	4620      	mov	r0, r4
 8007f08:	f002 f950 	bl	800a1ac <_Bfree>
 8007f0c:	e5dc      	b.n	8007ac8 <_strtod_l+0x88>
 8007f0e:	4b36      	ldr	r3, [pc, #216]	; (8007fe8 <_strtod_l+0x5a8>)
 8007f10:	9304      	str	r3, [sp, #16]
 8007f12:	2300      	movs	r3, #0
 8007f14:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007f18:	4650      	mov	r0, sl
 8007f1a:	4659      	mov	r1, fp
 8007f1c:	4699      	mov	r9, r3
 8007f1e:	f1b8 0f01 	cmp.w	r8, #1
 8007f22:	dc21      	bgt.n	8007f68 <_strtod_l+0x528>
 8007f24:	b10b      	cbz	r3, 8007f2a <_strtod_l+0x4ea>
 8007f26:	4682      	mov	sl, r0
 8007f28:	468b      	mov	fp, r1
 8007f2a:	4b2f      	ldr	r3, [pc, #188]	; (8007fe8 <_strtod_l+0x5a8>)
 8007f2c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007f30:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007f34:	4652      	mov	r2, sl
 8007f36:	465b      	mov	r3, fp
 8007f38:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007f3c:	f7f8 fb64 	bl	8000608 <__aeabi_dmul>
 8007f40:	4b2a      	ldr	r3, [pc, #168]	; (8007fec <_strtod_l+0x5ac>)
 8007f42:	460a      	mov	r2, r1
 8007f44:	400b      	ands	r3, r1
 8007f46:	492a      	ldr	r1, [pc, #168]	; (8007ff0 <_strtod_l+0x5b0>)
 8007f48:	428b      	cmp	r3, r1
 8007f4a:	4682      	mov	sl, r0
 8007f4c:	d8bc      	bhi.n	8007ec8 <_strtod_l+0x488>
 8007f4e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007f52:	428b      	cmp	r3, r1
 8007f54:	bf86      	itte	hi
 8007f56:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8007ff4 <_strtod_l+0x5b4>
 8007f5a:	f04f 3aff 	movhi.w	sl, #4294967295
 8007f5e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007f62:	2300      	movs	r3, #0
 8007f64:	9304      	str	r3, [sp, #16]
 8007f66:	e084      	b.n	8008072 <_strtod_l+0x632>
 8007f68:	f018 0f01 	tst.w	r8, #1
 8007f6c:	d005      	beq.n	8007f7a <_strtod_l+0x53a>
 8007f6e:	9b04      	ldr	r3, [sp, #16]
 8007f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f74:	f7f8 fb48 	bl	8000608 <__aeabi_dmul>
 8007f78:	2301      	movs	r3, #1
 8007f7a:	9a04      	ldr	r2, [sp, #16]
 8007f7c:	3208      	adds	r2, #8
 8007f7e:	f109 0901 	add.w	r9, r9, #1
 8007f82:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007f86:	9204      	str	r2, [sp, #16]
 8007f88:	e7c9      	b.n	8007f1e <_strtod_l+0x4de>
 8007f8a:	d0ea      	beq.n	8007f62 <_strtod_l+0x522>
 8007f8c:	f1c8 0800 	rsb	r8, r8, #0
 8007f90:	f018 020f 	ands.w	r2, r8, #15
 8007f94:	d00a      	beq.n	8007fac <_strtod_l+0x56c>
 8007f96:	4b13      	ldr	r3, [pc, #76]	; (8007fe4 <_strtod_l+0x5a4>)
 8007f98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f9c:	4650      	mov	r0, sl
 8007f9e:	4659      	mov	r1, fp
 8007fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa4:	f7f8 fc5a 	bl	800085c <__aeabi_ddiv>
 8007fa8:	4682      	mov	sl, r0
 8007faa:	468b      	mov	fp, r1
 8007fac:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007fb0:	d0d7      	beq.n	8007f62 <_strtod_l+0x522>
 8007fb2:	f1b8 0f1f 	cmp.w	r8, #31
 8007fb6:	dd1f      	ble.n	8007ff8 <_strtod_l+0x5b8>
 8007fb8:	2500      	movs	r5, #0
 8007fba:	462e      	mov	r6, r5
 8007fbc:	9507      	str	r5, [sp, #28]
 8007fbe:	9505      	str	r5, [sp, #20]
 8007fc0:	2322      	movs	r3, #34	; 0x22
 8007fc2:	f04f 0a00 	mov.w	sl, #0
 8007fc6:	f04f 0b00 	mov.w	fp, #0
 8007fca:	6023      	str	r3, [r4, #0]
 8007fcc:	e786      	b.n	8007edc <_strtod_l+0x49c>
 8007fce:	bf00      	nop
 8007fd0:	0800b659 	.word	0x0800b659
 8007fd4:	0800b69c 	.word	0x0800b69c
 8007fd8:	0800b651 	.word	0x0800b651
 8007fdc:	0800b7dc 	.word	0x0800b7dc
 8007fe0:	0800baf0 	.word	0x0800baf0
 8007fe4:	0800b9d0 	.word	0x0800b9d0
 8007fe8:	0800b9a8 	.word	0x0800b9a8
 8007fec:	7ff00000 	.word	0x7ff00000
 8007ff0:	7ca00000 	.word	0x7ca00000
 8007ff4:	7fefffff 	.word	0x7fefffff
 8007ff8:	f018 0310 	ands.w	r3, r8, #16
 8007ffc:	bf18      	it	ne
 8007ffe:	236a      	movne	r3, #106	; 0x6a
 8008000:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80083b0 <_strtod_l+0x970>
 8008004:	9304      	str	r3, [sp, #16]
 8008006:	4650      	mov	r0, sl
 8008008:	4659      	mov	r1, fp
 800800a:	2300      	movs	r3, #0
 800800c:	f018 0f01 	tst.w	r8, #1
 8008010:	d004      	beq.n	800801c <_strtod_l+0x5dc>
 8008012:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008016:	f7f8 faf7 	bl	8000608 <__aeabi_dmul>
 800801a:	2301      	movs	r3, #1
 800801c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008020:	f109 0908 	add.w	r9, r9, #8
 8008024:	d1f2      	bne.n	800800c <_strtod_l+0x5cc>
 8008026:	b10b      	cbz	r3, 800802c <_strtod_l+0x5ec>
 8008028:	4682      	mov	sl, r0
 800802a:	468b      	mov	fp, r1
 800802c:	9b04      	ldr	r3, [sp, #16]
 800802e:	b1c3      	cbz	r3, 8008062 <_strtod_l+0x622>
 8008030:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008034:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008038:	2b00      	cmp	r3, #0
 800803a:	4659      	mov	r1, fp
 800803c:	dd11      	ble.n	8008062 <_strtod_l+0x622>
 800803e:	2b1f      	cmp	r3, #31
 8008040:	f340 8124 	ble.w	800828c <_strtod_l+0x84c>
 8008044:	2b34      	cmp	r3, #52	; 0x34
 8008046:	bfde      	ittt	le
 8008048:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800804c:	f04f 33ff 	movle.w	r3, #4294967295
 8008050:	fa03 f202 	lslle.w	r2, r3, r2
 8008054:	f04f 0a00 	mov.w	sl, #0
 8008058:	bfcc      	ite	gt
 800805a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800805e:	ea02 0b01 	andle.w	fp, r2, r1
 8008062:	2200      	movs	r2, #0
 8008064:	2300      	movs	r3, #0
 8008066:	4650      	mov	r0, sl
 8008068:	4659      	mov	r1, fp
 800806a:	f7f8 fd35 	bl	8000ad8 <__aeabi_dcmpeq>
 800806e:	2800      	cmp	r0, #0
 8008070:	d1a2      	bne.n	8007fb8 <_strtod_l+0x578>
 8008072:	9b07      	ldr	r3, [sp, #28]
 8008074:	9300      	str	r3, [sp, #0]
 8008076:	9908      	ldr	r1, [sp, #32]
 8008078:	462b      	mov	r3, r5
 800807a:	463a      	mov	r2, r7
 800807c:	4620      	mov	r0, r4
 800807e:	f002 f8fd 	bl	800a27c <__s2b>
 8008082:	9007      	str	r0, [sp, #28]
 8008084:	2800      	cmp	r0, #0
 8008086:	f43f af1f 	beq.w	8007ec8 <_strtod_l+0x488>
 800808a:	9b05      	ldr	r3, [sp, #20]
 800808c:	1b9e      	subs	r6, r3, r6
 800808e:	9b06      	ldr	r3, [sp, #24]
 8008090:	2b00      	cmp	r3, #0
 8008092:	bfb4      	ite	lt
 8008094:	4633      	movlt	r3, r6
 8008096:	2300      	movge	r3, #0
 8008098:	930c      	str	r3, [sp, #48]	; 0x30
 800809a:	9b06      	ldr	r3, [sp, #24]
 800809c:	2500      	movs	r5, #0
 800809e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80080a2:	9312      	str	r3, [sp, #72]	; 0x48
 80080a4:	462e      	mov	r6, r5
 80080a6:	9b07      	ldr	r3, [sp, #28]
 80080a8:	4620      	mov	r0, r4
 80080aa:	6859      	ldr	r1, [r3, #4]
 80080ac:	f002 f83e 	bl	800a12c <_Balloc>
 80080b0:	9005      	str	r0, [sp, #20]
 80080b2:	2800      	cmp	r0, #0
 80080b4:	f43f af0c 	beq.w	8007ed0 <_strtod_l+0x490>
 80080b8:	9b07      	ldr	r3, [sp, #28]
 80080ba:	691a      	ldr	r2, [r3, #16]
 80080bc:	3202      	adds	r2, #2
 80080be:	f103 010c 	add.w	r1, r3, #12
 80080c2:	0092      	lsls	r2, r2, #2
 80080c4:	300c      	adds	r0, #12
 80080c6:	f7fe fd73 	bl	8006bb0 <memcpy>
 80080ca:	ec4b ab10 	vmov	d0, sl, fp
 80080ce:	aa1a      	add	r2, sp, #104	; 0x68
 80080d0:	a919      	add	r1, sp, #100	; 0x64
 80080d2:	4620      	mov	r0, r4
 80080d4:	f002 fc18 	bl	800a908 <__d2b>
 80080d8:	ec4b ab18 	vmov	d8, sl, fp
 80080dc:	9018      	str	r0, [sp, #96]	; 0x60
 80080de:	2800      	cmp	r0, #0
 80080e0:	f43f aef6 	beq.w	8007ed0 <_strtod_l+0x490>
 80080e4:	2101      	movs	r1, #1
 80080e6:	4620      	mov	r0, r4
 80080e8:	f002 f962 	bl	800a3b0 <__i2b>
 80080ec:	4606      	mov	r6, r0
 80080ee:	2800      	cmp	r0, #0
 80080f0:	f43f aeee 	beq.w	8007ed0 <_strtod_l+0x490>
 80080f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80080f6:	9904      	ldr	r1, [sp, #16]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	bfab      	itete	ge
 80080fc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80080fe:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008100:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008102:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8008106:	bfac      	ite	ge
 8008108:	eb03 0902 	addge.w	r9, r3, r2
 800810c:	1ad7      	sublt	r7, r2, r3
 800810e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008110:	eba3 0801 	sub.w	r8, r3, r1
 8008114:	4490      	add	r8, r2
 8008116:	4ba1      	ldr	r3, [pc, #644]	; (800839c <_strtod_l+0x95c>)
 8008118:	f108 38ff 	add.w	r8, r8, #4294967295
 800811c:	4598      	cmp	r8, r3
 800811e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008122:	f280 80c7 	bge.w	80082b4 <_strtod_l+0x874>
 8008126:	eba3 0308 	sub.w	r3, r3, r8
 800812a:	2b1f      	cmp	r3, #31
 800812c:	eba2 0203 	sub.w	r2, r2, r3
 8008130:	f04f 0101 	mov.w	r1, #1
 8008134:	f300 80b1 	bgt.w	800829a <_strtod_l+0x85a>
 8008138:	fa01 f303 	lsl.w	r3, r1, r3
 800813c:	930d      	str	r3, [sp, #52]	; 0x34
 800813e:	2300      	movs	r3, #0
 8008140:	9308      	str	r3, [sp, #32]
 8008142:	eb09 0802 	add.w	r8, r9, r2
 8008146:	9b04      	ldr	r3, [sp, #16]
 8008148:	45c1      	cmp	r9, r8
 800814a:	4417      	add	r7, r2
 800814c:	441f      	add	r7, r3
 800814e:	464b      	mov	r3, r9
 8008150:	bfa8      	it	ge
 8008152:	4643      	movge	r3, r8
 8008154:	42bb      	cmp	r3, r7
 8008156:	bfa8      	it	ge
 8008158:	463b      	movge	r3, r7
 800815a:	2b00      	cmp	r3, #0
 800815c:	bfc2      	ittt	gt
 800815e:	eba8 0803 	subgt.w	r8, r8, r3
 8008162:	1aff      	subgt	r7, r7, r3
 8008164:	eba9 0903 	subgt.w	r9, r9, r3
 8008168:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800816a:	2b00      	cmp	r3, #0
 800816c:	dd17      	ble.n	800819e <_strtod_l+0x75e>
 800816e:	4631      	mov	r1, r6
 8008170:	461a      	mov	r2, r3
 8008172:	4620      	mov	r0, r4
 8008174:	f002 f9dc 	bl	800a530 <__pow5mult>
 8008178:	4606      	mov	r6, r0
 800817a:	2800      	cmp	r0, #0
 800817c:	f43f aea8 	beq.w	8007ed0 <_strtod_l+0x490>
 8008180:	4601      	mov	r1, r0
 8008182:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008184:	4620      	mov	r0, r4
 8008186:	f002 f929 	bl	800a3dc <__multiply>
 800818a:	900b      	str	r0, [sp, #44]	; 0x2c
 800818c:	2800      	cmp	r0, #0
 800818e:	f43f ae9f 	beq.w	8007ed0 <_strtod_l+0x490>
 8008192:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008194:	4620      	mov	r0, r4
 8008196:	f002 f809 	bl	800a1ac <_Bfree>
 800819a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800819c:	9318      	str	r3, [sp, #96]	; 0x60
 800819e:	f1b8 0f00 	cmp.w	r8, #0
 80081a2:	f300 808c 	bgt.w	80082be <_strtod_l+0x87e>
 80081a6:	9b06      	ldr	r3, [sp, #24]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	dd08      	ble.n	80081be <_strtod_l+0x77e>
 80081ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80081ae:	9905      	ldr	r1, [sp, #20]
 80081b0:	4620      	mov	r0, r4
 80081b2:	f002 f9bd 	bl	800a530 <__pow5mult>
 80081b6:	9005      	str	r0, [sp, #20]
 80081b8:	2800      	cmp	r0, #0
 80081ba:	f43f ae89 	beq.w	8007ed0 <_strtod_l+0x490>
 80081be:	2f00      	cmp	r7, #0
 80081c0:	dd08      	ble.n	80081d4 <_strtod_l+0x794>
 80081c2:	9905      	ldr	r1, [sp, #20]
 80081c4:	463a      	mov	r2, r7
 80081c6:	4620      	mov	r0, r4
 80081c8:	f002 fa0c 	bl	800a5e4 <__lshift>
 80081cc:	9005      	str	r0, [sp, #20]
 80081ce:	2800      	cmp	r0, #0
 80081d0:	f43f ae7e 	beq.w	8007ed0 <_strtod_l+0x490>
 80081d4:	f1b9 0f00 	cmp.w	r9, #0
 80081d8:	dd08      	ble.n	80081ec <_strtod_l+0x7ac>
 80081da:	4631      	mov	r1, r6
 80081dc:	464a      	mov	r2, r9
 80081de:	4620      	mov	r0, r4
 80081e0:	f002 fa00 	bl	800a5e4 <__lshift>
 80081e4:	4606      	mov	r6, r0
 80081e6:	2800      	cmp	r0, #0
 80081e8:	f43f ae72 	beq.w	8007ed0 <_strtod_l+0x490>
 80081ec:	9a05      	ldr	r2, [sp, #20]
 80081ee:	9918      	ldr	r1, [sp, #96]	; 0x60
 80081f0:	4620      	mov	r0, r4
 80081f2:	f002 fa83 	bl	800a6fc <__mdiff>
 80081f6:	4605      	mov	r5, r0
 80081f8:	2800      	cmp	r0, #0
 80081fa:	f43f ae69 	beq.w	8007ed0 <_strtod_l+0x490>
 80081fe:	68c3      	ldr	r3, [r0, #12]
 8008200:	930b      	str	r3, [sp, #44]	; 0x2c
 8008202:	2300      	movs	r3, #0
 8008204:	60c3      	str	r3, [r0, #12]
 8008206:	4631      	mov	r1, r6
 8008208:	f002 fa5c 	bl	800a6c4 <__mcmp>
 800820c:	2800      	cmp	r0, #0
 800820e:	da60      	bge.n	80082d2 <_strtod_l+0x892>
 8008210:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008212:	ea53 030a 	orrs.w	r3, r3, sl
 8008216:	f040 8082 	bne.w	800831e <_strtod_l+0x8de>
 800821a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800821e:	2b00      	cmp	r3, #0
 8008220:	d17d      	bne.n	800831e <_strtod_l+0x8de>
 8008222:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008226:	0d1b      	lsrs	r3, r3, #20
 8008228:	051b      	lsls	r3, r3, #20
 800822a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800822e:	d976      	bls.n	800831e <_strtod_l+0x8de>
 8008230:	696b      	ldr	r3, [r5, #20]
 8008232:	b913      	cbnz	r3, 800823a <_strtod_l+0x7fa>
 8008234:	692b      	ldr	r3, [r5, #16]
 8008236:	2b01      	cmp	r3, #1
 8008238:	dd71      	ble.n	800831e <_strtod_l+0x8de>
 800823a:	4629      	mov	r1, r5
 800823c:	2201      	movs	r2, #1
 800823e:	4620      	mov	r0, r4
 8008240:	f002 f9d0 	bl	800a5e4 <__lshift>
 8008244:	4631      	mov	r1, r6
 8008246:	4605      	mov	r5, r0
 8008248:	f002 fa3c 	bl	800a6c4 <__mcmp>
 800824c:	2800      	cmp	r0, #0
 800824e:	dd66      	ble.n	800831e <_strtod_l+0x8de>
 8008250:	9904      	ldr	r1, [sp, #16]
 8008252:	4a53      	ldr	r2, [pc, #332]	; (80083a0 <_strtod_l+0x960>)
 8008254:	465b      	mov	r3, fp
 8008256:	2900      	cmp	r1, #0
 8008258:	f000 8081 	beq.w	800835e <_strtod_l+0x91e>
 800825c:	ea02 010b 	and.w	r1, r2, fp
 8008260:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008264:	dc7b      	bgt.n	800835e <_strtod_l+0x91e>
 8008266:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800826a:	f77f aea9 	ble.w	8007fc0 <_strtod_l+0x580>
 800826e:	4b4d      	ldr	r3, [pc, #308]	; (80083a4 <_strtod_l+0x964>)
 8008270:	4650      	mov	r0, sl
 8008272:	4659      	mov	r1, fp
 8008274:	2200      	movs	r2, #0
 8008276:	f7f8 f9c7 	bl	8000608 <__aeabi_dmul>
 800827a:	460b      	mov	r3, r1
 800827c:	4303      	orrs	r3, r0
 800827e:	bf08      	it	eq
 8008280:	2322      	moveq	r3, #34	; 0x22
 8008282:	4682      	mov	sl, r0
 8008284:	468b      	mov	fp, r1
 8008286:	bf08      	it	eq
 8008288:	6023      	streq	r3, [r4, #0]
 800828a:	e62b      	b.n	8007ee4 <_strtod_l+0x4a4>
 800828c:	f04f 32ff 	mov.w	r2, #4294967295
 8008290:	fa02 f303 	lsl.w	r3, r2, r3
 8008294:	ea03 0a0a 	and.w	sl, r3, sl
 8008298:	e6e3      	b.n	8008062 <_strtod_l+0x622>
 800829a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800829e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80082a2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80082a6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80082aa:	fa01 f308 	lsl.w	r3, r1, r8
 80082ae:	9308      	str	r3, [sp, #32]
 80082b0:	910d      	str	r1, [sp, #52]	; 0x34
 80082b2:	e746      	b.n	8008142 <_strtod_l+0x702>
 80082b4:	2300      	movs	r3, #0
 80082b6:	9308      	str	r3, [sp, #32]
 80082b8:	2301      	movs	r3, #1
 80082ba:	930d      	str	r3, [sp, #52]	; 0x34
 80082bc:	e741      	b.n	8008142 <_strtod_l+0x702>
 80082be:	9918      	ldr	r1, [sp, #96]	; 0x60
 80082c0:	4642      	mov	r2, r8
 80082c2:	4620      	mov	r0, r4
 80082c4:	f002 f98e 	bl	800a5e4 <__lshift>
 80082c8:	9018      	str	r0, [sp, #96]	; 0x60
 80082ca:	2800      	cmp	r0, #0
 80082cc:	f47f af6b 	bne.w	80081a6 <_strtod_l+0x766>
 80082d0:	e5fe      	b.n	8007ed0 <_strtod_l+0x490>
 80082d2:	465f      	mov	r7, fp
 80082d4:	d16e      	bne.n	80083b4 <_strtod_l+0x974>
 80082d6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80082d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80082dc:	b342      	cbz	r2, 8008330 <_strtod_l+0x8f0>
 80082de:	4a32      	ldr	r2, [pc, #200]	; (80083a8 <_strtod_l+0x968>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d128      	bne.n	8008336 <_strtod_l+0x8f6>
 80082e4:	9b04      	ldr	r3, [sp, #16]
 80082e6:	4651      	mov	r1, sl
 80082e8:	b1eb      	cbz	r3, 8008326 <_strtod_l+0x8e6>
 80082ea:	4b2d      	ldr	r3, [pc, #180]	; (80083a0 <_strtod_l+0x960>)
 80082ec:	403b      	ands	r3, r7
 80082ee:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80082f2:	f04f 32ff 	mov.w	r2, #4294967295
 80082f6:	d819      	bhi.n	800832c <_strtod_l+0x8ec>
 80082f8:	0d1b      	lsrs	r3, r3, #20
 80082fa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80082fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008302:	4299      	cmp	r1, r3
 8008304:	d117      	bne.n	8008336 <_strtod_l+0x8f6>
 8008306:	4b29      	ldr	r3, [pc, #164]	; (80083ac <_strtod_l+0x96c>)
 8008308:	429f      	cmp	r7, r3
 800830a:	d102      	bne.n	8008312 <_strtod_l+0x8d2>
 800830c:	3101      	adds	r1, #1
 800830e:	f43f addf 	beq.w	8007ed0 <_strtod_l+0x490>
 8008312:	4b23      	ldr	r3, [pc, #140]	; (80083a0 <_strtod_l+0x960>)
 8008314:	403b      	ands	r3, r7
 8008316:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800831a:	f04f 0a00 	mov.w	sl, #0
 800831e:	9b04      	ldr	r3, [sp, #16]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d1a4      	bne.n	800826e <_strtod_l+0x82e>
 8008324:	e5de      	b.n	8007ee4 <_strtod_l+0x4a4>
 8008326:	f04f 33ff 	mov.w	r3, #4294967295
 800832a:	e7ea      	b.n	8008302 <_strtod_l+0x8c2>
 800832c:	4613      	mov	r3, r2
 800832e:	e7e8      	b.n	8008302 <_strtod_l+0x8c2>
 8008330:	ea53 030a 	orrs.w	r3, r3, sl
 8008334:	d08c      	beq.n	8008250 <_strtod_l+0x810>
 8008336:	9b08      	ldr	r3, [sp, #32]
 8008338:	b1db      	cbz	r3, 8008372 <_strtod_l+0x932>
 800833a:	423b      	tst	r3, r7
 800833c:	d0ef      	beq.n	800831e <_strtod_l+0x8de>
 800833e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008340:	9a04      	ldr	r2, [sp, #16]
 8008342:	4650      	mov	r0, sl
 8008344:	4659      	mov	r1, fp
 8008346:	b1c3      	cbz	r3, 800837a <_strtod_l+0x93a>
 8008348:	f7ff fb5e 	bl	8007a08 <sulp>
 800834c:	4602      	mov	r2, r0
 800834e:	460b      	mov	r3, r1
 8008350:	ec51 0b18 	vmov	r0, r1, d8
 8008354:	f7f7 ffa2 	bl	800029c <__adddf3>
 8008358:	4682      	mov	sl, r0
 800835a:	468b      	mov	fp, r1
 800835c:	e7df      	b.n	800831e <_strtod_l+0x8de>
 800835e:	4013      	ands	r3, r2
 8008360:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008364:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008368:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800836c:	f04f 3aff 	mov.w	sl, #4294967295
 8008370:	e7d5      	b.n	800831e <_strtod_l+0x8de>
 8008372:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008374:	ea13 0f0a 	tst.w	r3, sl
 8008378:	e7e0      	b.n	800833c <_strtod_l+0x8fc>
 800837a:	f7ff fb45 	bl	8007a08 <sulp>
 800837e:	4602      	mov	r2, r0
 8008380:	460b      	mov	r3, r1
 8008382:	ec51 0b18 	vmov	r0, r1, d8
 8008386:	f7f7 ff87 	bl	8000298 <__aeabi_dsub>
 800838a:	2200      	movs	r2, #0
 800838c:	2300      	movs	r3, #0
 800838e:	4682      	mov	sl, r0
 8008390:	468b      	mov	fp, r1
 8008392:	f7f8 fba1 	bl	8000ad8 <__aeabi_dcmpeq>
 8008396:	2800      	cmp	r0, #0
 8008398:	d0c1      	beq.n	800831e <_strtod_l+0x8de>
 800839a:	e611      	b.n	8007fc0 <_strtod_l+0x580>
 800839c:	fffffc02 	.word	0xfffffc02
 80083a0:	7ff00000 	.word	0x7ff00000
 80083a4:	39500000 	.word	0x39500000
 80083a8:	000fffff 	.word	0x000fffff
 80083ac:	7fefffff 	.word	0x7fefffff
 80083b0:	0800b6b0 	.word	0x0800b6b0
 80083b4:	4631      	mov	r1, r6
 80083b6:	4628      	mov	r0, r5
 80083b8:	f002 fb02 	bl	800a9c0 <__ratio>
 80083bc:	ec59 8b10 	vmov	r8, r9, d0
 80083c0:	ee10 0a10 	vmov	r0, s0
 80083c4:	2200      	movs	r2, #0
 80083c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80083ca:	4649      	mov	r1, r9
 80083cc:	f7f8 fb98 	bl	8000b00 <__aeabi_dcmple>
 80083d0:	2800      	cmp	r0, #0
 80083d2:	d07a      	beq.n	80084ca <_strtod_l+0xa8a>
 80083d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d04a      	beq.n	8008470 <_strtod_l+0xa30>
 80083da:	4b95      	ldr	r3, [pc, #596]	; (8008630 <_strtod_l+0xbf0>)
 80083dc:	2200      	movs	r2, #0
 80083de:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80083e2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008630 <_strtod_l+0xbf0>
 80083e6:	f04f 0800 	mov.w	r8, #0
 80083ea:	4b92      	ldr	r3, [pc, #584]	; (8008634 <_strtod_l+0xbf4>)
 80083ec:	403b      	ands	r3, r7
 80083ee:	930d      	str	r3, [sp, #52]	; 0x34
 80083f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80083f2:	4b91      	ldr	r3, [pc, #580]	; (8008638 <_strtod_l+0xbf8>)
 80083f4:	429a      	cmp	r2, r3
 80083f6:	f040 80b0 	bne.w	800855a <_strtod_l+0xb1a>
 80083fa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80083fe:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8008402:	ec4b ab10 	vmov	d0, sl, fp
 8008406:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800840a:	f002 fa01 	bl	800a810 <__ulp>
 800840e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008412:	ec53 2b10 	vmov	r2, r3, d0
 8008416:	f7f8 f8f7 	bl	8000608 <__aeabi_dmul>
 800841a:	4652      	mov	r2, sl
 800841c:	465b      	mov	r3, fp
 800841e:	f7f7 ff3d 	bl	800029c <__adddf3>
 8008422:	460b      	mov	r3, r1
 8008424:	4983      	ldr	r1, [pc, #524]	; (8008634 <_strtod_l+0xbf4>)
 8008426:	4a85      	ldr	r2, [pc, #532]	; (800863c <_strtod_l+0xbfc>)
 8008428:	4019      	ands	r1, r3
 800842a:	4291      	cmp	r1, r2
 800842c:	4682      	mov	sl, r0
 800842e:	d960      	bls.n	80084f2 <_strtod_l+0xab2>
 8008430:	ee18 3a90 	vmov	r3, s17
 8008434:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008438:	4293      	cmp	r3, r2
 800843a:	d104      	bne.n	8008446 <_strtod_l+0xa06>
 800843c:	ee18 3a10 	vmov	r3, s16
 8008440:	3301      	adds	r3, #1
 8008442:	f43f ad45 	beq.w	8007ed0 <_strtod_l+0x490>
 8008446:	f8df b200 	ldr.w	fp, [pc, #512]	; 8008648 <_strtod_l+0xc08>
 800844a:	f04f 3aff 	mov.w	sl, #4294967295
 800844e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008450:	4620      	mov	r0, r4
 8008452:	f001 feab 	bl	800a1ac <_Bfree>
 8008456:	9905      	ldr	r1, [sp, #20]
 8008458:	4620      	mov	r0, r4
 800845a:	f001 fea7 	bl	800a1ac <_Bfree>
 800845e:	4631      	mov	r1, r6
 8008460:	4620      	mov	r0, r4
 8008462:	f001 fea3 	bl	800a1ac <_Bfree>
 8008466:	4629      	mov	r1, r5
 8008468:	4620      	mov	r0, r4
 800846a:	f001 fe9f 	bl	800a1ac <_Bfree>
 800846e:	e61a      	b.n	80080a6 <_strtod_l+0x666>
 8008470:	f1ba 0f00 	cmp.w	sl, #0
 8008474:	d11b      	bne.n	80084ae <_strtod_l+0xa6e>
 8008476:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800847a:	b9f3      	cbnz	r3, 80084ba <_strtod_l+0xa7a>
 800847c:	4b6c      	ldr	r3, [pc, #432]	; (8008630 <_strtod_l+0xbf0>)
 800847e:	2200      	movs	r2, #0
 8008480:	4640      	mov	r0, r8
 8008482:	4649      	mov	r1, r9
 8008484:	f7f8 fb32 	bl	8000aec <__aeabi_dcmplt>
 8008488:	b9d0      	cbnz	r0, 80084c0 <_strtod_l+0xa80>
 800848a:	4640      	mov	r0, r8
 800848c:	4649      	mov	r1, r9
 800848e:	4b6c      	ldr	r3, [pc, #432]	; (8008640 <_strtod_l+0xc00>)
 8008490:	2200      	movs	r2, #0
 8008492:	f7f8 f8b9 	bl	8000608 <__aeabi_dmul>
 8008496:	4680      	mov	r8, r0
 8008498:	4689      	mov	r9, r1
 800849a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800849e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80084a2:	9315      	str	r3, [sp, #84]	; 0x54
 80084a4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80084a8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80084ac:	e79d      	b.n	80083ea <_strtod_l+0x9aa>
 80084ae:	f1ba 0f01 	cmp.w	sl, #1
 80084b2:	d102      	bne.n	80084ba <_strtod_l+0xa7a>
 80084b4:	2f00      	cmp	r7, #0
 80084b6:	f43f ad83 	beq.w	8007fc0 <_strtod_l+0x580>
 80084ba:	4b62      	ldr	r3, [pc, #392]	; (8008644 <_strtod_l+0xc04>)
 80084bc:	2200      	movs	r2, #0
 80084be:	e78e      	b.n	80083de <_strtod_l+0x99e>
 80084c0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8008640 <_strtod_l+0xc00>
 80084c4:	f04f 0800 	mov.w	r8, #0
 80084c8:	e7e7      	b.n	800849a <_strtod_l+0xa5a>
 80084ca:	4b5d      	ldr	r3, [pc, #372]	; (8008640 <_strtod_l+0xc00>)
 80084cc:	4640      	mov	r0, r8
 80084ce:	4649      	mov	r1, r9
 80084d0:	2200      	movs	r2, #0
 80084d2:	f7f8 f899 	bl	8000608 <__aeabi_dmul>
 80084d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084d8:	4680      	mov	r8, r0
 80084da:	4689      	mov	r9, r1
 80084dc:	b933      	cbnz	r3, 80084ec <_strtod_l+0xaac>
 80084de:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80084e2:	900e      	str	r0, [sp, #56]	; 0x38
 80084e4:	930f      	str	r3, [sp, #60]	; 0x3c
 80084e6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80084ea:	e7dd      	b.n	80084a8 <_strtod_l+0xa68>
 80084ec:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80084f0:	e7f9      	b.n	80084e6 <_strtod_l+0xaa6>
 80084f2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80084f6:	9b04      	ldr	r3, [sp, #16]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d1a8      	bne.n	800844e <_strtod_l+0xa0e>
 80084fc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008500:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008502:	0d1b      	lsrs	r3, r3, #20
 8008504:	051b      	lsls	r3, r3, #20
 8008506:	429a      	cmp	r2, r3
 8008508:	d1a1      	bne.n	800844e <_strtod_l+0xa0e>
 800850a:	4640      	mov	r0, r8
 800850c:	4649      	mov	r1, r9
 800850e:	f7f8 fbdb 	bl	8000cc8 <__aeabi_d2lz>
 8008512:	f7f8 f84b 	bl	80005ac <__aeabi_l2d>
 8008516:	4602      	mov	r2, r0
 8008518:	460b      	mov	r3, r1
 800851a:	4640      	mov	r0, r8
 800851c:	4649      	mov	r1, r9
 800851e:	f7f7 febb 	bl	8000298 <__aeabi_dsub>
 8008522:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008524:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008528:	ea43 030a 	orr.w	r3, r3, sl
 800852c:	4313      	orrs	r3, r2
 800852e:	4680      	mov	r8, r0
 8008530:	4689      	mov	r9, r1
 8008532:	d055      	beq.n	80085e0 <_strtod_l+0xba0>
 8008534:	a336      	add	r3, pc, #216	; (adr r3, 8008610 <_strtod_l+0xbd0>)
 8008536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800853a:	f7f8 fad7 	bl	8000aec <__aeabi_dcmplt>
 800853e:	2800      	cmp	r0, #0
 8008540:	f47f acd0 	bne.w	8007ee4 <_strtod_l+0x4a4>
 8008544:	a334      	add	r3, pc, #208	; (adr r3, 8008618 <_strtod_l+0xbd8>)
 8008546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800854a:	4640      	mov	r0, r8
 800854c:	4649      	mov	r1, r9
 800854e:	f7f8 faeb 	bl	8000b28 <__aeabi_dcmpgt>
 8008552:	2800      	cmp	r0, #0
 8008554:	f43f af7b 	beq.w	800844e <_strtod_l+0xa0e>
 8008558:	e4c4      	b.n	8007ee4 <_strtod_l+0x4a4>
 800855a:	9b04      	ldr	r3, [sp, #16]
 800855c:	b333      	cbz	r3, 80085ac <_strtod_l+0xb6c>
 800855e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008560:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008564:	d822      	bhi.n	80085ac <_strtod_l+0xb6c>
 8008566:	a32e      	add	r3, pc, #184	; (adr r3, 8008620 <_strtod_l+0xbe0>)
 8008568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800856c:	4640      	mov	r0, r8
 800856e:	4649      	mov	r1, r9
 8008570:	f7f8 fac6 	bl	8000b00 <__aeabi_dcmple>
 8008574:	b1a0      	cbz	r0, 80085a0 <_strtod_l+0xb60>
 8008576:	4649      	mov	r1, r9
 8008578:	4640      	mov	r0, r8
 800857a:	f7f8 fb1d 	bl	8000bb8 <__aeabi_d2uiz>
 800857e:	2801      	cmp	r0, #1
 8008580:	bf38      	it	cc
 8008582:	2001      	movcc	r0, #1
 8008584:	f7f7 ffc6 	bl	8000514 <__aeabi_ui2d>
 8008588:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800858a:	4680      	mov	r8, r0
 800858c:	4689      	mov	r9, r1
 800858e:	bb23      	cbnz	r3, 80085da <_strtod_l+0xb9a>
 8008590:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008594:	9010      	str	r0, [sp, #64]	; 0x40
 8008596:	9311      	str	r3, [sp, #68]	; 0x44
 8008598:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800859c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80085a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085a2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80085a4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80085a8:	1a9b      	subs	r3, r3, r2
 80085aa:	9309      	str	r3, [sp, #36]	; 0x24
 80085ac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80085b0:	eeb0 0a48 	vmov.f32	s0, s16
 80085b4:	eef0 0a68 	vmov.f32	s1, s17
 80085b8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80085bc:	f002 f928 	bl	800a810 <__ulp>
 80085c0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80085c4:	ec53 2b10 	vmov	r2, r3, d0
 80085c8:	f7f8 f81e 	bl	8000608 <__aeabi_dmul>
 80085cc:	ec53 2b18 	vmov	r2, r3, d8
 80085d0:	f7f7 fe64 	bl	800029c <__adddf3>
 80085d4:	4682      	mov	sl, r0
 80085d6:	468b      	mov	fp, r1
 80085d8:	e78d      	b.n	80084f6 <_strtod_l+0xab6>
 80085da:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80085de:	e7db      	b.n	8008598 <_strtod_l+0xb58>
 80085e0:	a311      	add	r3, pc, #68	; (adr r3, 8008628 <_strtod_l+0xbe8>)
 80085e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085e6:	f7f8 fa81 	bl	8000aec <__aeabi_dcmplt>
 80085ea:	e7b2      	b.n	8008552 <_strtod_l+0xb12>
 80085ec:	2300      	movs	r3, #0
 80085ee:	930a      	str	r3, [sp, #40]	; 0x28
 80085f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80085f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80085f4:	6013      	str	r3, [r2, #0]
 80085f6:	f7ff ba6b 	b.w	8007ad0 <_strtod_l+0x90>
 80085fa:	2a65      	cmp	r2, #101	; 0x65
 80085fc:	f43f ab5f 	beq.w	8007cbe <_strtod_l+0x27e>
 8008600:	2a45      	cmp	r2, #69	; 0x45
 8008602:	f43f ab5c 	beq.w	8007cbe <_strtod_l+0x27e>
 8008606:	2301      	movs	r3, #1
 8008608:	f7ff bb94 	b.w	8007d34 <_strtod_l+0x2f4>
 800860c:	f3af 8000 	nop.w
 8008610:	94a03595 	.word	0x94a03595
 8008614:	3fdfffff 	.word	0x3fdfffff
 8008618:	35afe535 	.word	0x35afe535
 800861c:	3fe00000 	.word	0x3fe00000
 8008620:	ffc00000 	.word	0xffc00000
 8008624:	41dfffff 	.word	0x41dfffff
 8008628:	94a03595 	.word	0x94a03595
 800862c:	3fcfffff 	.word	0x3fcfffff
 8008630:	3ff00000 	.word	0x3ff00000
 8008634:	7ff00000 	.word	0x7ff00000
 8008638:	7fe00000 	.word	0x7fe00000
 800863c:	7c9fffff 	.word	0x7c9fffff
 8008640:	3fe00000 	.word	0x3fe00000
 8008644:	bff00000 	.word	0xbff00000
 8008648:	7fefffff 	.word	0x7fefffff

0800864c <_strtod_r>:
 800864c:	4b01      	ldr	r3, [pc, #4]	; (8008654 <_strtod_r+0x8>)
 800864e:	f7ff b9f7 	b.w	8007a40 <_strtod_l>
 8008652:	bf00      	nop
 8008654:	20000164 	.word	0x20000164

08008658 <_strtol_l.constprop.0>:
 8008658:	2b01      	cmp	r3, #1
 800865a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800865e:	d001      	beq.n	8008664 <_strtol_l.constprop.0+0xc>
 8008660:	2b24      	cmp	r3, #36	; 0x24
 8008662:	d906      	bls.n	8008672 <_strtol_l.constprop.0+0x1a>
 8008664:	f7fe fa7a 	bl	8006b5c <__errno>
 8008668:	2316      	movs	r3, #22
 800866a:	6003      	str	r3, [r0, #0]
 800866c:	2000      	movs	r0, #0
 800866e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008672:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008758 <_strtol_l.constprop.0+0x100>
 8008676:	460d      	mov	r5, r1
 8008678:	462e      	mov	r6, r5
 800867a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800867e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8008682:	f017 0708 	ands.w	r7, r7, #8
 8008686:	d1f7      	bne.n	8008678 <_strtol_l.constprop.0+0x20>
 8008688:	2c2d      	cmp	r4, #45	; 0x2d
 800868a:	d132      	bne.n	80086f2 <_strtol_l.constprop.0+0x9a>
 800868c:	782c      	ldrb	r4, [r5, #0]
 800868e:	2701      	movs	r7, #1
 8008690:	1cb5      	adds	r5, r6, #2
 8008692:	2b00      	cmp	r3, #0
 8008694:	d05b      	beq.n	800874e <_strtol_l.constprop.0+0xf6>
 8008696:	2b10      	cmp	r3, #16
 8008698:	d109      	bne.n	80086ae <_strtol_l.constprop.0+0x56>
 800869a:	2c30      	cmp	r4, #48	; 0x30
 800869c:	d107      	bne.n	80086ae <_strtol_l.constprop.0+0x56>
 800869e:	782c      	ldrb	r4, [r5, #0]
 80086a0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80086a4:	2c58      	cmp	r4, #88	; 0x58
 80086a6:	d14d      	bne.n	8008744 <_strtol_l.constprop.0+0xec>
 80086a8:	786c      	ldrb	r4, [r5, #1]
 80086aa:	2310      	movs	r3, #16
 80086ac:	3502      	adds	r5, #2
 80086ae:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80086b2:	f108 38ff 	add.w	r8, r8, #4294967295
 80086b6:	f04f 0c00 	mov.w	ip, #0
 80086ba:	fbb8 f9f3 	udiv	r9, r8, r3
 80086be:	4666      	mov	r6, ip
 80086c0:	fb03 8a19 	mls	sl, r3, r9, r8
 80086c4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80086c8:	f1be 0f09 	cmp.w	lr, #9
 80086cc:	d816      	bhi.n	80086fc <_strtol_l.constprop.0+0xa4>
 80086ce:	4674      	mov	r4, lr
 80086d0:	42a3      	cmp	r3, r4
 80086d2:	dd24      	ble.n	800871e <_strtol_l.constprop.0+0xc6>
 80086d4:	f1bc 0f00 	cmp.w	ip, #0
 80086d8:	db1e      	blt.n	8008718 <_strtol_l.constprop.0+0xc0>
 80086da:	45b1      	cmp	r9, r6
 80086dc:	d31c      	bcc.n	8008718 <_strtol_l.constprop.0+0xc0>
 80086de:	d101      	bne.n	80086e4 <_strtol_l.constprop.0+0x8c>
 80086e0:	45a2      	cmp	sl, r4
 80086e2:	db19      	blt.n	8008718 <_strtol_l.constprop.0+0xc0>
 80086e4:	fb06 4603 	mla	r6, r6, r3, r4
 80086e8:	f04f 0c01 	mov.w	ip, #1
 80086ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 80086f0:	e7e8      	b.n	80086c4 <_strtol_l.constprop.0+0x6c>
 80086f2:	2c2b      	cmp	r4, #43	; 0x2b
 80086f4:	bf04      	itt	eq
 80086f6:	782c      	ldrbeq	r4, [r5, #0]
 80086f8:	1cb5      	addeq	r5, r6, #2
 80086fa:	e7ca      	b.n	8008692 <_strtol_l.constprop.0+0x3a>
 80086fc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008700:	f1be 0f19 	cmp.w	lr, #25
 8008704:	d801      	bhi.n	800870a <_strtol_l.constprop.0+0xb2>
 8008706:	3c37      	subs	r4, #55	; 0x37
 8008708:	e7e2      	b.n	80086d0 <_strtol_l.constprop.0+0x78>
 800870a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800870e:	f1be 0f19 	cmp.w	lr, #25
 8008712:	d804      	bhi.n	800871e <_strtol_l.constprop.0+0xc6>
 8008714:	3c57      	subs	r4, #87	; 0x57
 8008716:	e7db      	b.n	80086d0 <_strtol_l.constprop.0+0x78>
 8008718:	f04f 3cff 	mov.w	ip, #4294967295
 800871c:	e7e6      	b.n	80086ec <_strtol_l.constprop.0+0x94>
 800871e:	f1bc 0f00 	cmp.w	ip, #0
 8008722:	da05      	bge.n	8008730 <_strtol_l.constprop.0+0xd8>
 8008724:	2322      	movs	r3, #34	; 0x22
 8008726:	6003      	str	r3, [r0, #0]
 8008728:	4646      	mov	r6, r8
 800872a:	b942      	cbnz	r2, 800873e <_strtol_l.constprop.0+0xe6>
 800872c:	4630      	mov	r0, r6
 800872e:	e79e      	b.n	800866e <_strtol_l.constprop.0+0x16>
 8008730:	b107      	cbz	r7, 8008734 <_strtol_l.constprop.0+0xdc>
 8008732:	4276      	negs	r6, r6
 8008734:	2a00      	cmp	r2, #0
 8008736:	d0f9      	beq.n	800872c <_strtol_l.constprop.0+0xd4>
 8008738:	f1bc 0f00 	cmp.w	ip, #0
 800873c:	d000      	beq.n	8008740 <_strtol_l.constprop.0+0xe8>
 800873e:	1e69      	subs	r1, r5, #1
 8008740:	6011      	str	r1, [r2, #0]
 8008742:	e7f3      	b.n	800872c <_strtol_l.constprop.0+0xd4>
 8008744:	2430      	movs	r4, #48	; 0x30
 8008746:	2b00      	cmp	r3, #0
 8008748:	d1b1      	bne.n	80086ae <_strtol_l.constprop.0+0x56>
 800874a:	2308      	movs	r3, #8
 800874c:	e7af      	b.n	80086ae <_strtol_l.constprop.0+0x56>
 800874e:	2c30      	cmp	r4, #48	; 0x30
 8008750:	d0a5      	beq.n	800869e <_strtol_l.constprop.0+0x46>
 8008752:	230a      	movs	r3, #10
 8008754:	e7ab      	b.n	80086ae <_strtol_l.constprop.0+0x56>
 8008756:	bf00      	nop
 8008758:	0800b6d9 	.word	0x0800b6d9

0800875c <_strtol_r>:
 800875c:	f7ff bf7c 	b.w	8008658 <_strtol_l.constprop.0>

08008760 <__swbuf_r>:
 8008760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008762:	460e      	mov	r6, r1
 8008764:	4614      	mov	r4, r2
 8008766:	4605      	mov	r5, r0
 8008768:	b118      	cbz	r0, 8008772 <__swbuf_r+0x12>
 800876a:	6983      	ldr	r3, [r0, #24]
 800876c:	b90b      	cbnz	r3, 8008772 <__swbuf_r+0x12>
 800876e:	f001 f84b 	bl	8009808 <__sinit>
 8008772:	4b21      	ldr	r3, [pc, #132]	; (80087f8 <__swbuf_r+0x98>)
 8008774:	429c      	cmp	r4, r3
 8008776:	d12b      	bne.n	80087d0 <__swbuf_r+0x70>
 8008778:	686c      	ldr	r4, [r5, #4]
 800877a:	69a3      	ldr	r3, [r4, #24]
 800877c:	60a3      	str	r3, [r4, #8]
 800877e:	89a3      	ldrh	r3, [r4, #12]
 8008780:	071a      	lsls	r2, r3, #28
 8008782:	d52f      	bpl.n	80087e4 <__swbuf_r+0x84>
 8008784:	6923      	ldr	r3, [r4, #16]
 8008786:	b36b      	cbz	r3, 80087e4 <__swbuf_r+0x84>
 8008788:	6923      	ldr	r3, [r4, #16]
 800878a:	6820      	ldr	r0, [r4, #0]
 800878c:	1ac0      	subs	r0, r0, r3
 800878e:	6963      	ldr	r3, [r4, #20]
 8008790:	b2f6      	uxtb	r6, r6
 8008792:	4283      	cmp	r3, r0
 8008794:	4637      	mov	r7, r6
 8008796:	dc04      	bgt.n	80087a2 <__swbuf_r+0x42>
 8008798:	4621      	mov	r1, r4
 800879a:	4628      	mov	r0, r5
 800879c:	f000 ffa0 	bl	80096e0 <_fflush_r>
 80087a0:	bb30      	cbnz	r0, 80087f0 <__swbuf_r+0x90>
 80087a2:	68a3      	ldr	r3, [r4, #8]
 80087a4:	3b01      	subs	r3, #1
 80087a6:	60a3      	str	r3, [r4, #8]
 80087a8:	6823      	ldr	r3, [r4, #0]
 80087aa:	1c5a      	adds	r2, r3, #1
 80087ac:	6022      	str	r2, [r4, #0]
 80087ae:	701e      	strb	r6, [r3, #0]
 80087b0:	6963      	ldr	r3, [r4, #20]
 80087b2:	3001      	adds	r0, #1
 80087b4:	4283      	cmp	r3, r0
 80087b6:	d004      	beq.n	80087c2 <__swbuf_r+0x62>
 80087b8:	89a3      	ldrh	r3, [r4, #12]
 80087ba:	07db      	lsls	r3, r3, #31
 80087bc:	d506      	bpl.n	80087cc <__swbuf_r+0x6c>
 80087be:	2e0a      	cmp	r6, #10
 80087c0:	d104      	bne.n	80087cc <__swbuf_r+0x6c>
 80087c2:	4621      	mov	r1, r4
 80087c4:	4628      	mov	r0, r5
 80087c6:	f000 ff8b 	bl	80096e0 <_fflush_r>
 80087ca:	b988      	cbnz	r0, 80087f0 <__swbuf_r+0x90>
 80087cc:	4638      	mov	r0, r7
 80087ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087d0:	4b0a      	ldr	r3, [pc, #40]	; (80087fc <__swbuf_r+0x9c>)
 80087d2:	429c      	cmp	r4, r3
 80087d4:	d101      	bne.n	80087da <__swbuf_r+0x7a>
 80087d6:	68ac      	ldr	r4, [r5, #8]
 80087d8:	e7cf      	b.n	800877a <__swbuf_r+0x1a>
 80087da:	4b09      	ldr	r3, [pc, #36]	; (8008800 <__swbuf_r+0xa0>)
 80087dc:	429c      	cmp	r4, r3
 80087de:	bf08      	it	eq
 80087e0:	68ec      	ldreq	r4, [r5, #12]
 80087e2:	e7ca      	b.n	800877a <__swbuf_r+0x1a>
 80087e4:	4621      	mov	r1, r4
 80087e6:	4628      	mov	r0, r5
 80087e8:	f000 f80c 	bl	8008804 <__swsetup_r>
 80087ec:	2800      	cmp	r0, #0
 80087ee:	d0cb      	beq.n	8008788 <__swbuf_r+0x28>
 80087f0:	f04f 37ff 	mov.w	r7, #4294967295
 80087f4:	e7ea      	b.n	80087cc <__swbuf_r+0x6c>
 80087f6:	bf00      	nop
 80087f8:	0800b88c 	.word	0x0800b88c
 80087fc:	0800b8ac 	.word	0x0800b8ac
 8008800:	0800b86c 	.word	0x0800b86c

08008804 <__swsetup_r>:
 8008804:	4b32      	ldr	r3, [pc, #200]	; (80088d0 <__swsetup_r+0xcc>)
 8008806:	b570      	push	{r4, r5, r6, lr}
 8008808:	681d      	ldr	r5, [r3, #0]
 800880a:	4606      	mov	r6, r0
 800880c:	460c      	mov	r4, r1
 800880e:	b125      	cbz	r5, 800881a <__swsetup_r+0x16>
 8008810:	69ab      	ldr	r3, [r5, #24]
 8008812:	b913      	cbnz	r3, 800881a <__swsetup_r+0x16>
 8008814:	4628      	mov	r0, r5
 8008816:	f000 fff7 	bl	8009808 <__sinit>
 800881a:	4b2e      	ldr	r3, [pc, #184]	; (80088d4 <__swsetup_r+0xd0>)
 800881c:	429c      	cmp	r4, r3
 800881e:	d10f      	bne.n	8008840 <__swsetup_r+0x3c>
 8008820:	686c      	ldr	r4, [r5, #4]
 8008822:	89a3      	ldrh	r3, [r4, #12]
 8008824:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008828:	0719      	lsls	r1, r3, #28
 800882a:	d42c      	bmi.n	8008886 <__swsetup_r+0x82>
 800882c:	06dd      	lsls	r5, r3, #27
 800882e:	d411      	bmi.n	8008854 <__swsetup_r+0x50>
 8008830:	2309      	movs	r3, #9
 8008832:	6033      	str	r3, [r6, #0]
 8008834:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008838:	81a3      	strh	r3, [r4, #12]
 800883a:	f04f 30ff 	mov.w	r0, #4294967295
 800883e:	e03e      	b.n	80088be <__swsetup_r+0xba>
 8008840:	4b25      	ldr	r3, [pc, #148]	; (80088d8 <__swsetup_r+0xd4>)
 8008842:	429c      	cmp	r4, r3
 8008844:	d101      	bne.n	800884a <__swsetup_r+0x46>
 8008846:	68ac      	ldr	r4, [r5, #8]
 8008848:	e7eb      	b.n	8008822 <__swsetup_r+0x1e>
 800884a:	4b24      	ldr	r3, [pc, #144]	; (80088dc <__swsetup_r+0xd8>)
 800884c:	429c      	cmp	r4, r3
 800884e:	bf08      	it	eq
 8008850:	68ec      	ldreq	r4, [r5, #12]
 8008852:	e7e6      	b.n	8008822 <__swsetup_r+0x1e>
 8008854:	0758      	lsls	r0, r3, #29
 8008856:	d512      	bpl.n	800887e <__swsetup_r+0x7a>
 8008858:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800885a:	b141      	cbz	r1, 800886e <__swsetup_r+0x6a>
 800885c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008860:	4299      	cmp	r1, r3
 8008862:	d002      	beq.n	800886a <__swsetup_r+0x66>
 8008864:	4630      	mov	r0, r6
 8008866:	f002 f939 	bl	800aadc <_free_r>
 800886a:	2300      	movs	r3, #0
 800886c:	6363      	str	r3, [r4, #52]	; 0x34
 800886e:	89a3      	ldrh	r3, [r4, #12]
 8008870:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008874:	81a3      	strh	r3, [r4, #12]
 8008876:	2300      	movs	r3, #0
 8008878:	6063      	str	r3, [r4, #4]
 800887a:	6923      	ldr	r3, [r4, #16]
 800887c:	6023      	str	r3, [r4, #0]
 800887e:	89a3      	ldrh	r3, [r4, #12]
 8008880:	f043 0308 	orr.w	r3, r3, #8
 8008884:	81a3      	strh	r3, [r4, #12]
 8008886:	6923      	ldr	r3, [r4, #16]
 8008888:	b94b      	cbnz	r3, 800889e <__swsetup_r+0x9a>
 800888a:	89a3      	ldrh	r3, [r4, #12]
 800888c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008890:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008894:	d003      	beq.n	800889e <__swsetup_r+0x9a>
 8008896:	4621      	mov	r1, r4
 8008898:	4630      	mov	r0, r6
 800889a:	f001 fbed 	bl	800a078 <__smakebuf_r>
 800889e:	89a0      	ldrh	r0, [r4, #12]
 80088a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80088a4:	f010 0301 	ands.w	r3, r0, #1
 80088a8:	d00a      	beq.n	80088c0 <__swsetup_r+0xbc>
 80088aa:	2300      	movs	r3, #0
 80088ac:	60a3      	str	r3, [r4, #8]
 80088ae:	6963      	ldr	r3, [r4, #20]
 80088b0:	425b      	negs	r3, r3
 80088b2:	61a3      	str	r3, [r4, #24]
 80088b4:	6923      	ldr	r3, [r4, #16]
 80088b6:	b943      	cbnz	r3, 80088ca <__swsetup_r+0xc6>
 80088b8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80088bc:	d1ba      	bne.n	8008834 <__swsetup_r+0x30>
 80088be:	bd70      	pop	{r4, r5, r6, pc}
 80088c0:	0781      	lsls	r1, r0, #30
 80088c2:	bf58      	it	pl
 80088c4:	6963      	ldrpl	r3, [r4, #20]
 80088c6:	60a3      	str	r3, [r4, #8]
 80088c8:	e7f4      	b.n	80088b4 <__swsetup_r+0xb0>
 80088ca:	2000      	movs	r0, #0
 80088cc:	e7f7      	b.n	80088be <__swsetup_r+0xba>
 80088ce:	bf00      	nop
 80088d0:	200000fc 	.word	0x200000fc
 80088d4:	0800b88c 	.word	0x0800b88c
 80088d8:	0800b8ac 	.word	0x0800b8ac
 80088dc:	0800b86c 	.word	0x0800b86c

080088e0 <quorem>:
 80088e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088e4:	6903      	ldr	r3, [r0, #16]
 80088e6:	690c      	ldr	r4, [r1, #16]
 80088e8:	42a3      	cmp	r3, r4
 80088ea:	4607      	mov	r7, r0
 80088ec:	f2c0 8081 	blt.w	80089f2 <quorem+0x112>
 80088f0:	3c01      	subs	r4, #1
 80088f2:	f101 0814 	add.w	r8, r1, #20
 80088f6:	f100 0514 	add.w	r5, r0, #20
 80088fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80088fe:	9301      	str	r3, [sp, #4]
 8008900:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008904:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008908:	3301      	adds	r3, #1
 800890a:	429a      	cmp	r2, r3
 800890c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008910:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008914:	fbb2 f6f3 	udiv	r6, r2, r3
 8008918:	d331      	bcc.n	800897e <quorem+0x9e>
 800891a:	f04f 0e00 	mov.w	lr, #0
 800891e:	4640      	mov	r0, r8
 8008920:	46ac      	mov	ip, r5
 8008922:	46f2      	mov	sl, lr
 8008924:	f850 2b04 	ldr.w	r2, [r0], #4
 8008928:	b293      	uxth	r3, r2
 800892a:	fb06 e303 	mla	r3, r6, r3, lr
 800892e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008932:	b29b      	uxth	r3, r3
 8008934:	ebaa 0303 	sub.w	r3, sl, r3
 8008938:	f8dc a000 	ldr.w	sl, [ip]
 800893c:	0c12      	lsrs	r2, r2, #16
 800893e:	fa13 f38a 	uxtah	r3, r3, sl
 8008942:	fb06 e202 	mla	r2, r6, r2, lr
 8008946:	9300      	str	r3, [sp, #0]
 8008948:	9b00      	ldr	r3, [sp, #0]
 800894a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800894e:	b292      	uxth	r2, r2
 8008950:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008954:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008958:	f8bd 3000 	ldrh.w	r3, [sp]
 800895c:	4581      	cmp	r9, r0
 800895e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008962:	f84c 3b04 	str.w	r3, [ip], #4
 8008966:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800896a:	d2db      	bcs.n	8008924 <quorem+0x44>
 800896c:	f855 300b 	ldr.w	r3, [r5, fp]
 8008970:	b92b      	cbnz	r3, 800897e <quorem+0x9e>
 8008972:	9b01      	ldr	r3, [sp, #4]
 8008974:	3b04      	subs	r3, #4
 8008976:	429d      	cmp	r5, r3
 8008978:	461a      	mov	r2, r3
 800897a:	d32e      	bcc.n	80089da <quorem+0xfa>
 800897c:	613c      	str	r4, [r7, #16]
 800897e:	4638      	mov	r0, r7
 8008980:	f001 fea0 	bl	800a6c4 <__mcmp>
 8008984:	2800      	cmp	r0, #0
 8008986:	db24      	blt.n	80089d2 <quorem+0xf2>
 8008988:	3601      	adds	r6, #1
 800898a:	4628      	mov	r0, r5
 800898c:	f04f 0c00 	mov.w	ip, #0
 8008990:	f858 2b04 	ldr.w	r2, [r8], #4
 8008994:	f8d0 e000 	ldr.w	lr, [r0]
 8008998:	b293      	uxth	r3, r2
 800899a:	ebac 0303 	sub.w	r3, ip, r3
 800899e:	0c12      	lsrs	r2, r2, #16
 80089a0:	fa13 f38e 	uxtah	r3, r3, lr
 80089a4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80089a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80089ac:	b29b      	uxth	r3, r3
 80089ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80089b2:	45c1      	cmp	r9, r8
 80089b4:	f840 3b04 	str.w	r3, [r0], #4
 80089b8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80089bc:	d2e8      	bcs.n	8008990 <quorem+0xb0>
 80089be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80089c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80089c6:	b922      	cbnz	r2, 80089d2 <quorem+0xf2>
 80089c8:	3b04      	subs	r3, #4
 80089ca:	429d      	cmp	r5, r3
 80089cc:	461a      	mov	r2, r3
 80089ce:	d30a      	bcc.n	80089e6 <quorem+0x106>
 80089d0:	613c      	str	r4, [r7, #16]
 80089d2:	4630      	mov	r0, r6
 80089d4:	b003      	add	sp, #12
 80089d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089da:	6812      	ldr	r2, [r2, #0]
 80089dc:	3b04      	subs	r3, #4
 80089de:	2a00      	cmp	r2, #0
 80089e0:	d1cc      	bne.n	800897c <quorem+0x9c>
 80089e2:	3c01      	subs	r4, #1
 80089e4:	e7c7      	b.n	8008976 <quorem+0x96>
 80089e6:	6812      	ldr	r2, [r2, #0]
 80089e8:	3b04      	subs	r3, #4
 80089ea:	2a00      	cmp	r2, #0
 80089ec:	d1f0      	bne.n	80089d0 <quorem+0xf0>
 80089ee:	3c01      	subs	r4, #1
 80089f0:	e7eb      	b.n	80089ca <quorem+0xea>
 80089f2:	2000      	movs	r0, #0
 80089f4:	e7ee      	b.n	80089d4 <quorem+0xf4>
	...

080089f8 <_dtoa_r>:
 80089f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089fc:	ed2d 8b04 	vpush	{d8-d9}
 8008a00:	ec57 6b10 	vmov	r6, r7, d0
 8008a04:	b093      	sub	sp, #76	; 0x4c
 8008a06:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008a08:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008a0c:	9106      	str	r1, [sp, #24]
 8008a0e:	ee10 aa10 	vmov	sl, s0
 8008a12:	4604      	mov	r4, r0
 8008a14:	9209      	str	r2, [sp, #36]	; 0x24
 8008a16:	930c      	str	r3, [sp, #48]	; 0x30
 8008a18:	46bb      	mov	fp, r7
 8008a1a:	b975      	cbnz	r5, 8008a3a <_dtoa_r+0x42>
 8008a1c:	2010      	movs	r0, #16
 8008a1e:	f001 fb6b 	bl	800a0f8 <malloc>
 8008a22:	4602      	mov	r2, r0
 8008a24:	6260      	str	r0, [r4, #36]	; 0x24
 8008a26:	b920      	cbnz	r0, 8008a32 <_dtoa_r+0x3a>
 8008a28:	4ba7      	ldr	r3, [pc, #668]	; (8008cc8 <_dtoa_r+0x2d0>)
 8008a2a:	21ea      	movs	r1, #234	; 0xea
 8008a2c:	48a7      	ldr	r0, [pc, #668]	; (8008ccc <_dtoa_r+0x2d4>)
 8008a2e:	f002 fb21 	bl	800b074 <__assert_func>
 8008a32:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008a36:	6005      	str	r5, [r0, #0]
 8008a38:	60c5      	str	r5, [r0, #12]
 8008a3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a3c:	6819      	ldr	r1, [r3, #0]
 8008a3e:	b151      	cbz	r1, 8008a56 <_dtoa_r+0x5e>
 8008a40:	685a      	ldr	r2, [r3, #4]
 8008a42:	604a      	str	r2, [r1, #4]
 8008a44:	2301      	movs	r3, #1
 8008a46:	4093      	lsls	r3, r2
 8008a48:	608b      	str	r3, [r1, #8]
 8008a4a:	4620      	mov	r0, r4
 8008a4c:	f001 fbae 	bl	800a1ac <_Bfree>
 8008a50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a52:	2200      	movs	r2, #0
 8008a54:	601a      	str	r2, [r3, #0]
 8008a56:	1e3b      	subs	r3, r7, #0
 8008a58:	bfaa      	itet	ge
 8008a5a:	2300      	movge	r3, #0
 8008a5c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008a60:	f8c8 3000 	strge.w	r3, [r8]
 8008a64:	4b9a      	ldr	r3, [pc, #616]	; (8008cd0 <_dtoa_r+0x2d8>)
 8008a66:	bfbc      	itt	lt
 8008a68:	2201      	movlt	r2, #1
 8008a6a:	f8c8 2000 	strlt.w	r2, [r8]
 8008a6e:	ea33 030b 	bics.w	r3, r3, fp
 8008a72:	d11b      	bne.n	8008aac <_dtoa_r+0xb4>
 8008a74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a76:	f242 730f 	movw	r3, #9999	; 0x270f
 8008a7a:	6013      	str	r3, [r2, #0]
 8008a7c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008a80:	4333      	orrs	r3, r6
 8008a82:	f000 8592 	beq.w	80095aa <_dtoa_r+0xbb2>
 8008a86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a88:	b963      	cbnz	r3, 8008aa4 <_dtoa_r+0xac>
 8008a8a:	4b92      	ldr	r3, [pc, #584]	; (8008cd4 <_dtoa_r+0x2dc>)
 8008a8c:	e022      	b.n	8008ad4 <_dtoa_r+0xdc>
 8008a8e:	4b92      	ldr	r3, [pc, #584]	; (8008cd8 <_dtoa_r+0x2e0>)
 8008a90:	9301      	str	r3, [sp, #4]
 8008a92:	3308      	adds	r3, #8
 8008a94:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008a96:	6013      	str	r3, [r2, #0]
 8008a98:	9801      	ldr	r0, [sp, #4]
 8008a9a:	b013      	add	sp, #76	; 0x4c
 8008a9c:	ecbd 8b04 	vpop	{d8-d9}
 8008aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aa4:	4b8b      	ldr	r3, [pc, #556]	; (8008cd4 <_dtoa_r+0x2dc>)
 8008aa6:	9301      	str	r3, [sp, #4]
 8008aa8:	3303      	adds	r3, #3
 8008aaa:	e7f3      	b.n	8008a94 <_dtoa_r+0x9c>
 8008aac:	2200      	movs	r2, #0
 8008aae:	2300      	movs	r3, #0
 8008ab0:	4650      	mov	r0, sl
 8008ab2:	4659      	mov	r1, fp
 8008ab4:	f7f8 f810 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ab8:	ec4b ab19 	vmov	d9, sl, fp
 8008abc:	4680      	mov	r8, r0
 8008abe:	b158      	cbz	r0, 8008ad8 <_dtoa_r+0xe0>
 8008ac0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008ac2:	2301      	movs	r3, #1
 8008ac4:	6013      	str	r3, [r2, #0]
 8008ac6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	f000 856b 	beq.w	80095a4 <_dtoa_r+0xbac>
 8008ace:	4883      	ldr	r0, [pc, #524]	; (8008cdc <_dtoa_r+0x2e4>)
 8008ad0:	6018      	str	r0, [r3, #0]
 8008ad2:	1e43      	subs	r3, r0, #1
 8008ad4:	9301      	str	r3, [sp, #4]
 8008ad6:	e7df      	b.n	8008a98 <_dtoa_r+0xa0>
 8008ad8:	ec4b ab10 	vmov	d0, sl, fp
 8008adc:	aa10      	add	r2, sp, #64	; 0x40
 8008ade:	a911      	add	r1, sp, #68	; 0x44
 8008ae0:	4620      	mov	r0, r4
 8008ae2:	f001 ff11 	bl	800a908 <__d2b>
 8008ae6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008aea:	ee08 0a10 	vmov	s16, r0
 8008aee:	2d00      	cmp	r5, #0
 8008af0:	f000 8084 	beq.w	8008bfc <_dtoa_r+0x204>
 8008af4:	ee19 3a90 	vmov	r3, s19
 8008af8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008afc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008b00:	4656      	mov	r6, sl
 8008b02:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008b06:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008b0a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008b0e:	4b74      	ldr	r3, [pc, #464]	; (8008ce0 <_dtoa_r+0x2e8>)
 8008b10:	2200      	movs	r2, #0
 8008b12:	4630      	mov	r0, r6
 8008b14:	4639      	mov	r1, r7
 8008b16:	f7f7 fbbf 	bl	8000298 <__aeabi_dsub>
 8008b1a:	a365      	add	r3, pc, #404	; (adr r3, 8008cb0 <_dtoa_r+0x2b8>)
 8008b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b20:	f7f7 fd72 	bl	8000608 <__aeabi_dmul>
 8008b24:	a364      	add	r3, pc, #400	; (adr r3, 8008cb8 <_dtoa_r+0x2c0>)
 8008b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b2a:	f7f7 fbb7 	bl	800029c <__adddf3>
 8008b2e:	4606      	mov	r6, r0
 8008b30:	4628      	mov	r0, r5
 8008b32:	460f      	mov	r7, r1
 8008b34:	f7f7 fcfe 	bl	8000534 <__aeabi_i2d>
 8008b38:	a361      	add	r3, pc, #388	; (adr r3, 8008cc0 <_dtoa_r+0x2c8>)
 8008b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b3e:	f7f7 fd63 	bl	8000608 <__aeabi_dmul>
 8008b42:	4602      	mov	r2, r0
 8008b44:	460b      	mov	r3, r1
 8008b46:	4630      	mov	r0, r6
 8008b48:	4639      	mov	r1, r7
 8008b4a:	f7f7 fba7 	bl	800029c <__adddf3>
 8008b4e:	4606      	mov	r6, r0
 8008b50:	460f      	mov	r7, r1
 8008b52:	f7f8 f809 	bl	8000b68 <__aeabi_d2iz>
 8008b56:	2200      	movs	r2, #0
 8008b58:	9000      	str	r0, [sp, #0]
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	4630      	mov	r0, r6
 8008b5e:	4639      	mov	r1, r7
 8008b60:	f7f7 ffc4 	bl	8000aec <__aeabi_dcmplt>
 8008b64:	b150      	cbz	r0, 8008b7c <_dtoa_r+0x184>
 8008b66:	9800      	ldr	r0, [sp, #0]
 8008b68:	f7f7 fce4 	bl	8000534 <__aeabi_i2d>
 8008b6c:	4632      	mov	r2, r6
 8008b6e:	463b      	mov	r3, r7
 8008b70:	f7f7 ffb2 	bl	8000ad8 <__aeabi_dcmpeq>
 8008b74:	b910      	cbnz	r0, 8008b7c <_dtoa_r+0x184>
 8008b76:	9b00      	ldr	r3, [sp, #0]
 8008b78:	3b01      	subs	r3, #1
 8008b7a:	9300      	str	r3, [sp, #0]
 8008b7c:	9b00      	ldr	r3, [sp, #0]
 8008b7e:	2b16      	cmp	r3, #22
 8008b80:	d85a      	bhi.n	8008c38 <_dtoa_r+0x240>
 8008b82:	9a00      	ldr	r2, [sp, #0]
 8008b84:	4b57      	ldr	r3, [pc, #348]	; (8008ce4 <_dtoa_r+0x2ec>)
 8008b86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b8e:	ec51 0b19 	vmov	r0, r1, d9
 8008b92:	f7f7 ffab 	bl	8000aec <__aeabi_dcmplt>
 8008b96:	2800      	cmp	r0, #0
 8008b98:	d050      	beq.n	8008c3c <_dtoa_r+0x244>
 8008b9a:	9b00      	ldr	r3, [sp, #0]
 8008b9c:	3b01      	subs	r3, #1
 8008b9e:	9300      	str	r3, [sp, #0]
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ba4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008ba6:	1b5d      	subs	r5, r3, r5
 8008ba8:	1e6b      	subs	r3, r5, #1
 8008baa:	9305      	str	r3, [sp, #20]
 8008bac:	bf45      	ittet	mi
 8008bae:	f1c5 0301 	rsbmi	r3, r5, #1
 8008bb2:	9304      	strmi	r3, [sp, #16]
 8008bb4:	2300      	movpl	r3, #0
 8008bb6:	2300      	movmi	r3, #0
 8008bb8:	bf4c      	ite	mi
 8008bba:	9305      	strmi	r3, [sp, #20]
 8008bbc:	9304      	strpl	r3, [sp, #16]
 8008bbe:	9b00      	ldr	r3, [sp, #0]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	db3d      	blt.n	8008c40 <_dtoa_r+0x248>
 8008bc4:	9b05      	ldr	r3, [sp, #20]
 8008bc6:	9a00      	ldr	r2, [sp, #0]
 8008bc8:	920a      	str	r2, [sp, #40]	; 0x28
 8008bca:	4413      	add	r3, r2
 8008bcc:	9305      	str	r3, [sp, #20]
 8008bce:	2300      	movs	r3, #0
 8008bd0:	9307      	str	r3, [sp, #28]
 8008bd2:	9b06      	ldr	r3, [sp, #24]
 8008bd4:	2b09      	cmp	r3, #9
 8008bd6:	f200 8089 	bhi.w	8008cec <_dtoa_r+0x2f4>
 8008bda:	2b05      	cmp	r3, #5
 8008bdc:	bfc4      	itt	gt
 8008bde:	3b04      	subgt	r3, #4
 8008be0:	9306      	strgt	r3, [sp, #24]
 8008be2:	9b06      	ldr	r3, [sp, #24]
 8008be4:	f1a3 0302 	sub.w	r3, r3, #2
 8008be8:	bfcc      	ite	gt
 8008bea:	2500      	movgt	r5, #0
 8008bec:	2501      	movle	r5, #1
 8008bee:	2b03      	cmp	r3, #3
 8008bf0:	f200 8087 	bhi.w	8008d02 <_dtoa_r+0x30a>
 8008bf4:	e8df f003 	tbb	[pc, r3]
 8008bf8:	59383a2d 	.word	0x59383a2d
 8008bfc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008c00:	441d      	add	r5, r3
 8008c02:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008c06:	2b20      	cmp	r3, #32
 8008c08:	bfc1      	itttt	gt
 8008c0a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008c0e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008c12:	fa0b f303 	lslgt.w	r3, fp, r3
 8008c16:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008c1a:	bfda      	itte	le
 8008c1c:	f1c3 0320 	rsble	r3, r3, #32
 8008c20:	fa06 f003 	lslle.w	r0, r6, r3
 8008c24:	4318      	orrgt	r0, r3
 8008c26:	f7f7 fc75 	bl	8000514 <__aeabi_ui2d>
 8008c2a:	2301      	movs	r3, #1
 8008c2c:	4606      	mov	r6, r0
 8008c2e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008c32:	3d01      	subs	r5, #1
 8008c34:	930e      	str	r3, [sp, #56]	; 0x38
 8008c36:	e76a      	b.n	8008b0e <_dtoa_r+0x116>
 8008c38:	2301      	movs	r3, #1
 8008c3a:	e7b2      	b.n	8008ba2 <_dtoa_r+0x1aa>
 8008c3c:	900b      	str	r0, [sp, #44]	; 0x2c
 8008c3e:	e7b1      	b.n	8008ba4 <_dtoa_r+0x1ac>
 8008c40:	9b04      	ldr	r3, [sp, #16]
 8008c42:	9a00      	ldr	r2, [sp, #0]
 8008c44:	1a9b      	subs	r3, r3, r2
 8008c46:	9304      	str	r3, [sp, #16]
 8008c48:	4253      	negs	r3, r2
 8008c4a:	9307      	str	r3, [sp, #28]
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	930a      	str	r3, [sp, #40]	; 0x28
 8008c50:	e7bf      	b.n	8008bd2 <_dtoa_r+0x1da>
 8008c52:	2300      	movs	r3, #0
 8008c54:	9308      	str	r3, [sp, #32]
 8008c56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	dc55      	bgt.n	8008d08 <_dtoa_r+0x310>
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008c62:	461a      	mov	r2, r3
 8008c64:	9209      	str	r2, [sp, #36]	; 0x24
 8008c66:	e00c      	b.n	8008c82 <_dtoa_r+0x28a>
 8008c68:	2301      	movs	r3, #1
 8008c6a:	e7f3      	b.n	8008c54 <_dtoa_r+0x25c>
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c70:	9308      	str	r3, [sp, #32]
 8008c72:	9b00      	ldr	r3, [sp, #0]
 8008c74:	4413      	add	r3, r2
 8008c76:	9302      	str	r3, [sp, #8]
 8008c78:	3301      	adds	r3, #1
 8008c7a:	2b01      	cmp	r3, #1
 8008c7c:	9303      	str	r3, [sp, #12]
 8008c7e:	bfb8      	it	lt
 8008c80:	2301      	movlt	r3, #1
 8008c82:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008c84:	2200      	movs	r2, #0
 8008c86:	6042      	str	r2, [r0, #4]
 8008c88:	2204      	movs	r2, #4
 8008c8a:	f102 0614 	add.w	r6, r2, #20
 8008c8e:	429e      	cmp	r6, r3
 8008c90:	6841      	ldr	r1, [r0, #4]
 8008c92:	d93d      	bls.n	8008d10 <_dtoa_r+0x318>
 8008c94:	4620      	mov	r0, r4
 8008c96:	f001 fa49 	bl	800a12c <_Balloc>
 8008c9a:	9001      	str	r0, [sp, #4]
 8008c9c:	2800      	cmp	r0, #0
 8008c9e:	d13b      	bne.n	8008d18 <_dtoa_r+0x320>
 8008ca0:	4b11      	ldr	r3, [pc, #68]	; (8008ce8 <_dtoa_r+0x2f0>)
 8008ca2:	4602      	mov	r2, r0
 8008ca4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008ca8:	e6c0      	b.n	8008a2c <_dtoa_r+0x34>
 8008caa:	2301      	movs	r3, #1
 8008cac:	e7df      	b.n	8008c6e <_dtoa_r+0x276>
 8008cae:	bf00      	nop
 8008cb0:	636f4361 	.word	0x636f4361
 8008cb4:	3fd287a7 	.word	0x3fd287a7
 8008cb8:	8b60c8b3 	.word	0x8b60c8b3
 8008cbc:	3fc68a28 	.word	0x3fc68a28
 8008cc0:	509f79fb 	.word	0x509f79fb
 8008cc4:	3fd34413 	.word	0x3fd34413
 8008cc8:	0800b7e6 	.word	0x0800b7e6
 8008ccc:	0800b7fd 	.word	0x0800b7fd
 8008cd0:	7ff00000 	.word	0x7ff00000
 8008cd4:	0800b7e2 	.word	0x0800b7e2
 8008cd8:	0800b7d9 	.word	0x0800b7d9
 8008cdc:	0800b65d 	.word	0x0800b65d
 8008ce0:	3ff80000 	.word	0x3ff80000
 8008ce4:	0800b9d0 	.word	0x0800b9d0
 8008ce8:	0800b858 	.word	0x0800b858
 8008cec:	2501      	movs	r5, #1
 8008cee:	2300      	movs	r3, #0
 8008cf0:	9306      	str	r3, [sp, #24]
 8008cf2:	9508      	str	r5, [sp, #32]
 8008cf4:	f04f 33ff 	mov.w	r3, #4294967295
 8008cf8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	2312      	movs	r3, #18
 8008d00:	e7b0      	b.n	8008c64 <_dtoa_r+0x26c>
 8008d02:	2301      	movs	r3, #1
 8008d04:	9308      	str	r3, [sp, #32]
 8008d06:	e7f5      	b.n	8008cf4 <_dtoa_r+0x2fc>
 8008d08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d0a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008d0e:	e7b8      	b.n	8008c82 <_dtoa_r+0x28a>
 8008d10:	3101      	adds	r1, #1
 8008d12:	6041      	str	r1, [r0, #4]
 8008d14:	0052      	lsls	r2, r2, #1
 8008d16:	e7b8      	b.n	8008c8a <_dtoa_r+0x292>
 8008d18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d1a:	9a01      	ldr	r2, [sp, #4]
 8008d1c:	601a      	str	r2, [r3, #0]
 8008d1e:	9b03      	ldr	r3, [sp, #12]
 8008d20:	2b0e      	cmp	r3, #14
 8008d22:	f200 809d 	bhi.w	8008e60 <_dtoa_r+0x468>
 8008d26:	2d00      	cmp	r5, #0
 8008d28:	f000 809a 	beq.w	8008e60 <_dtoa_r+0x468>
 8008d2c:	9b00      	ldr	r3, [sp, #0]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	dd32      	ble.n	8008d98 <_dtoa_r+0x3a0>
 8008d32:	4ab7      	ldr	r2, [pc, #732]	; (8009010 <_dtoa_r+0x618>)
 8008d34:	f003 030f 	and.w	r3, r3, #15
 8008d38:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008d3c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008d40:	9b00      	ldr	r3, [sp, #0]
 8008d42:	05d8      	lsls	r0, r3, #23
 8008d44:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008d48:	d516      	bpl.n	8008d78 <_dtoa_r+0x380>
 8008d4a:	4bb2      	ldr	r3, [pc, #712]	; (8009014 <_dtoa_r+0x61c>)
 8008d4c:	ec51 0b19 	vmov	r0, r1, d9
 8008d50:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008d54:	f7f7 fd82 	bl	800085c <__aeabi_ddiv>
 8008d58:	f007 070f 	and.w	r7, r7, #15
 8008d5c:	4682      	mov	sl, r0
 8008d5e:	468b      	mov	fp, r1
 8008d60:	2503      	movs	r5, #3
 8008d62:	4eac      	ldr	r6, [pc, #688]	; (8009014 <_dtoa_r+0x61c>)
 8008d64:	b957      	cbnz	r7, 8008d7c <_dtoa_r+0x384>
 8008d66:	4642      	mov	r2, r8
 8008d68:	464b      	mov	r3, r9
 8008d6a:	4650      	mov	r0, sl
 8008d6c:	4659      	mov	r1, fp
 8008d6e:	f7f7 fd75 	bl	800085c <__aeabi_ddiv>
 8008d72:	4682      	mov	sl, r0
 8008d74:	468b      	mov	fp, r1
 8008d76:	e028      	b.n	8008dca <_dtoa_r+0x3d2>
 8008d78:	2502      	movs	r5, #2
 8008d7a:	e7f2      	b.n	8008d62 <_dtoa_r+0x36a>
 8008d7c:	07f9      	lsls	r1, r7, #31
 8008d7e:	d508      	bpl.n	8008d92 <_dtoa_r+0x39a>
 8008d80:	4640      	mov	r0, r8
 8008d82:	4649      	mov	r1, r9
 8008d84:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008d88:	f7f7 fc3e 	bl	8000608 <__aeabi_dmul>
 8008d8c:	3501      	adds	r5, #1
 8008d8e:	4680      	mov	r8, r0
 8008d90:	4689      	mov	r9, r1
 8008d92:	107f      	asrs	r7, r7, #1
 8008d94:	3608      	adds	r6, #8
 8008d96:	e7e5      	b.n	8008d64 <_dtoa_r+0x36c>
 8008d98:	f000 809b 	beq.w	8008ed2 <_dtoa_r+0x4da>
 8008d9c:	9b00      	ldr	r3, [sp, #0]
 8008d9e:	4f9d      	ldr	r7, [pc, #628]	; (8009014 <_dtoa_r+0x61c>)
 8008da0:	425e      	negs	r6, r3
 8008da2:	4b9b      	ldr	r3, [pc, #620]	; (8009010 <_dtoa_r+0x618>)
 8008da4:	f006 020f 	and.w	r2, r6, #15
 8008da8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008db0:	ec51 0b19 	vmov	r0, r1, d9
 8008db4:	f7f7 fc28 	bl	8000608 <__aeabi_dmul>
 8008db8:	1136      	asrs	r6, r6, #4
 8008dba:	4682      	mov	sl, r0
 8008dbc:	468b      	mov	fp, r1
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	2502      	movs	r5, #2
 8008dc2:	2e00      	cmp	r6, #0
 8008dc4:	d17a      	bne.n	8008ebc <_dtoa_r+0x4c4>
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d1d3      	bne.n	8008d72 <_dtoa_r+0x37a>
 8008dca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	f000 8082 	beq.w	8008ed6 <_dtoa_r+0x4de>
 8008dd2:	4b91      	ldr	r3, [pc, #580]	; (8009018 <_dtoa_r+0x620>)
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	4650      	mov	r0, sl
 8008dd8:	4659      	mov	r1, fp
 8008dda:	f7f7 fe87 	bl	8000aec <__aeabi_dcmplt>
 8008dde:	2800      	cmp	r0, #0
 8008de0:	d079      	beq.n	8008ed6 <_dtoa_r+0x4de>
 8008de2:	9b03      	ldr	r3, [sp, #12]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d076      	beq.n	8008ed6 <_dtoa_r+0x4de>
 8008de8:	9b02      	ldr	r3, [sp, #8]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	dd36      	ble.n	8008e5c <_dtoa_r+0x464>
 8008dee:	9b00      	ldr	r3, [sp, #0]
 8008df0:	4650      	mov	r0, sl
 8008df2:	4659      	mov	r1, fp
 8008df4:	1e5f      	subs	r7, r3, #1
 8008df6:	2200      	movs	r2, #0
 8008df8:	4b88      	ldr	r3, [pc, #544]	; (800901c <_dtoa_r+0x624>)
 8008dfa:	f7f7 fc05 	bl	8000608 <__aeabi_dmul>
 8008dfe:	9e02      	ldr	r6, [sp, #8]
 8008e00:	4682      	mov	sl, r0
 8008e02:	468b      	mov	fp, r1
 8008e04:	3501      	adds	r5, #1
 8008e06:	4628      	mov	r0, r5
 8008e08:	f7f7 fb94 	bl	8000534 <__aeabi_i2d>
 8008e0c:	4652      	mov	r2, sl
 8008e0e:	465b      	mov	r3, fp
 8008e10:	f7f7 fbfa 	bl	8000608 <__aeabi_dmul>
 8008e14:	4b82      	ldr	r3, [pc, #520]	; (8009020 <_dtoa_r+0x628>)
 8008e16:	2200      	movs	r2, #0
 8008e18:	f7f7 fa40 	bl	800029c <__adddf3>
 8008e1c:	46d0      	mov	r8, sl
 8008e1e:	46d9      	mov	r9, fp
 8008e20:	4682      	mov	sl, r0
 8008e22:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008e26:	2e00      	cmp	r6, #0
 8008e28:	d158      	bne.n	8008edc <_dtoa_r+0x4e4>
 8008e2a:	4b7e      	ldr	r3, [pc, #504]	; (8009024 <_dtoa_r+0x62c>)
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	4640      	mov	r0, r8
 8008e30:	4649      	mov	r1, r9
 8008e32:	f7f7 fa31 	bl	8000298 <__aeabi_dsub>
 8008e36:	4652      	mov	r2, sl
 8008e38:	465b      	mov	r3, fp
 8008e3a:	4680      	mov	r8, r0
 8008e3c:	4689      	mov	r9, r1
 8008e3e:	f7f7 fe73 	bl	8000b28 <__aeabi_dcmpgt>
 8008e42:	2800      	cmp	r0, #0
 8008e44:	f040 8295 	bne.w	8009372 <_dtoa_r+0x97a>
 8008e48:	4652      	mov	r2, sl
 8008e4a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008e4e:	4640      	mov	r0, r8
 8008e50:	4649      	mov	r1, r9
 8008e52:	f7f7 fe4b 	bl	8000aec <__aeabi_dcmplt>
 8008e56:	2800      	cmp	r0, #0
 8008e58:	f040 8289 	bne.w	800936e <_dtoa_r+0x976>
 8008e5c:	ec5b ab19 	vmov	sl, fp, d9
 8008e60:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	f2c0 8148 	blt.w	80090f8 <_dtoa_r+0x700>
 8008e68:	9a00      	ldr	r2, [sp, #0]
 8008e6a:	2a0e      	cmp	r2, #14
 8008e6c:	f300 8144 	bgt.w	80090f8 <_dtoa_r+0x700>
 8008e70:	4b67      	ldr	r3, [pc, #412]	; (8009010 <_dtoa_r+0x618>)
 8008e72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e76:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008e7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	f280 80d5 	bge.w	800902c <_dtoa_r+0x634>
 8008e82:	9b03      	ldr	r3, [sp, #12]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	f300 80d1 	bgt.w	800902c <_dtoa_r+0x634>
 8008e8a:	f040 826f 	bne.w	800936c <_dtoa_r+0x974>
 8008e8e:	4b65      	ldr	r3, [pc, #404]	; (8009024 <_dtoa_r+0x62c>)
 8008e90:	2200      	movs	r2, #0
 8008e92:	4640      	mov	r0, r8
 8008e94:	4649      	mov	r1, r9
 8008e96:	f7f7 fbb7 	bl	8000608 <__aeabi_dmul>
 8008e9a:	4652      	mov	r2, sl
 8008e9c:	465b      	mov	r3, fp
 8008e9e:	f7f7 fe39 	bl	8000b14 <__aeabi_dcmpge>
 8008ea2:	9e03      	ldr	r6, [sp, #12]
 8008ea4:	4637      	mov	r7, r6
 8008ea6:	2800      	cmp	r0, #0
 8008ea8:	f040 8245 	bne.w	8009336 <_dtoa_r+0x93e>
 8008eac:	9d01      	ldr	r5, [sp, #4]
 8008eae:	2331      	movs	r3, #49	; 0x31
 8008eb0:	f805 3b01 	strb.w	r3, [r5], #1
 8008eb4:	9b00      	ldr	r3, [sp, #0]
 8008eb6:	3301      	adds	r3, #1
 8008eb8:	9300      	str	r3, [sp, #0]
 8008eba:	e240      	b.n	800933e <_dtoa_r+0x946>
 8008ebc:	07f2      	lsls	r2, r6, #31
 8008ebe:	d505      	bpl.n	8008ecc <_dtoa_r+0x4d4>
 8008ec0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ec4:	f7f7 fba0 	bl	8000608 <__aeabi_dmul>
 8008ec8:	3501      	adds	r5, #1
 8008eca:	2301      	movs	r3, #1
 8008ecc:	1076      	asrs	r6, r6, #1
 8008ece:	3708      	adds	r7, #8
 8008ed0:	e777      	b.n	8008dc2 <_dtoa_r+0x3ca>
 8008ed2:	2502      	movs	r5, #2
 8008ed4:	e779      	b.n	8008dca <_dtoa_r+0x3d2>
 8008ed6:	9f00      	ldr	r7, [sp, #0]
 8008ed8:	9e03      	ldr	r6, [sp, #12]
 8008eda:	e794      	b.n	8008e06 <_dtoa_r+0x40e>
 8008edc:	9901      	ldr	r1, [sp, #4]
 8008ede:	4b4c      	ldr	r3, [pc, #304]	; (8009010 <_dtoa_r+0x618>)
 8008ee0:	4431      	add	r1, r6
 8008ee2:	910d      	str	r1, [sp, #52]	; 0x34
 8008ee4:	9908      	ldr	r1, [sp, #32]
 8008ee6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008eea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008eee:	2900      	cmp	r1, #0
 8008ef0:	d043      	beq.n	8008f7a <_dtoa_r+0x582>
 8008ef2:	494d      	ldr	r1, [pc, #308]	; (8009028 <_dtoa_r+0x630>)
 8008ef4:	2000      	movs	r0, #0
 8008ef6:	f7f7 fcb1 	bl	800085c <__aeabi_ddiv>
 8008efa:	4652      	mov	r2, sl
 8008efc:	465b      	mov	r3, fp
 8008efe:	f7f7 f9cb 	bl	8000298 <__aeabi_dsub>
 8008f02:	9d01      	ldr	r5, [sp, #4]
 8008f04:	4682      	mov	sl, r0
 8008f06:	468b      	mov	fp, r1
 8008f08:	4649      	mov	r1, r9
 8008f0a:	4640      	mov	r0, r8
 8008f0c:	f7f7 fe2c 	bl	8000b68 <__aeabi_d2iz>
 8008f10:	4606      	mov	r6, r0
 8008f12:	f7f7 fb0f 	bl	8000534 <__aeabi_i2d>
 8008f16:	4602      	mov	r2, r0
 8008f18:	460b      	mov	r3, r1
 8008f1a:	4640      	mov	r0, r8
 8008f1c:	4649      	mov	r1, r9
 8008f1e:	f7f7 f9bb 	bl	8000298 <__aeabi_dsub>
 8008f22:	3630      	adds	r6, #48	; 0x30
 8008f24:	f805 6b01 	strb.w	r6, [r5], #1
 8008f28:	4652      	mov	r2, sl
 8008f2a:	465b      	mov	r3, fp
 8008f2c:	4680      	mov	r8, r0
 8008f2e:	4689      	mov	r9, r1
 8008f30:	f7f7 fddc 	bl	8000aec <__aeabi_dcmplt>
 8008f34:	2800      	cmp	r0, #0
 8008f36:	d163      	bne.n	8009000 <_dtoa_r+0x608>
 8008f38:	4642      	mov	r2, r8
 8008f3a:	464b      	mov	r3, r9
 8008f3c:	4936      	ldr	r1, [pc, #216]	; (8009018 <_dtoa_r+0x620>)
 8008f3e:	2000      	movs	r0, #0
 8008f40:	f7f7 f9aa 	bl	8000298 <__aeabi_dsub>
 8008f44:	4652      	mov	r2, sl
 8008f46:	465b      	mov	r3, fp
 8008f48:	f7f7 fdd0 	bl	8000aec <__aeabi_dcmplt>
 8008f4c:	2800      	cmp	r0, #0
 8008f4e:	f040 80b5 	bne.w	80090bc <_dtoa_r+0x6c4>
 8008f52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f54:	429d      	cmp	r5, r3
 8008f56:	d081      	beq.n	8008e5c <_dtoa_r+0x464>
 8008f58:	4b30      	ldr	r3, [pc, #192]	; (800901c <_dtoa_r+0x624>)
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	4650      	mov	r0, sl
 8008f5e:	4659      	mov	r1, fp
 8008f60:	f7f7 fb52 	bl	8000608 <__aeabi_dmul>
 8008f64:	4b2d      	ldr	r3, [pc, #180]	; (800901c <_dtoa_r+0x624>)
 8008f66:	4682      	mov	sl, r0
 8008f68:	468b      	mov	fp, r1
 8008f6a:	4640      	mov	r0, r8
 8008f6c:	4649      	mov	r1, r9
 8008f6e:	2200      	movs	r2, #0
 8008f70:	f7f7 fb4a 	bl	8000608 <__aeabi_dmul>
 8008f74:	4680      	mov	r8, r0
 8008f76:	4689      	mov	r9, r1
 8008f78:	e7c6      	b.n	8008f08 <_dtoa_r+0x510>
 8008f7a:	4650      	mov	r0, sl
 8008f7c:	4659      	mov	r1, fp
 8008f7e:	f7f7 fb43 	bl	8000608 <__aeabi_dmul>
 8008f82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f84:	9d01      	ldr	r5, [sp, #4]
 8008f86:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f88:	4682      	mov	sl, r0
 8008f8a:	468b      	mov	fp, r1
 8008f8c:	4649      	mov	r1, r9
 8008f8e:	4640      	mov	r0, r8
 8008f90:	f7f7 fdea 	bl	8000b68 <__aeabi_d2iz>
 8008f94:	4606      	mov	r6, r0
 8008f96:	f7f7 facd 	bl	8000534 <__aeabi_i2d>
 8008f9a:	3630      	adds	r6, #48	; 0x30
 8008f9c:	4602      	mov	r2, r0
 8008f9e:	460b      	mov	r3, r1
 8008fa0:	4640      	mov	r0, r8
 8008fa2:	4649      	mov	r1, r9
 8008fa4:	f7f7 f978 	bl	8000298 <__aeabi_dsub>
 8008fa8:	f805 6b01 	strb.w	r6, [r5], #1
 8008fac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fae:	429d      	cmp	r5, r3
 8008fb0:	4680      	mov	r8, r0
 8008fb2:	4689      	mov	r9, r1
 8008fb4:	f04f 0200 	mov.w	r2, #0
 8008fb8:	d124      	bne.n	8009004 <_dtoa_r+0x60c>
 8008fba:	4b1b      	ldr	r3, [pc, #108]	; (8009028 <_dtoa_r+0x630>)
 8008fbc:	4650      	mov	r0, sl
 8008fbe:	4659      	mov	r1, fp
 8008fc0:	f7f7 f96c 	bl	800029c <__adddf3>
 8008fc4:	4602      	mov	r2, r0
 8008fc6:	460b      	mov	r3, r1
 8008fc8:	4640      	mov	r0, r8
 8008fca:	4649      	mov	r1, r9
 8008fcc:	f7f7 fdac 	bl	8000b28 <__aeabi_dcmpgt>
 8008fd0:	2800      	cmp	r0, #0
 8008fd2:	d173      	bne.n	80090bc <_dtoa_r+0x6c4>
 8008fd4:	4652      	mov	r2, sl
 8008fd6:	465b      	mov	r3, fp
 8008fd8:	4913      	ldr	r1, [pc, #76]	; (8009028 <_dtoa_r+0x630>)
 8008fda:	2000      	movs	r0, #0
 8008fdc:	f7f7 f95c 	bl	8000298 <__aeabi_dsub>
 8008fe0:	4602      	mov	r2, r0
 8008fe2:	460b      	mov	r3, r1
 8008fe4:	4640      	mov	r0, r8
 8008fe6:	4649      	mov	r1, r9
 8008fe8:	f7f7 fd80 	bl	8000aec <__aeabi_dcmplt>
 8008fec:	2800      	cmp	r0, #0
 8008fee:	f43f af35 	beq.w	8008e5c <_dtoa_r+0x464>
 8008ff2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008ff4:	1e6b      	subs	r3, r5, #1
 8008ff6:	930f      	str	r3, [sp, #60]	; 0x3c
 8008ff8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008ffc:	2b30      	cmp	r3, #48	; 0x30
 8008ffe:	d0f8      	beq.n	8008ff2 <_dtoa_r+0x5fa>
 8009000:	9700      	str	r7, [sp, #0]
 8009002:	e049      	b.n	8009098 <_dtoa_r+0x6a0>
 8009004:	4b05      	ldr	r3, [pc, #20]	; (800901c <_dtoa_r+0x624>)
 8009006:	f7f7 faff 	bl	8000608 <__aeabi_dmul>
 800900a:	4680      	mov	r8, r0
 800900c:	4689      	mov	r9, r1
 800900e:	e7bd      	b.n	8008f8c <_dtoa_r+0x594>
 8009010:	0800b9d0 	.word	0x0800b9d0
 8009014:	0800b9a8 	.word	0x0800b9a8
 8009018:	3ff00000 	.word	0x3ff00000
 800901c:	40240000 	.word	0x40240000
 8009020:	401c0000 	.word	0x401c0000
 8009024:	40140000 	.word	0x40140000
 8009028:	3fe00000 	.word	0x3fe00000
 800902c:	9d01      	ldr	r5, [sp, #4]
 800902e:	4656      	mov	r6, sl
 8009030:	465f      	mov	r7, fp
 8009032:	4642      	mov	r2, r8
 8009034:	464b      	mov	r3, r9
 8009036:	4630      	mov	r0, r6
 8009038:	4639      	mov	r1, r7
 800903a:	f7f7 fc0f 	bl	800085c <__aeabi_ddiv>
 800903e:	f7f7 fd93 	bl	8000b68 <__aeabi_d2iz>
 8009042:	4682      	mov	sl, r0
 8009044:	f7f7 fa76 	bl	8000534 <__aeabi_i2d>
 8009048:	4642      	mov	r2, r8
 800904a:	464b      	mov	r3, r9
 800904c:	f7f7 fadc 	bl	8000608 <__aeabi_dmul>
 8009050:	4602      	mov	r2, r0
 8009052:	460b      	mov	r3, r1
 8009054:	4630      	mov	r0, r6
 8009056:	4639      	mov	r1, r7
 8009058:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800905c:	f7f7 f91c 	bl	8000298 <__aeabi_dsub>
 8009060:	f805 6b01 	strb.w	r6, [r5], #1
 8009064:	9e01      	ldr	r6, [sp, #4]
 8009066:	9f03      	ldr	r7, [sp, #12]
 8009068:	1bae      	subs	r6, r5, r6
 800906a:	42b7      	cmp	r7, r6
 800906c:	4602      	mov	r2, r0
 800906e:	460b      	mov	r3, r1
 8009070:	d135      	bne.n	80090de <_dtoa_r+0x6e6>
 8009072:	f7f7 f913 	bl	800029c <__adddf3>
 8009076:	4642      	mov	r2, r8
 8009078:	464b      	mov	r3, r9
 800907a:	4606      	mov	r6, r0
 800907c:	460f      	mov	r7, r1
 800907e:	f7f7 fd53 	bl	8000b28 <__aeabi_dcmpgt>
 8009082:	b9d0      	cbnz	r0, 80090ba <_dtoa_r+0x6c2>
 8009084:	4642      	mov	r2, r8
 8009086:	464b      	mov	r3, r9
 8009088:	4630      	mov	r0, r6
 800908a:	4639      	mov	r1, r7
 800908c:	f7f7 fd24 	bl	8000ad8 <__aeabi_dcmpeq>
 8009090:	b110      	cbz	r0, 8009098 <_dtoa_r+0x6a0>
 8009092:	f01a 0f01 	tst.w	sl, #1
 8009096:	d110      	bne.n	80090ba <_dtoa_r+0x6c2>
 8009098:	4620      	mov	r0, r4
 800909a:	ee18 1a10 	vmov	r1, s16
 800909e:	f001 f885 	bl	800a1ac <_Bfree>
 80090a2:	2300      	movs	r3, #0
 80090a4:	9800      	ldr	r0, [sp, #0]
 80090a6:	702b      	strb	r3, [r5, #0]
 80090a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80090aa:	3001      	adds	r0, #1
 80090ac:	6018      	str	r0, [r3, #0]
 80090ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	f43f acf1 	beq.w	8008a98 <_dtoa_r+0xa0>
 80090b6:	601d      	str	r5, [r3, #0]
 80090b8:	e4ee      	b.n	8008a98 <_dtoa_r+0xa0>
 80090ba:	9f00      	ldr	r7, [sp, #0]
 80090bc:	462b      	mov	r3, r5
 80090be:	461d      	mov	r5, r3
 80090c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80090c4:	2a39      	cmp	r2, #57	; 0x39
 80090c6:	d106      	bne.n	80090d6 <_dtoa_r+0x6de>
 80090c8:	9a01      	ldr	r2, [sp, #4]
 80090ca:	429a      	cmp	r2, r3
 80090cc:	d1f7      	bne.n	80090be <_dtoa_r+0x6c6>
 80090ce:	9901      	ldr	r1, [sp, #4]
 80090d0:	2230      	movs	r2, #48	; 0x30
 80090d2:	3701      	adds	r7, #1
 80090d4:	700a      	strb	r2, [r1, #0]
 80090d6:	781a      	ldrb	r2, [r3, #0]
 80090d8:	3201      	adds	r2, #1
 80090da:	701a      	strb	r2, [r3, #0]
 80090dc:	e790      	b.n	8009000 <_dtoa_r+0x608>
 80090de:	4ba6      	ldr	r3, [pc, #664]	; (8009378 <_dtoa_r+0x980>)
 80090e0:	2200      	movs	r2, #0
 80090e2:	f7f7 fa91 	bl	8000608 <__aeabi_dmul>
 80090e6:	2200      	movs	r2, #0
 80090e8:	2300      	movs	r3, #0
 80090ea:	4606      	mov	r6, r0
 80090ec:	460f      	mov	r7, r1
 80090ee:	f7f7 fcf3 	bl	8000ad8 <__aeabi_dcmpeq>
 80090f2:	2800      	cmp	r0, #0
 80090f4:	d09d      	beq.n	8009032 <_dtoa_r+0x63a>
 80090f6:	e7cf      	b.n	8009098 <_dtoa_r+0x6a0>
 80090f8:	9a08      	ldr	r2, [sp, #32]
 80090fa:	2a00      	cmp	r2, #0
 80090fc:	f000 80d7 	beq.w	80092ae <_dtoa_r+0x8b6>
 8009100:	9a06      	ldr	r2, [sp, #24]
 8009102:	2a01      	cmp	r2, #1
 8009104:	f300 80ba 	bgt.w	800927c <_dtoa_r+0x884>
 8009108:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800910a:	2a00      	cmp	r2, #0
 800910c:	f000 80b2 	beq.w	8009274 <_dtoa_r+0x87c>
 8009110:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009114:	9e07      	ldr	r6, [sp, #28]
 8009116:	9d04      	ldr	r5, [sp, #16]
 8009118:	9a04      	ldr	r2, [sp, #16]
 800911a:	441a      	add	r2, r3
 800911c:	9204      	str	r2, [sp, #16]
 800911e:	9a05      	ldr	r2, [sp, #20]
 8009120:	2101      	movs	r1, #1
 8009122:	441a      	add	r2, r3
 8009124:	4620      	mov	r0, r4
 8009126:	9205      	str	r2, [sp, #20]
 8009128:	f001 f942 	bl	800a3b0 <__i2b>
 800912c:	4607      	mov	r7, r0
 800912e:	2d00      	cmp	r5, #0
 8009130:	dd0c      	ble.n	800914c <_dtoa_r+0x754>
 8009132:	9b05      	ldr	r3, [sp, #20]
 8009134:	2b00      	cmp	r3, #0
 8009136:	dd09      	ble.n	800914c <_dtoa_r+0x754>
 8009138:	42ab      	cmp	r3, r5
 800913a:	9a04      	ldr	r2, [sp, #16]
 800913c:	bfa8      	it	ge
 800913e:	462b      	movge	r3, r5
 8009140:	1ad2      	subs	r2, r2, r3
 8009142:	9204      	str	r2, [sp, #16]
 8009144:	9a05      	ldr	r2, [sp, #20]
 8009146:	1aed      	subs	r5, r5, r3
 8009148:	1ad3      	subs	r3, r2, r3
 800914a:	9305      	str	r3, [sp, #20]
 800914c:	9b07      	ldr	r3, [sp, #28]
 800914e:	b31b      	cbz	r3, 8009198 <_dtoa_r+0x7a0>
 8009150:	9b08      	ldr	r3, [sp, #32]
 8009152:	2b00      	cmp	r3, #0
 8009154:	f000 80af 	beq.w	80092b6 <_dtoa_r+0x8be>
 8009158:	2e00      	cmp	r6, #0
 800915a:	dd13      	ble.n	8009184 <_dtoa_r+0x78c>
 800915c:	4639      	mov	r1, r7
 800915e:	4632      	mov	r2, r6
 8009160:	4620      	mov	r0, r4
 8009162:	f001 f9e5 	bl	800a530 <__pow5mult>
 8009166:	ee18 2a10 	vmov	r2, s16
 800916a:	4601      	mov	r1, r0
 800916c:	4607      	mov	r7, r0
 800916e:	4620      	mov	r0, r4
 8009170:	f001 f934 	bl	800a3dc <__multiply>
 8009174:	ee18 1a10 	vmov	r1, s16
 8009178:	4680      	mov	r8, r0
 800917a:	4620      	mov	r0, r4
 800917c:	f001 f816 	bl	800a1ac <_Bfree>
 8009180:	ee08 8a10 	vmov	s16, r8
 8009184:	9b07      	ldr	r3, [sp, #28]
 8009186:	1b9a      	subs	r2, r3, r6
 8009188:	d006      	beq.n	8009198 <_dtoa_r+0x7a0>
 800918a:	ee18 1a10 	vmov	r1, s16
 800918e:	4620      	mov	r0, r4
 8009190:	f001 f9ce 	bl	800a530 <__pow5mult>
 8009194:	ee08 0a10 	vmov	s16, r0
 8009198:	2101      	movs	r1, #1
 800919a:	4620      	mov	r0, r4
 800919c:	f001 f908 	bl	800a3b0 <__i2b>
 80091a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	4606      	mov	r6, r0
 80091a6:	f340 8088 	ble.w	80092ba <_dtoa_r+0x8c2>
 80091aa:	461a      	mov	r2, r3
 80091ac:	4601      	mov	r1, r0
 80091ae:	4620      	mov	r0, r4
 80091b0:	f001 f9be 	bl	800a530 <__pow5mult>
 80091b4:	9b06      	ldr	r3, [sp, #24]
 80091b6:	2b01      	cmp	r3, #1
 80091b8:	4606      	mov	r6, r0
 80091ba:	f340 8081 	ble.w	80092c0 <_dtoa_r+0x8c8>
 80091be:	f04f 0800 	mov.w	r8, #0
 80091c2:	6933      	ldr	r3, [r6, #16]
 80091c4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80091c8:	6918      	ldr	r0, [r3, #16]
 80091ca:	f001 f8a1 	bl	800a310 <__hi0bits>
 80091ce:	f1c0 0020 	rsb	r0, r0, #32
 80091d2:	9b05      	ldr	r3, [sp, #20]
 80091d4:	4418      	add	r0, r3
 80091d6:	f010 001f 	ands.w	r0, r0, #31
 80091da:	f000 8092 	beq.w	8009302 <_dtoa_r+0x90a>
 80091de:	f1c0 0320 	rsb	r3, r0, #32
 80091e2:	2b04      	cmp	r3, #4
 80091e4:	f340 808a 	ble.w	80092fc <_dtoa_r+0x904>
 80091e8:	f1c0 001c 	rsb	r0, r0, #28
 80091ec:	9b04      	ldr	r3, [sp, #16]
 80091ee:	4403      	add	r3, r0
 80091f0:	9304      	str	r3, [sp, #16]
 80091f2:	9b05      	ldr	r3, [sp, #20]
 80091f4:	4403      	add	r3, r0
 80091f6:	4405      	add	r5, r0
 80091f8:	9305      	str	r3, [sp, #20]
 80091fa:	9b04      	ldr	r3, [sp, #16]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	dd07      	ble.n	8009210 <_dtoa_r+0x818>
 8009200:	ee18 1a10 	vmov	r1, s16
 8009204:	461a      	mov	r2, r3
 8009206:	4620      	mov	r0, r4
 8009208:	f001 f9ec 	bl	800a5e4 <__lshift>
 800920c:	ee08 0a10 	vmov	s16, r0
 8009210:	9b05      	ldr	r3, [sp, #20]
 8009212:	2b00      	cmp	r3, #0
 8009214:	dd05      	ble.n	8009222 <_dtoa_r+0x82a>
 8009216:	4631      	mov	r1, r6
 8009218:	461a      	mov	r2, r3
 800921a:	4620      	mov	r0, r4
 800921c:	f001 f9e2 	bl	800a5e4 <__lshift>
 8009220:	4606      	mov	r6, r0
 8009222:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009224:	2b00      	cmp	r3, #0
 8009226:	d06e      	beq.n	8009306 <_dtoa_r+0x90e>
 8009228:	ee18 0a10 	vmov	r0, s16
 800922c:	4631      	mov	r1, r6
 800922e:	f001 fa49 	bl	800a6c4 <__mcmp>
 8009232:	2800      	cmp	r0, #0
 8009234:	da67      	bge.n	8009306 <_dtoa_r+0x90e>
 8009236:	9b00      	ldr	r3, [sp, #0]
 8009238:	3b01      	subs	r3, #1
 800923a:	ee18 1a10 	vmov	r1, s16
 800923e:	9300      	str	r3, [sp, #0]
 8009240:	220a      	movs	r2, #10
 8009242:	2300      	movs	r3, #0
 8009244:	4620      	mov	r0, r4
 8009246:	f000 ffd3 	bl	800a1f0 <__multadd>
 800924a:	9b08      	ldr	r3, [sp, #32]
 800924c:	ee08 0a10 	vmov	s16, r0
 8009250:	2b00      	cmp	r3, #0
 8009252:	f000 81b1 	beq.w	80095b8 <_dtoa_r+0xbc0>
 8009256:	2300      	movs	r3, #0
 8009258:	4639      	mov	r1, r7
 800925a:	220a      	movs	r2, #10
 800925c:	4620      	mov	r0, r4
 800925e:	f000 ffc7 	bl	800a1f0 <__multadd>
 8009262:	9b02      	ldr	r3, [sp, #8]
 8009264:	2b00      	cmp	r3, #0
 8009266:	4607      	mov	r7, r0
 8009268:	f300 808e 	bgt.w	8009388 <_dtoa_r+0x990>
 800926c:	9b06      	ldr	r3, [sp, #24]
 800926e:	2b02      	cmp	r3, #2
 8009270:	dc51      	bgt.n	8009316 <_dtoa_r+0x91e>
 8009272:	e089      	b.n	8009388 <_dtoa_r+0x990>
 8009274:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009276:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800927a:	e74b      	b.n	8009114 <_dtoa_r+0x71c>
 800927c:	9b03      	ldr	r3, [sp, #12]
 800927e:	1e5e      	subs	r6, r3, #1
 8009280:	9b07      	ldr	r3, [sp, #28]
 8009282:	42b3      	cmp	r3, r6
 8009284:	bfbf      	itttt	lt
 8009286:	9b07      	ldrlt	r3, [sp, #28]
 8009288:	9607      	strlt	r6, [sp, #28]
 800928a:	1af2      	sublt	r2, r6, r3
 800928c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800928e:	bfb6      	itet	lt
 8009290:	189b      	addlt	r3, r3, r2
 8009292:	1b9e      	subge	r6, r3, r6
 8009294:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009296:	9b03      	ldr	r3, [sp, #12]
 8009298:	bfb8      	it	lt
 800929a:	2600      	movlt	r6, #0
 800929c:	2b00      	cmp	r3, #0
 800929e:	bfb7      	itett	lt
 80092a0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80092a4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80092a8:	1a9d      	sublt	r5, r3, r2
 80092aa:	2300      	movlt	r3, #0
 80092ac:	e734      	b.n	8009118 <_dtoa_r+0x720>
 80092ae:	9e07      	ldr	r6, [sp, #28]
 80092b0:	9d04      	ldr	r5, [sp, #16]
 80092b2:	9f08      	ldr	r7, [sp, #32]
 80092b4:	e73b      	b.n	800912e <_dtoa_r+0x736>
 80092b6:	9a07      	ldr	r2, [sp, #28]
 80092b8:	e767      	b.n	800918a <_dtoa_r+0x792>
 80092ba:	9b06      	ldr	r3, [sp, #24]
 80092bc:	2b01      	cmp	r3, #1
 80092be:	dc18      	bgt.n	80092f2 <_dtoa_r+0x8fa>
 80092c0:	f1ba 0f00 	cmp.w	sl, #0
 80092c4:	d115      	bne.n	80092f2 <_dtoa_r+0x8fa>
 80092c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80092ca:	b993      	cbnz	r3, 80092f2 <_dtoa_r+0x8fa>
 80092cc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80092d0:	0d1b      	lsrs	r3, r3, #20
 80092d2:	051b      	lsls	r3, r3, #20
 80092d4:	b183      	cbz	r3, 80092f8 <_dtoa_r+0x900>
 80092d6:	9b04      	ldr	r3, [sp, #16]
 80092d8:	3301      	adds	r3, #1
 80092da:	9304      	str	r3, [sp, #16]
 80092dc:	9b05      	ldr	r3, [sp, #20]
 80092de:	3301      	adds	r3, #1
 80092e0:	9305      	str	r3, [sp, #20]
 80092e2:	f04f 0801 	mov.w	r8, #1
 80092e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	f47f af6a 	bne.w	80091c2 <_dtoa_r+0x7ca>
 80092ee:	2001      	movs	r0, #1
 80092f0:	e76f      	b.n	80091d2 <_dtoa_r+0x7da>
 80092f2:	f04f 0800 	mov.w	r8, #0
 80092f6:	e7f6      	b.n	80092e6 <_dtoa_r+0x8ee>
 80092f8:	4698      	mov	r8, r3
 80092fa:	e7f4      	b.n	80092e6 <_dtoa_r+0x8ee>
 80092fc:	f43f af7d 	beq.w	80091fa <_dtoa_r+0x802>
 8009300:	4618      	mov	r0, r3
 8009302:	301c      	adds	r0, #28
 8009304:	e772      	b.n	80091ec <_dtoa_r+0x7f4>
 8009306:	9b03      	ldr	r3, [sp, #12]
 8009308:	2b00      	cmp	r3, #0
 800930a:	dc37      	bgt.n	800937c <_dtoa_r+0x984>
 800930c:	9b06      	ldr	r3, [sp, #24]
 800930e:	2b02      	cmp	r3, #2
 8009310:	dd34      	ble.n	800937c <_dtoa_r+0x984>
 8009312:	9b03      	ldr	r3, [sp, #12]
 8009314:	9302      	str	r3, [sp, #8]
 8009316:	9b02      	ldr	r3, [sp, #8]
 8009318:	b96b      	cbnz	r3, 8009336 <_dtoa_r+0x93e>
 800931a:	4631      	mov	r1, r6
 800931c:	2205      	movs	r2, #5
 800931e:	4620      	mov	r0, r4
 8009320:	f000 ff66 	bl	800a1f0 <__multadd>
 8009324:	4601      	mov	r1, r0
 8009326:	4606      	mov	r6, r0
 8009328:	ee18 0a10 	vmov	r0, s16
 800932c:	f001 f9ca 	bl	800a6c4 <__mcmp>
 8009330:	2800      	cmp	r0, #0
 8009332:	f73f adbb 	bgt.w	8008eac <_dtoa_r+0x4b4>
 8009336:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009338:	9d01      	ldr	r5, [sp, #4]
 800933a:	43db      	mvns	r3, r3
 800933c:	9300      	str	r3, [sp, #0]
 800933e:	f04f 0800 	mov.w	r8, #0
 8009342:	4631      	mov	r1, r6
 8009344:	4620      	mov	r0, r4
 8009346:	f000 ff31 	bl	800a1ac <_Bfree>
 800934a:	2f00      	cmp	r7, #0
 800934c:	f43f aea4 	beq.w	8009098 <_dtoa_r+0x6a0>
 8009350:	f1b8 0f00 	cmp.w	r8, #0
 8009354:	d005      	beq.n	8009362 <_dtoa_r+0x96a>
 8009356:	45b8      	cmp	r8, r7
 8009358:	d003      	beq.n	8009362 <_dtoa_r+0x96a>
 800935a:	4641      	mov	r1, r8
 800935c:	4620      	mov	r0, r4
 800935e:	f000 ff25 	bl	800a1ac <_Bfree>
 8009362:	4639      	mov	r1, r7
 8009364:	4620      	mov	r0, r4
 8009366:	f000 ff21 	bl	800a1ac <_Bfree>
 800936a:	e695      	b.n	8009098 <_dtoa_r+0x6a0>
 800936c:	2600      	movs	r6, #0
 800936e:	4637      	mov	r7, r6
 8009370:	e7e1      	b.n	8009336 <_dtoa_r+0x93e>
 8009372:	9700      	str	r7, [sp, #0]
 8009374:	4637      	mov	r7, r6
 8009376:	e599      	b.n	8008eac <_dtoa_r+0x4b4>
 8009378:	40240000 	.word	0x40240000
 800937c:	9b08      	ldr	r3, [sp, #32]
 800937e:	2b00      	cmp	r3, #0
 8009380:	f000 80ca 	beq.w	8009518 <_dtoa_r+0xb20>
 8009384:	9b03      	ldr	r3, [sp, #12]
 8009386:	9302      	str	r3, [sp, #8]
 8009388:	2d00      	cmp	r5, #0
 800938a:	dd05      	ble.n	8009398 <_dtoa_r+0x9a0>
 800938c:	4639      	mov	r1, r7
 800938e:	462a      	mov	r2, r5
 8009390:	4620      	mov	r0, r4
 8009392:	f001 f927 	bl	800a5e4 <__lshift>
 8009396:	4607      	mov	r7, r0
 8009398:	f1b8 0f00 	cmp.w	r8, #0
 800939c:	d05b      	beq.n	8009456 <_dtoa_r+0xa5e>
 800939e:	6879      	ldr	r1, [r7, #4]
 80093a0:	4620      	mov	r0, r4
 80093a2:	f000 fec3 	bl	800a12c <_Balloc>
 80093a6:	4605      	mov	r5, r0
 80093a8:	b928      	cbnz	r0, 80093b6 <_dtoa_r+0x9be>
 80093aa:	4b87      	ldr	r3, [pc, #540]	; (80095c8 <_dtoa_r+0xbd0>)
 80093ac:	4602      	mov	r2, r0
 80093ae:	f240 21ea 	movw	r1, #746	; 0x2ea
 80093b2:	f7ff bb3b 	b.w	8008a2c <_dtoa_r+0x34>
 80093b6:	693a      	ldr	r2, [r7, #16]
 80093b8:	3202      	adds	r2, #2
 80093ba:	0092      	lsls	r2, r2, #2
 80093bc:	f107 010c 	add.w	r1, r7, #12
 80093c0:	300c      	adds	r0, #12
 80093c2:	f7fd fbf5 	bl	8006bb0 <memcpy>
 80093c6:	2201      	movs	r2, #1
 80093c8:	4629      	mov	r1, r5
 80093ca:	4620      	mov	r0, r4
 80093cc:	f001 f90a 	bl	800a5e4 <__lshift>
 80093d0:	9b01      	ldr	r3, [sp, #4]
 80093d2:	f103 0901 	add.w	r9, r3, #1
 80093d6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80093da:	4413      	add	r3, r2
 80093dc:	9305      	str	r3, [sp, #20]
 80093de:	f00a 0301 	and.w	r3, sl, #1
 80093e2:	46b8      	mov	r8, r7
 80093e4:	9304      	str	r3, [sp, #16]
 80093e6:	4607      	mov	r7, r0
 80093e8:	4631      	mov	r1, r6
 80093ea:	ee18 0a10 	vmov	r0, s16
 80093ee:	f7ff fa77 	bl	80088e0 <quorem>
 80093f2:	4641      	mov	r1, r8
 80093f4:	9002      	str	r0, [sp, #8]
 80093f6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80093fa:	ee18 0a10 	vmov	r0, s16
 80093fe:	f001 f961 	bl	800a6c4 <__mcmp>
 8009402:	463a      	mov	r2, r7
 8009404:	9003      	str	r0, [sp, #12]
 8009406:	4631      	mov	r1, r6
 8009408:	4620      	mov	r0, r4
 800940a:	f001 f977 	bl	800a6fc <__mdiff>
 800940e:	68c2      	ldr	r2, [r0, #12]
 8009410:	f109 3bff 	add.w	fp, r9, #4294967295
 8009414:	4605      	mov	r5, r0
 8009416:	bb02      	cbnz	r2, 800945a <_dtoa_r+0xa62>
 8009418:	4601      	mov	r1, r0
 800941a:	ee18 0a10 	vmov	r0, s16
 800941e:	f001 f951 	bl	800a6c4 <__mcmp>
 8009422:	4602      	mov	r2, r0
 8009424:	4629      	mov	r1, r5
 8009426:	4620      	mov	r0, r4
 8009428:	9207      	str	r2, [sp, #28]
 800942a:	f000 febf 	bl	800a1ac <_Bfree>
 800942e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009432:	ea43 0102 	orr.w	r1, r3, r2
 8009436:	9b04      	ldr	r3, [sp, #16]
 8009438:	430b      	orrs	r3, r1
 800943a:	464d      	mov	r5, r9
 800943c:	d10f      	bne.n	800945e <_dtoa_r+0xa66>
 800943e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009442:	d02a      	beq.n	800949a <_dtoa_r+0xaa2>
 8009444:	9b03      	ldr	r3, [sp, #12]
 8009446:	2b00      	cmp	r3, #0
 8009448:	dd02      	ble.n	8009450 <_dtoa_r+0xa58>
 800944a:	9b02      	ldr	r3, [sp, #8]
 800944c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009450:	f88b a000 	strb.w	sl, [fp]
 8009454:	e775      	b.n	8009342 <_dtoa_r+0x94a>
 8009456:	4638      	mov	r0, r7
 8009458:	e7ba      	b.n	80093d0 <_dtoa_r+0x9d8>
 800945a:	2201      	movs	r2, #1
 800945c:	e7e2      	b.n	8009424 <_dtoa_r+0xa2c>
 800945e:	9b03      	ldr	r3, [sp, #12]
 8009460:	2b00      	cmp	r3, #0
 8009462:	db04      	blt.n	800946e <_dtoa_r+0xa76>
 8009464:	9906      	ldr	r1, [sp, #24]
 8009466:	430b      	orrs	r3, r1
 8009468:	9904      	ldr	r1, [sp, #16]
 800946a:	430b      	orrs	r3, r1
 800946c:	d122      	bne.n	80094b4 <_dtoa_r+0xabc>
 800946e:	2a00      	cmp	r2, #0
 8009470:	ddee      	ble.n	8009450 <_dtoa_r+0xa58>
 8009472:	ee18 1a10 	vmov	r1, s16
 8009476:	2201      	movs	r2, #1
 8009478:	4620      	mov	r0, r4
 800947a:	f001 f8b3 	bl	800a5e4 <__lshift>
 800947e:	4631      	mov	r1, r6
 8009480:	ee08 0a10 	vmov	s16, r0
 8009484:	f001 f91e 	bl	800a6c4 <__mcmp>
 8009488:	2800      	cmp	r0, #0
 800948a:	dc03      	bgt.n	8009494 <_dtoa_r+0xa9c>
 800948c:	d1e0      	bne.n	8009450 <_dtoa_r+0xa58>
 800948e:	f01a 0f01 	tst.w	sl, #1
 8009492:	d0dd      	beq.n	8009450 <_dtoa_r+0xa58>
 8009494:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009498:	d1d7      	bne.n	800944a <_dtoa_r+0xa52>
 800949a:	2339      	movs	r3, #57	; 0x39
 800949c:	f88b 3000 	strb.w	r3, [fp]
 80094a0:	462b      	mov	r3, r5
 80094a2:	461d      	mov	r5, r3
 80094a4:	3b01      	subs	r3, #1
 80094a6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80094aa:	2a39      	cmp	r2, #57	; 0x39
 80094ac:	d071      	beq.n	8009592 <_dtoa_r+0xb9a>
 80094ae:	3201      	adds	r2, #1
 80094b0:	701a      	strb	r2, [r3, #0]
 80094b2:	e746      	b.n	8009342 <_dtoa_r+0x94a>
 80094b4:	2a00      	cmp	r2, #0
 80094b6:	dd07      	ble.n	80094c8 <_dtoa_r+0xad0>
 80094b8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80094bc:	d0ed      	beq.n	800949a <_dtoa_r+0xaa2>
 80094be:	f10a 0301 	add.w	r3, sl, #1
 80094c2:	f88b 3000 	strb.w	r3, [fp]
 80094c6:	e73c      	b.n	8009342 <_dtoa_r+0x94a>
 80094c8:	9b05      	ldr	r3, [sp, #20]
 80094ca:	f809 ac01 	strb.w	sl, [r9, #-1]
 80094ce:	4599      	cmp	r9, r3
 80094d0:	d047      	beq.n	8009562 <_dtoa_r+0xb6a>
 80094d2:	ee18 1a10 	vmov	r1, s16
 80094d6:	2300      	movs	r3, #0
 80094d8:	220a      	movs	r2, #10
 80094da:	4620      	mov	r0, r4
 80094dc:	f000 fe88 	bl	800a1f0 <__multadd>
 80094e0:	45b8      	cmp	r8, r7
 80094e2:	ee08 0a10 	vmov	s16, r0
 80094e6:	f04f 0300 	mov.w	r3, #0
 80094ea:	f04f 020a 	mov.w	r2, #10
 80094ee:	4641      	mov	r1, r8
 80094f0:	4620      	mov	r0, r4
 80094f2:	d106      	bne.n	8009502 <_dtoa_r+0xb0a>
 80094f4:	f000 fe7c 	bl	800a1f0 <__multadd>
 80094f8:	4680      	mov	r8, r0
 80094fa:	4607      	mov	r7, r0
 80094fc:	f109 0901 	add.w	r9, r9, #1
 8009500:	e772      	b.n	80093e8 <_dtoa_r+0x9f0>
 8009502:	f000 fe75 	bl	800a1f0 <__multadd>
 8009506:	4639      	mov	r1, r7
 8009508:	4680      	mov	r8, r0
 800950a:	2300      	movs	r3, #0
 800950c:	220a      	movs	r2, #10
 800950e:	4620      	mov	r0, r4
 8009510:	f000 fe6e 	bl	800a1f0 <__multadd>
 8009514:	4607      	mov	r7, r0
 8009516:	e7f1      	b.n	80094fc <_dtoa_r+0xb04>
 8009518:	9b03      	ldr	r3, [sp, #12]
 800951a:	9302      	str	r3, [sp, #8]
 800951c:	9d01      	ldr	r5, [sp, #4]
 800951e:	ee18 0a10 	vmov	r0, s16
 8009522:	4631      	mov	r1, r6
 8009524:	f7ff f9dc 	bl	80088e0 <quorem>
 8009528:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800952c:	9b01      	ldr	r3, [sp, #4]
 800952e:	f805 ab01 	strb.w	sl, [r5], #1
 8009532:	1aea      	subs	r2, r5, r3
 8009534:	9b02      	ldr	r3, [sp, #8]
 8009536:	4293      	cmp	r3, r2
 8009538:	dd09      	ble.n	800954e <_dtoa_r+0xb56>
 800953a:	ee18 1a10 	vmov	r1, s16
 800953e:	2300      	movs	r3, #0
 8009540:	220a      	movs	r2, #10
 8009542:	4620      	mov	r0, r4
 8009544:	f000 fe54 	bl	800a1f0 <__multadd>
 8009548:	ee08 0a10 	vmov	s16, r0
 800954c:	e7e7      	b.n	800951e <_dtoa_r+0xb26>
 800954e:	9b02      	ldr	r3, [sp, #8]
 8009550:	2b00      	cmp	r3, #0
 8009552:	bfc8      	it	gt
 8009554:	461d      	movgt	r5, r3
 8009556:	9b01      	ldr	r3, [sp, #4]
 8009558:	bfd8      	it	le
 800955a:	2501      	movle	r5, #1
 800955c:	441d      	add	r5, r3
 800955e:	f04f 0800 	mov.w	r8, #0
 8009562:	ee18 1a10 	vmov	r1, s16
 8009566:	2201      	movs	r2, #1
 8009568:	4620      	mov	r0, r4
 800956a:	f001 f83b 	bl	800a5e4 <__lshift>
 800956e:	4631      	mov	r1, r6
 8009570:	ee08 0a10 	vmov	s16, r0
 8009574:	f001 f8a6 	bl	800a6c4 <__mcmp>
 8009578:	2800      	cmp	r0, #0
 800957a:	dc91      	bgt.n	80094a0 <_dtoa_r+0xaa8>
 800957c:	d102      	bne.n	8009584 <_dtoa_r+0xb8c>
 800957e:	f01a 0f01 	tst.w	sl, #1
 8009582:	d18d      	bne.n	80094a0 <_dtoa_r+0xaa8>
 8009584:	462b      	mov	r3, r5
 8009586:	461d      	mov	r5, r3
 8009588:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800958c:	2a30      	cmp	r2, #48	; 0x30
 800958e:	d0fa      	beq.n	8009586 <_dtoa_r+0xb8e>
 8009590:	e6d7      	b.n	8009342 <_dtoa_r+0x94a>
 8009592:	9a01      	ldr	r2, [sp, #4]
 8009594:	429a      	cmp	r2, r3
 8009596:	d184      	bne.n	80094a2 <_dtoa_r+0xaaa>
 8009598:	9b00      	ldr	r3, [sp, #0]
 800959a:	3301      	adds	r3, #1
 800959c:	9300      	str	r3, [sp, #0]
 800959e:	2331      	movs	r3, #49	; 0x31
 80095a0:	7013      	strb	r3, [r2, #0]
 80095a2:	e6ce      	b.n	8009342 <_dtoa_r+0x94a>
 80095a4:	4b09      	ldr	r3, [pc, #36]	; (80095cc <_dtoa_r+0xbd4>)
 80095a6:	f7ff ba95 	b.w	8008ad4 <_dtoa_r+0xdc>
 80095aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	f47f aa6e 	bne.w	8008a8e <_dtoa_r+0x96>
 80095b2:	4b07      	ldr	r3, [pc, #28]	; (80095d0 <_dtoa_r+0xbd8>)
 80095b4:	f7ff ba8e 	b.w	8008ad4 <_dtoa_r+0xdc>
 80095b8:	9b02      	ldr	r3, [sp, #8]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	dcae      	bgt.n	800951c <_dtoa_r+0xb24>
 80095be:	9b06      	ldr	r3, [sp, #24]
 80095c0:	2b02      	cmp	r3, #2
 80095c2:	f73f aea8 	bgt.w	8009316 <_dtoa_r+0x91e>
 80095c6:	e7a9      	b.n	800951c <_dtoa_r+0xb24>
 80095c8:	0800b858 	.word	0x0800b858
 80095cc:	0800b65c 	.word	0x0800b65c
 80095d0:	0800b7d9 	.word	0x0800b7d9

080095d4 <__sflush_r>:
 80095d4:	898a      	ldrh	r2, [r1, #12]
 80095d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095da:	4605      	mov	r5, r0
 80095dc:	0710      	lsls	r0, r2, #28
 80095de:	460c      	mov	r4, r1
 80095e0:	d458      	bmi.n	8009694 <__sflush_r+0xc0>
 80095e2:	684b      	ldr	r3, [r1, #4]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	dc05      	bgt.n	80095f4 <__sflush_r+0x20>
 80095e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	dc02      	bgt.n	80095f4 <__sflush_r+0x20>
 80095ee:	2000      	movs	r0, #0
 80095f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80095f6:	2e00      	cmp	r6, #0
 80095f8:	d0f9      	beq.n	80095ee <__sflush_r+0x1a>
 80095fa:	2300      	movs	r3, #0
 80095fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009600:	682f      	ldr	r7, [r5, #0]
 8009602:	602b      	str	r3, [r5, #0]
 8009604:	d032      	beq.n	800966c <__sflush_r+0x98>
 8009606:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009608:	89a3      	ldrh	r3, [r4, #12]
 800960a:	075a      	lsls	r2, r3, #29
 800960c:	d505      	bpl.n	800961a <__sflush_r+0x46>
 800960e:	6863      	ldr	r3, [r4, #4]
 8009610:	1ac0      	subs	r0, r0, r3
 8009612:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009614:	b10b      	cbz	r3, 800961a <__sflush_r+0x46>
 8009616:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009618:	1ac0      	subs	r0, r0, r3
 800961a:	2300      	movs	r3, #0
 800961c:	4602      	mov	r2, r0
 800961e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009620:	6a21      	ldr	r1, [r4, #32]
 8009622:	4628      	mov	r0, r5
 8009624:	47b0      	blx	r6
 8009626:	1c43      	adds	r3, r0, #1
 8009628:	89a3      	ldrh	r3, [r4, #12]
 800962a:	d106      	bne.n	800963a <__sflush_r+0x66>
 800962c:	6829      	ldr	r1, [r5, #0]
 800962e:	291d      	cmp	r1, #29
 8009630:	d82c      	bhi.n	800968c <__sflush_r+0xb8>
 8009632:	4a2a      	ldr	r2, [pc, #168]	; (80096dc <__sflush_r+0x108>)
 8009634:	40ca      	lsrs	r2, r1
 8009636:	07d6      	lsls	r6, r2, #31
 8009638:	d528      	bpl.n	800968c <__sflush_r+0xb8>
 800963a:	2200      	movs	r2, #0
 800963c:	6062      	str	r2, [r4, #4]
 800963e:	04d9      	lsls	r1, r3, #19
 8009640:	6922      	ldr	r2, [r4, #16]
 8009642:	6022      	str	r2, [r4, #0]
 8009644:	d504      	bpl.n	8009650 <__sflush_r+0x7c>
 8009646:	1c42      	adds	r2, r0, #1
 8009648:	d101      	bne.n	800964e <__sflush_r+0x7a>
 800964a:	682b      	ldr	r3, [r5, #0]
 800964c:	b903      	cbnz	r3, 8009650 <__sflush_r+0x7c>
 800964e:	6560      	str	r0, [r4, #84]	; 0x54
 8009650:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009652:	602f      	str	r7, [r5, #0]
 8009654:	2900      	cmp	r1, #0
 8009656:	d0ca      	beq.n	80095ee <__sflush_r+0x1a>
 8009658:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800965c:	4299      	cmp	r1, r3
 800965e:	d002      	beq.n	8009666 <__sflush_r+0x92>
 8009660:	4628      	mov	r0, r5
 8009662:	f001 fa3b 	bl	800aadc <_free_r>
 8009666:	2000      	movs	r0, #0
 8009668:	6360      	str	r0, [r4, #52]	; 0x34
 800966a:	e7c1      	b.n	80095f0 <__sflush_r+0x1c>
 800966c:	6a21      	ldr	r1, [r4, #32]
 800966e:	2301      	movs	r3, #1
 8009670:	4628      	mov	r0, r5
 8009672:	47b0      	blx	r6
 8009674:	1c41      	adds	r1, r0, #1
 8009676:	d1c7      	bne.n	8009608 <__sflush_r+0x34>
 8009678:	682b      	ldr	r3, [r5, #0]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d0c4      	beq.n	8009608 <__sflush_r+0x34>
 800967e:	2b1d      	cmp	r3, #29
 8009680:	d001      	beq.n	8009686 <__sflush_r+0xb2>
 8009682:	2b16      	cmp	r3, #22
 8009684:	d101      	bne.n	800968a <__sflush_r+0xb6>
 8009686:	602f      	str	r7, [r5, #0]
 8009688:	e7b1      	b.n	80095ee <__sflush_r+0x1a>
 800968a:	89a3      	ldrh	r3, [r4, #12]
 800968c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009690:	81a3      	strh	r3, [r4, #12]
 8009692:	e7ad      	b.n	80095f0 <__sflush_r+0x1c>
 8009694:	690f      	ldr	r7, [r1, #16]
 8009696:	2f00      	cmp	r7, #0
 8009698:	d0a9      	beq.n	80095ee <__sflush_r+0x1a>
 800969a:	0793      	lsls	r3, r2, #30
 800969c:	680e      	ldr	r6, [r1, #0]
 800969e:	bf08      	it	eq
 80096a0:	694b      	ldreq	r3, [r1, #20]
 80096a2:	600f      	str	r7, [r1, #0]
 80096a4:	bf18      	it	ne
 80096a6:	2300      	movne	r3, #0
 80096a8:	eba6 0807 	sub.w	r8, r6, r7
 80096ac:	608b      	str	r3, [r1, #8]
 80096ae:	f1b8 0f00 	cmp.w	r8, #0
 80096b2:	dd9c      	ble.n	80095ee <__sflush_r+0x1a>
 80096b4:	6a21      	ldr	r1, [r4, #32]
 80096b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80096b8:	4643      	mov	r3, r8
 80096ba:	463a      	mov	r2, r7
 80096bc:	4628      	mov	r0, r5
 80096be:	47b0      	blx	r6
 80096c0:	2800      	cmp	r0, #0
 80096c2:	dc06      	bgt.n	80096d2 <__sflush_r+0xfe>
 80096c4:	89a3      	ldrh	r3, [r4, #12]
 80096c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80096ca:	81a3      	strh	r3, [r4, #12]
 80096cc:	f04f 30ff 	mov.w	r0, #4294967295
 80096d0:	e78e      	b.n	80095f0 <__sflush_r+0x1c>
 80096d2:	4407      	add	r7, r0
 80096d4:	eba8 0800 	sub.w	r8, r8, r0
 80096d8:	e7e9      	b.n	80096ae <__sflush_r+0xda>
 80096da:	bf00      	nop
 80096dc:	20400001 	.word	0x20400001

080096e0 <_fflush_r>:
 80096e0:	b538      	push	{r3, r4, r5, lr}
 80096e2:	690b      	ldr	r3, [r1, #16]
 80096e4:	4605      	mov	r5, r0
 80096e6:	460c      	mov	r4, r1
 80096e8:	b913      	cbnz	r3, 80096f0 <_fflush_r+0x10>
 80096ea:	2500      	movs	r5, #0
 80096ec:	4628      	mov	r0, r5
 80096ee:	bd38      	pop	{r3, r4, r5, pc}
 80096f0:	b118      	cbz	r0, 80096fa <_fflush_r+0x1a>
 80096f2:	6983      	ldr	r3, [r0, #24]
 80096f4:	b90b      	cbnz	r3, 80096fa <_fflush_r+0x1a>
 80096f6:	f000 f887 	bl	8009808 <__sinit>
 80096fa:	4b14      	ldr	r3, [pc, #80]	; (800974c <_fflush_r+0x6c>)
 80096fc:	429c      	cmp	r4, r3
 80096fe:	d11b      	bne.n	8009738 <_fflush_r+0x58>
 8009700:	686c      	ldr	r4, [r5, #4]
 8009702:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d0ef      	beq.n	80096ea <_fflush_r+0xa>
 800970a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800970c:	07d0      	lsls	r0, r2, #31
 800970e:	d404      	bmi.n	800971a <_fflush_r+0x3a>
 8009710:	0599      	lsls	r1, r3, #22
 8009712:	d402      	bmi.n	800971a <_fflush_r+0x3a>
 8009714:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009716:	f000 fc88 	bl	800a02a <__retarget_lock_acquire_recursive>
 800971a:	4628      	mov	r0, r5
 800971c:	4621      	mov	r1, r4
 800971e:	f7ff ff59 	bl	80095d4 <__sflush_r>
 8009722:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009724:	07da      	lsls	r2, r3, #31
 8009726:	4605      	mov	r5, r0
 8009728:	d4e0      	bmi.n	80096ec <_fflush_r+0xc>
 800972a:	89a3      	ldrh	r3, [r4, #12]
 800972c:	059b      	lsls	r3, r3, #22
 800972e:	d4dd      	bmi.n	80096ec <_fflush_r+0xc>
 8009730:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009732:	f000 fc7b 	bl	800a02c <__retarget_lock_release_recursive>
 8009736:	e7d9      	b.n	80096ec <_fflush_r+0xc>
 8009738:	4b05      	ldr	r3, [pc, #20]	; (8009750 <_fflush_r+0x70>)
 800973a:	429c      	cmp	r4, r3
 800973c:	d101      	bne.n	8009742 <_fflush_r+0x62>
 800973e:	68ac      	ldr	r4, [r5, #8]
 8009740:	e7df      	b.n	8009702 <_fflush_r+0x22>
 8009742:	4b04      	ldr	r3, [pc, #16]	; (8009754 <_fflush_r+0x74>)
 8009744:	429c      	cmp	r4, r3
 8009746:	bf08      	it	eq
 8009748:	68ec      	ldreq	r4, [r5, #12]
 800974a:	e7da      	b.n	8009702 <_fflush_r+0x22>
 800974c:	0800b88c 	.word	0x0800b88c
 8009750:	0800b8ac 	.word	0x0800b8ac
 8009754:	0800b86c 	.word	0x0800b86c

08009758 <std>:
 8009758:	2300      	movs	r3, #0
 800975a:	b510      	push	{r4, lr}
 800975c:	4604      	mov	r4, r0
 800975e:	e9c0 3300 	strd	r3, r3, [r0]
 8009762:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009766:	6083      	str	r3, [r0, #8]
 8009768:	8181      	strh	r1, [r0, #12]
 800976a:	6643      	str	r3, [r0, #100]	; 0x64
 800976c:	81c2      	strh	r2, [r0, #14]
 800976e:	6183      	str	r3, [r0, #24]
 8009770:	4619      	mov	r1, r3
 8009772:	2208      	movs	r2, #8
 8009774:	305c      	adds	r0, #92	; 0x5c
 8009776:	f7fd fa29 	bl	8006bcc <memset>
 800977a:	4b05      	ldr	r3, [pc, #20]	; (8009790 <std+0x38>)
 800977c:	6263      	str	r3, [r4, #36]	; 0x24
 800977e:	4b05      	ldr	r3, [pc, #20]	; (8009794 <std+0x3c>)
 8009780:	62a3      	str	r3, [r4, #40]	; 0x28
 8009782:	4b05      	ldr	r3, [pc, #20]	; (8009798 <std+0x40>)
 8009784:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009786:	4b05      	ldr	r3, [pc, #20]	; (800979c <std+0x44>)
 8009788:	6224      	str	r4, [r4, #32]
 800978a:	6323      	str	r3, [r4, #48]	; 0x30
 800978c:	bd10      	pop	{r4, pc}
 800978e:	bf00      	nop
 8009790:	0800af89 	.word	0x0800af89
 8009794:	0800afab 	.word	0x0800afab
 8009798:	0800afe3 	.word	0x0800afe3
 800979c:	0800b007 	.word	0x0800b007

080097a0 <_cleanup_r>:
 80097a0:	4901      	ldr	r1, [pc, #4]	; (80097a8 <_cleanup_r+0x8>)
 80097a2:	f000 b8af 	b.w	8009904 <_fwalk_reent>
 80097a6:	bf00      	nop
 80097a8:	080096e1 	.word	0x080096e1

080097ac <__sfmoreglue>:
 80097ac:	b570      	push	{r4, r5, r6, lr}
 80097ae:	2268      	movs	r2, #104	; 0x68
 80097b0:	1e4d      	subs	r5, r1, #1
 80097b2:	4355      	muls	r5, r2
 80097b4:	460e      	mov	r6, r1
 80097b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80097ba:	f001 f9fb 	bl	800abb4 <_malloc_r>
 80097be:	4604      	mov	r4, r0
 80097c0:	b140      	cbz	r0, 80097d4 <__sfmoreglue+0x28>
 80097c2:	2100      	movs	r1, #0
 80097c4:	e9c0 1600 	strd	r1, r6, [r0]
 80097c8:	300c      	adds	r0, #12
 80097ca:	60a0      	str	r0, [r4, #8]
 80097cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80097d0:	f7fd f9fc 	bl	8006bcc <memset>
 80097d4:	4620      	mov	r0, r4
 80097d6:	bd70      	pop	{r4, r5, r6, pc}

080097d8 <__sfp_lock_acquire>:
 80097d8:	4801      	ldr	r0, [pc, #4]	; (80097e0 <__sfp_lock_acquire+0x8>)
 80097da:	f000 bc26 	b.w	800a02a <__retarget_lock_acquire_recursive>
 80097de:	bf00      	nop
 80097e0:	200045c3 	.word	0x200045c3

080097e4 <__sfp_lock_release>:
 80097e4:	4801      	ldr	r0, [pc, #4]	; (80097ec <__sfp_lock_release+0x8>)
 80097e6:	f000 bc21 	b.w	800a02c <__retarget_lock_release_recursive>
 80097ea:	bf00      	nop
 80097ec:	200045c3 	.word	0x200045c3

080097f0 <__sinit_lock_acquire>:
 80097f0:	4801      	ldr	r0, [pc, #4]	; (80097f8 <__sinit_lock_acquire+0x8>)
 80097f2:	f000 bc1a 	b.w	800a02a <__retarget_lock_acquire_recursive>
 80097f6:	bf00      	nop
 80097f8:	200045c4 	.word	0x200045c4

080097fc <__sinit_lock_release>:
 80097fc:	4801      	ldr	r0, [pc, #4]	; (8009804 <__sinit_lock_release+0x8>)
 80097fe:	f000 bc15 	b.w	800a02c <__retarget_lock_release_recursive>
 8009802:	bf00      	nop
 8009804:	200045c4 	.word	0x200045c4

08009808 <__sinit>:
 8009808:	b510      	push	{r4, lr}
 800980a:	4604      	mov	r4, r0
 800980c:	f7ff fff0 	bl	80097f0 <__sinit_lock_acquire>
 8009810:	69a3      	ldr	r3, [r4, #24]
 8009812:	b11b      	cbz	r3, 800981c <__sinit+0x14>
 8009814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009818:	f7ff bff0 	b.w	80097fc <__sinit_lock_release>
 800981c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009820:	6523      	str	r3, [r4, #80]	; 0x50
 8009822:	4b13      	ldr	r3, [pc, #76]	; (8009870 <__sinit+0x68>)
 8009824:	4a13      	ldr	r2, [pc, #76]	; (8009874 <__sinit+0x6c>)
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	62a2      	str	r2, [r4, #40]	; 0x28
 800982a:	42a3      	cmp	r3, r4
 800982c:	bf04      	itt	eq
 800982e:	2301      	moveq	r3, #1
 8009830:	61a3      	streq	r3, [r4, #24]
 8009832:	4620      	mov	r0, r4
 8009834:	f000 f820 	bl	8009878 <__sfp>
 8009838:	6060      	str	r0, [r4, #4]
 800983a:	4620      	mov	r0, r4
 800983c:	f000 f81c 	bl	8009878 <__sfp>
 8009840:	60a0      	str	r0, [r4, #8]
 8009842:	4620      	mov	r0, r4
 8009844:	f000 f818 	bl	8009878 <__sfp>
 8009848:	2200      	movs	r2, #0
 800984a:	60e0      	str	r0, [r4, #12]
 800984c:	2104      	movs	r1, #4
 800984e:	6860      	ldr	r0, [r4, #4]
 8009850:	f7ff ff82 	bl	8009758 <std>
 8009854:	68a0      	ldr	r0, [r4, #8]
 8009856:	2201      	movs	r2, #1
 8009858:	2109      	movs	r1, #9
 800985a:	f7ff ff7d 	bl	8009758 <std>
 800985e:	68e0      	ldr	r0, [r4, #12]
 8009860:	2202      	movs	r2, #2
 8009862:	2112      	movs	r1, #18
 8009864:	f7ff ff78 	bl	8009758 <std>
 8009868:	2301      	movs	r3, #1
 800986a:	61a3      	str	r3, [r4, #24]
 800986c:	e7d2      	b.n	8009814 <__sinit+0xc>
 800986e:	bf00      	nop
 8009870:	0800b648 	.word	0x0800b648
 8009874:	080097a1 	.word	0x080097a1

08009878 <__sfp>:
 8009878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800987a:	4607      	mov	r7, r0
 800987c:	f7ff ffac 	bl	80097d8 <__sfp_lock_acquire>
 8009880:	4b1e      	ldr	r3, [pc, #120]	; (80098fc <__sfp+0x84>)
 8009882:	681e      	ldr	r6, [r3, #0]
 8009884:	69b3      	ldr	r3, [r6, #24]
 8009886:	b913      	cbnz	r3, 800988e <__sfp+0x16>
 8009888:	4630      	mov	r0, r6
 800988a:	f7ff ffbd 	bl	8009808 <__sinit>
 800988e:	3648      	adds	r6, #72	; 0x48
 8009890:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009894:	3b01      	subs	r3, #1
 8009896:	d503      	bpl.n	80098a0 <__sfp+0x28>
 8009898:	6833      	ldr	r3, [r6, #0]
 800989a:	b30b      	cbz	r3, 80098e0 <__sfp+0x68>
 800989c:	6836      	ldr	r6, [r6, #0]
 800989e:	e7f7      	b.n	8009890 <__sfp+0x18>
 80098a0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80098a4:	b9d5      	cbnz	r5, 80098dc <__sfp+0x64>
 80098a6:	4b16      	ldr	r3, [pc, #88]	; (8009900 <__sfp+0x88>)
 80098a8:	60e3      	str	r3, [r4, #12]
 80098aa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80098ae:	6665      	str	r5, [r4, #100]	; 0x64
 80098b0:	f000 fbba 	bl	800a028 <__retarget_lock_init_recursive>
 80098b4:	f7ff ff96 	bl	80097e4 <__sfp_lock_release>
 80098b8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80098bc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80098c0:	6025      	str	r5, [r4, #0]
 80098c2:	61a5      	str	r5, [r4, #24]
 80098c4:	2208      	movs	r2, #8
 80098c6:	4629      	mov	r1, r5
 80098c8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80098cc:	f7fd f97e 	bl	8006bcc <memset>
 80098d0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80098d4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80098d8:	4620      	mov	r0, r4
 80098da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80098dc:	3468      	adds	r4, #104	; 0x68
 80098de:	e7d9      	b.n	8009894 <__sfp+0x1c>
 80098e0:	2104      	movs	r1, #4
 80098e2:	4638      	mov	r0, r7
 80098e4:	f7ff ff62 	bl	80097ac <__sfmoreglue>
 80098e8:	4604      	mov	r4, r0
 80098ea:	6030      	str	r0, [r6, #0]
 80098ec:	2800      	cmp	r0, #0
 80098ee:	d1d5      	bne.n	800989c <__sfp+0x24>
 80098f0:	f7ff ff78 	bl	80097e4 <__sfp_lock_release>
 80098f4:	230c      	movs	r3, #12
 80098f6:	603b      	str	r3, [r7, #0]
 80098f8:	e7ee      	b.n	80098d8 <__sfp+0x60>
 80098fa:	bf00      	nop
 80098fc:	0800b648 	.word	0x0800b648
 8009900:	ffff0001 	.word	0xffff0001

08009904 <_fwalk_reent>:
 8009904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009908:	4606      	mov	r6, r0
 800990a:	4688      	mov	r8, r1
 800990c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009910:	2700      	movs	r7, #0
 8009912:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009916:	f1b9 0901 	subs.w	r9, r9, #1
 800991a:	d505      	bpl.n	8009928 <_fwalk_reent+0x24>
 800991c:	6824      	ldr	r4, [r4, #0]
 800991e:	2c00      	cmp	r4, #0
 8009920:	d1f7      	bne.n	8009912 <_fwalk_reent+0xe>
 8009922:	4638      	mov	r0, r7
 8009924:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009928:	89ab      	ldrh	r3, [r5, #12]
 800992a:	2b01      	cmp	r3, #1
 800992c:	d907      	bls.n	800993e <_fwalk_reent+0x3a>
 800992e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009932:	3301      	adds	r3, #1
 8009934:	d003      	beq.n	800993e <_fwalk_reent+0x3a>
 8009936:	4629      	mov	r1, r5
 8009938:	4630      	mov	r0, r6
 800993a:	47c0      	blx	r8
 800993c:	4307      	orrs	r7, r0
 800993e:	3568      	adds	r5, #104	; 0x68
 8009940:	e7e9      	b.n	8009916 <_fwalk_reent+0x12>

08009942 <rshift>:
 8009942:	6903      	ldr	r3, [r0, #16]
 8009944:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009948:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800994c:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009950:	f100 0414 	add.w	r4, r0, #20
 8009954:	dd45      	ble.n	80099e2 <rshift+0xa0>
 8009956:	f011 011f 	ands.w	r1, r1, #31
 800995a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800995e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009962:	d10c      	bne.n	800997e <rshift+0x3c>
 8009964:	f100 0710 	add.w	r7, r0, #16
 8009968:	4629      	mov	r1, r5
 800996a:	42b1      	cmp	r1, r6
 800996c:	d334      	bcc.n	80099d8 <rshift+0x96>
 800996e:	1a9b      	subs	r3, r3, r2
 8009970:	009b      	lsls	r3, r3, #2
 8009972:	1eea      	subs	r2, r5, #3
 8009974:	4296      	cmp	r6, r2
 8009976:	bf38      	it	cc
 8009978:	2300      	movcc	r3, #0
 800997a:	4423      	add	r3, r4
 800997c:	e015      	b.n	80099aa <rshift+0x68>
 800997e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009982:	f1c1 0820 	rsb	r8, r1, #32
 8009986:	40cf      	lsrs	r7, r1
 8009988:	f105 0e04 	add.w	lr, r5, #4
 800998c:	46a1      	mov	r9, r4
 800998e:	4576      	cmp	r6, lr
 8009990:	46f4      	mov	ip, lr
 8009992:	d815      	bhi.n	80099c0 <rshift+0x7e>
 8009994:	1a9a      	subs	r2, r3, r2
 8009996:	0092      	lsls	r2, r2, #2
 8009998:	3a04      	subs	r2, #4
 800999a:	3501      	adds	r5, #1
 800999c:	42ae      	cmp	r6, r5
 800999e:	bf38      	it	cc
 80099a0:	2200      	movcc	r2, #0
 80099a2:	18a3      	adds	r3, r4, r2
 80099a4:	50a7      	str	r7, [r4, r2]
 80099a6:	b107      	cbz	r7, 80099aa <rshift+0x68>
 80099a8:	3304      	adds	r3, #4
 80099aa:	1b1a      	subs	r2, r3, r4
 80099ac:	42a3      	cmp	r3, r4
 80099ae:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80099b2:	bf08      	it	eq
 80099b4:	2300      	moveq	r3, #0
 80099b6:	6102      	str	r2, [r0, #16]
 80099b8:	bf08      	it	eq
 80099ba:	6143      	streq	r3, [r0, #20]
 80099bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80099c0:	f8dc c000 	ldr.w	ip, [ip]
 80099c4:	fa0c fc08 	lsl.w	ip, ip, r8
 80099c8:	ea4c 0707 	orr.w	r7, ip, r7
 80099cc:	f849 7b04 	str.w	r7, [r9], #4
 80099d0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80099d4:	40cf      	lsrs	r7, r1
 80099d6:	e7da      	b.n	800998e <rshift+0x4c>
 80099d8:	f851 cb04 	ldr.w	ip, [r1], #4
 80099dc:	f847 cf04 	str.w	ip, [r7, #4]!
 80099e0:	e7c3      	b.n	800996a <rshift+0x28>
 80099e2:	4623      	mov	r3, r4
 80099e4:	e7e1      	b.n	80099aa <rshift+0x68>

080099e6 <__hexdig_fun>:
 80099e6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80099ea:	2b09      	cmp	r3, #9
 80099ec:	d802      	bhi.n	80099f4 <__hexdig_fun+0xe>
 80099ee:	3820      	subs	r0, #32
 80099f0:	b2c0      	uxtb	r0, r0
 80099f2:	4770      	bx	lr
 80099f4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80099f8:	2b05      	cmp	r3, #5
 80099fa:	d801      	bhi.n	8009a00 <__hexdig_fun+0x1a>
 80099fc:	3847      	subs	r0, #71	; 0x47
 80099fe:	e7f7      	b.n	80099f0 <__hexdig_fun+0xa>
 8009a00:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009a04:	2b05      	cmp	r3, #5
 8009a06:	d801      	bhi.n	8009a0c <__hexdig_fun+0x26>
 8009a08:	3827      	subs	r0, #39	; 0x27
 8009a0a:	e7f1      	b.n	80099f0 <__hexdig_fun+0xa>
 8009a0c:	2000      	movs	r0, #0
 8009a0e:	4770      	bx	lr

08009a10 <__gethex>:
 8009a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a14:	ed2d 8b02 	vpush	{d8}
 8009a18:	b089      	sub	sp, #36	; 0x24
 8009a1a:	ee08 0a10 	vmov	s16, r0
 8009a1e:	9304      	str	r3, [sp, #16]
 8009a20:	4bb4      	ldr	r3, [pc, #720]	; (8009cf4 <__gethex+0x2e4>)
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	9301      	str	r3, [sp, #4]
 8009a26:	4618      	mov	r0, r3
 8009a28:	468b      	mov	fp, r1
 8009a2a:	4690      	mov	r8, r2
 8009a2c:	f7f6 fbd8 	bl	80001e0 <strlen>
 8009a30:	9b01      	ldr	r3, [sp, #4]
 8009a32:	f8db 2000 	ldr.w	r2, [fp]
 8009a36:	4403      	add	r3, r0
 8009a38:	4682      	mov	sl, r0
 8009a3a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009a3e:	9305      	str	r3, [sp, #20]
 8009a40:	1c93      	adds	r3, r2, #2
 8009a42:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009a46:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009a4a:	32fe      	adds	r2, #254	; 0xfe
 8009a4c:	18d1      	adds	r1, r2, r3
 8009a4e:	461f      	mov	r7, r3
 8009a50:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009a54:	9100      	str	r1, [sp, #0]
 8009a56:	2830      	cmp	r0, #48	; 0x30
 8009a58:	d0f8      	beq.n	8009a4c <__gethex+0x3c>
 8009a5a:	f7ff ffc4 	bl	80099e6 <__hexdig_fun>
 8009a5e:	4604      	mov	r4, r0
 8009a60:	2800      	cmp	r0, #0
 8009a62:	d13a      	bne.n	8009ada <__gethex+0xca>
 8009a64:	9901      	ldr	r1, [sp, #4]
 8009a66:	4652      	mov	r2, sl
 8009a68:	4638      	mov	r0, r7
 8009a6a:	f001 fad0 	bl	800b00e <strncmp>
 8009a6e:	4605      	mov	r5, r0
 8009a70:	2800      	cmp	r0, #0
 8009a72:	d168      	bne.n	8009b46 <__gethex+0x136>
 8009a74:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009a78:	eb07 060a 	add.w	r6, r7, sl
 8009a7c:	f7ff ffb3 	bl	80099e6 <__hexdig_fun>
 8009a80:	2800      	cmp	r0, #0
 8009a82:	d062      	beq.n	8009b4a <__gethex+0x13a>
 8009a84:	4633      	mov	r3, r6
 8009a86:	7818      	ldrb	r0, [r3, #0]
 8009a88:	2830      	cmp	r0, #48	; 0x30
 8009a8a:	461f      	mov	r7, r3
 8009a8c:	f103 0301 	add.w	r3, r3, #1
 8009a90:	d0f9      	beq.n	8009a86 <__gethex+0x76>
 8009a92:	f7ff ffa8 	bl	80099e6 <__hexdig_fun>
 8009a96:	2301      	movs	r3, #1
 8009a98:	fab0 f480 	clz	r4, r0
 8009a9c:	0964      	lsrs	r4, r4, #5
 8009a9e:	4635      	mov	r5, r6
 8009aa0:	9300      	str	r3, [sp, #0]
 8009aa2:	463a      	mov	r2, r7
 8009aa4:	4616      	mov	r6, r2
 8009aa6:	3201      	adds	r2, #1
 8009aa8:	7830      	ldrb	r0, [r6, #0]
 8009aaa:	f7ff ff9c 	bl	80099e6 <__hexdig_fun>
 8009aae:	2800      	cmp	r0, #0
 8009ab0:	d1f8      	bne.n	8009aa4 <__gethex+0x94>
 8009ab2:	9901      	ldr	r1, [sp, #4]
 8009ab4:	4652      	mov	r2, sl
 8009ab6:	4630      	mov	r0, r6
 8009ab8:	f001 faa9 	bl	800b00e <strncmp>
 8009abc:	b980      	cbnz	r0, 8009ae0 <__gethex+0xd0>
 8009abe:	b94d      	cbnz	r5, 8009ad4 <__gethex+0xc4>
 8009ac0:	eb06 050a 	add.w	r5, r6, sl
 8009ac4:	462a      	mov	r2, r5
 8009ac6:	4616      	mov	r6, r2
 8009ac8:	3201      	adds	r2, #1
 8009aca:	7830      	ldrb	r0, [r6, #0]
 8009acc:	f7ff ff8b 	bl	80099e6 <__hexdig_fun>
 8009ad0:	2800      	cmp	r0, #0
 8009ad2:	d1f8      	bne.n	8009ac6 <__gethex+0xb6>
 8009ad4:	1bad      	subs	r5, r5, r6
 8009ad6:	00ad      	lsls	r5, r5, #2
 8009ad8:	e004      	b.n	8009ae4 <__gethex+0xd4>
 8009ada:	2400      	movs	r4, #0
 8009adc:	4625      	mov	r5, r4
 8009ade:	e7e0      	b.n	8009aa2 <__gethex+0x92>
 8009ae0:	2d00      	cmp	r5, #0
 8009ae2:	d1f7      	bne.n	8009ad4 <__gethex+0xc4>
 8009ae4:	7833      	ldrb	r3, [r6, #0]
 8009ae6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009aea:	2b50      	cmp	r3, #80	; 0x50
 8009aec:	d13b      	bne.n	8009b66 <__gethex+0x156>
 8009aee:	7873      	ldrb	r3, [r6, #1]
 8009af0:	2b2b      	cmp	r3, #43	; 0x2b
 8009af2:	d02c      	beq.n	8009b4e <__gethex+0x13e>
 8009af4:	2b2d      	cmp	r3, #45	; 0x2d
 8009af6:	d02e      	beq.n	8009b56 <__gethex+0x146>
 8009af8:	1c71      	adds	r1, r6, #1
 8009afa:	f04f 0900 	mov.w	r9, #0
 8009afe:	7808      	ldrb	r0, [r1, #0]
 8009b00:	f7ff ff71 	bl	80099e6 <__hexdig_fun>
 8009b04:	1e43      	subs	r3, r0, #1
 8009b06:	b2db      	uxtb	r3, r3
 8009b08:	2b18      	cmp	r3, #24
 8009b0a:	d82c      	bhi.n	8009b66 <__gethex+0x156>
 8009b0c:	f1a0 0210 	sub.w	r2, r0, #16
 8009b10:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009b14:	f7ff ff67 	bl	80099e6 <__hexdig_fun>
 8009b18:	1e43      	subs	r3, r0, #1
 8009b1a:	b2db      	uxtb	r3, r3
 8009b1c:	2b18      	cmp	r3, #24
 8009b1e:	d91d      	bls.n	8009b5c <__gethex+0x14c>
 8009b20:	f1b9 0f00 	cmp.w	r9, #0
 8009b24:	d000      	beq.n	8009b28 <__gethex+0x118>
 8009b26:	4252      	negs	r2, r2
 8009b28:	4415      	add	r5, r2
 8009b2a:	f8cb 1000 	str.w	r1, [fp]
 8009b2e:	b1e4      	cbz	r4, 8009b6a <__gethex+0x15a>
 8009b30:	9b00      	ldr	r3, [sp, #0]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	bf14      	ite	ne
 8009b36:	2700      	movne	r7, #0
 8009b38:	2706      	moveq	r7, #6
 8009b3a:	4638      	mov	r0, r7
 8009b3c:	b009      	add	sp, #36	; 0x24
 8009b3e:	ecbd 8b02 	vpop	{d8}
 8009b42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b46:	463e      	mov	r6, r7
 8009b48:	4625      	mov	r5, r4
 8009b4a:	2401      	movs	r4, #1
 8009b4c:	e7ca      	b.n	8009ae4 <__gethex+0xd4>
 8009b4e:	f04f 0900 	mov.w	r9, #0
 8009b52:	1cb1      	adds	r1, r6, #2
 8009b54:	e7d3      	b.n	8009afe <__gethex+0xee>
 8009b56:	f04f 0901 	mov.w	r9, #1
 8009b5a:	e7fa      	b.n	8009b52 <__gethex+0x142>
 8009b5c:	230a      	movs	r3, #10
 8009b5e:	fb03 0202 	mla	r2, r3, r2, r0
 8009b62:	3a10      	subs	r2, #16
 8009b64:	e7d4      	b.n	8009b10 <__gethex+0x100>
 8009b66:	4631      	mov	r1, r6
 8009b68:	e7df      	b.n	8009b2a <__gethex+0x11a>
 8009b6a:	1bf3      	subs	r3, r6, r7
 8009b6c:	3b01      	subs	r3, #1
 8009b6e:	4621      	mov	r1, r4
 8009b70:	2b07      	cmp	r3, #7
 8009b72:	dc0b      	bgt.n	8009b8c <__gethex+0x17c>
 8009b74:	ee18 0a10 	vmov	r0, s16
 8009b78:	f000 fad8 	bl	800a12c <_Balloc>
 8009b7c:	4604      	mov	r4, r0
 8009b7e:	b940      	cbnz	r0, 8009b92 <__gethex+0x182>
 8009b80:	4b5d      	ldr	r3, [pc, #372]	; (8009cf8 <__gethex+0x2e8>)
 8009b82:	4602      	mov	r2, r0
 8009b84:	21de      	movs	r1, #222	; 0xde
 8009b86:	485d      	ldr	r0, [pc, #372]	; (8009cfc <__gethex+0x2ec>)
 8009b88:	f001 fa74 	bl	800b074 <__assert_func>
 8009b8c:	3101      	adds	r1, #1
 8009b8e:	105b      	asrs	r3, r3, #1
 8009b90:	e7ee      	b.n	8009b70 <__gethex+0x160>
 8009b92:	f100 0914 	add.w	r9, r0, #20
 8009b96:	f04f 0b00 	mov.w	fp, #0
 8009b9a:	f1ca 0301 	rsb	r3, sl, #1
 8009b9e:	f8cd 9008 	str.w	r9, [sp, #8]
 8009ba2:	f8cd b000 	str.w	fp, [sp]
 8009ba6:	9306      	str	r3, [sp, #24]
 8009ba8:	42b7      	cmp	r7, r6
 8009baa:	d340      	bcc.n	8009c2e <__gethex+0x21e>
 8009bac:	9802      	ldr	r0, [sp, #8]
 8009bae:	9b00      	ldr	r3, [sp, #0]
 8009bb0:	f840 3b04 	str.w	r3, [r0], #4
 8009bb4:	eba0 0009 	sub.w	r0, r0, r9
 8009bb8:	1080      	asrs	r0, r0, #2
 8009bba:	0146      	lsls	r6, r0, #5
 8009bbc:	6120      	str	r0, [r4, #16]
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	f000 fba6 	bl	800a310 <__hi0bits>
 8009bc4:	1a30      	subs	r0, r6, r0
 8009bc6:	f8d8 6000 	ldr.w	r6, [r8]
 8009bca:	42b0      	cmp	r0, r6
 8009bcc:	dd63      	ble.n	8009c96 <__gethex+0x286>
 8009bce:	1b87      	subs	r7, r0, r6
 8009bd0:	4639      	mov	r1, r7
 8009bd2:	4620      	mov	r0, r4
 8009bd4:	f000 ff4a 	bl	800aa6c <__any_on>
 8009bd8:	4682      	mov	sl, r0
 8009bda:	b1a8      	cbz	r0, 8009c08 <__gethex+0x1f8>
 8009bdc:	1e7b      	subs	r3, r7, #1
 8009bde:	1159      	asrs	r1, r3, #5
 8009be0:	f003 021f 	and.w	r2, r3, #31
 8009be4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009be8:	f04f 0a01 	mov.w	sl, #1
 8009bec:	fa0a f202 	lsl.w	r2, sl, r2
 8009bf0:	420a      	tst	r2, r1
 8009bf2:	d009      	beq.n	8009c08 <__gethex+0x1f8>
 8009bf4:	4553      	cmp	r3, sl
 8009bf6:	dd05      	ble.n	8009c04 <__gethex+0x1f4>
 8009bf8:	1eb9      	subs	r1, r7, #2
 8009bfa:	4620      	mov	r0, r4
 8009bfc:	f000 ff36 	bl	800aa6c <__any_on>
 8009c00:	2800      	cmp	r0, #0
 8009c02:	d145      	bne.n	8009c90 <__gethex+0x280>
 8009c04:	f04f 0a02 	mov.w	sl, #2
 8009c08:	4639      	mov	r1, r7
 8009c0a:	4620      	mov	r0, r4
 8009c0c:	f7ff fe99 	bl	8009942 <rshift>
 8009c10:	443d      	add	r5, r7
 8009c12:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009c16:	42ab      	cmp	r3, r5
 8009c18:	da4c      	bge.n	8009cb4 <__gethex+0x2a4>
 8009c1a:	ee18 0a10 	vmov	r0, s16
 8009c1e:	4621      	mov	r1, r4
 8009c20:	f000 fac4 	bl	800a1ac <_Bfree>
 8009c24:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009c26:	2300      	movs	r3, #0
 8009c28:	6013      	str	r3, [r2, #0]
 8009c2a:	27a3      	movs	r7, #163	; 0xa3
 8009c2c:	e785      	b.n	8009b3a <__gethex+0x12a>
 8009c2e:	1e73      	subs	r3, r6, #1
 8009c30:	9a05      	ldr	r2, [sp, #20]
 8009c32:	9303      	str	r3, [sp, #12]
 8009c34:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	d019      	beq.n	8009c70 <__gethex+0x260>
 8009c3c:	f1bb 0f20 	cmp.w	fp, #32
 8009c40:	d107      	bne.n	8009c52 <__gethex+0x242>
 8009c42:	9b02      	ldr	r3, [sp, #8]
 8009c44:	9a00      	ldr	r2, [sp, #0]
 8009c46:	f843 2b04 	str.w	r2, [r3], #4
 8009c4a:	9302      	str	r3, [sp, #8]
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	9300      	str	r3, [sp, #0]
 8009c50:	469b      	mov	fp, r3
 8009c52:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009c56:	f7ff fec6 	bl	80099e6 <__hexdig_fun>
 8009c5a:	9b00      	ldr	r3, [sp, #0]
 8009c5c:	f000 000f 	and.w	r0, r0, #15
 8009c60:	fa00 f00b 	lsl.w	r0, r0, fp
 8009c64:	4303      	orrs	r3, r0
 8009c66:	9300      	str	r3, [sp, #0]
 8009c68:	f10b 0b04 	add.w	fp, fp, #4
 8009c6c:	9b03      	ldr	r3, [sp, #12]
 8009c6e:	e00d      	b.n	8009c8c <__gethex+0x27c>
 8009c70:	9b03      	ldr	r3, [sp, #12]
 8009c72:	9a06      	ldr	r2, [sp, #24]
 8009c74:	4413      	add	r3, r2
 8009c76:	42bb      	cmp	r3, r7
 8009c78:	d3e0      	bcc.n	8009c3c <__gethex+0x22c>
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	9901      	ldr	r1, [sp, #4]
 8009c7e:	9307      	str	r3, [sp, #28]
 8009c80:	4652      	mov	r2, sl
 8009c82:	f001 f9c4 	bl	800b00e <strncmp>
 8009c86:	9b07      	ldr	r3, [sp, #28]
 8009c88:	2800      	cmp	r0, #0
 8009c8a:	d1d7      	bne.n	8009c3c <__gethex+0x22c>
 8009c8c:	461e      	mov	r6, r3
 8009c8e:	e78b      	b.n	8009ba8 <__gethex+0x198>
 8009c90:	f04f 0a03 	mov.w	sl, #3
 8009c94:	e7b8      	b.n	8009c08 <__gethex+0x1f8>
 8009c96:	da0a      	bge.n	8009cae <__gethex+0x29e>
 8009c98:	1a37      	subs	r7, r6, r0
 8009c9a:	4621      	mov	r1, r4
 8009c9c:	ee18 0a10 	vmov	r0, s16
 8009ca0:	463a      	mov	r2, r7
 8009ca2:	f000 fc9f 	bl	800a5e4 <__lshift>
 8009ca6:	1bed      	subs	r5, r5, r7
 8009ca8:	4604      	mov	r4, r0
 8009caa:	f100 0914 	add.w	r9, r0, #20
 8009cae:	f04f 0a00 	mov.w	sl, #0
 8009cb2:	e7ae      	b.n	8009c12 <__gethex+0x202>
 8009cb4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009cb8:	42a8      	cmp	r0, r5
 8009cba:	dd72      	ble.n	8009da2 <__gethex+0x392>
 8009cbc:	1b45      	subs	r5, r0, r5
 8009cbe:	42ae      	cmp	r6, r5
 8009cc0:	dc36      	bgt.n	8009d30 <__gethex+0x320>
 8009cc2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009cc6:	2b02      	cmp	r3, #2
 8009cc8:	d02a      	beq.n	8009d20 <__gethex+0x310>
 8009cca:	2b03      	cmp	r3, #3
 8009ccc:	d02c      	beq.n	8009d28 <__gethex+0x318>
 8009cce:	2b01      	cmp	r3, #1
 8009cd0:	d11c      	bne.n	8009d0c <__gethex+0x2fc>
 8009cd2:	42ae      	cmp	r6, r5
 8009cd4:	d11a      	bne.n	8009d0c <__gethex+0x2fc>
 8009cd6:	2e01      	cmp	r6, #1
 8009cd8:	d112      	bne.n	8009d00 <__gethex+0x2f0>
 8009cda:	9a04      	ldr	r2, [sp, #16]
 8009cdc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009ce0:	6013      	str	r3, [r2, #0]
 8009ce2:	2301      	movs	r3, #1
 8009ce4:	6123      	str	r3, [r4, #16]
 8009ce6:	f8c9 3000 	str.w	r3, [r9]
 8009cea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009cec:	2762      	movs	r7, #98	; 0x62
 8009cee:	601c      	str	r4, [r3, #0]
 8009cf0:	e723      	b.n	8009b3a <__gethex+0x12a>
 8009cf2:	bf00      	nop
 8009cf4:	0800b934 	.word	0x0800b934
 8009cf8:	0800b858 	.word	0x0800b858
 8009cfc:	0800b8cc 	.word	0x0800b8cc
 8009d00:	1e71      	subs	r1, r6, #1
 8009d02:	4620      	mov	r0, r4
 8009d04:	f000 feb2 	bl	800aa6c <__any_on>
 8009d08:	2800      	cmp	r0, #0
 8009d0a:	d1e6      	bne.n	8009cda <__gethex+0x2ca>
 8009d0c:	ee18 0a10 	vmov	r0, s16
 8009d10:	4621      	mov	r1, r4
 8009d12:	f000 fa4b 	bl	800a1ac <_Bfree>
 8009d16:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009d18:	2300      	movs	r3, #0
 8009d1a:	6013      	str	r3, [r2, #0]
 8009d1c:	2750      	movs	r7, #80	; 0x50
 8009d1e:	e70c      	b.n	8009b3a <__gethex+0x12a>
 8009d20:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d1f2      	bne.n	8009d0c <__gethex+0x2fc>
 8009d26:	e7d8      	b.n	8009cda <__gethex+0x2ca>
 8009d28:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d1d5      	bne.n	8009cda <__gethex+0x2ca>
 8009d2e:	e7ed      	b.n	8009d0c <__gethex+0x2fc>
 8009d30:	1e6f      	subs	r7, r5, #1
 8009d32:	f1ba 0f00 	cmp.w	sl, #0
 8009d36:	d131      	bne.n	8009d9c <__gethex+0x38c>
 8009d38:	b127      	cbz	r7, 8009d44 <__gethex+0x334>
 8009d3a:	4639      	mov	r1, r7
 8009d3c:	4620      	mov	r0, r4
 8009d3e:	f000 fe95 	bl	800aa6c <__any_on>
 8009d42:	4682      	mov	sl, r0
 8009d44:	117b      	asrs	r3, r7, #5
 8009d46:	2101      	movs	r1, #1
 8009d48:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009d4c:	f007 071f 	and.w	r7, r7, #31
 8009d50:	fa01 f707 	lsl.w	r7, r1, r7
 8009d54:	421f      	tst	r7, r3
 8009d56:	4629      	mov	r1, r5
 8009d58:	4620      	mov	r0, r4
 8009d5a:	bf18      	it	ne
 8009d5c:	f04a 0a02 	orrne.w	sl, sl, #2
 8009d60:	1b76      	subs	r6, r6, r5
 8009d62:	f7ff fdee 	bl	8009942 <rshift>
 8009d66:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009d6a:	2702      	movs	r7, #2
 8009d6c:	f1ba 0f00 	cmp.w	sl, #0
 8009d70:	d048      	beq.n	8009e04 <__gethex+0x3f4>
 8009d72:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009d76:	2b02      	cmp	r3, #2
 8009d78:	d015      	beq.n	8009da6 <__gethex+0x396>
 8009d7a:	2b03      	cmp	r3, #3
 8009d7c:	d017      	beq.n	8009dae <__gethex+0x39e>
 8009d7e:	2b01      	cmp	r3, #1
 8009d80:	d109      	bne.n	8009d96 <__gethex+0x386>
 8009d82:	f01a 0f02 	tst.w	sl, #2
 8009d86:	d006      	beq.n	8009d96 <__gethex+0x386>
 8009d88:	f8d9 0000 	ldr.w	r0, [r9]
 8009d8c:	ea4a 0a00 	orr.w	sl, sl, r0
 8009d90:	f01a 0f01 	tst.w	sl, #1
 8009d94:	d10e      	bne.n	8009db4 <__gethex+0x3a4>
 8009d96:	f047 0710 	orr.w	r7, r7, #16
 8009d9a:	e033      	b.n	8009e04 <__gethex+0x3f4>
 8009d9c:	f04f 0a01 	mov.w	sl, #1
 8009da0:	e7d0      	b.n	8009d44 <__gethex+0x334>
 8009da2:	2701      	movs	r7, #1
 8009da4:	e7e2      	b.n	8009d6c <__gethex+0x35c>
 8009da6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009da8:	f1c3 0301 	rsb	r3, r3, #1
 8009dac:	9315      	str	r3, [sp, #84]	; 0x54
 8009dae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d0f0      	beq.n	8009d96 <__gethex+0x386>
 8009db4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009db8:	f104 0314 	add.w	r3, r4, #20
 8009dbc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009dc0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009dc4:	f04f 0c00 	mov.w	ip, #0
 8009dc8:	4618      	mov	r0, r3
 8009dca:	f853 2b04 	ldr.w	r2, [r3], #4
 8009dce:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009dd2:	d01c      	beq.n	8009e0e <__gethex+0x3fe>
 8009dd4:	3201      	adds	r2, #1
 8009dd6:	6002      	str	r2, [r0, #0]
 8009dd8:	2f02      	cmp	r7, #2
 8009dda:	f104 0314 	add.w	r3, r4, #20
 8009dde:	d13f      	bne.n	8009e60 <__gethex+0x450>
 8009de0:	f8d8 2000 	ldr.w	r2, [r8]
 8009de4:	3a01      	subs	r2, #1
 8009de6:	42b2      	cmp	r2, r6
 8009de8:	d10a      	bne.n	8009e00 <__gethex+0x3f0>
 8009dea:	1171      	asrs	r1, r6, #5
 8009dec:	2201      	movs	r2, #1
 8009dee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009df2:	f006 061f 	and.w	r6, r6, #31
 8009df6:	fa02 f606 	lsl.w	r6, r2, r6
 8009dfa:	421e      	tst	r6, r3
 8009dfc:	bf18      	it	ne
 8009dfe:	4617      	movne	r7, r2
 8009e00:	f047 0720 	orr.w	r7, r7, #32
 8009e04:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009e06:	601c      	str	r4, [r3, #0]
 8009e08:	9b04      	ldr	r3, [sp, #16]
 8009e0a:	601d      	str	r5, [r3, #0]
 8009e0c:	e695      	b.n	8009b3a <__gethex+0x12a>
 8009e0e:	4299      	cmp	r1, r3
 8009e10:	f843 cc04 	str.w	ip, [r3, #-4]
 8009e14:	d8d8      	bhi.n	8009dc8 <__gethex+0x3b8>
 8009e16:	68a3      	ldr	r3, [r4, #8]
 8009e18:	459b      	cmp	fp, r3
 8009e1a:	db19      	blt.n	8009e50 <__gethex+0x440>
 8009e1c:	6861      	ldr	r1, [r4, #4]
 8009e1e:	ee18 0a10 	vmov	r0, s16
 8009e22:	3101      	adds	r1, #1
 8009e24:	f000 f982 	bl	800a12c <_Balloc>
 8009e28:	4681      	mov	r9, r0
 8009e2a:	b918      	cbnz	r0, 8009e34 <__gethex+0x424>
 8009e2c:	4b1a      	ldr	r3, [pc, #104]	; (8009e98 <__gethex+0x488>)
 8009e2e:	4602      	mov	r2, r0
 8009e30:	2184      	movs	r1, #132	; 0x84
 8009e32:	e6a8      	b.n	8009b86 <__gethex+0x176>
 8009e34:	6922      	ldr	r2, [r4, #16]
 8009e36:	3202      	adds	r2, #2
 8009e38:	f104 010c 	add.w	r1, r4, #12
 8009e3c:	0092      	lsls	r2, r2, #2
 8009e3e:	300c      	adds	r0, #12
 8009e40:	f7fc feb6 	bl	8006bb0 <memcpy>
 8009e44:	4621      	mov	r1, r4
 8009e46:	ee18 0a10 	vmov	r0, s16
 8009e4a:	f000 f9af 	bl	800a1ac <_Bfree>
 8009e4e:	464c      	mov	r4, r9
 8009e50:	6923      	ldr	r3, [r4, #16]
 8009e52:	1c5a      	adds	r2, r3, #1
 8009e54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009e58:	6122      	str	r2, [r4, #16]
 8009e5a:	2201      	movs	r2, #1
 8009e5c:	615a      	str	r2, [r3, #20]
 8009e5e:	e7bb      	b.n	8009dd8 <__gethex+0x3c8>
 8009e60:	6922      	ldr	r2, [r4, #16]
 8009e62:	455a      	cmp	r2, fp
 8009e64:	dd0b      	ble.n	8009e7e <__gethex+0x46e>
 8009e66:	2101      	movs	r1, #1
 8009e68:	4620      	mov	r0, r4
 8009e6a:	f7ff fd6a 	bl	8009942 <rshift>
 8009e6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009e72:	3501      	adds	r5, #1
 8009e74:	42ab      	cmp	r3, r5
 8009e76:	f6ff aed0 	blt.w	8009c1a <__gethex+0x20a>
 8009e7a:	2701      	movs	r7, #1
 8009e7c:	e7c0      	b.n	8009e00 <__gethex+0x3f0>
 8009e7e:	f016 061f 	ands.w	r6, r6, #31
 8009e82:	d0fa      	beq.n	8009e7a <__gethex+0x46a>
 8009e84:	4453      	add	r3, sl
 8009e86:	f1c6 0620 	rsb	r6, r6, #32
 8009e8a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009e8e:	f000 fa3f 	bl	800a310 <__hi0bits>
 8009e92:	42b0      	cmp	r0, r6
 8009e94:	dbe7      	blt.n	8009e66 <__gethex+0x456>
 8009e96:	e7f0      	b.n	8009e7a <__gethex+0x46a>
 8009e98:	0800b858 	.word	0x0800b858

08009e9c <L_shift>:
 8009e9c:	f1c2 0208 	rsb	r2, r2, #8
 8009ea0:	0092      	lsls	r2, r2, #2
 8009ea2:	b570      	push	{r4, r5, r6, lr}
 8009ea4:	f1c2 0620 	rsb	r6, r2, #32
 8009ea8:	6843      	ldr	r3, [r0, #4]
 8009eaa:	6804      	ldr	r4, [r0, #0]
 8009eac:	fa03 f506 	lsl.w	r5, r3, r6
 8009eb0:	432c      	orrs	r4, r5
 8009eb2:	40d3      	lsrs	r3, r2
 8009eb4:	6004      	str	r4, [r0, #0]
 8009eb6:	f840 3f04 	str.w	r3, [r0, #4]!
 8009eba:	4288      	cmp	r0, r1
 8009ebc:	d3f4      	bcc.n	8009ea8 <L_shift+0xc>
 8009ebe:	bd70      	pop	{r4, r5, r6, pc}

08009ec0 <__match>:
 8009ec0:	b530      	push	{r4, r5, lr}
 8009ec2:	6803      	ldr	r3, [r0, #0]
 8009ec4:	3301      	adds	r3, #1
 8009ec6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009eca:	b914      	cbnz	r4, 8009ed2 <__match+0x12>
 8009ecc:	6003      	str	r3, [r0, #0]
 8009ece:	2001      	movs	r0, #1
 8009ed0:	bd30      	pop	{r4, r5, pc}
 8009ed2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ed6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009eda:	2d19      	cmp	r5, #25
 8009edc:	bf98      	it	ls
 8009ede:	3220      	addls	r2, #32
 8009ee0:	42a2      	cmp	r2, r4
 8009ee2:	d0f0      	beq.n	8009ec6 <__match+0x6>
 8009ee4:	2000      	movs	r0, #0
 8009ee6:	e7f3      	b.n	8009ed0 <__match+0x10>

08009ee8 <__hexnan>:
 8009ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eec:	680b      	ldr	r3, [r1, #0]
 8009eee:	115e      	asrs	r6, r3, #5
 8009ef0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009ef4:	f013 031f 	ands.w	r3, r3, #31
 8009ef8:	b087      	sub	sp, #28
 8009efa:	bf18      	it	ne
 8009efc:	3604      	addne	r6, #4
 8009efe:	2500      	movs	r5, #0
 8009f00:	1f37      	subs	r7, r6, #4
 8009f02:	4690      	mov	r8, r2
 8009f04:	6802      	ldr	r2, [r0, #0]
 8009f06:	9301      	str	r3, [sp, #4]
 8009f08:	4682      	mov	sl, r0
 8009f0a:	f846 5c04 	str.w	r5, [r6, #-4]
 8009f0e:	46b9      	mov	r9, r7
 8009f10:	463c      	mov	r4, r7
 8009f12:	9502      	str	r5, [sp, #8]
 8009f14:	46ab      	mov	fp, r5
 8009f16:	7851      	ldrb	r1, [r2, #1]
 8009f18:	1c53      	adds	r3, r2, #1
 8009f1a:	9303      	str	r3, [sp, #12]
 8009f1c:	b341      	cbz	r1, 8009f70 <__hexnan+0x88>
 8009f1e:	4608      	mov	r0, r1
 8009f20:	9205      	str	r2, [sp, #20]
 8009f22:	9104      	str	r1, [sp, #16]
 8009f24:	f7ff fd5f 	bl	80099e6 <__hexdig_fun>
 8009f28:	2800      	cmp	r0, #0
 8009f2a:	d14f      	bne.n	8009fcc <__hexnan+0xe4>
 8009f2c:	9904      	ldr	r1, [sp, #16]
 8009f2e:	9a05      	ldr	r2, [sp, #20]
 8009f30:	2920      	cmp	r1, #32
 8009f32:	d818      	bhi.n	8009f66 <__hexnan+0x7e>
 8009f34:	9b02      	ldr	r3, [sp, #8]
 8009f36:	459b      	cmp	fp, r3
 8009f38:	dd13      	ble.n	8009f62 <__hexnan+0x7a>
 8009f3a:	454c      	cmp	r4, r9
 8009f3c:	d206      	bcs.n	8009f4c <__hexnan+0x64>
 8009f3e:	2d07      	cmp	r5, #7
 8009f40:	dc04      	bgt.n	8009f4c <__hexnan+0x64>
 8009f42:	462a      	mov	r2, r5
 8009f44:	4649      	mov	r1, r9
 8009f46:	4620      	mov	r0, r4
 8009f48:	f7ff ffa8 	bl	8009e9c <L_shift>
 8009f4c:	4544      	cmp	r4, r8
 8009f4e:	d950      	bls.n	8009ff2 <__hexnan+0x10a>
 8009f50:	2300      	movs	r3, #0
 8009f52:	f1a4 0904 	sub.w	r9, r4, #4
 8009f56:	f844 3c04 	str.w	r3, [r4, #-4]
 8009f5a:	f8cd b008 	str.w	fp, [sp, #8]
 8009f5e:	464c      	mov	r4, r9
 8009f60:	461d      	mov	r5, r3
 8009f62:	9a03      	ldr	r2, [sp, #12]
 8009f64:	e7d7      	b.n	8009f16 <__hexnan+0x2e>
 8009f66:	2929      	cmp	r1, #41	; 0x29
 8009f68:	d156      	bne.n	800a018 <__hexnan+0x130>
 8009f6a:	3202      	adds	r2, #2
 8009f6c:	f8ca 2000 	str.w	r2, [sl]
 8009f70:	f1bb 0f00 	cmp.w	fp, #0
 8009f74:	d050      	beq.n	800a018 <__hexnan+0x130>
 8009f76:	454c      	cmp	r4, r9
 8009f78:	d206      	bcs.n	8009f88 <__hexnan+0xa0>
 8009f7a:	2d07      	cmp	r5, #7
 8009f7c:	dc04      	bgt.n	8009f88 <__hexnan+0xa0>
 8009f7e:	462a      	mov	r2, r5
 8009f80:	4649      	mov	r1, r9
 8009f82:	4620      	mov	r0, r4
 8009f84:	f7ff ff8a 	bl	8009e9c <L_shift>
 8009f88:	4544      	cmp	r4, r8
 8009f8a:	d934      	bls.n	8009ff6 <__hexnan+0x10e>
 8009f8c:	f1a8 0204 	sub.w	r2, r8, #4
 8009f90:	4623      	mov	r3, r4
 8009f92:	f853 1b04 	ldr.w	r1, [r3], #4
 8009f96:	f842 1f04 	str.w	r1, [r2, #4]!
 8009f9a:	429f      	cmp	r7, r3
 8009f9c:	d2f9      	bcs.n	8009f92 <__hexnan+0xaa>
 8009f9e:	1b3b      	subs	r3, r7, r4
 8009fa0:	f023 0303 	bic.w	r3, r3, #3
 8009fa4:	3304      	adds	r3, #4
 8009fa6:	3401      	adds	r4, #1
 8009fa8:	3e03      	subs	r6, #3
 8009faa:	42b4      	cmp	r4, r6
 8009fac:	bf88      	it	hi
 8009fae:	2304      	movhi	r3, #4
 8009fb0:	4443      	add	r3, r8
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	f843 2b04 	str.w	r2, [r3], #4
 8009fb8:	429f      	cmp	r7, r3
 8009fba:	d2fb      	bcs.n	8009fb4 <__hexnan+0xcc>
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	b91b      	cbnz	r3, 8009fc8 <__hexnan+0xe0>
 8009fc0:	4547      	cmp	r7, r8
 8009fc2:	d127      	bne.n	800a014 <__hexnan+0x12c>
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	603b      	str	r3, [r7, #0]
 8009fc8:	2005      	movs	r0, #5
 8009fca:	e026      	b.n	800a01a <__hexnan+0x132>
 8009fcc:	3501      	adds	r5, #1
 8009fce:	2d08      	cmp	r5, #8
 8009fd0:	f10b 0b01 	add.w	fp, fp, #1
 8009fd4:	dd06      	ble.n	8009fe4 <__hexnan+0xfc>
 8009fd6:	4544      	cmp	r4, r8
 8009fd8:	d9c3      	bls.n	8009f62 <__hexnan+0x7a>
 8009fda:	2300      	movs	r3, #0
 8009fdc:	f844 3c04 	str.w	r3, [r4, #-4]
 8009fe0:	2501      	movs	r5, #1
 8009fe2:	3c04      	subs	r4, #4
 8009fe4:	6822      	ldr	r2, [r4, #0]
 8009fe6:	f000 000f 	and.w	r0, r0, #15
 8009fea:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009fee:	6022      	str	r2, [r4, #0]
 8009ff0:	e7b7      	b.n	8009f62 <__hexnan+0x7a>
 8009ff2:	2508      	movs	r5, #8
 8009ff4:	e7b5      	b.n	8009f62 <__hexnan+0x7a>
 8009ff6:	9b01      	ldr	r3, [sp, #4]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d0df      	beq.n	8009fbc <__hexnan+0xd4>
 8009ffc:	f04f 32ff 	mov.w	r2, #4294967295
 800a000:	f1c3 0320 	rsb	r3, r3, #32
 800a004:	fa22 f303 	lsr.w	r3, r2, r3
 800a008:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a00c:	401a      	ands	r2, r3
 800a00e:	f846 2c04 	str.w	r2, [r6, #-4]
 800a012:	e7d3      	b.n	8009fbc <__hexnan+0xd4>
 800a014:	3f04      	subs	r7, #4
 800a016:	e7d1      	b.n	8009fbc <__hexnan+0xd4>
 800a018:	2004      	movs	r0, #4
 800a01a:	b007      	add	sp, #28
 800a01c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a020 <_localeconv_r>:
 800a020:	4800      	ldr	r0, [pc, #0]	; (800a024 <_localeconv_r+0x4>)
 800a022:	4770      	bx	lr
 800a024:	20000254 	.word	0x20000254

0800a028 <__retarget_lock_init_recursive>:
 800a028:	4770      	bx	lr

0800a02a <__retarget_lock_acquire_recursive>:
 800a02a:	4770      	bx	lr

0800a02c <__retarget_lock_release_recursive>:
 800a02c:	4770      	bx	lr

0800a02e <__swhatbuf_r>:
 800a02e:	b570      	push	{r4, r5, r6, lr}
 800a030:	460e      	mov	r6, r1
 800a032:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a036:	2900      	cmp	r1, #0
 800a038:	b096      	sub	sp, #88	; 0x58
 800a03a:	4614      	mov	r4, r2
 800a03c:	461d      	mov	r5, r3
 800a03e:	da08      	bge.n	800a052 <__swhatbuf_r+0x24>
 800a040:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a044:	2200      	movs	r2, #0
 800a046:	602a      	str	r2, [r5, #0]
 800a048:	061a      	lsls	r2, r3, #24
 800a04a:	d410      	bmi.n	800a06e <__swhatbuf_r+0x40>
 800a04c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a050:	e00e      	b.n	800a070 <__swhatbuf_r+0x42>
 800a052:	466a      	mov	r2, sp
 800a054:	f001 f84e 	bl	800b0f4 <_fstat_r>
 800a058:	2800      	cmp	r0, #0
 800a05a:	dbf1      	blt.n	800a040 <__swhatbuf_r+0x12>
 800a05c:	9a01      	ldr	r2, [sp, #4]
 800a05e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a062:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a066:	425a      	negs	r2, r3
 800a068:	415a      	adcs	r2, r3
 800a06a:	602a      	str	r2, [r5, #0]
 800a06c:	e7ee      	b.n	800a04c <__swhatbuf_r+0x1e>
 800a06e:	2340      	movs	r3, #64	; 0x40
 800a070:	2000      	movs	r0, #0
 800a072:	6023      	str	r3, [r4, #0]
 800a074:	b016      	add	sp, #88	; 0x58
 800a076:	bd70      	pop	{r4, r5, r6, pc}

0800a078 <__smakebuf_r>:
 800a078:	898b      	ldrh	r3, [r1, #12]
 800a07a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a07c:	079d      	lsls	r5, r3, #30
 800a07e:	4606      	mov	r6, r0
 800a080:	460c      	mov	r4, r1
 800a082:	d507      	bpl.n	800a094 <__smakebuf_r+0x1c>
 800a084:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a088:	6023      	str	r3, [r4, #0]
 800a08a:	6123      	str	r3, [r4, #16]
 800a08c:	2301      	movs	r3, #1
 800a08e:	6163      	str	r3, [r4, #20]
 800a090:	b002      	add	sp, #8
 800a092:	bd70      	pop	{r4, r5, r6, pc}
 800a094:	ab01      	add	r3, sp, #4
 800a096:	466a      	mov	r2, sp
 800a098:	f7ff ffc9 	bl	800a02e <__swhatbuf_r>
 800a09c:	9900      	ldr	r1, [sp, #0]
 800a09e:	4605      	mov	r5, r0
 800a0a0:	4630      	mov	r0, r6
 800a0a2:	f000 fd87 	bl	800abb4 <_malloc_r>
 800a0a6:	b948      	cbnz	r0, 800a0bc <__smakebuf_r+0x44>
 800a0a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0ac:	059a      	lsls	r2, r3, #22
 800a0ae:	d4ef      	bmi.n	800a090 <__smakebuf_r+0x18>
 800a0b0:	f023 0303 	bic.w	r3, r3, #3
 800a0b4:	f043 0302 	orr.w	r3, r3, #2
 800a0b8:	81a3      	strh	r3, [r4, #12]
 800a0ba:	e7e3      	b.n	800a084 <__smakebuf_r+0xc>
 800a0bc:	4b0d      	ldr	r3, [pc, #52]	; (800a0f4 <__smakebuf_r+0x7c>)
 800a0be:	62b3      	str	r3, [r6, #40]	; 0x28
 800a0c0:	89a3      	ldrh	r3, [r4, #12]
 800a0c2:	6020      	str	r0, [r4, #0]
 800a0c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0c8:	81a3      	strh	r3, [r4, #12]
 800a0ca:	9b00      	ldr	r3, [sp, #0]
 800a0cc:	6163      	str	r3, [r4, #20]
 800a0ce:	9b01      	ldr	r3, [sp, #4]
 800a0d0:	6120      	str	r0, [r4, #16]
 800a0d2:	b15b      	cbz	r3, 800a0ec <__smakebuf_r+0x74>
 800a0d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a0d8:	4630      	mov	r0, r6
 800a0da:	f001 f81d 	bl	800b118 <_isatty_r>
 800a0de:	b128      	cbz	r0, 800a0ec <__smakebuf_r+0x74>
 800a0e0:	89a3      	ldrh	r3, [r4, #12]
 800a0e2:	f023 0303 	bic.w	r3, r3, #3
 800a0e6:	f043 0301 	orr.w	r3, r3, #1
 800a0ea:	81a3      	strh	r3, [r4, #12]
 800a0ec:	89a0      	ldrh	r0, [r4, #12]
 800a0ee:	4305      	orrs	r5, r0
 800a0f0:	81a5      	strh	r5, [r4, #12]
 800a0f2:	e7cd      	b.n	800a090 <__smakebuf_r+0x18>
 800a0f4:	080097a1 	.word	0x080097a1

0800a0f8 <malloc>:
 800a0f8:	4b02      	ldr	r3, [pc, #8]	; (800a104 <malloc+0xc>)
 800a0fa:	4601      	mov	r1, r0
 800a0fc:	6818      	ldr	r0, [r3, #0]
 800a0fe:	f000 bd59 	b.w	800abb4 <_malloc_r>
 800a102:	bf00      	nop
 800a104:	200000fc 	.word	0x200000fc

0800a108 <__ascii_mbtowc>:
 800a108:	b082      	sub	sp, #8
 800a10a:	b901      	cbnz	r1, 800a10e <__ascii_mbtowc+0x6>
 800a10c:	a901      	add	r1, sp, #4
 800a10e:	b142      	cbz	r2, 800a122 <__ascii_mbtowc+0x1a>
 800a110:	b14b      	cbz	r3, 800a126 <__ascii_mbtowc+0x1e>
 800a112:	7813      	ldrb	r3, [r2, #0]
 800a114:	600b      	str	r3, [r1, #0]
 800a116:	7812      	ldrb	r2, [r2, #0]
 800a118:	1e10      	subs	r0, r2, #0
 800a11a:	bf18      	it	ne
 800a11c:	2001      	movne	r0, #1
 800a11e:	b002      	add	sp, #8
 800a120:	4770      	bx	lr
 800a122:	4610      	mov	r0, r2
 800a124:	e7fb      	b.n	800a11e <__ascii_mbtowc+0x16>
 800a126:	f06f 0001 	mvn.w	r0, #1
 800a12a:	e7f8      	b.n	800a11e <__ascii_mbtowc+0x16>

0800a12c <_Balloc>:
 800a12c:	b570      	push	{r4, r5, r6, lr}
 800a12e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a130:	4604      	mov	r4, r0
 800a132:	460d      	mov	r5, r1
 800a134:	b976      	cbnz	r6, 800a154 <_Balloc+0x28>
 800a136:	2010      	movs	r0, #16
 800a138:	f7ff ffde 	bl	800a0f8 <malloc>
 800a13c:	4602      	mov	r2, r0
 800a13e:	6260      	str	r0, [r4, #36]	; 0x24
 800a140:	b920      	cbnz	r0, 800a14c <_Balloc+0x20>
 800a142:	4b18      	ldr	r3, [pc, #96]	; (800a1a4 <_Balloc+0x78>)
 800a144:	4818      	ldr	r0, [pc, #96]	; (800a1a8 <_Balloc+0x7c>)
 800a146:	2166      	movs	r1, #102	; 0x66
 800a148:	f000 ff94 	bl	800b074 <__assert_func>
 800a14c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a150:	6006      	str	r6, [r0, #0]
 800a152:	60c6      	str	r6, [r0, #12]
 800a154:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a156:	68f3      	ldr	r3, [r6, #12]
 800a158:	b183      	cbz	r3, 800a17c <_Balloc+0x50>
 800a15a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a15c:	68db      	ldr	r3, [r3, #12]
 800a15e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a162:	b9b8      	cbnz	r0, 800a194 <_Balloc+0x68>
 800a164:	2101      	movs	r1, #1
 800a166:	fa01 f605 	lsl.w	r6, r1, r5
 800a16a:	1d72      	adds	r2, r6, #5
 800a16c:	0092      	lsls	r2, r2, #2
 800a16e:	4620      	mov	r0, r4
 800a170:	f000 fc9d 	bl	800aaae <_calloc_r>
 800a174:	b160      	cbz	r0, 800a190 <_Balloc+0x64>
 800a176:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a17a:	e00e      	b.n	800a19a <_Balloc+0x6e>
 800a17c:	2221      	movs	r2, #33	; 0x21
 800a17e:	2104      	movs	r1, #4
 800a180:	4620      	mov	r0, r4
 800a182:	f000 fc94 	bl	800aaae <_calloc_r>
 800a186:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a188:	60f0      	str	r0, [r6, #12]
 800a18a:	68db      	ldr	r3, [r3, #12]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d1e4      	bne.n	800a15a <_Balloc+0x2e>
 800a190:	2000      	movs	r0, #0
 800a192:	bd70      	pop	{r4, r5, r6, pc}
 800a194:	6802      	ldr	r2, [r0, #0]
 800a196:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a19a:	2300      	movs	r3, #0
 800a19c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a1a0:	e7f7      	b.n	800a192 <_Balloc+0x66>
 800a1a2:	bf00      	nop
 800a1a4:	0800b7e6 	.word	0x0800b7e6
 800a1a8:	0800b948 	.word	0x0800b948

0800a1ac <_Bfree>:
 800a1ac:	b570      	push	{r4, r5, r6, lr}
 800a1ae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a1b0:	4605      	mov	r5, r0
 800a1b2:	460c      	mov	r4, r1
 800a1b4:	b976      	cbnz	r6, 800a1d4 <_Bfree+0x28>
 800a1b6:	2010      	movs	r0, #16
 800a1b8:	f7ff ff9e 	bl	800a0f8 <malloc>
 800a1bc:	4602      	mov	r2, r0
 800a1be:	6268      	str	r0, [r5, #36]	; 0x24
 800a1c0:	b920      	cbnz	r0, 800a1cc <_Bfree+0x20>
 800a1c2:	4b09      	ldr	r3, [pc, #36]	; (800a1e8 <_Bfree+0x3c>)
 800a1c4:	4809      	ldr	r0, [pc, #36]	; (800a1ec <_Bfree+0x40>)
 800a1c6:	218a      	movs	r1, #138	; 0x8a
 800a1c8:	f000 ff54 	bl	800b074 <__assert_func>
 800a1cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a1d0:	6006      	str	r6, [r0, #0]
 800a1d2:	60c6      	str	r6, [r0, #12]
 800a1d4:	b13c      	cbz	r4, 800a1e6 <_Bfree+0x3a>
 800a1d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a1d8:	6862      	ldr	r2, [r4, #4]
 800a1da:	68db      	ldr	r3, [r3, #12]
 800a1dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a1e0:	6021      	str	r1, [r4, #0]
 800a1e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a1e6:	bd70      	pop	{r4, r5, r6, pc}
 800a1e8:	0800b7e6 	.word	0x0800b7e6
 800a1ec:	0800b948 	.word	0x0800b948

0800a1f0 <__multadd>:
 800a1f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1f4:	690d      	ldr	r5, [r1, #16]
 800a1f6:	4607      	mov	r7, r0
 800a1f8:	460c      	mov	r4, r1
 800a1fa:	461e      	mov	r6, r3
 800a1fc:	f101 0c14 	add.w	ip, r1, #20
 800a200:	2000      	movs	r0, #0
 800a202:	f8dc 3000 	ldr.w	r3, [ip]
 800a206:	b299      	uxth	r1, r3
 800a208:	fb02 6101 	mla	r1, r2, r1, r6
 800a20c:	0c1e      	lsrs	r6, r3, #16
 800a20e:	0c0b      	lsrs	r3, r1, #16
 800a210:	fb02 3306 	mla	r3, r2, r6, r3
 800a214:	b289      	uxth	r1, r1
 800a216:	3001      	adds	r0, #1
 800a218:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a21c:	4285      	cmp	r5, r0
 800a21e:	f84c 1b04 	str.w	r1, [ip], #4
 800a222:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a226:	dcec      	bgt.n	800a202 <__multadd+0x12>
 800a228:	b30e      	cbz	r6, 800a26e <__multadd+0x7e>
 800a22a:	68a3      	ldr	r3, [r4, #8]
 800a22c:	42ab      	cmp	r3, r5
 800a22e:	dc19      	bgt.n	800a264 <__multadd+0x74>
 800a230:	6861      	ldr	r1, [r4, #4]
 800a232:	4638      	mov	r0, r7
 800a234:	3101      	adds	r1, #1
 800a236:	f7ff ff79 	bl	800a12c <_Balloc>
 800a23a:	4680      	mov	r8, r0
 800a23c:	b928      	cbnz	r0, 800a24a <__multadd+0x5a>
 800a23e:	4602      	mov	r2, r0
 800a240:	4b0c      	ldr	r3, [pc, #48]	; (800a274 <__multadd+0x84>)
 800a242:	480d      	ldr	r0, [pc, #52]	; (800a278 <__multadd+0x88>)
 800a244:	21b5      	movs	r1, #181	; 0xb5
 800a246:	f000 ff15 	bl	800b074 <__assert_func>
 800a24a:	6922      	ldr	r2, [r4, #16]
 800a24c:	3202      	adds	r2, #2
 800a24e:	f104 010c 	add.w	r1, r4, #12
 800a252:	0092      	lsls	r2, r2, #2
 800a254:	300c      	adds	r0, #12
 800a256:	f7fc fcab 	bl	8006bb0 <memcpy>
 800a25a:	4621      	mov	r1, r4
 800a25c:	4638      	mov	r0, r7
 800a25e:	f7ff ffa5 	bl	800a1ac <_Bfree>
 800a262:	4644      	mov	r4, r8
 800a264:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a268:	3501      	adds	r5, #1
 800a26a:	615e      	str	r6, [r3, #20]
 800a26c:	6125      	str	r5, [r4, #16]
 800a26e:	4620      	mov	r0, r4
 800a270:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a274:	0800b858 	.word	0x0800b858
 800a278:	0800b948 	.word	0x0800b948

0800a27c <__s2b>:
 800a27c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a280:	460c      	mov	r4, r1
 800a282:	4615      	mov	r5, r2
 800a284:	461f      	mov	r7, r3
 800a286:	2209      	movs	r2, #9
 800a288:	3308      	adds	r3, #8
 800a28a:	4606      	mov	r6, r0
 800a28c:	fb93 f3f2 	sdiv	r3, r3, r2
 800a290:	2100      	movs	r1, #0
 800a292:	2201      	movs	r2, #1
 800a294:	429a      	cmp	r2, r3
 800a296:	db09      	blt.n	800a2ac <__s2b+0x30>
 800a298:	4630      	mov	r0, r6
 800a29a:	f7ff ff47 	bl	800a12c <_Balloc>
 800a29e:	b940      	cbnz	r0, 800a2b2 <__s2b+0x36>
 800a2a0:	4602      	mov	r2, r0
 800a2a2:	4b19      	ldr	r3, [pc, #100]	; (800a308 <__s2b+0x8c>)
 800a2a4:	4819      	ldr	r0, [pc, #100]	; (800a30c <__s2b+0x90>)
 800a2a6:	21ce      	movs	r1, #206	; 0xce
 800a2a8:	f000 fee4 	bl	800b074 <__assert_func>
 800a2ac:	0052      	lsls	r2, r2, #1
 800a2ae:	3101      	adds	r1, #1
 800a2b0:	e7f0      	b.n	800a294 <__s2b+0x18>
 800a2b2:	9b08      	ldr	r3, [sp, #32]
 800a2b4:	6143      	str	r3, [r0, #20]
 800a2b6:	2d09      	cmp	r5, #9
 800a2b8:	f04f 0301 	mov.w	r3, #1
 800a2bc:	6103      	str	r3, [r0, #16]
 800a2be:	dd16      	ble.n	800a2ee <__s2b+0x72>
 800a2c0:	f104 0909 	add.w	r9, r4, #9
 800a2c4:	46c8      	mov	r8, r9
 800a2c6:	442c      	add	r4, r5
 800a2c8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a2cc:	4601      	mov	r1, r0
 800a2ce:	3b30      	subs	r3, #48	; 0x30
 800a2d0:	220a      	movs	r2, #10
 800a2d2:	4630      	mov	r0, r6
 800a2d4:	f7ff ff8c 	bl	800a1f0 <__multadd>
 800a2d8:	45a0      	cmp	r8, r4
 800a2da:	d1f5      	bne.n	800a2c8 <__s2b+0x4c>
 800a2dc:	f1a5 0408 	sub.w	r4, r5, #8
 800a2e0:	444c      	add	r4, r9
 800a2e2:	1b2d      	subs	r5, r5, r4
 800a2e4:	1963      	adds	r3, r4, r5
 800a2e6:	42bb      	cmp	r3, r7
 800a2e8:	db04      	blt.n	800a2f4 <__s2b+0x78>
 800a2ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2ee:	340a      	adds	r4, #10
 800a2f0:	2509      	movs	r5, #9
 800a2f2:	e7f6      	b.n	800a2e2 <__s2b+0x66>
 800a2f4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a2f8:	4601      	mov	r1, r0
 800a2fa:	3b30      	subs	r3, #48	; 0x30
 800a2fc:	220a      	movs	r2, #10
 800a2fe:	4630      	mov	r0, r6
 800a300:	f7ff ff76 	bl	800a1f0 <__multadd>
 800a304:	e7ee      	b.n	800a2e4 <__s2b+0x68>
 800a306:	bf00      	nop
 800a308:	0800b858 	.word	0x0800b858
 800a30c:	0800b948 	.word	0x0800b948

0800a310 <__hi0bits>:
 800a310:	0c03      	lsrs	r3, r0, #16
 800a312:	041b      	lsls	r3, r3, #16
 800a314:	b9d3      	cbnz	r3, 800a34c <__hi0bits+0x3c>
 800a316:	0400      	lsls	r0, r0, #16
 800a318:	2310      	movs	r3, #16
 800a31a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a31e:	bf04      	itt	eq
 800a320:	0200      	lsleq	r0, r0, #8
 800a322:	3308      	addeq	r3, #8
 800a324:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a328:	bf04      	itt	eq
 800a32a:	0100      	lsleq	r0, r0, #4
 800a32c:	3304      	addeq	r3, #4
 800a32e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a332:	bf04      	itt	eq
 800a334:	0080      	lsleq	r0, r0, #2
 800a336:	3302      	addeq	r3, #2
 800a338:	2800      	cmp	r0, #0
 800a33a:	db05      	blt.n	800a348 <__hi0bits+0x38>
 800a33c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a340:	f103 0301 	add.w	r3, r3, #1
 800a344:	bf08      	it	eq
 800a346:	2320      	moveq	r3, #32
 800a348:	4618      	mov	r0, r3
 800a34a:	4770      	bx	lr
 800a34c:	2300      	movs	r3, #0
 800a34e:	e7e4      	b.n	800a31a <__hi0bits+0xa>

0800a350 <__lo0bits>:
 800a350:	6803      	ldr	r3, [r0, #0]
 800a352:	f013 0207 	ands.w	r2, r3, #7
 800a356:	4601      	mov	r1, r0
 800a358:	d00b      	beq.n	800a372 <__lo0bits+0x22>
 800a35a:	07da      	lsls	r2, r3, #31
 800a35c:	d423      	bmi.n	800a3a6 <__lo0bits+0x56>
 800a35e:	0798      	lsls	r0, r3, #30
 800a360:	bf49      	itett	mi
 800a362:	085b      	lsrmi	r3, r3, #1
 800a364:	089b      	lsrpl	r3, r3, #2
 800a366:	2001      	movmi	r0, #1
 800a368:	600b      	strmi	r3, [r1, #0]
 800a36a:	bf5c      	itt	pl
 800a36c:	600b      	strpl	r3, [r1, #0]
 800a36e:	2002      	movpl	r0, #2
 800a370:	4770      	bx	lr
 800a372:	b298      	uxth	r0, r3
 800a374:	b9a8      	cbnz	r0, 800a3a2 <__lo0bits+0x52>
 800a376:	0c1b      	lsrs	r3, r3, #16
 800a378:	2010      	movs	r0, #16
 800a37a:	b2da      	uxtb	r2, r3
 800a37c:	b90a      	cbnz	r2, 800a382 <__lo0bits+0x32>
 800a37e:	3008      	adds	r0, #8
 800a380:	0a1b      	lsrs	r3, r3, #8
 800a382:	071a      	lsls	r2, r3, #28
 800a384:	bf04      	itt	eq
 800a386:	091b      	lsreq	r3, r3, #4
 800a388:	3004      	addeq	r0, #4
 800a38a:	079a      	lsls	r2, r3, #30
 800a38c:	bf04      	itt	eq
 800a38e:	089b      	lsreq	r3, r3, #2
 800a390:	3002      	addeq	r0, #2
 800a392:	07da      	lsls	r2, r3, #31
 800a394:	d403      	bmi.n	800a39e <__lo0bits+0x4e>
 800a396:	085b      	lsrs	r3, r3, #1
 800a398:	f100 0001 	add.w	r0, r0, #1
 800a39c:	d005      	beq.n	800a3aa <__lo0bits+0x5a>
 800a39e:	600b      	str	r3, [r1, #0]
 800a3a0:	4770      	bx	lr
 800a3a2:	4610      	mov	r0, r2
 800a3a4:	e7e9      	b.n	800a37a <__lo0bits+0x2a>
 800a3a6:	2000      	movs	r0, #0
 800a3a8:	4770      	bx	lr
 800a3aa:	2020      	movs	r0, #32
 800a3ac:	4770      	bx	lr
	...

0800a3b0 <__i2b>:
 800a3b0:	b510      	push	{r4, lr}
 800a3b2:	460c      	mov	r4, r1
 800a3b4:	2101      	movs	r1, #1
 800a3b6:	f7ff feb9 	bl	800a12c <_Balloc>
 800a3ba:	4602      	mov	r2, r0
 800a3bc:	b928      	cbnz	r0, 800a3ca <__i2b+0x1a>
 800a3be:	4b05      	ldr	r3, [pc, #20]	; (800a3d4 <__i2b+0x24>)
 800a3c0:	4805      	ldr	r0, [pc, #20]	; (800a3d8 <__i2b+0x28>)
 800a3c2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a3c6:	f000 fe55 	bl	800b074 <__assert_func>
 800a3ca:	2301      	movs	r3, #1
 800a3cc:	6144      	str	r4, [r0, #20]
 800a3ce:	6103      	str	r3, [r0, #16]
 800a3d0:	bd10      	pop	{r4, pc}
 800a3d2:	bf00      	nop
 800a3d4:	0800b858 	.word	0x0800b858
 800a3d8:	0800b948 	.word	0x0800b948

0800a3dc <__multiply>:
 800a3dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3e0:	4691      	mov	r9, r2
 800a3e2:	690a      	ldr	r2, [r1, #16]
 800a3e4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a3e8:	429a      	cmp	r2, r3
 800a3ea:	bfb8      	it	lt
 800a3ec:	460b      	movlt	r3, r1
 800a3ee:	460c      	mov	r4, r1
 800a3f0:	bfbc      	itt	lt
 800a3f2:	464c      	movlt	r4, r9
 800a3f4:	4699      	movlt	r9, r3
 800a3f6:	6927      	ldr	r7, [r4, #16]
 800a3f8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a3fc:	68a3      	ldr	r3, [r4, #8]
 800a3fe:	6861      	ldr	r1, [r4, #4]
 800a400:	eb07 060a 	add.w	r6, r7, sl
 800a404:	42b3      	cmp	r3, r6
 800a406:	b085      	sub	sp, #20
 800a408:	bfb8      	it	lt
 800a40a:	3101      	addlt	r1, #1
 800a40c:	f7ff fe8e 	bl	800a12c <_Balloc>
 800a410:	b930      	cbnz	r0, 800a420 <__multiply+0x44>
 800a412:	4602      	mov	r2, r0
 800a414:	4b44      	ldr	r3, [pc, #272]	; (800a528 <__multiply+0x14c>)
 800a416:	4845      	ldr	r0, [pc, #276]	; (800a52c <__multiply+0x150>)
 800a418:	f240 115d 	movw	r1, #349	; 0x15d
 800a41c:	f000 fe2a 	bl	800b074 <__assert_func>
 800a420:	f100 0514 	add.w	r5, r0, #20
 800a424:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a428:	462b      	mov	r3, r5
 800a42a:	2200      	movs	r2, #0
 800a42c:	4543      	cmp	r3, r8
 800a42e:	d321      	bcc.n	800a474 <__multiply+0x98>
 800a430:	f104 0314 	add.w	r3, r4, #20
 800a434:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a438:	f109 0314 	add.w	r3, r9, #20
 800a43c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a440:	9202      	str	r2, [sp, #8]
 800a442:	1b3a      	subs	r2, r7, r4
 800a444:	3a15      	subs	r2, #21
 800a446:	f022 0203 	bic.w	r2, r2, #3
 800a44a:	3204      	adds	r2, #4
 800a44c:	f104 0115 	add.w	r1, r4, #21
 800a450:	428f      	cmp	r7, r1
 800a452:	bf38      	it	cc
 800a454:	2204      	movcc	r2, #4
 800a456:	9201      	str	r2, [sp, #4]
 800a458:	9a02      	ldr	r2, [sp, #8]
 800a45a:	9303      	str	r3, [sp, #12]
 800a45c:	429a      	cmp	r2, r3
 800a45e:	d80c      	bhi.n	800a47a <__multiply+0x9e>
 800a460:	2e00      	cmp	r6, #0
 800a462:	dd03      	ble.n	800a46c <__multiply+0x90>
 800a464:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d05a      	beq.n	800a522 <__multiply+0x146>
 800a46c:	6106      	str	r6, [r0, #16]
 800a46e:	b005      	add	sp, #20
 800a470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a474:	f843 2b04 	str.w	r2, [r3], #4
 800a478:	e7d8      	b.n	800a42c <__multiply+0x50>
 800a47a:	f8b3 a000 	ldrh.w	sl, [r3]
 800a47e:	f1ba 0f00 	cmp.w	sl, #0
 800a482:	d024      	beq.n	800a4ce <__multiply+0xf2>
 800a484:	f104 0e14 	add.w	lr, r4, #20
 800a488:	46a9      	mov	r9, r5
 800a48a:	f04f 0c00 	mov.w	ip, #0
 800a48e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a492:	f8d9 1000 	ldr.w	r1, [r9]
 800a496:	fa1f fb82 	uxth.w	fp, r2
 800a49a:	b289      	uxth	r1, r1
 800a49c:	fb0a 110b 	mla	r1, sl, fp, r1
 800a4a0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a4a4:	f8d9 2000 	ldr.w	r2, [r9]
 800a4a8:	4461      	add	r1, ip
 800a4aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a4ae:	fb0a c20b 	mla	r2, sl, fp, ip
 800a4b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a4b6:	b289      	uxth	r1, r1
 800a4b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a4bc:	4577      	cmp	r7, lr
 800a4be:	f849 1b04 	str.w	r1, [r9], #4
 800a4c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a4c6:	d8e2      	bhi.n	800a48e <__multiply+0xb2>
 800a4c8:	9a01      	ldr	r2, [sp, #4]
 800a4ca:	f845 c002 	str.w	ip, [r5, r2]
 800a4ce:	9a03      	ldr	r2, [sp, #12]
 800a4d0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a4d4:	3304      	adds	r3, #4
 800a4d6:	f1b9 0f00 	cmp.w	r9, #0
 800a4da:	d020      	beq.n	800a51e <__multiply+0x142>
 800a4dc:	6829      	ldr	r1, [r5, #0]
 800a4de:	f104 0c14 	add.w	ip, r4, #20
 800a4e2:	46ae      	mov	lr, r5
 800a4e4:	f04f 0a00 	mov.w	sl, #0
 800a4e8:	f8bc b000 	ldrh.w	fp, [ip]
 800a4ec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a4f0:	fb09 220b 	mla	r2, r9, fp, r2
 800a4f4:	4492      	add	sl, r2
 800a4f6:	b289      	uxth	r1, r1
 800a4f8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a4fc:	f84e 1b04 	str.w	r1, [lr], #4
 800a500:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a504:	f8be 1000 	ldrh.w	r1, [lr]
 800a508:	0c12      	lsrs	r2, r2, #16
 800a50a:	fb09 1102 	mla	r1, r9, r2, r1
 800a50e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a512:	4567      	cmp	r7, ip
 800a514:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a518:	d8e6      	bhi.n	800a4e8 <__multiply+0x10c>
 800a51a:	9a01      	ldr	r2, [sp, #4]
 800a51c:	50a9      	str	r1, [r5, r2]
 800a51e:	3504      	adds	r5, #4
 800a520:	e79a      	b.n	800a458 <__multiply+0x7c>
 800a522:	3e01      	subs	r6, #1
 800a524:	e79c      	b.n	800a460 <__multiply+0x84>
 800a526:	bf00      	nop
 800a528:	0800b858 	.word	0x0800b858
 800a52c:	0800b948 	.word	0x0800b948

0800a530 <__pow5mult>:
 800a530:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a534:	4615      	mov	r5, r2
 800a536:	f012 0203 	ands.w	r2, r2, #3
 800a53a:	4606      	mov	r6, r0
 800a53c:	460f      	mov	r7, r1
 800a53e:	d007      	beq.n	800a550 <__pow5mult+0x20>
 800a540:	4c25      	ldr	r4, [pc, #148]	; (800a5d8 <__pow5mult+0xa8>)
 800a542:	3a01      	subs	r2, #1
 800a544:	2300      	movs	r3, #0
 800a546:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a54a:	f7ff fe51 	bl	800a1f0 <__multadd>
 800a54e:	4607      	mov	r7, r0
 800a550:	10ad      	asrs	r5, r5, #2
 800a552:	d03d      	beq.n	800a5d0 <__pow5mult+0xa0>
 800a554:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a556:	b97c      	cbnz	r4, 800a578 <__pow5mult+0x48>
 800a558:	2010      	movs	r0, #16
 800a55a:	f7ff fdcd 	bl	800a0f8 <malloc>
 800a55e:	4602      	mov	r2, r0
 800a560:	6270      	str	r0, [r6, #36]	; 0x24
 800a562:	b928      	cbnz	r0, 800a570 <__pow5mult+0x40>
 800a564:	4b1d      	ldr	r3, [pc, #116]	; (800a5dc <__pow5mult+0xac>)
 800a566:	481e      	ldr	r0, [pc, #120]	; (800a5e0 <__pow5mult+0xb0>)
 800a568:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a56c:	f000 fd82 	bl	800b074 <__assert_func>
 800a570:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a574:	6004      	str	r4, [r0, #0]
 800a576:	60c4      	str	r4, [r0, #12]
 800a578:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a57c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a580:	b94c      	cbnz	r4, 800a596 <__pow5mult+0x66>
 800a582:	f240 2171 	movw	r1, #625	; 0x271
 800a586:	4630      	mov	r0, r6
 800a588:	f7ff ff12 	bl	800a3b0 <__i2b>
 800a58c:	2300      	movs	r3, #0
 800a58e:	f8c8 0008 	str.w	r0, [r8, #8]
 800a592:	4604      	mov	r4, r0
 800a594:	6003      	str	r3, [r0, #0]
 800a596:	f04f 0900 	mov.w	r9, #0
 800a59a:	07eb      	lsls	r3, r5, #31
 800a59c:	d50a      	bpl.n	800a5b4 <__pow5mult+0x84>
 800a59e:	4639      	mov	r1, r7
 800a5a0:	4622      	mov	r2, r4
 800a5a2:	4630      	mov	r0, r6
 800a5a4:	f7ff ff1a 	bl	800a3dc <__multiply>
 800a5a8:	4639      	mov	r1, r7
 800a5aa:	4680      	mov	r8, r0
 800a5ac:	4630      	mov	r0, r6
 800a5ae:	f7ff fdfd 	bl	800a1ac <_Bfree>
 800a5b2:	4647      	mov	r7, r8
 800a5b4:	106d      	asrs	r5, r5, #1
 800a5b6:	d00b      	beq.n	800a5d0 <__pow5mult+0xa0>
 800a5b8:	6820      	ldr	r0, [r4, #0]
 800a5ba:	b938      	cbnz	r0, 800a5cc <__pow5mult+0x9c>
 800a5bc:	4622      	mov	r2, r4
 800a5be:	4621      	mov	r1, r4
 800a5c0:	4630      	mov	r0, r6
 800a5c2:	f7ff ff0b 	bl	800a3dc <__multiply>
 800a5c6:	6020      	str	r0, [r4, #0]
 800a5c8:	f8c0 9000 	str.w	r9, [r0]
 800a5cc:	4604      	mov	r4, r0
 800a5ce:	e7e4      	b.n	800a59a <__pow5mult+0x6a>
 800a5d0:	4638      	mov	r0, r7
 800a5d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5d6:	bf00      	nop
 800a5d8:	0800ba98 	.word	0x0800ba98
 800a5dc:	0800b7e6 	.word	0x0800b7e6
 800a5e0:	0800b948 	.word	0x0800b948

0800a5e4 <__lshift>:
 800a5e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5e8:	460c      	mov	r4, r1
 800a5ea:	6849      	ldr	r1, [r1, #4]
 800a5ec:	6923      	ldr	r3, [r4, #16]
 800a5ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a5f2:	68a3      	ldr	r3, [r4, #8]
 800a5f4:	4607      	mov	r7, r0
 800a5f6:	4691      	mov	r9, r2
 800a5f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a5fc:	f108 0601 	add.w	r6, r8, #1
 800a600:	42b3      	cmp	r3, r6
 800a602:	db0b      	blt.n	800a61c <__lshift+0x38>
 800a604:	4638      	mov	r0, r7
 800a606:	f7ff fd91 	bl	800a12c <_Balloc>
 800a60a:	4605      	mov	r5, r0
 800a60c:	b948      	cbnz	r0, 800a622 <__lshift+0x3e>
 800a60e:	4602      	mov	r2, r0
 800a610:	4b2a      	ldr	r3, [pc, #168]	; (800a6bc <__lshift+0xd8>)
 800a612:	482b      	ldr	r0, [pc, #172]	; (800a6c0 <__lshift+0xdc>)
 800a614:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a618:	f000 fd2c 	bl	800b074 <__assert_func>
 800a61c:	3101      	adds	r1, #1
 800a61e:	005b      	lsls	r3, r3, #1
 800a620:	e7ee      	b.n	800a600 <__lshift+0x1c>
 800a622:	2300      	movs	r3, #0
 800a624:	f100 0114 	add.w	r1, r0, #20
 800a628:	f100 0210 	add.w	r2, r0, #16
 800a62c:	4618      	mov	r0, r3
 800a62e:	4553      	cmp	r3, sl
 800a630:	db37      	blt.n	800a6a2 <__lshift+0xbe>
 800a632:	6920      	ldr	r0, [r4, #16]
 800a634:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a638:	f104 0314 	add.w	r3, r4, #20
 800a63c:	f019 091f 	ands.w	r9, r9, #31
 800a640:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a644:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a648:	d02f      	beq.n	800a6aa <__lshift+0xc6>
 800a64a:	f1c9 0e20 	rsb	lr, r9, #32
 800a64e:	468a      	mov	sl, r1
 800a650:	f04f 0c00 	mov.w	ip, #0
 800a654:	681a      	ldr	r2, [r3, #0]
 800a656:	fa02 f209 	lsl.w	r2, r2, r9
 800a65a:	ea42 020c 	orr.w	r2, r2, ip
 800a65e:	f84a 2b04 	str.w	r2, [sl], #4
 800a662:	f853 2b04 	ldr.w	r2, [r3], #4
 800a666:	4298      	cmp	r0, r3
 800a668:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a66c:	d8f2      	bhi.n	800a654 <__lshift+0x70>
 800a66e:	1b03      	subs	r3, r0, r4
 800a670:	3b15      	subs	r3, #21
 800a672:	f023 0303 	bic.w	r3, r3, #3
 800a676:	3304      	adds	r3, #4
 800a678:	f104 0215 	add.w	r2, r4, #21
 800a67c:	4290      	cmp	r0, r2
 800a67e:	bf38      	it	cc
 800a680:	2304      	movcc	r3, #4
 800a682:	f841 c003 	str.w	ip, [r1, r3]
 800a686:	f1bc 0f00 	cmp.w	ip, #0
 800a68a:	d001      	beq.n	800a690 <__lshift+0xac>
 800a68c:	f108 0602 	add.w	r6, r8, #2
 800a690:	3e01      	subs	r6, #1
 800a692:	4638      	mov	r0, r7
 800a694:	612e      	str	r6, [r5, #16]
 800a696:	4621      	mov	r1, r4
 800a698:	f7ff fd88 	bl	800a1ac <_Bfree>
 800a69c:	4628      	mov	r0, r5
 800a69e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6a2:	f842 0f04 	str.w	r0, [r2, #4]!
 800a6a6:	3301      	adds	r3, #1
 800a6a8:	e7c1      	b.n	800a62e <__lshift+0x4a>
 800a6aa:	3904      	subs	r1, #4
 800a6ac:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6b0:	f841 2f04 	str.w	r2, [r1, #4]!
 800a6b4:	4298      	cmp	r0, r3
 800a6b6:	d8f9      	bhi.n	800a6ac <__lshift+0xc8>
 800a6b8:	e7ea      	b.n	800a690 <__lshift+0xac>
 800a6ba:	bf00      	nop
 800a6bc:	0800b858 	.word	0x0800b858
 800a6c0:	0800b948 	.word	0x0800b948

0800a6c4 <__mcmp>:
 800a6c4:	b530      	push	{r4, r5, lr}
 800a6c6:	6902      	ldr	r2, [r0, #16]
 800a6c8:	690c      	ldr	r4, [r1, #16]
 800a6ca:	1b12      	subs	r2, r2, r4
 800a6cc:	d10e      	bne.n	800a6ec <__mcmp+0x28>
 800a6ce:	f100 0314 	add.w	r3, r0, #20
 800a6d2:	3114      	adds	r1, #20
 800a6d4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a6d8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a6dc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a6e0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a6e4:	42a5      	cmp	r5, r4
 800a6e6:	d003      	beq.n	800a6f0 <__mcmp+0x2c>
 800a6e8:	d305      	bcc.n	800a6f6 <__mcmp+0x32>
 800a6ea:	2201      	movs	r2, #1
 800a6ec:	4610      	mov	r0, r2
 800a6ee:	bd30      	pop	{r4, r5, pc}
 800a6f0:	4283      	cmp	r3, r0
 800a6f2:	d3f3      	bcc.n	800a6dc <__mcmp+0x18>
 800a6f4:	e7fa      	b.n	800a6ec <__mcmp+0x28>
 800a6f6:	f04f 32ff 	mov.w	r2, #4294967295
 800a6fa:	e7f7      	b.n	800a6ec <__mcmp+0x28>

0800a6fc <__mdiff>:
 800a6fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a700:	460c      	mov	r4, r1
 800a702:	4606      	mov	r6, r0
 800a704:	4611      	mov	r1, r2
 800a706:	4620      	mov	r0, r4
 800a708:	4690      	mov	r8, r2
 800a70a:	f7ff ffdb 	bl	800a6c4 <__mcmp>
 800a70e:	1e05      	subs	r5, r0, #0
 800a710:	d110      	bne.n	800a734 <__mdiff+0x38>
 800a712:	4629      	mov	r1, r5
 800a714:	4630      	mov	r0, r6
 800a716:	f7ff fd09 	bl	800a12c <_Balloc>
 800a71a:	b930      	cbnz	r0, 800a72a <__mdiff+0x2e>
 800a71c:	4b3a      	ldr	r3, [pc, #232]	; (800a808 <__mdiff+0x10c>)
 800a71e:	4602      	mov	r2, r0
 800a720:	f240 2132 	movw	r1, #562	; 0x232
 800a724:	4839      	ldr	r0, [pc, #228]	; (800a80c <__mdiff+0x110>)
 800a726:	f000 fca5 	bl	800b074 <__assert_func>
 800a72a:	2301      	movs	r3, #1
 800a72c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a730:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a734:	bfa4      	itt	ge
 800a736:	4643      	movge	r3, r8
 800a738:	46a0      	movge	r8, r4
 800a73a:	4630      	mov	r0, r6
 800a73c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a740:	bfa6      	itte	ge
 800a742:	461c      	movge	r4, r3
 800a744:	2500      	movge	r5, #0
 800a746:	2501      	movlt	r5, #1
 800a748:	f7ff fcf0 	bl	800a12c <_Balloc>
 800a74c:	b920      	cbnz	r0, 800a758 <__mdiff+0x5c>
 800a74e:	4b2e      	ldr	r3, [pc, #184]	; (800a808 <__mdiff+0x10c>)
 800a750:	4602      	mov	r2, r0
 800a752:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a756:	e7e5      	b.n	800a724 <__mdiff+0x28>
 800a758:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a75c:	6926      	ldr	r6, [r4, #16]
 800a75e:	60c5      	str	r5, [r0, #12]
 800a760:	f104 0914 	add.w	r9, r4, #20
 800a764:	f108 0514 	add.w	r5, r8, #20
 800a768:	f100 0e14 	add.w	lr, r0, #20
 800a76c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a770:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a774:	f108 0210 	add.w	r2, r8, #16
 800a778:	46f2      	mov	sl, lr
 800a77a:	2100      	movs	r1, #0
 800a77c:	f859 3b04 	ldr.w	r3, [r9], #4
 800a780:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a784:	fa1f f883 	uxth.w	r8, r3
 800a788:	fa11 f18b 	uxtah	r1, r1, fp
 800a78c:	0c1b      	lsrs	r3, r3, #16
 800a78e:	eba1 0808 	sub.w	r8, r1, r8
 800a792:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a796:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a79a:	fa1f f888 	uxth.w	r8, r8
 800a79e:	1419      	asrs	r1, r3, #16
 800a7a0:	454e      	cmp	r6, r9
 800a7a2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a7a6:	f84a 3b04 	str.w	r3, [sl], #4
 800a7aa:	d8e7      	bhi.n	800a77c <__mdiff+0x80>
 800a7ac:	1b33      	subs	r3, r6, r4
 800a7ae:	3b15      	subs	r3, #21
 800a7b0:	f023 0303 	bic.w	r3, r3, #3
 800a7b4:	3304      	adds	r3, #4
 800a7b6:	3415      	adds	r4, #21
 800a7b8:	42a6      	cmp	r6, r4
 800a7ba:	bf38      	it	cc
 800a7bc:	2304      	movcc	r3, #4
 800a7be:	441d      	add	r5, r3
 800a7c0:	4473      	add	r3, lr
 800a7c2:	469e      	mov	lr, r3
 800a7c4:	462e      	mov	r6, r5
 800a7c6:	4566      	cmp	r6, ip
 800a7c8:	d30e      	bcc.n	800a7e8 <__mdiff+0xec>
 800a7ca:	f10c 0203 	add.w	r2, ip, #3
 800a7ce:	1b52      	subs	r2, r2, r5
 800a7d0:	f022 0203 	bic.w	r2, r2, #3
 800a7d4:	3d03      	subs	r5, #3
 800a7d6:	45ac      	cmp	ip, r5
 800a7d8:	bf38      	it	cc
 800a7da:	2200      	movcc	r2, #0
 800a7dc:	441a      	add	r2, r3
 800a7de:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a7e2:	b17b      	cbz	r3, 800a804 <__mdiff+0x108>
 800a7e4:	6107      	str	r7, [r0, #16]
 800a7e6:	e7a3      	b.n	800a730 <__mdiff+0x34>
 800a7e8:	f856 8b04 	ldr.w	r8, [r6], #4
 800a7ec:	fa11 f288 	uxtah	r2, r1, r8
 800a7f0:	1414      	asrs	r4, r2, #16
 800a7f2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a7f6:	b292      	uxth	r2, r2
 800a7f8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a7fc:	f84e 2b04 	str.w	r2, [lr], #4
 800a800:	1421      	asrs	r1, r4, #16
 800a802:	e7e0      	b.n	800a7c6 <__mdiff+0xca>
 800a804:	3f01      	subs	r7, #1
 800a806:	e7ea      	b.n	800a7de <__mdiff+0xe2>
 800a808:	0800b858 	.word	0x0800b858
 800a80c:	0800b948 	.word	0x0800b948

0800a810 <__ulp>:
 800a810:	b082      	sub	sp, #8
 800a812:	ed8d 0b00 	vstr	d0, [sp]
 800a816:	9b01      	ldr	r3, [sp, #4]
 800a818:	4912      	ldr	r1, [pc, #72]	; (800a864 <__ulp+0x54>)
 800a81a:	4019      	ands	r1, r3
 800a81c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a820:	2900      	cmp	r1, #0
 800a822:	dd05      	ble.n	800a830 <__ulp+0x20>
 800a824:	2200      	movs	r2, #0
 800a826:	460b      	mov	r3, r1
 800a828:	ec43 2b10 	vmov	d0, r2, r3
 800a82c:	b002      	add	sp, #8
 800a82e:	4770      	bx	lr
 800a830:	4249      	negs	r1, r1
 800a832:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a836:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a83a:	f04f 0200 	mov.w	r2, #0
 800a83e:	f04f 0300 	mov.w	r3, #0
 800a842:	da04      	bge.n	800a84e <__ulp+0x3e>
 800a844:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a848:	fa41 f300 	asr.w	r3, r1, r0
 800a84c:	e7ec      	b.n	800a828 <__ulp+0x18>
 800a84e:	f1a0 0114 	sub.w	r1, r0, #20
 800a852:	291e      	cmp	r1, #30
 800a854:	bfda      	itte	le
 800a856:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a85a:	fa20 f101 	lsrle.w	r1, r0, r1
 800a85e:	2101      	movgt	r1, #1
 800a860:	460a      	mov	r2, r1
 800a862:	e7e1      	b.n	800a828 <__ulp+0x18>
 800a864:	7ff00000 	.word	0x7ff00000

0800a868 <__b2d>:
 800a868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a86a:	6905      	ldr	r5, [r0, #16]
 800a86c:	f100 0714 	add.w	r7, r0, #20
 800a870:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a874:	1f2e      	subs	r6, r5, #4
 800a876:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a87a:	4620      	mov	r0, r4
 800a87c:	f7ff fd48 	bl	800a310 <__hi0bits>
 800a880:	f1c0 0320 	rsb	r3, r0, #32
 800a884:	280a      	cmp	r0, #10
 800a886:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a904 <__b2d+0x9c>
 800a88a:	600b      	str	r3, [r1, #0]
 800a88c:	dc14      	bgt.n	800a8b8 <__b2d+0x50>
 800a88e:	f1c0 0e0b 	rsb	lr, r0, #11
 800a892:	fa24 f10e 	lsr.w	r1, r4, lr
 800a896:	42b7      	cmp	r7, r6
 800a898:	ea41 030c 	orr.w	r3, r1, ip
 800a89c:	bf34      	ite	cc
 800a89e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a8a2:	2100      	movcs	r1, #0
 800a8a4:	3015      	adds	r0, #21
 800a8a6:	fa04 f000 	lsl.w	r0, r4, r0
 800a8aa:	fa21 f10e 	lsr.w	r1, r1, lr
 800a8ae:	ea40 0201 	orr.w	r2, r0, r1
 800a8b2:	ec43 2b10 	vmov	d0, r2, r3
 800a8b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8b8:	42b7      	cmp	r7, r6
 800a8ba:	bf3a      	itte	cc
 800a8bc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a8c0:	f1a5 0608 	subcc.w	r6, r5, #8
 800a8c4:	2100      	movcs	r1, #0
 800a8c6:	380b      	subs	r0, #11
 800a8c8:	d017      	beq.n	800a8fa <__b2d+0x92>
 800a8ca:	f1c0 0c20 	rsb	ip, r0, #32
 800a8ce:	fa04 f500 	lsl.w	r5, r4, r0
 800a8d2:	42be      	cmp	r6, r7
 800a8d4:	fa21 f40c 	lsr.w	r4, r1, ip
 800a8d8:	ea45 0504 	orr.w	r5, r5, r4
 800a8dc:	bf8c      	ite	hi
 800a8de:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a8e2:	2400      	movls	r4, #0
 800a8e4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a8e8:	fa01 f000 	lsl.w	r0, r1, r0
 800a8ec:	fa24 f40c 	lsr.w	r4, r4, ip
 800a8f0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a8f4:	ea40 0204 	orr.w	r2, r0, r4
 800a8f8:	e7db      	b.n	800a8b2 <__b2d+0x4a>
 800a8fa:	ea44 030c 	orr.w	r3, r4, ip
 800a8fe:	460a      	mov	r2, r1
 800a900:	e7d7      	b.n	800a8b2 <__b2d+0x4a>
 800a902:	bf00      	nop
 800a904:	3ff00000 	.word	0x3ff00000

0800a908 <__d2b>:
 800a908:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a90c:	4689      	mov	r9, r1
 800a90e:	2101      	movs	r1, #1
 800a910:	ec57 6b10 	vmov	r6, r7, d0
 800a914:	4690      	mov	r8, r2
 800a916:	f7ff fc09 	bl	800a12c <_Balloc>
 800a91a:	4604      	mov	r4, r0
 800a91c:	b930      	cbnz	r0, 800a92c <__d2b+0x24>
 800a91e:	4602      	mov	r2, r0
 800a920:	4b25      	ldr	r3, [pc, #148]	; (800a9b8 <__d2b+0xb0>)
 800a922:	4826      	ldr	r0, [pc, #152]	; (800a9bc <__d2b+0xb4>)
 800a924:	f240 310a 	movw	r1, #778	; 0x30a
 800a928:	f000 fba4 	bl	800b074 <__assert_func>
 800a92c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a930:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a934:	bb35      	cbnz	r5, 800a984 <__d2b+0x7c>
 800a936:	2e00      	cmp	r6, #0
 800a938:	9301      	str	r3, [sp, #4]
 800a93a:	d028      	beq.n	800a98e <__d2b+0x86>
 800a93c:	4668      	mov	r0, sp
 800a93e:	9600      	str	r6, [sp, #0]
 800a940:	f7ff fd06 	bl	800a350 <__lo0bits>
 800a944:	9900      	ldr	r1, [sp, #0]
 800a946:	b300      	cbz	r0, 800a98a <__d2b+0x82>
 800a948:	9a01      	ldr	r2, [sp, #4]
 800a94a:	f1c0 0320 	rsb	r3, r0, #32
 800a94e:	fa02 f303 	lsl.w	r3, r2, r3
 800a952:	430b      	orrs	r3, r1
 800a954:	40c2      	lsrs	r2, r0
 800a956:	6163      	str	r3, [r4, #20]
 800a958:	9201      	str	r2, [sp, #4]
 800a95a:	9b01      	ldr	r3, [sp, #4]
 800a95c:	61a3      	str	r3, [r4, #24]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	bf14      	ite	ne
 800a962:	2202      	movne	r2, #2
 800a964:	2201      	moveq	r2, #1
 800a966:	6122      	str	r2, [r4, #16]
 800a968:	b1d5      	cbz	r5, 800a9a0 <__d2b+0x98>
 800a96a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a96e:	4405      	add	r5, r0
 800a970:	f8c9 5000 	str.w	r5, [r9]
 800a974:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a978:	f8c8 0000 	str.w	r0, [r8]
 800a97c:	4620      	mov	r0, r4
 800a97e:	b003      	add	sp, #12
 800a980:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a984:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a988:	e7d5      	b.n	800a936 <__d2b+0x2e>
 800a98a:	6161      	str	r1, [r4, #20]
 800a98c:	e7e5      	b.n	800a95a <__d2b+0x52>
 800a98e:	a801      	add	r0, sp, #4
 800a990:	f7ff fcde 	bl	800a350 <__lo0bits>
 800a994:	9b01      	ldr	r3, [sp, #4]
 800a996:	6163      	str	r3, [r4, #20]
 800a998:	2201      	movs	r2, #1
 800a99a:	6122      	str	r2, [r4, #16]
 800a99c:	3020      	adds	r0, #32
 800a99e:	e7e3      	b.n	800a968 <__d2b+0x60>
 800a9a0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a9a4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a9a8:	f8c9 0000 	str.w	r0, [r9]
 800a9ac:	6918      	ldr	r0, [r3, #16]
 800a9ae:	f7ff fcaf 	bl	800a310 <__hi0bits>
 800a9b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a9b6:	e7df      	b.n	800a978 <__d2b+0x70>
 800a9b8:	0800b858 	.word	0x0800b858
 800a9bc:	0800b948 	.word	0x0800b948

0800a9c0 <__ratio>:
 800a9c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9c4:	4688      	mov	r8, r1
 800a9c6:	4669      	mov	r1, sp
 800a9c8:	4681      	mov	r9, r0
 800a9ca:	f7ff ff4d 	bl	800a868 <__b2d>
 800a9ce:	a901      	add	r1, sp, #4
 800a9d0:	4640      	mov	r0, r8
 800a9d2:	ec55 4b10 	vmov	r4, r5, d0
 800a9d6:	f7ff ff47 	bl	800a868 <__b2d>
 800a9da:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a9de:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a9e2:	eba3 0c02 	sub.w	ip, r3, r2
 800a9e6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a9ea:	1a9b      	subs	r3, r3, r2
 800a9ec:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a9f0:	ec51 0b10 	vmov	r0, r1, d0
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	bfd6      	itet	le
 800a9f8:	460a      	movle	r2, r1
 800a9fa:	462a      	movgt	r2, r5
 800a9fc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800aa00:	468b      	mov	fp, r1
 800aa02:	462f      	mov	r7, r5
 800aa04:	bfd4      	ite	le
 800aa06:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800aa0a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800aa0e:	4620      	mov	r0, r4
 800aa10:	ee10 2a10 	vmov	r2, s0
 800aa14:	465b      	mov	r3, fp
 800aa16:	4639      	mov	r1, r7
 800aa18:	f7f5 ff20 	bl	800085c <__aeabi_ddiv>
 800aa1c:	ec41 0b10 	vmov	d0, r0, r1
 800aa20:	b003      	add	sp, #12
 800aa22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800aa26 <__copybits>:
 800aa26:	3901      	subs	r1, #1
 800aa28:	b570      	push	{r4, r5, r6, lr}
 800aa2a:	1149      	asrs	r1, r1, #5
 800aa2c:	6914      	ldr	r4, [r2, #16]
 800aa2e:	3101      	adds	r1, #1
 800aa30:	f102 0314 	add.w	r3, r2, #20
 800aa34:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800aa38:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800aa3c:	1f05      	subs	r5, r0, #4
 800aa3e:	42a3      	cmp	r3, r4
 800aa40:	d30c      	bcc.n	800aa5c <__copybits+0x36>
 800aa42:	1aa3      	subs	r3, r4, r2
 800aa44:	3b11      	subs	r3, #17
 800aa46:	f023 0303 	bic.w	r3, r3, #3
 800aa4a:	3211      	adds	r2, #17
 800aa4c:	42a2      	cmp	r2, r4
 800aa4e:	bf88      	it	hi
 800aa50:	2300      	movhi	r3, #0
 800aa52:	4418      	add	r0, r3
 800aa54:	2300      	movs	r3, #0
 800aa56:	4288      	cmp	r0, r1
 800aa58:	d305      	bcc.n	800aa66 <__copybits+0x40>
 800aa5a:	bd70      	pop	{r4, r5, r6, pc}
 800aa5c:	f853 6b04 	ldr.w	r6, [r3], #4
 800aa60:	f845 6f04 	str.w	r6, [r5, #4]!
 800aa64:	e7eb      	b.n	800aa3e <__copybits+0x18>
 800aa66:	f840 3b04 	str.w	r3, [r0], #4
 800aa6a:	e7f4      	b.n	800aa56 <__copybits+0x30>

0800aa6c <__any_on>:
 800aa6c:	f100 0214 	add.w	r2, r0, #20
 800aa70:	6900      	ldr	r0, [r0, #16]
 800aa72:	114b      	asrs	r3, r1, #5
 800aa74:	4298      	cmp	r0, r3
 800aa76:	b510      	push	{r4, lr}
 800aa78:	db11      	blt.n	800aa9e <__any_on+0x32>
 800aa7a:	dd0a      	ble.n	800aa92 <__any_on+0x26>
 800aa7c:	f011 011f 	ands.w	r1, r1, #31
 800aa80:	d007      	beq.n	800aa92 <__any_on+0x26>
 800aa82:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800aa86:	fa24 f001 	lsr.w	r0, r4, r1
 800aa8a:	fa00 f101 	lsl.w	r1, r0, r1
 800aa8e:	428c      	cmp	r4, r1
 800aa90:	d10b      	bne.n	800aaaa <__any_on+0x3e>
 800aa92:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800aa96:	4293      	cmp	r3, r2
 800aa98:	d803      	bhi.n	800aaa2 <__any_on+0x36>
 800aa9a:	2000      	movs	r0, #0
 800aa9c:	bd10      	pop	{r4, pc}
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	e7f7      	b.n	800aa92 <__any_on+0x26>
 800aaa2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aaa6:	2900      	cmp	r1, #0
 800aaa8:	d0f5      	beq.n	800aa96 <__any_on+0x2a>
 800aaaa:	2001      	movs	r0, #1
 800aaac:	e7f6      	b.n	800aa9c <__any_on+0x30>

0800aaae <_calloc_r>:
 800aaae:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aab0:	fba1 2402 	umull	r2, r4, r1, r2
 800aab4:	b94c      	cbnz	r4, 800aaca <_calloc_r+0x1c>
 800aab6:	4611      	mov	r1, r2
 800aab8:	9201      	str	r2, [sp, #4]
 800aaba:	f000 f87b 	bl	800abb4 <_malloc_r>
 800aabe:	9a01      	ldr	r2, [sp, #4]
 800aac0:	4605      	mov	r5, r0
 800aac2:	b930      	cbnz	r0, 800aad2 <_calloc_r+0x24>
 800aac4:	4628      	mov	r0, r5
 800aac6:	b003      	add	sp, #12
 800aac8:	bd30      	pop	{r4, r5, pc}
 800aaca:	220c      	movs	r2, #12
 800aacc:	6002      	str	r2, [r0, #0]
 800aace:	2500      	movs	r5, #0
 800aad0:	e7f8      	b.n	800aac4 <_calloc_r+0x16>
 800aad2:	4621      	mov	r1, r4
 800aad4:	f7fc f87a 	bl	8006bcc <memset>
 800aad8:	e7f4      	b.n	800aac4 <_calloc_r+0x16>
	...

0800aadc <_free_r>:
 800aadc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aade:	2900      	cmp	r1, #0
 800aae0:	d044      	beq.n	800ab6c <_free_r+0x90>
 800aae2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aae6:	9001      	str	r0, [sp, #4]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	f1a1 0404 	sub.w	r4, r1, #4
 800aaee:	bfb8      	it	lt
 800aaf0:	18e4      	addlt	r4, r4, r3
 800aaf2:	f000 fb4d 	bl	800b190 <__malloc_lock>
 800aaf6:	4a1e      	ldr	r2, [pc, #120]	; (800ab70 <_free_r+0x94>)
 800aaf8:	9801      	ldr	r0, [sp, #4]
 800aafa:	6813      	ldr	r3, [r2, #0]
 800aafc:	b933      	cbnz	r3, 800ab0c <_free_r+0x30>
 800aafe:	6063      	str	r3, [r4, #4]
 800ab00:	6014      	str	r4, [r2, #0]
 800ab02:	b003      	add	sp, #12
 800ab04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ab08:	f000 bb48 	b.w	800b19c <__malloc_unlock>
 800ab0c:	42a3      	cmp	r3, r4
 800ab0e:	d908      	bls.n	800ab22 <_free_r+0x46>
 800ab10:	6825      	ldr	r5, [r4, #0]
 800ab12:	1961      	adds	r1, r4, r5
 800ab14:	428b      	cmp	r3, r1
 800ab16:	bf01      	itttt	eq
 800ab18:	6819      	ldreq	r1, [r3, #0]
 800ab1a:	685b      	ldreq	r3, [r3, #4]
 800ab1c:	1949      	addeq	r1, r1, r5
 800ab1e:	6021      	streq	r1, [r4, #0]
 800ab20:	e7ed      	b.n	800aafe <_free_r+0x22>
 800ab22:	461a      	mov	r2, r3
 800ab24:	685b      	ldr	r3, [r3, #4]
 800ab26:	b10b      	cbz	r3, 800ab2c <_free_r+0x50>
 800ab28:	42a3      	cmp	r3, r4
 800ab2a:	d9fa      	bls.n	800ab22 <_free_r+0x46>
 800ab2c:	6811      	ldr	r1, [r2, #0]
 800ab2e:	1855      	adds	r5, r2, r1
 800ab30:	42a5      	cmp	r5, r4
 800ab32:	d10b      	bne.n	800ab4c <_free_r+0x70>
 800ab34:	6824      	ldr	r4, [r4, #0]
 800ab36:	4421      	add	r1, r4
 800ab38:	1854      	adds	r4, r2, r1
 800ab3a:	42a3      	cmp	r3, r4
 800ab3c:	6011      	str	r1, [r2, #0]
 800ab3e:	d1e0      	bne.n	800ab02 <_free_r+0x26>
 800ab40:	681c      	ldr	r4, [r3, #0]
 800ab42:	685b      	ldr	r3, [r3, #4]
 800ab44:	6053      	str	r3, [r2, #4]
 800ab46:	4421      	add	r1, r4
 800ab48:	6011      	str	r1, [r2, #0]
 800ab4a:	e7da      	b.n	800ab02 <_free_r+0x26>
 800ab4c:	d902      	bls.n	800ab54 <_free_r+0x78>
 800ab4e:	230c      	movs	r3, #12
 800ab50:	6003      	str	r3, [r0, #0]
 800ab52:	e7d6      	b.n	800ab02 <_free_r+0x26>
 800ab54:	6825      	ldr	r5, [r4, #0]
 800ab56:	1961      	adds	r1, r4, r5
 800ab58:	428b      	cmp	r3, r1
 800ab5a:	bf04      	itt	eq
 800ab5c:	6819      	ldreq	r1, [r3, #0]
 800ab5e:	685b      	ldreq	r3, [r3, #4]
 800ab60:	6063      	str	r3, [r4, #4]
 800ab62:	bf04      	itt	eq
 800ab64:	1949      	addeq	r1, r1, r5
 800ab66:	6021      	streq	r1, [r4, #0]
 800ab68:	6054      	str	r4, [r2, #4]
 800ab6a:	e7ca      	b.n	800ab02 <_free_r+0x26>
 800ab6c:	b003      	add	sp, #12
 800ab6e:	bd30      	pop	{r4, r5, pc}
 800ab70:	200045c8 	.word	0x200045c8

0800ab74 <sbrk_aligned>:
 800ab74:	b570      	push	{r4, r5, r6, lr}
 800ab76:	4e0e      	ldr	r6, [pc, #56]	; (800abb0 <sbrk_aligned+0x3c>)
 800ab78:	460c      	mov	r4, r1
 800ab7a:	6831      	ldr	r1, [r6, #0]
 800ab7c:	4605      	mov	r5, r0
 800ab7e:	b911      	cbnz	r1, 800ab86 <sbrk_aligned+0x12>
 800ab80:	f000 f9f2 	bl	800af68 <_sbrk_r>
 800ab84:	6030      	str	r0, [r6, #0]
 800ab86:	4621      	mov	r1, r4
 800ab88:	4628      	mov	r0, r5
 800ab8a:	f000 f9ed 	bl	800af68 <_sbrk_r>
 800ab8e:	1c43      	adds	r3, r0, #1
 800ab90:	d00a      	beq.n	800aba8 <sbrk_aligned+0x34>
 800ab92:	1cc4      	adds	r4, r0, #3
 800ab94:	f024 0403 	bic.w	r4, r4, #3
 800ab98:	42a0      	cmp	r0, r4
 800ab9a:	d007      	beq.n	800abac <sbrk_aligned+0x38>
 800ab9c:	1a21      	subs	r1, r4, r0
 800ab9e:	4628      	mov	r0, r5
 800aba0:	f000 f9e2 	bl	800af68 <_sbrk_r>
 800aba4:	3001      	adds	r0, #1
 800aba6:	d101      	bne.n	800abac <sbrk_aligned+0x38>
 800aba8:	f04f 34ff 	mov.w	r4, #4294967295
 800abac:	4620      	mov	r0, r4
 800abae:	bd70      	pop	{r4, r5, r6, pc}
 800abb0:	200045cc 	.word	0x200045cc

0800abb4 <_malloc_r>:
 800abb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abb8:	1ccd      	adds	r5, r1, #3
 800abba:	f025 0503 	bic.w	r5, r5, #3
 800abbe:	3508      	adds	r5, #8
 800abc0:	2d0c      	cmp	r5, #12
 800abc2:	bf38      	it	cc
 800abc4:	250c      	movcc	r5, #12
 800abc6:	2d00      	cmp	r5, #0
 800abc8:	4607      	mov	r7, r0
 800abca:	db01      	blt.n	800abd0 <_malloc_r+0x1c>
 800abcc:	42a9      	cmp	r1, r5
 800abce:	d905      	bls.n	800abdc <_malloc_r+0x28>
 800abd0:	230c      	movs	r3, #12
 800abd2:	603b      	str	r3, [r7, #0]
 800abd4:	2600      	movs	r6, #0
 800abd6:	4630      	mov	r0, r6
 800abd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abdc:	4e2e      	ldr	r6, [pc, #184]	; (800ac98 <_malloc_r+0xe4>)
 800abde:	f000 fad7 	bl	800b190 <__malloc_lock>
 800abe2:	6833      	ldr	r3, [r6, #0]
 800abe4:	461c      	mov	r4, r3
 800abe6:	bb34      	cbnz	r4, 800ac36 <_malloc_r+0x82>
 800abe8:	4629      	mov	r1, r5
 800abea:	4638      	mov	r0, r7
 800abec:	f7ff ffc2 	bl	800ab74 <sbrk_aligned>
 800abf0:	1c43      	adds	r3, r0, #1
 800abf2:	4604      	mov	r4, r0
 800abf4:	d14d      	bne.n	800ac92 <_malloc_r+0xde>
 800abf6:	6834      	ldr	r4, [r6, #0]
 800abf8:	4626      	mov	r6, r4
 800abfa:	2e00      	cmp	r6, #0
 800abfc:	d140      	bne.n	800ac80 <_malloc_r+0xcc>
 800abfe:	6823      	ldr	r3, [r4, #0]
 800ac00:	4631      	mov	r1, r6
 800ac02:	4638      	mov	r0, r7
 800ac04:	eb04 0803 	add.w	r8, r4, r3
 800ac08:	f000 f9ae 	bl	800af68 <_sbrk_r>
 800ac0c:	4580      	cmp	r8, r0
 800ac0e:	d13a      	bne.n	800ac86 <_malloc_r+0xd2>
 800ac10:	6821      	ldr	r1, [r4, #0]
 800ac12:	3503      	adds	r5, #3
 800ac14:	1a6d      	subs	r5, r5, r1
 800ac16:	f025 0503 	bic.w	r5, r5, #3
 800ac1a:	3508      	adds	r5, #8
 800ac1c:	2d0c      	cmp	r5, #12
 800ac1e:	bf38      	it	cc
 800ac20:	250c      	movcc	r5, #12
 800ac22:	4629      	mov	r1, r5
 800ac24:	4638      	mov	r0, r7
 800ac26:	f7ff ffa5 	bl	800ab74 <sbrk_aligned>
 800ac2a:	3001      	adds	r0, #1
 800ac2c:	d02b      	beq.n	800ac86 <_malloc_r+0xd2>
 800ac2e:	6823      	ldr	r3, [r4, #0]
 800ac30:	442b      	add	r3, r5
 800ac32:	6023      	str	r3, [r4, #0]
 800ac34:	e00e      	b.n	800ac54 <_malloc_r+0xa0>
 800ac36:	6822      	ldr	r2, [r4, #0]
 800ac38:	1b52      	subs	r2, r2, r5
 800ac3a:	d41e      	bmi.n	800ac7a <_malloc_r+0xc6>
 800ac3c:	2a0b      	cmp	r2, #11
 800ac3e:	d916      	bls.n	800ac6e <_malloc_r+0xba>
 800ac40:	1961      	adds	r1, r4, r5
 800ac42:	42a3      	cmp	r3, r4
 800ac44:	6025      	str	r5, [r4, #0]
 800ac46:	bf18      	it	ne
 800ac48:	6059      	strne	r1, [r3, #4]
 800ac4a:	6863      	ldr	r3, [r4, #4]
 800ac4c:	bf08      	it	eq
 800ac4e:	6031      	streq	r1, [r6, #0]
 800ac50:	5162      	str	r2, [r4, r5]
 800ac52:	604b      	str	r3, [r1, #4]
 800ac54:	4638      	mov	r0, r7
 800ac56:	f104 060b 	add.w	r6, r4, #11
 800ac5a:	f000 fa9f 	bl	800b19c <__malloc_unlock>
 800ac5e:	f026 0607 	bic.w	r6, r6, #7
 800ac62:	1d23      	adds	r3, r4, #4
 800ac64:	1af2      	subs	r2, r6, r3
 800ac66:	d0b6      	beq.n	800abd6 <_malloc_r+0x22>
 800ac68:	1b9b      	subs	r3, r3, r6
 800ac6a:	50a3      	str	r3, [r4, r2]
 800ac6c:	e7b3      	b.n	800abd6 <_malloc_r+0x22>
 800ac6e:	6862      	ldr	r2, [r4, #4]
 800ac70:	42a3      	cmp	r3, r4
 800ac72:	bf0c      	ite	eq
 800ac74:	6032      	streq	r2, [r6, #0]
 800ac76:	605a      	strne	r2, [r3, #4]
 800ac78:	e7ec      	b.n	800ac54 <_malloc_r+0xa0>
 800ac7a:	4623      	mov	r3, r4
 800ac7c:	6864      	ldr	r4, [r4, #4]
 800ac7e:	e7b2      	b.n	800abe6 <_malloc_r+0x32>
 800ac80:	4634      	mov	r4, r6
 800ac82:	6876      	ldr	r6, [r6, #4]
 800ac84:	e7b9      	b.n	800abfa <_malloc_r+0x46>
 800ac86:	230c      	movs	r3, #12
 800ac88:	603b      	str	r3, [r7, #0]
 800ac8a:	4638      	mov	r0, r7
 800ac8c:	f000 fa86 	bl	800b19c <__malloc_unlock>
 800ac90:	e7a1      	b.n	800abd6 <_malloc_r+0x22>
 800ac92:	6025      	str	r5, [r4, #0]
 800ac94:	e7de      	b.n	800ac54 <_malloc_r+0xa0>
 800ac96:	bf00      	nop
 800ac98:	200045c8 	.word	0x200045c8

0800ac9c <__ssputs_r>:
 800ac9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aca0:	688e      	ldr	r6, [r1, #8]
 800aca2:	429e      	cmp	r6, r3
 800aca4:	4682      	mov	sl, r0
 800aca6:	460c      	mov	r4, r1
 800aca8:	4690      	mov	r8, r2
 800acaa:	461f      	mov	r7, r3
 800acac:	d838      	bhi.n	800ad20 <__ssputs_r+0x84>
 800acae:	898a      	ldrh	r2, [r1, #12]
 800acb0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800acb4:	d032      	beq.n	800ad1c <__ssputs_r+0x80>
 800acb6:	6825      	ldr	r5, [r4, #0]
 800acb8:	6909      	ldr	r1, [r1, #16]
 800acba:	eba5 0901 	sub.w	r9, r5, r1
 800acbe:	6965      	ldr	r5, [r4, #20]
 800acc0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800acc4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800acc8:	3301      	adds	r3, #1
 800acca:	444b      	add	r3, r9
 800accc:	106d      	asrs	r5, r5, #1
 800acce:	429d      	cmp	r5, r3
 800acd0:	bf38      	it	cc
 800acd2:	461d      	movcc	r5, r3
 800acd4:	0553      	lsls	r3, r2, #21
 800acd6:	d531      	bpl.n	800ad3c <__ssputs_r+0xa0>
 800acd8:	4629      	mov	r1, r5
 800acda:	f7ff ff6b 	bl	800abb4 <_malloc_r>
 800acde:	4606      	mov	r6, r0
 800ace0:	b950      	cbnz	r0, 800acf8 <__ssputs_r+0x5c>
 800ace2:	230c      	movs	r3, #12
 800ace4:	f8ca 3000 	str.w	r3, [sl]
 800ace8:	89a3      	ldrh	r3, [r4, #12]
 800acea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800acee:	81a3      	strh	r3, [r4, #12]
 800acf0:	f04f 30ff 	mov.w	r0, #4294967295
 800acf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acf8:	6921      	ldr	r1, [r4, #16]
 800acfa:	464a      	mov	r2, r9
 800acfc:	f7fb ff58 	bl	8006bb0 <memcpy>
 800ad00:	89a3      	ldrh	r3, [r4, #12]
 800ad02:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ad06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad0a:	81a3      	strh	r3, [r4, #12]
 800ad0c:	6126      	str	r6, [r4, #16]
 800ad0e:	6165      	str	r5, [r4, #20]
 800ad10:	444e      	add	r6, r9
 800ad12:	eba5 0509 	sub.w	r5, r5, r9
 800ad16:	6026      	str	r6, [r4, #0]
 800ad18:	60a5      	str	r5, [r4, #8]
 800ad1a:	463e      	mov	r6, r7
 800ad1c:	42be      	cmp	r6, r7
 800ad1e:	d900      	bls.n	800ad22 <__ssputs_r+0x86>
 800ad20:	463e      	mov	r6, r7
 800ad22:	6820      	ldr	r0, [r4, #0]
 800ad24:	4632      	mov	r2, r6
 800ad26:	4641      	mov	r1, r8
 800ad28:	f000 fa18 	bl	800b15c <memmove>
 800ad2c:	68a3      	ldr	r3, [r4, #8]
 800ad2e:	1b9b      	subs	r3, r3, r6
 800ad30:	60a3      	str	r3, [r4, #8]
 800ad32:	6823      	ldr	r3, [r4, #0]
 800ad34:	4433      	add	r3, r6
 800ad36:	6023      	str	r3, [r4, #0]
 800ad38:	2000      	movs	r0, #0
 800ad3a:	e7db      	b.n	800acf4 <__ssputs_r+0x58>
 800ad3c:	462a      	mov	r2, r5
 800ad3e:	f000 fa33 	bl	800b1a8 <_realloc_r>
 800ad42:	4606      	mov	r6, r0
 800ad44:	2800      	cmp	r0, #0
 800ad46:	d1e1      	bne.n	800ad0c <__ssputs_r+0x70>
 800ad48:	6921      	ldr	r1, [r4, #16]
 800ad4a:	4650      	mov	r0, sl
 800ad4c:	f7ff fec6 	bl	800aadc <_free_r>
 800ad50:	e7c7      	b.n	800ace2 <__ssputs_r+0x46>
	...

0800ad54 <_svfiprintf_r>:
 800ad54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad58:	4698      	mov	r8, r3
 800ad5a:	898b      	ldrh	r3, [r1, #12]
 800ad5c:	061b      	lsls	r3, r3, #24
 800ad5e:	b09d      	sub	sp, #116	; 0x74
 800ad60:	4607      	mov	r7, r0
 800ad62:	460d      	mov	r5, r1
 800ad64:	4614      	mov	r4, r2
 800ad66:	d50e      	bpl.n	800ad86 <_svfiprintf_r+0x32>
 800ad68:	690b      	ldr	r3, [r1, #16]
 800ad6a:	b963      	cbnz	r3, 800ad86 <_svfiprintf_r+0x32>
 800ad6c:	2140      	movs	r1, #64	; 0x40
 800ad6e:	f7ff ff21 	bl	800abb4 <_malloc_r>
 800ad72:	6028      	str	r0, [r5, #0]
 800ad74:	6128      	str	r0, [r5, #16]
 800ad76:	b920      	cbnz	r0, 800ad82 <_svfiprintf_r+0x2e>
 800ad78:	230c      	movs	r3, #12
 800ad7a:	603b      	str	r3, [r7, #0]
 800ad7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ad80:	e0d1      	b.n	800af26 <_svfiprintf_r+0x1d2>
 800ad82:	2340      	movs	r3, #64	; 0x40
 800ad84:	616b      	str	r3, [r5, #20]
 800ad86:	2300      	movs	r3, #0
 800ad88:	9309      	str	r3, [sp, #36]	; 0x24
 800ad8a:	2320      	movs	r3, #32
 800ad8c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ad90:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad94:	2330      	movs	r3, #48	; 0x30
 800ad96:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800af40 <_svfiprintf_r+0x1ec>
 800ad9a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ad9e:	f04f 0901 	mov.w	r9, #1
 800ada2:	4623      	mov	r3, r4
 800ada4:	469a      	mov	sl, r3
 800ada6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800adaa:	b10a      	cbz	r2, 800adb0 <_svfiprintf_r+0x5c>
 800adac:	2a25      	cmp	r2, #37	; 0x25
 800adae:	d1f9      	bne.n	800ada4 <_svfiprintf_r+0x50>
 800adb0:	ebba 0b04 	subs.w	fp, sl, r4
 800adb4:	d00b      	beq.n	800adce <_svfiprintf_r+0x7a>
 800adb6:	465b      	mov	r3, fp
 800adb8:	4622      	mov	r2, r4
 800adba:	4629      	mov	r1, r5
 800adbc:	4638      	mov	r0, r7
 800adbe:	f7ff ff6d 	bl	800ac9c <__ssputs_r>
 800adc2:	3001      	adds	r0, #1
 800adc4:	f000 80aa 	beq.w	800af1c <_svfiprintf_r+0x1c8>
 800adc8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800adca:	445a      	add	r2, fp
 800adcc:	9209      	str	r2, [sp, #36]	; 0x24
 800adce:	f89a 3000 	ldrb.w	r3, [sl]
 800add2:	2b00      	cmp	r3, #0
 800add4:	f000 80a2 	beq.w	800af1c <_svfiprintf_r+0x1c8>
 800add8:	2300      	movs	r3, #0
 800adda:	f04f 32ff 	mov.w	r2, #4294967295
 800adde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ade2:	f10a 0a01 	add.w	sl, sl, #1
 800ade6:	9304      	str	r3, [sp, #16]
 800ade8:	9307      	str	r3, [sp, #28]
 800adea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800adee:	931a      	str	r3, [sp, #104]	; 0x68
 800adf0:	4654      	mov	r4, sl
 800adf2:	2205      	movs	r2, #5
 800adf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adf8:	4851      	ldr	r0, [pc, #324]	; (800af40 <_svfiprintf_r+0x1ec>)
 800adfa:	f7f5 f9f9 	bl	80001f0 <memchr>
 800adfe:	9a04      	ldr	r2, [sp, #16]
 800ae00:	b9d8      	cbnz	r0, 800ae3a <_svfiprintf_r+0xe6>
 800ae02:	06d0      	lsls	r0, r2, #27
 800ae04:	bf44      	itt	mi
 800ae06:	2320      	movmi	r3, #32
 800ae08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae0c:	0711      	lsls	r1, r2, #28
 800ae0e:	bf44      	itt	mi
 800ae10:	232b      	movmi	r3, #43	; 0x2b
 800ae12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae16:	f89a 3000 	ldrb.w	r3, [sl]
 800ae1a:	2b2a      	cmp	r3, #42	; 0x2a
 800ae1c:	d015      	beq.n	800ae4a <_svfiprintf_r+0xf6>
 800ae1e:	9a07      	ldr	r2, [sp, #28]
 800ae20:	4654      	mov	r4, sl
 800ae22:	2000      	movs	r0, #0
 800ae24:	f04f 0c0a 	mov.w	ip, #10
 800ae28:	4621      	mov	r1, r4
 800ae2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae2e:	3b30      	subs	r3, #48	; 0x30
 800ae30:	2b09      	cmp	r3, #9
 800ae32:	d94e      	bls.n	800aed2 <_svfiprintf_r+0x17e>
 800ae34:	b1b0      	cbz	r0, 800ae64 <_svfiprintf_r+0x110>
 800ae36:	9207      	str	r2, [sp, #28]
 800ae38:	e014      	b.n	800ae64 <_svfiprintf_r+0x110>
 800ae3a:	eba0 0308 	sub.w	r3, r0, r8
 800ae3e:	fa09 f303 	lsl.w	r3, r9, r3
 800ae42:	4313      	orrs	r3, r2
 800ae44:	9304      	str	r3, [sp, #16]
 800ae46:	46a2      	mov	sl, r4
 800ae48:	e7d2      	b.n	800adf0 <_svfiprintf_r+0x9c>
 800ae4a:	9b03      	ldr	r3, [sp, #12]
 800ae4c:	1d19      	adds	r1, r3, #4
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	9103      	str	r1, [sp, #12]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	bfbb      	ittet	lt
 800ae56:	425b      	neglt	r3, r3
 800ae58:	f042 0202 	orrlt.w	r2, r2, #2
 800ae5c:	9307      	strge	r3, [sp, #28]
 800ae5e:	9307      	strlt	r3, [sp, #28]
 800ae60:	bfb8      	it	lt
 800ae62:	9204      	strlt	r2, [sp, #16]
 800ae64:	7823      	ldrb	r3, [r4, #0]
 800ae66:	2b2e      	cmp	r3, #46	; 0x2e
 800ae68:	d10c      	bne.n	800ae84 <_svfiprintf_r+0x130>
 800ae6a:	7863      	ldrb	r3, [r4, #1]
 800ae6c:	2b2a      	cmp	r3, #42	; 0x2a
 800ae6e:	d135      	bne.n	800aedc <_svfiprintf_r+0x188>
 800ae70:	9b03      	ldr	r3, [sp, #12]
 800ae72:	1d1a      	adds	r2, r3, #4
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	9203      	str	r2, [sp, #12]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	bfb8      	it	lt
 800ae7c:	f04f 33ff 	movlt.w	r3, #4294967295
 800ae80:	3402      	adds	r4, #2
 800ae82:	9305      	str	r3, [sp, #20]
 800ae84:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800af50 <_svfiprintf_r+0x1fc>
 800ae88:	7821      	ldrb	r1, [r4, #0]
 800ae8a:	2203      	movs	r2, #3
 800ae8c:	4650      	mov	r0, sl
 800ae8e:	f7f5 f9af 	bl	80001f0 <memchr>
 800ae92:	b140      	cbz	r0, 800aea6 <_svfiprintf_r+0x152>
 800ae94:	2340      	movs	r3, #64	; 0x40
 800ae96:	eba0 000a 	sub.w	r0, r0, sl
 800ae9a:	fa03 f000 	lsl.w	r0, r3, r0
 800ae9e:	9b04      	ldr	r3, [sp, #16]
 800aea0:	4303      	orrs	r3, r0
 800aea2:	3401      	adds	r4, #1
 800aea4:	9304      	str	r3, [sp, #16]
 800aea6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aeaa:	4826      	ldr	r0, [pc, #152]	; (800af44 <_svfiprintf_r+0x1f0>)
 800aeac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aeb0:	2206      	movs	r2, #6
 800aeb2:	f7f5 f99d 	bl	80001f0 <memchr>
 800aeb6:	2800      	cmp	r0, #0
 800aeb8:	d038      	beq.n	800af2c <_svfiprintf_r+0x1d8>
 800aeba:	4b23      	ldr	r3, [pc, #140]	; (800af48 <_svfiprintf_r+0x1f4>)
 800aebc:	bb1b      	cbnz	r3, 800af06 <_svfiprintf_r+0x1b2>
 800aebe:	9b03      	ldr	r3, [sp, #12]
 800aec0:	3307      	adds	r3, #7
 800aec2:	f023 0307 	bic.w	r3, r3, #7
 800aec6:	3308      	adds	r3, #8
 800aec8:	9303      	str	r3, [sp, #12]
 800aeca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aecc:	4433      	add	r3, r6
 800aece:	9309      	str	r3, [sp, #36]	; 0x24
 800aed0:	e767      	b.n	800ada2 <_svfiprintf_r+0x4e>
 800aed2:	fb0c 3202 	mla	r2, ip, r2, r3
 800aed6:	460c      	mov	r4, r1
 800aed8:	2001      	movs	r0, #1
 800aeda:	e7a5      	b.n	800ae28 <_svfiprintf_r+0xd4>
 800aedc:	2300      	movs	r3, #0
 800aede:	3401      	adds	r4, #1
 800aee0:	9305      	str	r3, [sp, #20]
 800aee2:	4619      	mov	r1, r3
 800aee4:	f04f 0c0a 	mov.w	ip, #10
 800aee8:	4620      	mov	r0, r4
 800aeea:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aeee:	3a30      	subs	r2, #48	; 0x30
 800aef0:	2a09      	cmp	r2, #9
 800aef2:	d903      	bls.n	800aefc <_svfiprintf_r+0x1a8>
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d0c5      	beq.n	800ae84 <_svfiprintf_r+0x130>
 800aef8:	9105      	str	r1, [sp, #20]
 800aefa:	e7c3      	b.n	800ae84 <_svfiprintf_r+0x130>
 800aefc:	fb0c 2101 	mla	r1, ip, r1, r2
 800af00:	4604      	mov	r4, r0
 800af02:	2301      	movs	r3, #1
 800af04:	e7f0      	b.n	800aee8 <_svfiprintf_r+0x194>
 800af06:	ab03      	add	r3, sp, #12
 800af08:	9300      	str	r3, [sp, #0]
 800af0a:	462a      	mov	r2, r5
 800af0c:	4b0f      	ldr	r3, [pc, #60]	; (800af4c <_svfiprintf_r+0x1f8>)
 800af0e:	a904      	add	r1, sp, #16
 800af10:	4638      	mov	r0, r7
 800af12:	f7fb ff03 	bl	8006d1c <_printf_float>
 800af16:	1c42      	adds	r2, r0, #1
 800af18:	4606      	mov	r6, r0
 800af1a:	d1d6      	bne.n	800aeca <_svfiprintf_r+0x176>
 800af1c:	89ab      	ldrh	r3, [r5, #12]
 800af1e:	065b      	lsls	r3, r3, #25
 800af20:	f53f af2c 	bmi.w	800ad7c <_svfiprintf_r+0x28>
 800af24:	9809      	ldr	r0, [sp, #36]	; 0x24
 800af26:	b01d      	add	sp, #116	; 0x74
 800af28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af2c:	ab03      	add	r3, sp, #12
 800af2e:	9300      	str	r3, [sp, #0]
 800af30:	462a      	mov	r2, r5
 800af32:	4b06      	ldr	r3, [pc, #24]	; (800af4c <_svfiprintf_r+0x1f8>)
 800af34:	a904      	add	r1, sp, #16
 800af36:	4638      	mov	r0, r7
 800af38:	f7fc f994 	bl	8007264 <_printf_i>
 800af3c:	e7eb      	b.n	800af16 <_svfiprintf_r+0x1c2>
 800af3e:	bf00      	nop
 800af40:	0800baa4 	.word	0x0800baa4
 800af44:	0800baae 	.word	0x0800baae
 800af48:	08006d1d 	.word	0x08006d1d
 800af4c:	0800ac9d 	.word	0x0800ac9d
 800af50:	0800baaa 	.word	0x0800baaa
 800af54:	00000000 	.word	0x00000000

0800af58 <nan>:
 800af58:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800af60 <nan+0x8>
 800af5c:	4770      	bx	lr
 800af5e:	bf00      	nop
 800af60:	00000000 	.word	0x00000000
 800af64:	7ff80000 	.word	0x7ff80000

0800af68 <_sbrk_r>:
 800af68:	b538      	push	{r3, r4, r5, lr}
 800af6a:	4d06      	ldr	r5, [pc, #24]	; (800af84 <_sbrk_r+0x1c>)
 800af6c:	2300      	movs	r3, #0
 800af6e:	4604      	mov	r4, r0
 800af70:	4608      	mov	r0, r1
 800af72:	602b      	str	r3, [r5, #0]
 800af74:	f7f6 fe40 	bl	8001bf8 <_sbrk>
 800af78:	1c43      	adds	r3, r0, #1
 800af7a:	d102      	bne.n	800af82 <_sbrk_r+0x1a>
 800af7c:	682b      	ldr	r3, [r5, #0]
 800af7e:	b103      	cbz	r3, 800af82 <_sbrk_r+0x1a>
 800af80:	6023      	str	r3, [r4, #0]
 800af82:	bd38      	pop	{r3, r4, r5, pc}
 800af84:	200045d0 	.word	0x200045d0

0800af88 <__sread>:
 800af88:	b510      	push	{r4, lr}
 800af8a:	460c      	mov	r4, r1
 800af8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af90:	f000 fa92 	bl	800b4b8 <_read_r>
 800af94:	2800      	cmp	r0, #0
 800af96:	bfab      	itete	ge
 800af98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800af9a:	89a3      	ldrhlt	r3, [r4, #12]
 800af9c:	181b      	addge	r3, r3, r0
 800af9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800afa2:	bfac      	ite	ge
 800afa4:	6563      	strge	r3, [r4, #84]	; 0x54
 800afa6:	81a3      	strhlt	r3, [r4, #12]
 800afa8:	bd10      	pop	{r4, pc}

0800afaa <__swrite>:
 800afaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afae:	461f      	mov	r7, r3
 800afb0:	898b      	ldrh	r3, [r1, #12]
 800afb2:	05db      	lsls	r3, r3, #23
 800afb4:	4605      	mov	r5, r0
 800afb6:	460c      	mov	r4, r1
 800afb8:	4616      	mov	r6, r2
 800afba:	d505      	bpl.n	800afc8 <__swrite+0x1e>
 800afbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afc0:	2302      	movs	r3, #2
 800afc2:	2200      	movs	r2, #0
 800afc4:	f000 f8b8 	bl	800b138 <_lseek_r>
 800afc8:	89a3      	ldrh	r3, [r4, #12]
 800afca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800afce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800afd2:	81a3      	strh	r3, [r4, #12]
 800afd4:	4632      	mov	r2, r6
 800afd6:	463b      	mov	r3, r7
 800afd8:	4628      	mov	r0, r5
 800afda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800afde:	f000 b837 	b.w	800b050 <_write_r>

0800afe2 <__sseek>:
 800afe2:	b510      	push	{r4, lr}
 800afe4:	460c      	mov	r4, r1
 800afe6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afea:	f000 f8a5 	bl	800b138 <_lseek_r>
 800afee:	1c43      	adds	r3, r0, #1
 800aff0:	89a3      	ldrh	r3, [r4, #12]
 800aff2:	bf15      	itete	ne
 800aff4:	6560      	strne	r0, [r4, #84]	; 0x54
 800aff6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800affa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800affe:	81a3      	strheq	r3, [r4, #12]
 800b000:	bf18      	it	ne
 800b002:	81a3      	strhne	r3, [r4, #12]
 800b004:	bd10      	pop	{r4, pc}

0800b006 <__sclose>:
 800b006:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b00a:	f000 b851 	b.w	800b0b0 <_close_r>

0800b00e <strncmp>:
 800b00e:	b510      	push	{r4, lr}
 800b010:	b17a      	cbz	r2, 800b032 <strncmp+0x24>
 800b012:	4603      	mov	r3, r0
 800b014:	3901      	subs	r1, #1
 800b016:	1884      	adds	r4, r0, r2
 800b018:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b01c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b020:	4290      	cmp	r0, r2
 800b022:	d101      	bne.n	800b028 <strncmp+0x1a>
 800b024:	42a3      	cmp	r3, r4
 800b026:	d101      	bne.n	800b02c <strncmp+0x1e>
 800b028:	1a80      	subs	r0, r0, r2
 800b02a:	bd10      	pop	{r4, pc}
 800b02c:	2800      	cmp	r0, #0
 800b02e:	d1f3      	bne.n	800b018 <strncmp+0xa>
 800b030:	e7fa      	b.n	800b028 <strncmp+0x1a>
 800b032:	4610      	mov	r0, r2
 800b034:	e7f9      	b.n	800b02a <strncmp+0x1c>

0800b036 <__ascii_wctomb>:
 800b036:	b149      	cbz	r1, 800b04c <__ascii_wctomb+0x16>
 800b038:	2aff      	cmp	r2, #255	; 0xff
 800b03a:	bf85      	ittet	hi
 800b03c:	238a      	movhi	r3, #138	; 0x8a
 800b03e:	6003      	strhi	r3, [r0, #0]
 800b040:	700a      	strbls	r2, [r1, #0]
 800b042:	f04f 30ff 	movhi.w	r0, #4294967295
 800b046:	bf98      	it	ls
 800b048:	2001      	movls	r0, #1
 800b04a:	4770      	bx	lr
 800b04c:	4608      	mov	r0, r1
 800b04e:	4770      	bx	lr

0800b050 <_write_r>:
 800b050:	b538      	push	{r3, r4, r5, lr}
 800b052:	4d07      	ldr	r5, [pc, #28]	; (800b070 <_write_r+0x20>)
 800b054:	4604      	mov	r4, r0
 800b056:	4608      	mov	r0, r1
 800b058:	4611      	mov	r1, r2
 800b05a:	2200      	movs	r2, #0
 800b05c:	602a      	str	r2, [r5, #0]
 800b05e:	461a      	mov	r2, r3
 800b060:	f7f6 f886 	bl	8001170 <_write>
 800b064:	1c43      	adds	r3, r0, #1
 800b066:	d102      	bne.n	800b06e <_write_r+0x1e>
 800b068:	682b      	ldr	r3, [r5, #0]
 800b06a:	b103      	cbz	r3, 800b06e <_write_r+0x1e>
 800b06c:	6023      	str	r3, [r4, #0]
 800b06e:	bd38      	pop	{r3, r4, r5, pc}
 800b070:	200045d0 	.word	0x200045d0

0800b074 <__assert_func>:
 800b074:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b076:	4614      	mov	r4, r2
 800b078:	461a      	mov	r2, r3
 800b07a:	4b09      	ldr	r3, [pc, #36]	; (800b0a0 <__assert_func+0x2c>)
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	4605      	mov	r5, r0
 800b080:	68d8      	ldr	r0, [r3, #12]
 800b082:	b14c      	cbz	r4, 800b098 <__assert_func+0x24>
 800b084:	4b07      	ldr	r3, [pc, #28]	; (800b0a4 <__assert_func+0x30>)
 800b086:	9100      	str	r1, [sp, #0]
 800b088:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b08c:	4906      	ldr	r1, [pc, #24]	; (800b0a8 <__assert_func+0x34>)
 800b08e:	462b      	mov	r3, r5
 800b090:	f000 f81e 	bl	800b0d0 <fiprintf>
 800b094:	f000 fa22 	bl	800b4dc <abort>
 800b098:	4b04      	ldr	r3, [pc, #16]	; (800b0ac <__assert_func+0x38>)
 800b09a:	461c      	mov	r4, r3
 800b09c:	e7f3      	b.n	800b086 <__assert_func+0x12>
 800b09e:	bf00      	nop
 800b0a0:	200000fc 	.word	0x200000fc
 800b0a4:	0800bab5 	.word	0x0800bab5
 800b0a8:	0800bac2 	.word	0x0800bac2
 800b0ac:	0800baf0 	.word	0x0800baf0

0800b0b0 <_close_r>:
 800b0b0:	b538      	push	{r3, r4, r5, lr}
 800b0b2:	4d06      	ldr	r5, [pc, #24]	; (800b0cc <_close_r+0x1c>)
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	4604      	mov	r4, r0
 800b0b8:	4608      	mov	r0, r1
 800b0ba:	602b      	str	r3, [r5, #0]
 800b0bc:	f7f6 fd67 	bl	8001b8e <_close>
 800b0c0:	1c43      	adds	r3, r0, #1
 800b0c2:	d102      	bne.n	800b0ca <_close_r+0x1a>
 800b0c4:	682b      	ldr	r3, [r5, #0]
 800b0c6:	b103      	cbz	r3, 800b0ca <_close_r+0x1a>
 800b0c8:	6023      	str	r3, [r4, #0]
 800b0ca:	bd38      	pop	{r3, r4, r5, pc}
 800b0cc:	200045d0 	.word	0x200045d0

0800b0d0 <fiprintf>:
 800b0d0:	b40e      	push	{r1, r2, r3}
 800b0d2:	b503      	push	{r0, r1, lr}
 800b0d4:	4601      	mov	r1, r0
 800b0d6:	ab03      	add	r3, sp, #12
 800b0d8:	4805      	ldr	r0, [pc, #20]	; (800b0f0 <fiprintf+0x20>)
 800b0da:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0de:	6800      	ldr	r0, [r0, #0]
 800b0e0:	9301      	str	r3, [sp, #4]
 800b0e2:	f000 f8b9 	bl	800b258 <_vfiprintf_r>
 800b0e6:	b002      	add	sp, #8
 800b0e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b0ec:	b003      	add	sp, #12
 800b0ee:	4770      	bx	lr
 800b0f0:	200000fc 	.word	0x200000fc

0800b0f4 <_fstat_r>:
 800b0f4:	b538      	push	{r3, r4, r5, lr}
 800b0f6:	4d07      	ldr	r5, [pc, #28]	; (800b114 <_fstat_r+0x20>)
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	4604      	mov	r4, r0
 800b0fc:	4608      	mov	r0, r1
 800b0fe:	4611      	mov	r1, r2
 800b100:	602b      	str	r3, [r5, #0]
 800b102:	f7f6 fd50 	bl	8001ba6 <_fstat>
 800b106:	1c43      	adds	r3, r0, #1
 800b108:	d102      	bne.n	800b110 <_fstat_r+0x1c>
 800b10a:	682b      	ldr	r3, [r5, #0]
 800b10c:	b103      	cbz	r3, 800b110 <_fstat_r+0x1c>
 800b10e:	6023      	str	r3, [r4, #0]
 800b110:	bd38      	pop	{r3, r4, r5, pc}
 800b112:	bf00      	nop
 800b114:	200045d0 	.word	0x200045d0

0800b118 <_isatty_r>:
 800b118:	b538      	push	{r3, r4, r5, lr}
 800b11a:	4d06      	ldr	r5, [pc, #24]	; (800b134 <_isatty_r+0x1c>)
 800b11c:	2300      	movs	r3, #0
 800b11e:	4604      	mov	r4, r0
 800b120:	4608      	mov	r0, r1
 800b122:	602b      	str	r3, [r5, #0]
 800b124:	f7f6 fd4f 	bl	8001bc6 <_isatty>
 800b128:	1c43      	adds	r3, r0, #1
 800b12a:	d102      	bne.n	800b132 <_isatty_r+0x1a>
 800b12c:	682b      	ldr	r3, [r5, #0]
 800b12e:	b103      	cbz	r3, 800b132 <_isatty_r+0x1a>
 800b130:	6023      	str	r3, [r4, #0]
 800b132:	bd38      	pop	{r3, r4, r5, pc}
 800b134:	200045d0 	.word	0x200045d0

0800b138 <_lseek_r>:
 800b138:	b538      	push	{r3, r4, r5, lr}
 800b13a:	4d07      	ldr	r5, [pc, #28]	; (800b158 <_lseek_r+0x20>)
 800b13c:	4604      	mov	r4, r0
 800b13e:	4608      	mov	r0, r1
 800b140:	4611      	mov	r1, r2
 800b142:	2200      	movs	r2, #0
 800b144:	602a      	str	r2, [r5, #0]
 800b146:	461a      	mov	r2, r3
 800b148:	f7f6 fd48 	bl	8001bdc <_lseek>
 800b14c:	1c43      	adds	r3, r0, #1
 800b14e:	d102      	bne.n	800b156 <_lseek_r+0x1e>
 800b150:	682b      	ldr	r3, [r5, #0]
 800b152:	b103      	cbz	r3, 800b156 <_lseek_r+0x1e>
 800b154:	6023      	str	r3, [r4, #0]
 800b156:	bd38      	pop	{r3, r4, r5, pc}
 800b158:	200045d0 	.word	0x200045d0

0800b15c <memmove>:
 800b15c:	4288      	cmp	r0, r1
 800b15e:	b510      	push	{r4, lr}
 800b160:	eb01 0402 	add.w	r4, r1, r2
 800b164:	d902      	bls.n	800b16c <memmove+0x10>
 800b166:	4284      	cmp	r4, r0
 800b168:	4623      	mov	r3, r4
 800b16a:	d807      	bhi.n	800b17c <memmove+0x20>
 800b16c:	1e43      	subs	r3, r0, #1
 800b16e:	42a1      	cmp	r1, r4
 800b170:	d008      	beq.n	800b184 <memmove+0x28>
 800b172:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b176:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b17a:	e7f8      	b.n	800b16e <memmove+0x12>
 800b17c:	4402      	add	r2, r0
 800b17e:	4601      	mov	r1, r0
 800b180:	428a      	cmp	r2, r1
 800b182:	d100      	bne.n	800b186 <memmove+0x2a>
 800b184:	bd10      	pop	{r4, pc}
 800b186:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b18a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b18e:	e7f7      	b.n	800b180 <memmove+0x24>

0800b190 <__malloc_lock>:
 800b190:	4801      	ldr	r0, [pc, #4]	; (800b198 <__malloc_lock+0x8>)
 800b192:	f7fe bf4a 	b.w	800a02a <__retarget_lock_acquire_recursive>
 800b196:	bf00      	nop
 800b198:	200045c2 	.word	0x200045c2

0800b19c <__malloc_unlock>:
 800b19c:	4801      	ldr	r0, [pc, #4]	; (800b1a4 <__malloc_unlock+0x8>)
 800b19e:	f7fe bf45 	b.w	800a02c <__retarget_lock_release_recursive>
 800b1a2:	bf00      	nop
 800b1a4:	200045c2 	.word	0x200045c2

0800b1a8 <_realloc_r>:
 800b1a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1ac:	4680      	mov	r8, r0
 800b1ae:	4614      	mov	r4, r2
 800b1b0:	460e      	mov	r6, r1
 800b1b2:	b921      	cbnz	r1, 800b1be <_realloc_r+0x16>
 800b1b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b1b8:	4611      	mov	r1, r2
 800b1ba:	f7ff bcfb 	b.w	800abb4 <_malloc_r>
 800b1be:	b92a      	cbnz	r2, 800b1cc <_realloc_r+0x24>
 800b1c0:	f7ff fc8c 	bl	800aadc <_free_r>
 800b1c4:	4625      	mov	r5, r4
 800b1c6:	4628      	mov	r0, r5
 800b1c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1cc:	f000 f98d 	bl	800b4ea <_malloc_usable_size_r>
 800b1d0:	4284      	cmp	r4, r0
 800b1d2:	4607      	mov	r7, r0
 800b1d4:	d802      	bhi.n	800b1dc <_realloc_r+0x34>
 800b1d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b1da:	d812      	bhi.n	800b202 <_realloc_r+0x5a>
 800b1dc:	4621      	mov	r1, r4
 800b1de:	4640      	mov	r0, r8
 800b1e0:	f7ff fce8 	bl	800abb4 <_malloc_r>
 800b1e4:	4605      	mov	r5, r0
 800b1e6:	2800      	cmp	r0, #0
 800b1e8:	d0ed      	beq.n	800b1c6 <_realloc_r+0x1e>
 800b1ea:	42bc      	cmp	r4, r7
 800b1ec:	4622      	mov	r2, r4
 800b1ee:	4631      	mov	r1, r6
 800b1f0:	bf28      	it	cs
 800b1f2:	463a      	movcs	r2, r7
 800b1f4:	f7fb fcdc 	bl	8006bb0 <memcpy>
 800b1f8:	4631      	mov	r1, r6
 800b1fa:	4640      	mov	r0, r8
 800b1fc:	f7ff fc6e 	bl	800aadc <_free_r>
 800b200:	e7e1      	b.n	800b1c6 <_realloc_r+0x1e>
 800b202:	4635      	mov	r5, r6
 800b204:	e7df      	b.n	800b1c6 <_realloc_r+0x1e>

0800b206 <__sfputc_r>:
 800b206:	6893      	ldr	r3, [r2, #8]
 800b208:	3b01      	subs	r3, #1
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	b410      	push	{r4}
 800b20e:	6093      	str	r3, [r2, #8]
 800b210:	da08      	bge.n	800b224 <__sfputc_r+0x1e>
 800b212:	6994      	ldr	r4, [r2, #24]
 800b214:	42a3      	cmp	r3, r4
 800b216:	db01      	blt.n	800b21c <__sfputc_r+0x16>
 800b218:	290a      	cmp	r1, #10
 800b21a:	d103      	bne.n	800b224 <__sfputc_r+0x1e>
 800b21c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b220:	f7fd ba9e 	b.w	8008760 <__swbuf_r>
 800b224:	6813      	ldr	r3, [r2, #0]
 800b226:	1c58      	adds	r0, r3, #1
 800b228:	6010      	str	r0, [r2, #0]
 800b22a:	7019      	strb	r1, [r3, #0]
 800b22c:	4608      	mov	r0, r1
 800b22e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b232:	4770      	bx	lr

0800b234 <__sfputs_r>:
 800b234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b236:	4606      	mov	r6, r0
 800b238:	460f      	mov	r7, r1
 800b23a:	4614      	mov	r4, r2
 800b23c:	18d5      	adds	r5, r2, r3
 800b23e:	42ac      	cmp	r4, r5
 800b240:	d101      	bne.n	800b246 <__sfputs_r+0x12>
 800b242:	2000      	movs	r0, #0
 800b244:	e007      	b.n	800b256 <__sfputs_r+0x22>
 800b246:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b24a:	463a      	mov	r2, r7
 800b24c:	4630      	mov	r0, r6
 800b24e:	f7ff ffda 	bl	800b206 <__sfputc_r>
 800b252:	1c43      	adds	r3, r0, #1
 800b254:	d1f3      	bne.n	800b23e <__sfputs_r+0xa>
 800b256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b258 <_vfiprintf_r>:
 800b258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b25c:	460d      	mov	r5, r1
 800b25e:	b09d      	sub	sp, #116	; 0x74
 800b260:	4614      	mov	r4, r2
 800b262:	4698      	mov	r8, r3
 800b264:	4606      	mov	r6, r0
 800b266:	b118      	cbz	r0, 800b270 <_vfiprintf_r+0x18>
 800b268:	6983      	ldr	r3, [r0, #24]
 800b26a:	b90b      	cbnz	r3, 800b270 <_vfiprintf_r+0x18>
 800b26c:	f7fe facc 	bl	8009808 <__sinit>
 800b270:	4b89      	ldr	r3, [pc, #548]	; (800b498 <_vfiprintf_r+0x240>)
 800b272:	429d      	cmp	r5, r3
 800b274:	d11b      	bne.n	800b2ae <_vfiprintf_r+0x56>
 800b276:	6875      	ldr	r5, [r6, #4]
 800b278:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b27a:	07d9      	lsls	r1, r3, #31
 800b27c:	d405      	bmi.n	800b28a <_vfiprintf_r+0x32>
 800b27e:	89ab      	ldrh	r3, [r5, #12]
 800b280:	059a      	lsls	r2, r3, #22
 800b282:	d402      	bmi.n	800b28a <_vfiprintf_r+0x32>
 800b284:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b286:	f7fe fed0 	bl	800a02a <__retarget_lock_acquire_recursive>
 800b28a:	89ab      	ldrh	r3, [r5, #12]
 800b28c:	071b      	lsls	r3, r3, #28
 800b28e:	d501      	bpl.n	800b294 <_vfiprintf_r+0x3c>
 800b290:	692b      	ldr	r3, [r5, #16]
 800b292:	b9eb      	cbnz	r3, 800b2d0 <_vfiprintf_r+0x78>
 800b294:	4629      	mov	r1, r5
 800b296:	4630      	mov	r0, r6
 800b298:	f7fd fab4 	bl	8008804 <__swsetup_r>
 800b29c:	b1c0      	cbz	r0, 800b2d0 <_vfiprintf_r+0x78>
 800b29e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b2a0:	07dc      	lsls	r4, r3, #31
 800b2a2:	d50e      	bpl.n	800b2c2 <_vfiprintf_r+0x6a>
 800b2a4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2a8:	b01d      	add	sp, #116	; 0x74
 800b2aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2ae:	4b7b      	ldr	r3, [pc, #492]	; (800b49c <_vfiprintf_r+0x244>)
 800b2b0:	429d      	cmp	r5, r3
 800b2b2:	d101      	bne.n	800b2b8 <_vfiprintf_r+0x60>
 800b2b4:	68b5      	ldr	r5, [r6, #8]
 800b2b6:	e7df      	b.n	800b278 <_vfiprintf_r+0x20>
 800b2b8:	4b79      	ldr	r3, [pc, #484]	; (800b4a0 <_vfiprintf_r+0x248>)
 800b2ba:	429d      	cmp	r5, r3
 800b2bc:	bf08      	it	eq
 800b2be:	68f5      	ldreq	r5, [r6, #12]
 800b2c0:	e7da      	b.n	800b278 <_vfiprintf_r+0x20>
 800b2c2:	89ab      	ldrh	r3, [r5, #12]
 800b2c4:	0598      	lsls	r0, r3, #22
 800b2c6:	d4ed      	bmi.n	800b2a4 <_vfiprintf_r+0x4c>
 800b2c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b2ca:	f7fe feaf 	bl	800a02c <__retarget_lock_release_recursive>
 800b2ce:	e7e9      	b.n	800b2a4 <_vfiprintf_r+0x4c>
 800b2d0:	2300      	movs	r3, #0
 800b2d2:	9309      	str	r3, [sp, #36]	; 0x24
 800b2d4:	2320      	movs	r3, #32
 800b2d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b2da:	f8cd 800c 	str.w	r8, [sp, #12]
 800b2de:	2330      	movs	r3, #48	; 0x30
 800b2e0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b4a4 <_vfiprintf_r+0x24c>
 800b2e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b2e8:	f04f 0901 	mov.w	r9, #1
 800b2ec:	4623      	mov	r3, r4
 800b2ee:	469a      	mov	sl, r3
 800b2f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2f4:	b10a      	cbz	r2, 800b2fa <_vfiprintf_r+0xa2>
 800b2f6:	2a25      	cmp	r2, #37	; 0x25
 800b2f8:	d1f9      	bne.n	800b2ee <_vfiprintf_r+0x96>
 800b2fa:	ebba 0b04 	subs.w	fp, sl, r4
 800b2fe:	d00b      	beq.n	800b318 <_vfiprintf_r+0xc0>
 800b300:	465b      	mov	r3, fp
 800b302:	4622      	mov	r2, r4
 800b304:	4629      	mov	r1, r5
 800b306:	4630      	mov	r0, r6
 800b308:	f7ff ff94 	bl	800b234 <__sfputs_r>
 800b30c:	3001      	adds	r0, #1
 800b30e:	f000 80aa 	beq.w	800b466 <_vfiprintf_r+0x20e>
 800b312:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b314:	445a      	add	r2, fp
 800b316:	9209      	str	r2, [sp, #36]	; 0x24
 800b318:	f89a 3000 	ldrb.w	r3, [sl]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	f000 80a2 	beq.w	800b466 <_vfiprintf_r+0x20e>
 800b322:	2300      	movs	r3, #0
 800b324:	f04f 32ff 	mov.w	r2, #4294967295
 800b328:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b32c:	f10a 0a01 	add.w	sl, sl, #1
 800b330:	9304      	str	r3, [sp, #16]
 800b332:	9307      	str	r3, [sp, #28]
 800b334:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b338:	931a      	str	r3, [sp, #104]	; 0x68
 800b33a:	4654      	mov	r4, sl
 800b33c:	2205      	movs	r2, #5
 800b33e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b342:	4858      	ldr	r0, [pc, #352]	; (800b4a4 <_vfiprintf_r+0x24c>)
 800b344:	f7f4 ff54 	bl	80001f0 <memchr>
 800b348:	9a04      	ldr	r2, [sp, #16]
 800b34a:	b9d8      	cbnz	r0, 800b384 <_vfiprintf_r+0x12c>
 800b34c:	06d1      	lsls	r1, r2, #27
 800b34e:	bf44      	itt	mi
 800b350:	2320      	movmi	r3, #32
 800b352:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b356:	0713      	lsls	r3, r2, #28
 800b358:	bf44      	itt	mi
 800b35a:	232b      	movmi	r3, #43	; 0x2b
 800b35c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b360:	f89a 3000 	ldrb.w	r3, [sl]
 800b364:	2b2a      	cmp	r3, #42	; 0x2a
 800b366:	d015      	beq.n	800b394 <_vfiprintf_r+0x13c>
 800b368:	9a07      	ldr	r2, [sp, #28]
 800b36a:	4654      	mov	r4, sl
 800b36c:	2000      	movs	r0, #0
 800b36e:	f04f 0c0a 	mov.w	ip, #10
 800b372:	4621      	mov	r1, r4
 800b374:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b378:	3b30      	subs	r3, #48	; 0x30
 800b37a:	2b09      	cmp	r3, #9
 800b37c:	d94e      	bls.n	800b41c <_vfiprintf_r+0x1c4>
 800b37e:	b1b0      	cbz	r0, 800b3ae <_vfiprintf_r+0x156>
 800b380:	9207      	str	r2, [sp, #28]
 800b382:	e014      	b.n	800b3ae <_vfiprintf_r+0x156>
 800b384:	eba0 0308 	sub.w	r3, r0, r8
 800b388:	fa09 f303 	lsl.w	r3, r9, r3
 800b38c:	4313      	orrs	r3, r2
 800b38e:	9304      	str	r3, [sp, #16]
 800b390:	46a2      	mov	sl, r4
 800b392:	e7d2      	b.n	800b33a <_vfiprintf_r+0xe2>
 800b394:	9b03      	ldr	r3, [sp, #12]
 800b396:	1d19      	adds	r1, r3, #4
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	9103      	str	r1, [sp, #12]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	bfbb      	ittet	lt
 800b3a0:	425b      	neglt	r3, r3
 800b3a2:	f042 0202 	orrlt.w	r2, r2, #2
 800b3a6:	9307      	strge	r3, [sp, #28]
 800b3a8:	9307      	strlt	r3, [sp, #28]
 800b3aa:	bfb8      	it	lt
 800b3ac:	9204      	strlt	r2, [sp, #16]
 800b3ae:	7823      	ldrb	r3, [r4, #0]
 800b3b0:	2b2e      	cmp	r3, #46	; 0x2e
 800b3b2:	d10c      	bne.n	800b3ce <_vfiprintf_r+0x176>
 800b3b4:	7863      	ldrb	r3, [r4, #1]
 800b3b6:	2b2a      	cmp	r3, #42	; 0x2a
 800b3b8:	d135      	bne.n	800b426 <_vfiprintf_r+0x1ce>
 800b3ba:	9b03      	ldr	r3, [sp, #12]
 800b3bc:	1d1a      	adds	r2, r3, #4
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	9203      	str	r2, [sp, #12]
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	bfb8      	it	lt
 800b3c6:	f04f 33ff 	movlt.w	r3, #4294967295
 800b3ca:	3402      	adds	r4, #2
 800b3cc:	9305      	str	r3, [sp, #20]
 800b3ce:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b4b4 <_vfiprintf_r+0x25c>
 800b3d2:	7821      	ldrb	r1, [r4, #0]
 800b3d4:	2203      	movs	r2, #3
 800b3d6:	4650      	mov	r0, sl
 800b3d8:	f7f4 ff0a 	bl	80001f0 <memchr>
 800b3dc:	b140      	cbz	r0, 800b3f0 <_vfiprintf_r+0x198>
 800b3de:	2340      	movs	r3, #64	; 0x40
 800b3e0:	eba0 000a 	sub.w	r0, r0, sl
 800b3e4:	fa03 f000 	lsl.w	r0, r3, r0
 800b3e8:	9b04      	ldr	r3, [sp, #16]
 800b3ea:	4303      	orrs	r3, r0
 800b3ec:	3401      	adds	r4, #1
 800b3ee:	9304      	str	r3, [sp, #16]
 800b3f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3f4:	482c      	ldr	r0, [pc, #176]	; (800b4a8 <_vfiprintf_r+0x250>)
 800b3f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b3fa:	2206      	movs	r2, #6
 800b3fc:	f7f4 fef8 	bl	80001f0 <memchr>
 800b400:	2800      	cmp	r0, #0
 800b402:	d03f      	beq.n	800b484 <_vfiprintf_r+0x22c>
 800b404:	4b29      	ldr	r3, [pc, #164]	; (800b4ac <_vfiprintf_r+0x254>)
 800b406:	bb1b      	cbnz	r3, 800b450 <_vfiprintf_r+0x1f8>
 800b408:	9b03      	ldr	r3, [sp, #12]
 800b40a:	3307      	adds	r3, #7
 800b40c:	f023 0307 	bic.w	r3, r3, #7
 800b410:	3308      	adds	r3, #8
 800b412:	9303      	str	r3, [sp, #12]
 800b414:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b416:	443b      	add	r3, r7
 800b418:	9309      	str	r3, [sp, #36]	; 0x24
 800b41a:	e767      	b.n	800b2ec <_vfiprintf_r+0x94>
 800b41c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b420:	460c      	mov	r4, r1
 800b422:	2001      	movs	r0, #1
 800b424:	e7a5      	b.n	800b372 <_vfiprintf_r+0x11a>
 800b426:	2300      	movs	r3, #0
 800b428:	3401      	adds	r4, #1
 800b42a:	9305      	str	r3, [sp, #20]
 800b42c:	4619      	mov	r1, r3
 800b42e:	f04f 0c0a 	mov.w	ip, #10
 800b432:	4620      	mov	r0, r4
 800b434:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b438:	3a30      	subs	r2, #48	; 0x30
 800b43a:	2a09      	cmp	r2, #9
 800b43c:	d903      	bls.n	800b446 <_vfiprintf_r+0x1ee>
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d0c5      	beq.n	800b3ce <_vfiprintf_r+0x176>
 800b442:	9105      	str	r1, [sp, #20]
 800b444:	e7c3      	b.n	800b3ce <_vfiprintf_r+0x176>
 800b446:	fb0c 2101 	mla	r1, ip, r1, r2
 800b44a:	4604      	mov	r4, r0
 800b44c:	2301      	movs	r3, #1
 800b44e:	e7f0      	b.n	800b432 <_vfiprintf_r+0x1da>
 800b450:	ab03      	add	r3, sp, #12
 800b452:	9300      	str	r3, [sp, #0]
 800b454:	462a      	mov	r2, r5
 800b456:	4b16      	ldr	r3, [pc, #88]	; (800b4b0 <_vfiprintf_r+0x258>)
 800b458:	a904      	add	r1, sp, #16
 800b45a:	4630      	mov	r0, r6
 800b45c:	f7fb fc5e 	bl	8006d1c <_printf_float>
 800b460:	4607      	mov	r7, r0
 800b462:	1c78      	adds	r0, r7, #1
 800b464:	d1d6      	bne.n	800b414 <_vfiprintf_r+0x1bc>
 800b466:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b468:	07d9      	lsls	r1, r3, #31
 800b46a:	d405      	bmi.n	800b478 <_vfiprintf_r+0x220>
 800b46c:	89ab      	ldrh	r3, [r5, #12]
 800b46e:	059a      	lsls	r2, r3, #22
 800b470:	d402      	bmi.n	800b478 <_vfiprintf_r+0x220>
 800b472:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b474:	f7fe fdda 	bl	800a02c <__retarget_lock_release_recursive>
 800b478:	89ab      	ldrh	r3, [r5, #12]
 800b47a:	065b      	lsls	r3, r3, #25
 800b47c:	f53f af12 	bmi.w	800b2a4 <_vfiprintf_r+0x4c>
 800b480:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b482:	e711      	b.n	800b2a8 <_vfiprintf_r+0x50>
 800b484:	ab03      	add	r3, sp, #12
 800b486:	9300      	str	r3, [sp, #0]
 800b488:	462a      	mov	r2, r5
 800b48a:	4b09      	ldr	r3, [pc, #36]	; (800b4b0 <_vfiprintf_r+0x258>)
 800b48c:	a904      	add	r1, sp, #16
 800b48e:	4630      	mov	r0, r6
 800b490:	f7fb fee8 	bl	8007264 <_printf_i>
 800b494:	e7e4      	b.n	800b460 <_vfiprintf_r+0x208>
 800b496:	bf00      	nop
 800b498:	0800b88c 	.word	0x0800b88c
 800b49c:	0800b8ac 	.word	0x0800b8ac
 800b4a0:	0800b86c 	.word	0x0800b86c
 800b4a4:	0800baa4 	.word	0x0800baa4
 800b4a8:	0800baae 	.word	0x0800baae
 800b4ac:	08006d1d 	.word	0x08006d1d
 800b4b0:	0800b235 	.word	0x0800b235
 800b4b4:	0800baaa 	.word	0x0800baaa

0800b4b8 <_read_r>:
 800b4b8:	b538      	push	{r3, r4, r5, lr}
 800b4ba:	4d07      	ldr	r5, [pc, #28]	; (800b4d8 <_read_r+0x20>)
 800b4bc:	4604      	mov	r4, r0
 800b4be:	4608      	mov	r0, r1
 800b4c0:	4611      	mov	r1, r2
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	602a      	str	r2, [r5, #0]
 800b4c6:	461a      	mov	r2, r3
 800b4c8:	f7f6 fb44 	bl	8001b54 <_read>
 800b4cc:	1c43      	adds	r3, r0, #1
 800b4ce:	d102      	bne.n	800b4d6 <_read_r+0x1e>
 800b4d0:	682b      	ldr	r3, [r5, #0]
 800b4d2:	b103      	cbz	r3, 800b4d6 <_read_r+0x1e>
 800b4d4:	6023      	str	r3, [r4, #0]
 800b4d6:	bd38      	pop	{r3, r4, r5, pc}
 800b4d8:	200045d0 	.word	0x200045d0

0800b4dc <abort>:
 800b4dc:	b508      	push	{r3, lr}
 800b4de:	2006      	movs	r0, #6
 800b4e0:	f000 f834 	bl	800b54c <raise>
 800b4e4:	2001      	movs	r0, #1
 800b4e6:	f7f6 fb2b 	bl	8001b40 <_exit>

0800b4ea <_malloc_usable_size_r>:
 800b4ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b4ee:	1f18      	subs	r0, r3, #4
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	bfbc      	itt	lt
 800b4f4:	580b      	ldrlt	r3, [r1, r0]
 800b4f6:	18c0      	addlt	r0, r0, r3
 800b4f8:	4770      	bx	lr

0800b4fa <_raise_r>:
 800b4fa:	291f      	cmp	r1, #31
 800b4fc:	b538      	push	{r3, r4, r5, lr}
 800b4fe:	4604      	mov	r4, r0
 800b500:	460d      	mov	r5, r1
 800b502:	d904      	bls.n	800b50e <_raise_r+0x14>
 800b504:	2316      	movs	r3, #22
 800b506:	6003      	str	r3, [r0, #0]
 800b508:	f04f 30ff 	mov.w	r0, #4294967295
 800b50c:	bd38      	pop	{r3, r4, r5, pc}
 800b50e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b510:	b112      	cbz	r2, 800b518 <_raise_r+0x1e>
 800b512:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b516:	b94b      	cbnz	r3, 800b52c <_raise_r+0x32>
 800b518:	4620      	mov	r0, r4
 800b51a:	f000 f831 	bl	800b580 <_getpid_r>
 800b51e:	462a      	mov	r2, r5
 800b520:	4601      	mov	r1, r0
 800b522:	4620      	mov	r0, r4
 800b524:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b528:	f000 b818 	b.w	800b55c <_kill_r>
 800b52c:	2b01      	cmp	r3, #1
 800b52e:	d00a      	beq.n	800b546 <_raise_r+0x4c>
 800b530:	1c59      	adds	r1, r3, #1
 800b532:	d103      	bne.n	800b53c <_raise_r+0x42>
 800b534:	2316      	movs	r3, #22
 800b536:	6003      	str	r3, [r0, #0]
 800b538:	2001      	movs	r0, #1
 800b53a:	e7e7      	b.n	800b50c <_raise_r+0x12>
 800b53c:	2400      	movs	r4, #0
 800b53e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b542:	4628      	mov	r0, r5
 800b544:	4798      	blx	r3
 800b546:	2000      	movs	r0, #0
 800b548:	e7e0      	b.n	800b50c <_raise_r+0x12>
	...

0800b54c <raise>:
 800b54c:	4b02      	ldr	r3, [pc, #8]	; (800b558 <raise+0xc>)
 800b54e:	4601      	mov	r1, r0
 800b550:	6818      	ldr	r0, [r3, #0]
 800b552:	f7ff bfd2 	b.w	800b4fa <_raise_r>
 800b556:	bf00      	nop
 800b558:	200000fc 	.word	0x200000fc

0800b55c <_kill_r>:
 800b55c:	b538      	push	{r3, r4, r5, lr}
 800b55e:	4d07      	ldr	r5, [pc, #28]	; (800b57c <_kill_r+0x20>)
 800b560:	2300      	movs	r3, #0
 800b562:	4604      	mov	r4, r0
 800b564:	4608      	mov	r0, r1
 800b566:	4611      	mov	r1, r2
 800b568:	602b      	str	r3, [r5, #0]
 800b56a:	f7f6 fad9 	bl	8001b20 <_kill>
 800b56e:	1c43      	adds	r3, r0, #1
 800b570:	d102      	bne.n	800b578 <_kill_r+0x1c>
 800b572:	682b      	ldr	r3, [r5, #0]
 800b574:	b103      	cbz	r3, 800b578 <_kill_r+0x1c>
 800b576:	6023      	str	r3, [r4, #0]
 800b578:	bd38      	pop	{r3, r4, r5, pc}
 800b57a:	bf00      	nop
 800b57c:	200045d0 	.word	0x200045d0

0800b580 <_getpid_r>:
 800b580:	f7f6 bac6 	b.w	8001b10 <_getpid>

0800b584 <_init>:
 800b584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b586:	bf00      	nop
 800b588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b58a:	bc08      	pop	{r3}
 800b58c:	469e      	mov	lr, r3
 800b58e:	4770      	bx	lr

0800b590 <_fini>:
 800b590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b592:	bf00      	nop
 800b594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b596:	bc08      	pop	{r3}
 800b598:	469e      	mov	lr, r3
 800b59a:	4770      	bx	lr
