Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_14 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_seeg_top_axi_behav xil_defaultlib.tb_seeg_top_axi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/seeg_top.v" Line 1. Module seeg_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/seeg_top.v" Line 1. Module seeg_top_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_14.axi_vip_v1_1_14_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.tb_seeg_top_axi_vip_0_0
Compiling module xil_defaultlib.seeg_top_default
Compiling module xil_defaultlib.tb_seeg_top_seeg_top_0_0
Compiling module xil_defaultlib.tb_seeg_top
Compiling module xil_defaultlib.tb_seeg_top_wrapper
Compiling module xil_defaultlib.tb_seeg_top_axi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_seeg_top_axi_behav
