$date
	Sun Apr 28 16:15:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module registerUnit_tb $end
$var wire 32 ! Ru2 [31:0] $end
$var wire 32 " Ru1 [31:0] $end
$var parameter 32 # CLK_PERIOD $end
$var reg 32 $ RuDataWrite [31:0] $end
$var reg 1 % Ruwy $end
$var reg 1 & clk $end
$var reg 5 ' rd [4:0] $end
$var reg 5 ( rs1 [4:0] $end
$var reg 5 ) rs2 [4:0] $end
$scope module uut $end
$var wire 32 * RuDataWrite [31:0] $end
$var wire 1 % Ruwy $end
$var wire 1 & clk $end
$var wire 5 + rd [4:0] $end
$var wire 5 , rs1 [4:0] $end
$var wire 5 - rs2 [4:0] $end
$var reg 32 . Ru1 [31:0] $end
$var reg 32 / Ru2 [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
b100000 0
b0 /
b0 .
b1 -
b0 ,
b0 +
b1 *
b1 )
b0 (
b0 '
0&
1%
b1 $
b0 "
b0 !
$end
#5
1&
#10
0&
0%
#15
1&
#20
0&
1%
b10 $
b10 *
#25
1&
#30
0&
0%
#35
1&
#40
0&
1%
b1 '
b1 +
b11 $
b11 *
#45
b11 !
b11 /
1&
#50
0&
0%
#55
1&
#60
0&
b0 '
b0 +
b0 $
b0 *
#65
1&
#70
0&
