 <!DOCTYPE html>
<html>
<head>
	<title>Enclave Research</title>
	<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0-alpha1/dist/css/bootstrap.min.css" integrity="sha384-GLhlTQ8iRABdZLl6O3oVMWSktQOp6b7In1Zl3/Jr59b6EGGoI1aFkw7cmDA6j6gD" crossorigin="anonymous">
	<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/bootstrap-icons@1.10.3/font/bootstrap-icons.css" integrity="sha384-b6lVK+yci+bfDmaY1u0zE8YYJt0TZxLEAFyYSLHId4xoVvsrQu3INevFKo+Xir8e" crossorigin="anonymous">

</head>

<body>
<div class="container">
<h1 class="display-3">Enclave Research</h1>

<p>
This repo gathers, categorizes, and compares knowledge on computation enclaves and trusted execution environments (TEEs). Note that different researchers and developers use the term "enclave" and "TEE" to mean similar things, I view this mostly as a difference of terminology for the purposes of this document.
</p>

<p>
This is a living document, contributions are highly welcome. Please help me if I have missed anything by <a href="https://github.com/RichardHabeeb/EnclaveResearch">making a pull request</a>.
</p>


<h2 class="display-6">What are Enclaves?</h2>

<p>
In the early 2000's much research began to be devoted to dealing with the problem of a large, potentially untrustworthy software and hardware stack. While we normally expect supervisor and hypervisor software to isolate processes or VMs from each other, enclaves further expand this security model to also include isolation from some combination of either an OS, hypervisor, or even aspects of the physical hardware. Typically, enclaves are also coupled with an attestation mechanism, which allows a remote party to ensure an enclave is running securely.
</p>

<p>
Historically, the open source software community rightfully was extremely wary of the technologies used to build enclaves. The technologies were primarily aimed to be applied as a way to prevent users from modifying their own computers and to enable DRM and has been criticized as antithetical to the philosophy of open source software. Today the technology has found a more useful place in the realms of privacy sensitive applications and safety-critical systems; the former is interesting because it inverts the model of DRM--instead of vendors not trusting end users with their devices, now it's the user's who do not trust the cloud vendor's servers.
</p>


<h2 class="display-6">Known Primitives for Building Enclaves</h2>

<div class="card" style="font-size:0.75rem;">
<table class="table table-responsive" >
<thead>
  <tr>
    <th scope="col" style="width:20%;">Technology</th>
    <th scope="col">HW Arch</th>
    <th scope="col">Resources, Examples</th>
    <th scope="col" style="width:20%;">Key Mechanisms</th>
    <th scope="col" style="width:10%;">Attestation Mechanism</th>
    <th scope="col" style="width:20%;">Trusted Computing Base (TCB)</th>
    <th scope="col">VM Enclave Support</th>
    <th scope="col">Legacy App Support</th>
    <th scope="col">Availability Support</th>
    <th scope="col">Physical Defenses</th>
  </tr>
</thead>
<tbody class="table-group-divider">
<!-- ##########################################################################
  DEDICATED PROCESSOR CORES
########################################################################### -->
  <tr>
    <td>Dedicated Processor Cores</td>
    <td>*</td>
    <td>
		<a href="https://arxiv.org/abs/1705.06932">Jailhouse</a>,
		<a href="https://ieeexplore.ieee.org/abstract/document/6531076">SecureCore</a>
	</td>
    <td>Use dedicated cores or a coprocessor to isolate VMs or OSes. Use either nested paging or bus security to protect physical memory.</td>
    <td>Implementation defined. Likely would require a trusted hypervisor and bootloader.</td>
    <td>
		<ul>
			<li>proprietary hardware stack</li>
			<li>hypervisor or firmware</li>
		</ul>
	</td>
    <td><i class="bi bi-check-lg"></i></td>
    <td><i class="bi bi-check-lg"></i></td>
    <td><i class="bi bi-check-lg"></i></td>
    <td><span class="badge text-bg-secondary">IMP</span></td>
  </tr>

<!-- ##########################################################################
  VIRTUALIZATION
########################################################################### -->
  <tr>
    <td>Virtualization + Trusted Boot</td>
    <td>*</td>
    <td>
		<a href="https://www.usenix.org/conference/usenixsecurity21/presentation/li-shih-wei">seKVM</a>,
		<a href="https://source.android.com/docs/core/virtualization/architecture">pKVM</a>,
		<a href="https://www.usenix.org/conference/osdi22/presentation/vant-hof">BlackBox</a>
	</td>
    <td>
		Using a hardware root-of-trust, a trusted "lowvisor" is loaded and authenticated. This lowvisor provides isolation of VMs or applications from an untrusted host OS through nested paging.
	</td>
    <td>
		After trusted boot, lowvisor should generate attestation reports, though current implementations don't have this feature.
	</td>
    <td>
		<ul>
			<li>hardware stack</li>
			<li>bootloader ROM</li>
			<li>(typically) early Linux boot stages</li>
			<li>Lowvisor</li>
		</ul>
	</td>
    <td><i class="bi bi-check-lg"></i></td>
    <td><i class="bi bi-check-lg"></i></td>
    <td><i class="bi bi-question-lg"></i></td>
    <td><i class="bi bi-question-lg"></i></td>
  </tr>

<!-- ##########################################################################
  INTEL SGX
########################################################################### -->
  <tr>
    <td><a href="https://www.intel.com/content/www/us/en/developer/tools/software-guard-extensions/overview.html">Intel Software Guard Extensions (SGX)</a></td>
    <td>x86</td>
    <td><a href="https://eprint.iacr.org/2016/086">Intel SGX Explained</a></td>

    <td>
		All-in-one hardware extension for enclave segments of processes. Added instructions to the ISA (EENTER, ECREATE, <em>etc.</em>). Enclave page cache (EPC) is encrypted before being written to DRAM.
	</td>
    <td>
		Hardware generates reports. Remote attestation uses Intel-provided provisioning and quoting enclaves.
	</td>
    <td>
		<ul>
			<li>proprietary hardware stack, new microcode</li>
			<li>closed source Intel-provided enclaves</li>
			<li>Intel SGX SDK Libraries</li>
		</ul>
	</td>
    <td><i class="bi bi-x-lg"></i></td>
    <td><i class="bi bi-x-lg"></i></td>
    <td><i class="bi bi-x-lg"></i></td>
    <td><span class="badge text-bg-primary">ME</span></td>
  </tr>

<!-- ##########################################################################
  INTEL TDX
########################################################################### -->
  <tr>
    <td><a href="https://www.intel.com/content/www/us/en/developer/articles/technical/intel-trust-domain-extensions.html">Intel Trust Domain Extensions (TDX)</a></td>
    <td>x86</td>
    <td></td>
    <td>
		All-in-one hardware extension for VM enclaves protected against an untrusted hypervisor and environment. Added instructions to the ISA (SEAMCALL, <em>etc.</em>). Total memory encryption (TKTME) is used with different keys for VM Enclaves.
	</td>
    <td>
		Hardware generates reports. Remote attestation uses Intel-provided provisioning and quoting enclaves.
	</td>
    <td>
		<ul>
			<li>proprietary hardware stack, new microcode</li>
			<li>closed source Intel-provided enclaves</li>
		</ul>
	</td>
    <td><i class="bi bi-check-lg"></i></td>
    <td><i class="bi bi-check-lg"></i></td>
    <td><i class="bi bi-x-lg"></i></td>
    <td><span class="badge text-bg-primary">ME</span></td>
  </tr>

<!-- ##########################################################################
  AMD SEV
########################################################################### -->
  <tr>
    <td><a href="https://developer.amd.com/sev/">AMD Secure Encrypted Virtualization (SEV), SEV Encrypted State (SEV-ES), SEV Secure Nested Paging (SEV-SNP)</a></td>
    <td>x86</td>
    <td>
		<a href="https://dl.acm.org/doi/abs/10.1145/945445.945464">Terra</a>,
		<a href="https://dl.acm.org/doi/abs/10.1145/1352592.1352625">Flicker</a>,
		<a href="https://ieeexplore.ieee.org/abstract/document/5504713">TrustVisor</a>
	</td>
    <td>
		All-in-one hardware extension for VM enclaves protected against an untrusted hypervisor and environment. Adds a security coprocessor and additional ISA instructions for managing VM memory. MMU is extended with memory encryption engine which uses per-VM keys. Register states are encrypted on context switches. Integrity is enforced through a reverse map table.
	</td>
    <td>
		Coprocessor generates signed report. Root of trust system used with AMD root CA at the beginning of the chain.
	</td>
    <td>
		<ul>
			<li>proprietary hardware stack, new microcode</li>
			<li>closed source coprocessor firmware</li>
		</ul>
	</td>
    <td><i class="bi bi-check-lg"></i></td>
    <td><i class="bi bi-check-lg"></i></td>
    <td><i class="bi bi-x-lg"></i></td>
    <td><span class="badge text-bg-primary">ME</span></td>
  </tr>

<!-- ##########################################################################
  ARM TRUSTZONE
########################################################################### -->
  <tr>
    <td><a href="https://www.arm.com/technologies/trustzone-for-cortex-a">ARM TrustZone</a> + Bus Security</td>
    <td>ARMv7, ARMv8</td>
    <td>
		<a href="https://dl.acm.org/doi/abs/10.1145/3291047">Pinto Survey</a>,
		<a href="https://developer.arm.com/documentation/PRD29-GENC-009492/c">ARM Whitepaper</a>
	</td>
    <td>
		Hardware extension dividing processor into two security worlds. Additional EL3 privilege level added, and SMC instruction to call into EL3 mode. Programmable EL3 firmware (a.k.a. the Secure Monitor) and Secure world OS used to create enclaves/TEEs. Vendors must implement bus security, <em>e.g.</em> a TrustZone Address Space Controller (TZASC). Secure world may use interrupts to preempt normal world, and many system use a real-time OS as the secure-world OS.
	</td>
    <td>
		Some research efforts have implemented remote attestation.
	</td>
    <td>
		<ul>
			<li>proprietary hardware stack</li>
			<li>firmware, <em>e.g.</em> ARM Trusted Firmware</li>
			<li>Secure world OS/hypervisor</li>
		</ul>
	</td>
    <td><i class="bi bi-check-lg"></i></td>
    <td><i class="bi bi-check-lg"></i></td>
    <td><i class="bi bi-check-lg"></i></td>
    <td><span class="badge text-bg-secondary">IMP</span></td>
  </tr>

<!-- ##########################################################################
  ARM CCA
########################################################################### -->
  <tr>
    <td><a href="https://www.arm.com/architecture/security-features/arm-confidential-compute-architecture">ARM Confidential Compute Architecture (CCA)</a></td>
    <td>ARMv9</td>
    <td>
		<a href="https://www.usenix.org/conference/osdi22/presentation/li">Li <em>et al.</em></a>
	</td>
    <td>
		Hardware extension building on ARM TrustZone. Processor is further divided to add a Realm world. Programmable EL3 Secure Monitor context switches between the Normal world, Secure world, and Realm world. Realm world has a programmable (and verified) EL2 Realm Management Monitor (RMM) hypervisor to switch between realms. MMU is extended to support a Granule Partition Table (GPT) to protect physical memory.
	</td>
    <td>
		No CCA specific mechanisms available yet. Likely implementations will attest Realm VM enclaves using a chain of trust from the Secure Monitor to RMM.
	</td>
    <td>
		<ul>
			<li>proprietary hardware stack</li>
			<li>EL3 firmware (Formally Verified)</li>
			<li>RMM (Formally Verified)</li>
		</ul>
	</td>
    <td><i class="bi bi-check-lg"></i></td>
    <td><i class="bi bi-check-lg"></i></td>
    <td><i class="bi bi-question-lg"></i></td>
    <td><span class="badge text-bg-secondary">IMP</span></td>
  </tr>

<!-- ##########################################################################
  CHERI
########################################################################### -->
  <tr>
    <td><a href="https://www.cl.cam.ac.uk/research/security/ctsrd/cheri/">Capability Hardware Enhanced<br>RISC Instructions (CHERI)</a></td>
    <td>*</td>
    <td>
		<a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-941.pdf">Introduction to CHERI</a>,
		<a href="https://github.com/project-oak/oak-enclave">Project Oak Enclave</a>
	</td>
    <td>
		Generic ISA extension to add architectural capabilities. Memory accesses must be authorized using a capability held in a capability register file. Capabilities define the bounds a pointer may access and the permissions it may access. Valid pointers can only be derived from other pointers. A number of kernels and hypervisors have been derived from this technology.
	</td>
    <td>
		No known mechanisms.
	</td>
    <td>
		<ul>
			<li>any proprietary hardware, some formal verification has been done on the CHERI spec.</li>
			<li>compiler correctness for generating tight pointer bounds (least privilege)</li>
			<li>correctness (outside of memory safety) of the hypervisor or OS</li>
		</ul>
	</td>
    <td><i class="bi bi-question-lg"></i></td>
    <td><i class="bi bi-question-lg"></i></td>
    <td><i class="bi bi-question-lg"></i></td>
    <td><i class="bi bi-question-lg"></i></td>
  </tr>

<!-- ##########################################################################
  RISC-V MACHINE/PMP
########################################################################### -->
  <tr>
    <td>RISC-V Machine Mode (M-Mode)</td>
    <td>RISC-V</td>
    <td>
		<a href="https://courses.cs.washington.edu/courses/cse481a/20sp/readings/riscv-priv.pdf">RISC-V ISA Manual</a>,
		<a href="https://dl.acm.org/doi/abs/10.1145/3342195.3387532">Keystone</a>
	</td>
    <td>
		RISC-V's physical memory protection (PMP) feature can create regions of isolated enclave memory. M-Mode can context switch between enclaves.
	</td>
    <td>
		Some research efforts have implemented remote attestation.
	</td>
    <td>
		<ul>
			<li>hardware stack, potentially formally verified</li>
			<li>M-Mode software</li>
		</ul>
	</td>
    <td><i class="bi bi-check-lg"></i></td>
    <td><i class="bi bi-question-lg"></i></td>
    <td><i class="bi bi-question-lg"></i></td>
    <td><span class="badge text-bg-secondary">IMP</span></td>
  </tr>

<!-- ##########################################################################
  SOFTWARE ISOLATION
########################################################################### -->
  <tr>
    <td>Pure Software Isolation</td>
    <td>*</td>
    <td>
		<a href="https://dl.acm.org/doi/abs/10.1145/2654822.2541986">Virtual Ghost</a>,
		<a href="https://www.usenix.org/conference/osdi20/presentation/narayanan-vikram">RedLeaf</a>
	</td>
    <td>
		Language-based isolation and software-fault isolation techniques, including control-flow integrity (CFI), type safety, proof-carrying code (PCC), typed assembly (TAL), or formal verification may be useful for creating enclaves and some of these techniques have been explored in the past.
	</td>
	<td>
		No known mechanisms.
	</td>
    <td>
		Project specific, but often the compiler is part of the TCB.
	</td>
    <td><i class="bi bi-question-lg"></i></td>
    <td><i class="bi bi-check-lg"></i></td>
    <td><i class="bi bi-question-lg"></i></td>
    <td><i class="bi bi-x-lg"></i></td>
  </tr>

<!-- ##########################################################################
  FULLY HOMOMORPHIC ENCRYPTION
########################################################################### -->
  <tr>
    <td>Fully Homomorphic Encryption &amp; Verifiable Computation</td>
    <td>*</td>
    <td>
		<a href="https://eprint.iacr.org/2009/547.pdf">Non-Interactive Verifiable Computing</a>,
		<a href="https://dl.acm.org/doi/abs/10.1145/2856449">Pinocchio</a>
	</td>
    <td>
	Fully Homomorphic encryption schemes allow computation on encrypted data while the agent performing the computation has no knowledge of the instructions or data being performed. Naturally this provides a similar protection as hardware-based enclave schemes.
	</td>
    <td>
		Attestation is not needed, rather, a probabilistically checkable proof (PCP) is generated which can check that the computation was correctly performed.
	</td>
    <td>
		Likely a circuit-garbling compiler will be trusted.
	</td>
    <td><i class="bi bi-question-lg"></i></td>
    <td><i class="bi bi-question-lg"></i></td>
    <td><i class="bi bi-x-lg"></i></td>
    <td><span class="badge text-bg-primary">ME</span></td>
  </tr>

<!-- ##########################################################################
  CUSTOM PROCESSOR DESIGN
########################################################################### -->
	<tr>
		<td>Custom Processor Design/FPGA</td>
		<td>*</td>
		<td>
			<a href="http://csg.csail.mit.edu/pubs/memos/Memo-474/Memo-474.pdf">AEGIS</a>,
			<a href="https://ieeexplore.ieee.org/document/5416657">Bastion</a>,
			<a href="https://www.usenix.org/conference/usenixsecurity16/technical-sessions/presentation/costan">Sanctum</a>
		</td>
		<td>
			Outside of industry-provided hardware primitives, some academic proposals have demonstrated major and minor changes to hardware architectures to support enclave-like security.
		</td>
		<td>
			Implementation specific
		</td>
		<td>
			Implementation specific
		</td>
		<td><i class="bi bi-check-lg"></i></td>
		<td><i class="bi bi-question-lg"></i></td>
		<td><i class="bi bi-x-lg"></i></td>
		<td><span class="badge text-bg-primary">ME</span></td>
	</tr>
</tbody>
</table>
<div class="card-body">
	<p class="card-text">
		<table class="table table-borderless table-responsive">
			<thead>
				<tr>
					<th>Key</th>
					<th></th>
			    </tr>
			</thead>
			<tbody>
				<tr>
					<td><span class="badge text-bg-primary">ME</span></td>
					<td>Memory encryption. Bus snooping may reveal access patterns unless ORAM is used.</td>
				</tr>
				<tr>
					<td><span class="badge text-bg-secondary">IMP</span></td>
					<td>Implementation defined feature.</td>
				</tr>
				<tr>
					<td><i class="bi bi-question-lg"></i></td>
					<td>Support is unclear or unresearched.</td>
				</tr>
			</tbody>
		</table>
	</p>
</div>
</div>

<p>
</p>




<h2 class="display-6">Enclave Technical Works</h2>

<p>
	This table documents major technical contributions for enclave research in semi-chronological order. Incremental works by similar authors are grouped together as much as possible. C.I.A. in this table represent Confidentiality, Availability, and Integrity security properties respectively. RA indicates that remote attestation support is available, and P indicates that physical attacks like cold boot attacks and bus sniffing is protected against. MA stands for microarchitectural side channel attacks, like Spectre and Meltdown.
</p>

<div class="card" style="font-size:0.75rem;">
<table class="table table-responsive" >
<thead>
	<tr>
		<th scope="col">Year(s)</th>
		<th scope="col">Work</th>
		<th scope="col">Venue(s)</th>
		<th scope="col">Domain</th>
		<th scope="col">Target Enclave</th>
		<th scope="col">Key Technical Idea(s)</th>
		<th scope="col">C</th>
		<th scope="col">I</th>
		<th scope="col">A</th>
		<th scope="col">RA</th>
		<th scope="col">P</th>
		<th scope="col">MA</th>
		<th scope="col">IO Support</th>
		<th scope="col">Legacy</th>
	</tr>
</thead>
<tbody class="table-group-divider">
	<tr>
		<td class="col_year">   2003</td>
		<td class="col_work">   <a href="http://csg.csail.mit.edu/pubs/memos/Memo-474/Memo-474.pdf">AEGIS</a></td>
		<td class="col_venue">  ICS</td>
		<td class="col_domain"> <span class="badge text-bg-primary">HW</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Process</span></td>
		<td class="col_ideas">  Processor is extended to provide either memory integrity or memory encryption and integrity for enclave processes. Integrity is achieved through Merkle hash trees.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_P">      <i class="bi bi-check-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-question-lg"></i></td>
		<td class="col_legacy"> <i class="bi bi-question-lg"></i></td>
	</tr>

	<tr>
		<td class="col_year">   2003</td>
		<td class="col_work">   <a href="https://dl.acm.org/doi/abs/10.1145/945445.945464">Terra</a></td>
		<td class="col_venue">  SOSP</td>
		<td class="col_domain"> <span class="badge text-bg-success">Virt</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">VM</span></td>
		<td class="col_ideas">  Uses a small trusted VMM to launch enclave VMs after a trusted boot.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-check-lg"></i></td>
		<td class="col_P">      <i class="bi bi-question-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-question-lg"></i></td>
		<td class="col_legacy"> <i class="bi bi-check-lg"></i></td>
	</tr>

	<tr>
		<td class="col_year">   2008</td>
		<td class="col_work">   <a href="https://dl.acm.org/doi/10.1145/1346281.1346284">Overshadow</a></td>
		<td class="col_venue">  ASPLOS</td>
		<td class="col_domain"> <span class="badge text-bg-success">Virt</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Process</span></td>
		<td class="col_ideas">  Implements new concept of cloaking and multi-shadowing where each page of an enclave has an encrypted and unencrypted copy. The encrypted view is given to the untrusted kernel, and the unencrypted view is given to the user. Writes from kernel to encrypted page trigger decryption, and writes from enclave to plaintext trigger encryption.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-question-lg"></i></td>
		<td class="col_P">      <i class="bi bi-x-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-question-lg"></i></td>
		<td class="col_legacy"> <i class="bi bi-check-lg"></i></td>
	</tr>

	<tr>
		<td class="col_year">   2009</td>
		<td class="col_work">   <a href="https://dl.acm.org/doi/10.1145/1456455.1456460">Mobile Trusted Modules</a></td>
		<td class="col_venue">  CCSW/STC</td>
		<td class="col_domain"> <span class="badge text-bg-secondary">TrustZone</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Process</span></td>
		<td class="col_ideas">  Presents essential techniques for using the TrustZone to run a secure and non-secure Linux instance, interrupt sharing, secure boot. Concept of a TrustZone-Assisted hypervisor is presented where the secure world and Monitor/EL3 mode is used as a hypervisor for the normal world.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-check-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-check-lg"></i></td>
		<td class="col_P">      <i class="bi bi-question-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-question-lg"></i></td>
		<td class="col_legacy"> <i class="bi bi-check-lg"></i></td>
	</tr>

	<tr>
		<td class="col_year">   2009</td>
		<td class="col_work">   <a href="https://dl.acm.org/doi/10.1145/1357010.1352625">Flicker</a></td>
		<td class="col_venue">  EuroSys</td>
		<td class="col_domain"> <span class="badge text-bg-success">Virt</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Segment</span></td>
		<td class="col_ideas">  Uses AMD SEV or Intel TXT to execute a piece of app logic instead of a VM. On SKINIT/SENTER instruction, a loader saves the state of the OS, sets up a small execution environment for the application and jumps to ring 3. A TPM platform control register is updated up on completion to contain the attestation quote.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-check-lg"></i></td>
		<td class="col_P">      <i class="bi bi-check-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-x-lg"></i></td>
		<td class="col_legacy"> <i class="bi bi-x-lg"></i></td>
	</tr>

	<tr>
		<td class="col_year">   2010</td>
		<td class="col_work">   <a href="https://ieeexplore.ieee.org/document/5416657">Bastion</a></td>
		<td class="col_venue">  HPCA</td>
		<td class="col_domain"> <span class="badge text-bg-primary">HW</span>&nbsp;<span class="badge text-bg-success">Virt</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Segment</span></td>
		<td class="col_ideas">  Hardware extensions supporting memory encryption and cache/register changes to track enclave memory. A new hypervisor is used to provide hypercalls which launch a small enclave segment/module process. Seems similar to AMD SEV + Flicker.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-check-lg"></i></td>
		<td class="col_P">      <i class="bi bi-check-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-x-lg"></i></td>
		<td class="col_legacy"> <i class="bi bi-x-lg"></i></td>
	</tr>

	<tr>
		<td class="col_year">   2010</td>
		<td class="col_work">   <a href="https://ieeexplore.ieee.org/abstract/document/5504713">TrustVisor</a></td>
		<td class="col_venue">  IEEE S&amp;P</td>
		<td class="col_domain"> <span class="badge text-bg-success">Virt</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Segment</span></td>
		<td class="col_ideas">  Improves on Flicker by providing TMP services in software and only using hardware TPM functions when necessary. Removing the need to interact with a hardware TPM for basic enclave operations leads to a great performance improvement.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-check-lg"></i></td>
		<td class="col_P">      <i class="bi bi-check-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-x-lg"></i></td>
		<td class="col_legacy"> <i class="bi bi-x-lg"></i></td>
	</tr>

	<tr>
		<td class="col_year">   2010-2013</td>
		<td class="col_work">   <a href="https://www.toppers.jp/en/safeg.html">SafeG</a></td>
		<td class="col_venue">  OSPERT, SWEST13, TRUST</td>
		<td class="col_domain"> <span class="badge text-bg-secondary">TrustZone</span>&nbsp;<span class="badge text-bg-success">Virt</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Process</span></td>
		<td class="col_ideas">  Uses the ARM TrustZone to run a real-time OS. Interrupts are divided so the Secure world can preempt and schedule the normal world. Physical memory and devices are divided and isolated using TZASC. Real-time scheduler is aware of normal world scheduler and visa versa, they can collaborate to integrate scheduling.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-check-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_P">      <i class="bi bi-question-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <span class="badge text-bg-warning">Divided</span></td>
		<td class="col_legacy"> <span class="badge text-bg-warning">RT</span></td>
	</tr>


	<tr>
		<td class="col_year">   2013</td>
		<td class="col_work">   <a href="https://ieeexplore.ieee.org/abstract/document/6531076">SecureCore</a></td>
		<td class="col_venue">  RTAS</td>
		<td class="col_domain"> <span class="badge text-bg-success">Virt</span>&nbsp;<span class="badge text-bg-info">Multicore</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Process</span></td>
		<td class="col_ideas">  Runs a safety critical application on a dedicated core with it's own OS to provide availability for safety-critical processes. Uses nested paging and a custom hypervisor to provide memory and device isolation and communication.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-check-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_P">      <i class="bi bi-question-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <span class="badge text-bg-warning">Divided</span></td>
		<td class="col_legacy"> <i class="bi bi-check-lg"></i></td>
	</tr>

	<tr>
		<td class="col_year">   2013</td>
		<td class="col_work">   <a href="https://ieeexplore.ieee.org/abstract/document/6799789">SASP</a></td>
		<td class="col_venue">  ICCVE</td>
		<td class="col_domain"> <span class="badge text-bg-secondary">TrustZone</span>&nbsp;<span class="badge text-bg-success">Virt</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Process</span></td>
		<td class="col_ideas">  Designs support for shared devices using paravirtualization concepts applied to a TrustZone-assisted hypervisor.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-check-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_P">      <i class="bi bi-question-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <span class="badge text-bg-warning">Para</span></td>
		<td class="col_legacy"> <span class="badge text-bg-warning">RT</span></td>
	</tr>

	<tr>
		<td class="col_year">   2013</td>
		<td class="col_work">   <a href="https://dl.acm.org/doi/abs/10.1145/2451116.2451146">InkTag</a></td>
		<td class="col_venue">  ASPLOS</td>
		<td class="col_domain"> <span class="badge text-bg-success">Virt</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Process</span></td>
		<td class="col_ideas">  Supports semi-unmodified Linux applications as enclaves with a subset of system call functionality. The InkTag hypervisor owns the real page tables for an enclave, and checks the OS's changes to its copies. The OS is allowed to change the page tables if it can produce a token which the enclave provided to it. This aims to capture the intent of the enclave to give access control to the page tables and prevent Iago attacks.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_P">      <i class="bi bi-question-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-x-lg"></i></td>
		<td class="col_legacy"> <span class="badge text-bg-info">Semi</span></td>
	</tr>

	<tr>
		<td class="col_year">   2014</td>
		<td class="col_work">   <a href="https://dl.acm.org/doi/abs/10.1145/2654822.2541986">Virtual Ghost</a></td>
		<td class="col_venue">  ASPLOS</td>
		<td class="col_domain"> <span class="badge" style="background-color: var(--bs-purple);">Software</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Process</span></td>
		<td class="col_ideas">  The entire FreeBSD kernel is recompiled with a modified LLVM compiler which prevents binary code injection and ROP attacks by enforcing control-flow integrity (following up on previous work on "Secure Virtual Architectures"). This software isolation instrumentation is then used to implement ghost memory, which the OS cannot read or write, this is used to implement enclaves. The OS effectively needs to be ported to a new architecture to support the new compiler's handling of low-level state manipulation.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-question-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_P">      <i class="bi bi-x-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-x-lg"></i></td>
		<td class="col_legacy"> <i class="bi bi-check-lg"></i></td>
	</tr>

	<tr>
		<td class="col_year">   2014</td>
		<td class="col_work">   <a href="https://dl.acm.org/doi/abs/10.1145/2541940.2541949">Trusted Language Runtime (TLR)</a></td>
		<td class="col_venue">  ASPLOS</td>
		<td class="col_domain"> <span class="badge text-bg-secondary">TrustZone</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Segment</span></td>
		<td class="col_ideas">  Architecture for running managed .NET code in TrustZone. Secure world implements interpreter, type-system enforcer, and garbage collector. Uses proxy paradigm to perform RPC calls across worlds.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_P">      <i class="bi bi-question-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-x-lg"></i></td>
		<td class="col_legacy"> <span class="badge text-bg-info">Partial</span></td>
	</tr>

	<tr>
		<td class="col_year">   2015</td>
`		<td class="col_work">   <a href="https://dl.acm.org/doi/pdf/10.1145/2799647">Haven</a></td>
		<td class="col_venue">  OSDI</td>
		<td class="col_domain"> <span class="badge" style="background-color: var(--bs-pink);">SGX</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Process</span></td>
		<td class="col_ideas">  Uses a library OS to run unmodified Linux binaries on SGX.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-check-lg"></i></td>
		<td class="col_P">      <span class="badge text-bg-primary">ME</span></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-x-lg"></i></td>
		<td class="col_legacy"> <span class="badge text-bg-warning">Recompile</span></td>
	</tr>

	<tr>
		<td class="col_year">   2016</td>
		<td class="col_work">   <a href="https://www.usenix.org/conference/osdi16/technical-sessions/presentation/arnautov">SCONE</a></td>
		<td class="col_venue">  OSDI</td>
		<td class="col_domain"> <span class="badge" style="background-color: var(--bs-pink);">SGX</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Container</span></td>
		<td class="col_ideas">  Run unmodified Linux applications in a container in SGX. A way of performing system calls asynchronously is presented.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-check-lg"></i></td>
		<td class="col_P">      <span class="badge text-bg-primary">ME</span></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-x-lg"></i></td>
		<td class="col_legacy"> <span class="badge text-bg-warning">Recompile</span></td>
	</tr>

	<tr>
		<td class="col_year">   2016</td>
		<td class="col_work">   <a href="https://www.usenix.org/conference/usenixsecurity16/technical-sessions/presentation/costan">Sanctum</a></td>
		<td class="col_venue">  Usenix Security</td>
		<td class="col_domain"> <span class="badge text-bg-primary">HW</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Segment</span></td>
		<td class="col_ideas">  An architecture for running enclaves with minimally invasive hardware changes. Provides a transparent implementation on RISC-V. Addresses previous cache side channel attacks in SGX by using a page coloring scheme to partition the cache.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-check-lg"></i></td>
		<td class="col_P">      <span class="badge text-bg-primary">ME</span></td>
		<td class="col_MA">     <span class="badge text-bg-success">PC</span></td>
		<td class="col_IO">     <i class="bi bi-x-lg"></i></td>
		<td class="col_legacy"> <i class="bi bi-x-lg"></i></td>
	</tr>

	<tr>
		<td class="col_year">   2016</td>
		<td class="col_work">   <a href="https://ieeexplore.ieee.org/document/7546496">CaSE</a></td>
		<td class="col_venue">  IEEE S&amp;P</td>
		<td class="col_domain"> <span class="badge text-bg-secondary">TrustZone</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Process</span></td>
		<td class="col_ideas">  Supports running TrustZone applications purely in the cache and encrypting their data before being written to memory. NS flag is used to divide the cache and provide isolation on chip. Cache lines are loaded then locked into place, code cache lines must be clear to PoU (usually the LLC).</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_P">      <span class="badge text-bg-primary">ME</span></td>
		<td class="col_MA">     <i class="bi bi-question-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-x-lg"></i></td>
		<td class="col_legacy"> <i class="bi bi-x-lg"></i></td>
	</tr>

	<tr>
		<td class="col_year">   2016</td>
		<td class="col_work">   <a href="https://www.usenix.org/conference/atc16/technical-sessions/presentation/cho">OSP Hypervisor</a></td>
		<td class="col_venue">  Usenix ATC</td>
		<td class="col_domain"> <span class="badge text-bg-secondary">TrustZone</span><span class="badge text-bg-success">Virt</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Process</span></td>
		<td class="col_ideas">  Limits privilege escalation potential for enclaves by running them in the Normal world. While the Normal world is executing, TZASC protects enclave memory and single-level paging is used. While enclave is executing nested paging protects Normal and Secure world OSes. </td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_P">      <i class="bi bi-x-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-x-lg"></i></td>
		<td class="col_legacy"> <i class="bi bi-x-lg"></i></td>
	</tr>

	<tr>
		<td class="col_year">   2017</td>
		<td class="col_work">   <a href="https://drops.dagstuhl.de/opus/volltexte/2017/7153/">LTZVisor</a>, <a href="https://ieeexplore.ieee.org/abstract/document/8216603">LTZVisor-AMP</a></td>
		<td class="col_venue">  ECRTS, IECON</td>
		<td class="col_domain"> <span class="badge text-bg-secondary">TrustZone</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">VM</span></td>
		<td class="col_ideas">  Similar TZ-Assisted Hypervisor architecture to SafeG. Improves by implementing VirtIO like interface and supporting a multicore ARMv8 platform.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-check-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_P">      <i class="bi bi-question-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <span class="badge text-bg-warning">Divided</span></td>
		<td class="col_legacy"> <span class="badge text-bg-warning">RT</span></td>
	</tr>

	<tr>
		<td class="col_year">   2017</td>
		<td class="col_work">   <a href="https://www.mdpi.com/2079-9292/6/4/93">μRTZVisor</a></td>
		<td class="col_venue">  Electronics</td>
		<td class="col_domain"> <span class="badge text-bg-secondary">TrustZone</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">VM</span></td>
		<td class="col_ideas">  A design for a TZ-Assisted Hypervisor which is able to run multiple guest OSes. The TZASC is leveraged to isolate the currently running OS in the Normal World from the other OSes which are partitioned into the Secure World. Upon VM switch, the TZASC is configured to partition the memory so a different OS is in the Normal world. The cache and TLB must be completely flushed on switch. Secure devices are managed by EL3.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-check-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_P">      <i class="bi bi-question-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <span class="badge text-bg-warning">Divided</span></td>
		<td class="col_legacy"> <i class="bi bi-check-lg"></i></td>
	</tr>


	<tr>
		<td class="col_year">   2017</td>
		<td class="col_work">   <a href="">Graphene-SGX</a></td>
		<td class="col_venue">  Usenix ATC</td>
		<td class="col_domain"> <span class="badge" style="background-color: var(--bs-pink);">SGX</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Process Group</span></td>
		<td class="col_ideas">  Implements a library OS for Unmodified SGX applications. Achieves better performance than many other SGX designs showing feasibility of Library OS implementations.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-check-lg"></i></td>
		<td class="col_P">      <span class="badge text-bg-primary">ME</span></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-x-lg"></i></td>
		<td class="col_legacy"> <span class="badge text-bg-info">Partial</span></td>
	</tr>


	<tr>
		<td class="col_year">   2017</td>
		<td class="col_work">   <a href="https://dl.acm.org/doi/abs/10.1145/3081333.3081349">TrustShadow</a></td>
		<td class="col_venue">  MobiSys</td>
		<td class="col_domain"> <span class="badge text-bg-secondary">TrustZone</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Process</span></td>
		<td class="col_ideas">  Runs unmodified Linux applications in the secure world. System calls are forwarded by replaying the call in the vector table. Arguments are copied to the Normal world. Page tables are mostly managed by the secure world, table updates are communicated from Normal to Secure.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_P">      <i class="bi bi-question-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-x-lg"></i></td>
		<td class="col_legacy"> <i class="bi bi-check-lg"></i></td>
	</tr>

	<tr>
		<td class="col_year">   2017</td>
		<td class="col_work">   <a href="https://dl.acm.org/doi/abs/10.1145/3132747.3132782">Komodo</a></td>
		<td class="col_venue">  SOSP</td>
		<td class="col_domain"> <span class="badge text-bg-secondary">TrustZone</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Segment</span></td>
		<td class="col_ideas">  Implements a formally verified (using Dafny) SGX-like enclave interface using the ARM TrustZone.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-check-lg"></i></td>
		<td class="col_P">      <i class="bi bi-question-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-x-lg"></i></td>
		<td class="col_legacy"> <i class="bi bi-x-lg"></i></td>
	</tr>


	<tr>
		<td class="col_year">   2018</td>
		<td class="col_work">   <a href="">RT-Trust</a></td>
		<td class="col_venue">  GPCE</td>
		<td class="col_domain"> <span class="badge text-bg-secondary">TrustZone</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Segment</span></td>
		<td class="col_ideas">  Presents an automated way of splitting an real-time application into an enclave and non-enclave segments for TrustZone execution.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_P">      <i class="bi bi-question-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-x-lg"></i></td>
		<td class="col_legacy"> <span class="badge text-bg-info">Refactored</span></td>
	</tr>

	<tr>
		<td class="col_year">   2019</td>
		<td class="col_work">   <a href="https://dl.acm.org/doi/10.1145/3319535.3363205">SecTEE</a></td>
		<td class="col_venue">  CCS</td>
		<td class="col_domain"> <span class="badge text-bg-secondary">TrustZone</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">Segment</span></td>
		<td class="col_ideas">  Implements an TrustZone enclave architecture which is resistant to side channel attacks and has a remote attestation scheme. Decrypts pages before they go off the SoC to protect against some physical attacks. </td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-check-lg"></i></td>
		<td class="col_P">      <span class="badge text-bg-primary">ME</span></td>
		<td class="col_MA">     <span class="badge text-bg-success">PC</span></td>
		<td class="col_IO">     <i class="bi bi-x-lg"></i></td>
		<td class="col_legacy"> <i class="bi bi-x-lg"></i></td>
	</tr>


	<tr>
		<td class="col_year">   2019</td>
		<td class="col_work">   <a href="https://www.usenix.org/conference/usenixsecurity19/presentation/li-shih-wei">HypSec</a></td>
		<td class="col_venue">  Usenix Security</td>
		<td class="col_domain"> <span class="badge text-bg-primary">Virt</span></td>
		<td class="col_target"> <span class="badge text-bg-dark">VM</span></td>
		<td class="col_ideas">  Split the KVM hypervisor into two parts: a lowvisor and highvisor. Highvisor is deprivileged and run like a VM with nested paging. Lowvisor provides an API for interacting with creating and guests. Highvisor performs device emulation but doesn't have access to guess memory.</td>
		<td class="col_C">      <i class="bi bi-check-lg"></i></td>
		<td class="col_I">      <i class="bi bi-check-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_P">      <i class="bi bi-x-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-check-lg"></i></td>
		<td class="col_legacy"> <i class="bi bi-check-lg"></i></td>
	</tr>


<!--
	<tr>
		<td class="col_year">   </td>
		<td class="col_work">   <a href=""></a></td>
		<td class="col_venue">  </td>
		<td class="col_domain"> </td>
		<td class="col_target"> <span class="badge text-bg-dark"></span></td>
		<td class="col_ideas">  </td>
		<td class="col_C">      <i class="bi bi-x-lg"></i></td>
		<td class="col_I">      <i class="bi bi-x-lg"></i></td>
		<td class="col_A">      <i class="bi bi-x-lg"></i></td>
		<td class="col_RA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_P">      <i class="bi bi-x-lg"></i></td>
		<td class="col_MA">     <i class="bi bi-x-lg"></i></td>
		<td class="col_IO">     <i class="bi bi-x-lg"></i></td>
		<td class="col_legacy"> <i class="bi bi-x-lg"></i></td>
	</tr>
!-->


</tbody>
</table>
This table is a work in progress. Recent entries to be added soon.
</div>


</div>



<script src="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0-alpha1/dist/js/bootstrap.bundle.min.js" integrity="sha384-w76AqPfDkMBDXo30jS1Sgez6pr3x5MlQ1ZAGC+nuZB+EYdgRZgiwxhTBTkF7CXvN" crossorigin="anonymous"></script>
</body>

</html>
