

================================================================
== Vitis HLS Report for 'test_scalaire'
================================================================
* Date:           Wed Feb  2 17:59:10 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        ip_scalaire
* Solution:       ip_scalaire (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.371 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4152|     4152|  20.760 us|  20.760 us|  4153|  4153|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 11 [2/2] (1.00ns)   --->   "%res_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %res"   --->   Operation 11 'read' 'res_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [2/2] (1.00ns)   --->   "%B_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %B"   --->   Operation 12 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [2/2] (1.00ns)   --->   "%A_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %A"   --->   Operation 13 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp1 = alloca i32 1" [ip_scalaire/ip_scal.cpp:10]   --->   Operation 14 'alloca' 'tmp1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 15 [1/2] (1.00ns)   --->   "%res_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %res"   --->   Operation 15 'read' 'res_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 16 [1/2] (1.00ns)   --->   "%B_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %B"   --->   Operation 16 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 17 [1/2] (1.00ns)   --->   "%A_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %A"   --->   Operation 17 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_scalaire_Pipeline_loop_1, i32 %A_read, i32 %bus_A, i32 %B_read, i32 %bus_B, i32 %tmp1"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %res_read, i32 2, i32 31" [ip_scalaire/ip_scal.cpp:31]   --->   Operation 19 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @test_scalaire_Pipeline_loop_1, i32 %A_read, i32 %bus_A, i32 %B_read, i32 %bus_B, i32 %tmp1"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i30 %trunc_ln" [ip_scalaire/ip_scal.cpp:31]   --->   Operation 21 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%bus_res_addr = getelementptr i32 %bus_res, i32 %sext_ln31" [ip_scalaire/ip_scal.cpp:31]   --->   Operation 22 'getelementptr' 'bus_res_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (4.00ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %bus_res_addr, i32 16" [ip_scalaire/ip_scal.cpp:31]   --->   Operation 23 'writereq' 'empty' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln31 = call void @test_scalaire_Pipeline_VITIS_LOOP_31_1, i32 %bus_res, i30 %trunc_ln, i32 %tmp1" [ip_scalaire/ip_scal.cpp:31]   --->   Operation 24 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln31 = call void @test_scalaire_Pipeline_VITIS_LOOP_31_1, i32 %bus_res, i30 %trunc_ln, i32 %tmp1" [ip_scalaire/ip_scal.cpp:31]   --->   Operation 25 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.00>
ST_6 : Operation 26 [5/5] (4.00ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %bus_res_addr" [ip_scalaire/ip_scal.cpp:35]   --->   Operation 26 'writeresp' 'empty_24' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.00>
ST_7 : Operation 27 [4/5] (4.00ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %bus_res_addr" [ip_scalaire/ip_scal.cpp:35]   --->   Operation 27 'writeresp' 'empty_24' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.00>
ST_8 : Operation 28 [3/5] (4.00ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %bus_res_addr" [ip_scalaire/ip_scal.cpp:35]   --->   Operation 28 'writeresp' 'empty_24' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.00>
ST_9 : Operation 29 [2/5] (4.00ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %bus_res_addr" [ip_scalaire/ip_scal.cpp:35]   --->   Operation 29 'writeresp' 'empty_24' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 30 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bus_A"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_B, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bus_B"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_res, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bus_res"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/5] (4.00ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %bus_res_addr" [ip_scalaire/ip_scal.cpp:35]   --->   Operation 44 'writeresp' 'empty_24' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [ip_scalaire/ip_scal.cpp:35]   --->   Operation 45 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('res') on port 'res' [21]  (1 ns)

 <State 2>: 1ns
The critical path consists of the following:
	s_axi read operation ('res') on port 'res' [21]  (1 ns)

 <State 3>: 4ns
The critical path consists of the following:
	'getelementptr' operation ('bus_res_addr', ip_scalaire/ip_scal.cpp:31) [28]  (0 ns)
	bus request operation ('empty', ip_scalaire/ip_scal.cpp:31) on port 'bus_res' (ip_scalaire/ip_scal.cpp:31) [29]  (4 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 4ns
The critical path consists of the following:
	bus response operation ('empty_24', ip_scalaire/ip_scal.cpp:35) on port 'bus_res' (ip_scalaire/ip_scal.cpp:35) [31]  (4 ns)

 <State 7>: 4ns
The critical path consists of the following:
	bus response operation ('empty_24', ip_scalaire/ip_scal.cpp:35) on port 'bus_res' (ip_scalaire/ip_scal.cpp:35) [31]  (4 ns)

 <State 8>: 4ns
The critical path consists of the following:
	bus response operation ('empty_24', ip_scalaire/ip_scal.cpp:35) on port 'bus_res' (ip_scalaire/ip_scal.cpp:35) [31]  (4 ns)

 <State 9>: 4ns
The critical path consists of the following:
	bus response operation ('empty_24', ip_scalaire/ip_scal.cpp:35) on port 'bus_res' (ip_scalaire/ip_scal.cpp:35) [31]  (4 ns)

 <State 10>: 4ns
The critical path consists of the following:
	bus response operation ('empty_24', ip_scalaire/ip_scal.cpp:35) on port 'bus_res' (ip_scalaire/ip_scal.cpp:35) [31]  (4 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
