0x0001: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0006: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0013: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0018: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x001b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x002d: mov_imm:
	regs[5] = 0x6cef9a94, opcode= 0x0a
0x0033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0036: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x003a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0042: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0048: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x004b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x004e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0051: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0054: mov_imm:
	regs[5] = 0x81e813ef, opcode= 0x0a
0x005a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x005d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0060: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0066: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x006d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0072: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0075: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0079: jmp_imm:
	pc += 0x1, opcode= 0x09
0x007e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0082: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0087: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x008a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x008d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0090: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0093: mov_imm:
	regs[5] = 0x3fed9542, opcode= 0x0a
0x0099: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x009d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00a2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x00a5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x00a8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x00ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x00ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x00b1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x00b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x00b7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x00ba: mov_imm:
	regs[5] = 0x3db9edc1, opcode= 0x0a
0x00c1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00c9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x00cc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x00d2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x00d9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00de: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x00e2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00e7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x00ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x00ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x00f1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00f6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x00f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x00fc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x00ff: mov_imm:
	regs[5] = 0x2612ffda, opcode= 0x0a
0x0105: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0108: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x010c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0111: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0115: jmp_imm:
	pc += 0x1, opcode= 0x09
0x011a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x011d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0120: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0123: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0126: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0129: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x012c: mov_imm:
	regs[5] = 0x8644ed3f, opcode= 0x0a
0x0132: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0135: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0138: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x013e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0145: jmp_imm:
	pc += 0x1, opcode= 0x09
0x014a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x014e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0153: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0156: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0159: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x015d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0162: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0165: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0168: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x016b: mov_imm:
	regs[5] = 0xdb6425ba, opcode= 0x0a
0x0171: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0174: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0177: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x017a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x017e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0183: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0187: jmp_imm:
	pc += 0x1, opcode= 0x09
0x018c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x018f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0193: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0198: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x019c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01a1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x01a4: mov_imm:
	regs[5] = 0x42e83638, opcode= 0x0a
0x01aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x01ad: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x01b1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01b6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x01bd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01c2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x01c8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x01cb: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x01ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x01d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x01d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01da: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x01dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x01e0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x01e3: mov_imm:
	regs[5] = 0xd9888b3c, opcode= 0x0a
0x01e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x01ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01f2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x01f6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01fb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x01fe: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0201: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0204: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0208: jmp_imm:
	pc += 0x1, opcode= 0x09
0x020d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0211: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0216: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0219: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x021c: mov_imm:
	regs[5] = 0x35e03697, opcode= 0x0a
0x0222: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0225: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0228: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x022e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0234: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0237: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x023a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x023e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0243: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0246: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0249: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x024c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x024f: mov_imm:
	regs[5] = 0x121ef1e4, opcode= 0x0a
0x0256: jmp_imm:
	pc += 0x1, opcode= 0x09
0x025b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x025e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0261: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0265: jmp_imm:
	pc += 0x1, opcode= 0x09
0x026a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x026d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0270: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0273: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0276: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0279: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x027c: mov_imm:
	regs[5] = 0x2ef8b8f2, opcode= 0x0a
0x0283: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0288: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x028b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x028f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0294: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x029a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x02a0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x02a3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x02a7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x02af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x02b2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x02b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02b9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02be: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x02c1: mov_imm:
	regs[5] = 0x1e76732a, opcode= 0x0a
0x02c8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x02d0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x02d3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x02d6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x02d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x02dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x02e0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02e5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x02e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02eb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x02ef: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02f4: mov_imm:
	regs[5] = 0x5698eeb1, opcode= 0x0a
0x02fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x02fd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0300: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0306: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x030c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x030f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0312: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0316: jmp_imm:
	pc += 0x1, opcode= 0x09
0x031b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x031f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0324: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0327: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x032a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x032e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0333: mov_imm:
	regs[5] = 0x44996fff, opcode= 0x0a
0x033a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x033f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0342: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0345: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0348: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x034b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x034e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0351: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0354: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0357: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x035a: mov_imm:
	regs[5] = 0x66c4fa27, opcode= 0x0a
0x0361: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0366: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0369: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x036c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0372: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0378: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x037b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x037e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0382: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0387: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x038a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x038d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0391: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0396: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x039a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x039f: mov_imm:
	regs[5] = 0xec8fc9cd, opcode= 0x0a
0x03a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x03a8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x03ab: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x03af: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03b4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x03b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x03ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x03bd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x03c1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x03ca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03cf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x03d3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03d8: mov_imm:
	regs[5] = 0xfad3141c, opcode= 0x0a
0x03de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x03e1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x03e5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03ea: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x03f0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x03f6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x03fa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03ff: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0403: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0408: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x040c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0411: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0414: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0418: jmp_imm:
	pc += 0x1, opcode= 0x09
0x041d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0420: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0423: mov_imm:
	regs[5] = 0x9f6a428e, opcode= 0x0a
0x0429: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x042c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0430: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0435: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0438: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x043b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x043e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0442: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0447: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x044a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x044d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0450: mov_imm:
	regs[5] = 0x14138b16, opcode= 0x0a
0x0457: jmp_imm:
	pc += 0x1, opcode= 0x09
0x045c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x045f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0462: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0468: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x046e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0471: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0474: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0478: jmp_imm:
	pc += 0x1, opcode= 0x09
0x047d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0480: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0483: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0487: jmp_imm:
	pc += 0x1, opcode= 0x09
0x048c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x048f: mov_imm:
	regs[5] = 0x944c6585, opcode= 0x0a
0x0495: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0499: jmp_imm:
	pc += 0x1, opcode= 0x09
0x049e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x04a1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x04a4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x04a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x04ab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x04b4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04b9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x04bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04bf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x04c2: mov_imm:
	regs[5] = 0x7b8781c2, opcode= 0x0a
0x04c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x04cb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x04ce: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x04d4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x04da: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x04dd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x04e1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x04e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x04ec: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x04ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04f2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x04f5: mov_imm:
	regs[5] = 0x6501d2e, opcode= 0x0a
0x04fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x04ff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0504: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0508: jmp_imm:
	pc += 0x1, opcode= 0x09
0x050d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0510: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0513: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0516: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0519: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x051c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x051f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0523: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0528: mov_imm:
	regs[5] = 0x8cbcf940, opcode= 0x0a
0x052f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0534: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0537: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x053a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0541: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0546: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x054c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x054f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0553: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0558: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x055c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0561: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0564: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0568: jmp_imm:
	pc += 0x1, opcode= 0x09
0x056d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0570: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0573: mov_imm:
	regs[5] = 0xdc9d583e, opcode= 0x0a
0x0579: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x057d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0582: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0585: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0588: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x058c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0591: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0594: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0597: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x059a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x059e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05a3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x05a6: mov_imm:
	regs[5] = 0x749b29b6, opcode= 0x0a
0x05ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x05af: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x05b2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x05b8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x05be: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x05c1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x05c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x05c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x05ca: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x05cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x05d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05d6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x05d9: mov_imm:
	regs[5] = 0xe28fc006, opcode= 0x0a
0x05df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x05e2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x05e5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x05e8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x05eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x05ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x05f2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05f7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x05fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x05fe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0603: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0607: jmp_imm:
	pc += 0x1, opcode= 0x09
0x060c: mov_imm:
	regs[5] = 0xe3d4618d, opcode= 0x0a
0x0612: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0615: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0618: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x061e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0624: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0628: jmp_imm:
	pc += 0x1, opcode= 0x09
0x062d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0630: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0633: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0636: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0639: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x063c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x063f: mov_imm:
	regs[5] = 0x5a254348, opcode= 0x0a
0x0645: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0648: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x064b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x064f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0654: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0657: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x065a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x065e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0663: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0666: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0669: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x066c: mov_imm:
	regs[5] = 0x570a61ea, opcode= 0x0a
0x0672: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0676: jmp_imm:
	pc += 0x1, opcode= 0x09
0x067b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x067e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0684: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x068b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0690: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0693: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0696: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0699: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x069d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06a2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x06a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06a8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x06ab: mov_imm:
	regs[5] = 0x95f95ce8, opcode= 0x0a
0x06b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x06b4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x06b7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x06ba: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x06bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x06c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x06c3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x06c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06ca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06cf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x06d2: mov_imm:
	regs[5] = 0x5450c71e, opcode= 0x0a
0x06d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x06db: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x06de: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x06e5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06ea: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x06f1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06f6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x06f9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x06fd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0702: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0705: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0708: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x070b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x070f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0714: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0717: mov_imm:
	regs[5] = 0x4ba98a2f, opcode= 0x0a
0x071d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0720: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0724: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0729: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x072c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x072f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0732: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0735: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0739: jmp_imm:
	pc += 0x1, opcode= 0x09
0x073e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0741: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0744: mov_imm:
	regs[5] = 0x287f2478, opcode= 0x0a
0x074a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x074d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0750: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0756: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x075c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0760: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0765: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0769: jmp_imm:
	pc += 0x1, opcode= 0x09
0x076e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0772: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0777: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x077a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x077d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0780: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0783: mov_imm:
	regs[5] = 0xa030369e, opcode= 0x0a
0x078a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x078f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0792: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0796: jmp_imm:
	pc += 0x1, opcode= 0x09
0x079b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x079e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x07a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x07a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x07a7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x07ab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07b3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x07b6: mov_imm:
	regs[5] = 0xf5cc67b3, opcode= 0x0a
0x07bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07bf: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x07c2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x07c8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x07ce: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x07d2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07d7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x07da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x07dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x07e0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x07e4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07ec: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x07ef: mov_imm:
	regs[5] = 0x36de88e0, opcode= 0x0a
0x07f6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07fe: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0801: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0804: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0807: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x080a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x080d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0810: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0814: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0819: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x081c: mov_imm:
	regs[5] = 0xec6df562, opcode= 0x0a
0x0822: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0826: jmp_imm:
	pc += 0x1, opcode= 0x09
0x082b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x082e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0835: jmp_imm:
	pc += 0x1, opcode= 0x09
0x083a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0840: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0844: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0849: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x084c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0850: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0855: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0858: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x085b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x085f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0864: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0867: mov_imm:
	regs[5] = 0x23309b66, opcode= 0x0a
0x086e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0873: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0876: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0879: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x087c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x087f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0882: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0885: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0888: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x088b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x088e: mov_imm:
	regs[5] = 0x4ab761fa, opcode= 0x0a
0x0895: jmp_imm:
	pc += 0x1, opcode= 0x09
0x089a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x089d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x08a0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x08a7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08ac: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x08b2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x08b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08bb: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x08be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x08c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x08c4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x08c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x08cb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08d0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x08d3: mov_imm:
	regs[5] = 0xd2708f52, opcode= 0x0a
0x08d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x08dc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x08df: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x08e3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08e8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x08eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x08ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x08f1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x08f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x08f7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x08fa: mov_imm:
	regs[5] = 0xe846627c, opcode= 0x0a
0x0900: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0903: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0907: jmp_imm:
	pc += 0x1, opcode= 0x09
0x090c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0913: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0918: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x091e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0921: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0925: jmp_imm:
	pc += 0x1, opcode= 0x09
0x092a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x092e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0933: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0937: jmp_imm:
	pc += 0x1, opcode= 0x09
0x093c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0940: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0945: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0948: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x094b: mov_imm:
	regs[5] = 0x28e005c1, opcode= 0x0a
0x0951: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0954: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0958: jmp_imm:
	pc += 0x1, opcode= 0x09
0x095d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0960: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0963: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0966: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0969: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x096c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x096f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0972: mov_imm:
	regs[5] = 0xda737ee, opcode= 0x0a
0x0979: jmp_imm:
	pc += 0x1, opcode= 0x09
0x097e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0981: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0984: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x098a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0990: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0993: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0996: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0999: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x099d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09a2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x09a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x09a8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x09ab: mov_imm:
	regs[5] = 0x64b49817, opcode= 0x0a
0x09b2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09ba: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x09bd: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x09c0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x09c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x09c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x09c9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x09cd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x09d5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x09d8: mov_imm:
	regs[5] = 0x3ebbd209, opcode= 0x0a
0x09df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09e8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09ed: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x09f0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x09f6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x09fd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a02: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0a05: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0a08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0a0e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0a11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a14: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0a17: mov_imm:
	regs[5] = 0x9d9a2022, opcode= 0x0a
0x0a1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a20: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0a23: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0a26: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0a2a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0a35: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0a38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a3c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a41: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0a44: mov_imm:
	regs[5] = 0x119d0844, opcode= 0x0a
0x0a4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a4d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0a50: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0a57: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a5c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0a63: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a68: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0a6b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0a6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a71: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0a74: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0a78: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a7d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a80: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0a84: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a89: mov_imm:
	regs[5] = 0x3fb52819, opcode= 0x0a
0x0a8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a92: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0a95: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0a98: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0a9b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a9e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0aa1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0aa5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0aaa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0aae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ab3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0ab6: mov_imm:
	regs[5] = 0xb023f9a3, opcode= 0x0a
0x0abc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0abf: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0ac2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0ac8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0ace: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0ad1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0ad4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ad7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0adb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ae0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0ae3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ae7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0aec: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0af0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0af5: mov_imm:
	regs[5] = 0x2b9eaf44, opcode= 0x0a
0x0afb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0afe: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0b01: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0b04: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0b08: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0b13: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0b16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b19: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0b1c: mov_imm:
	regs[5] = 0x6f46e010, opcode= 0x0a
0x0b22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b25: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0b28: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0b2f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b34: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0b3a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0b3d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0b40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0b46: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0b4a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b53: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b58: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0b5b: mov_imm:
	regs[5] = 0xc8fa6c56, opcode= 0x0a
0x0b62: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b6a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0b6e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b73: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0b76: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0b79: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0b7f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0b82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b85: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0b89: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b8e: mov_imm:
	regs[5] = 0xb4b2919, opcode= 0x0a
0x0b94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b98: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b9d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0ba0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0ba7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bac: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0bb3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bb8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0bbb: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0bbf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bc4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0bc7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0bca: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0bcd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0bd0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0bd3: mov_imm:
	regs[5] = 0xe2a38344, opcode= 0x0a
0x0bd9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0bdc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0bdf: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0be2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0be5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0be9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0bf1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0bf5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bfa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0bfd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0c01: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c06: mov_imm:
	regs[5] = 0x7c7d7d1c, opcode= 0x0a
0x0c0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c0f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0c12: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0c19: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c1e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0c25: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c2a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0c2e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c33: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0c36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0c3c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0c3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c42: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0c45: mov_imm:
	regs[5] = 0x21a3d6b6, opcode= 0x0a
0x0c4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c4e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0c51: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0c54: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0c58: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c5d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c60: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0c63: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0c66: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c69: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0c6c: mov_imm:
	regs[5] = 0xc59c5f15, opcode= 0x0a
0x0c72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c75: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0c78: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0c7e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0c85: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c8a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0c8d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0c90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0c97: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c9c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0c9f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ca2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0ca6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cab: mov_imm:
	regs[5] = 0xd5150630, opcode= 0x0a
0x0cb1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0cb4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0cb7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0cbb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cc0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0cc3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0cc6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0cc9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0ccc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ccf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0cd2: mov_imm:
	regs[5] = 0xf96121d4, opcode= 0x0a
0x0cd8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0cdb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0cde: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0ce4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0cea: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0cee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cf3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0cf6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0cf9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0cfc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0cff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d02: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0d05: mov_imm:
	regs[5] = 0x91b63db0, opcode= 0x0a
0x0d0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d0f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d14: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0d18: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d1d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0d20: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0d23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0d2a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d2f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0d32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d35: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0d38: mov_imm:
	regs[5] = 0x15feb7ca, opcode= 0x0a
0x0d3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d41: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0d44: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0d4b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d50: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0d56: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0d59: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0d5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d60: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0d68: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0d6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d6e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0d71: mov_imm:
	regs[5] = 0x6a0f9ce3, opcode= 0x0a
0x0d77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d7a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0d7e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d83: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0d87: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d8c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0d90: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0d9b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0d9f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0da4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0da7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0daa: mov_imm:
	regs[5] = 0x43b7b39a, opcode= 0x0a
0x0db1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0db6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0dba: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0dbf: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0dc2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0dc9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0dce: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0dd4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0dd8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ddd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0de0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0de3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0de7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0dec: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0df0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0df5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0df8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0dfb: mov_imm:
	regs[5] = 0x2e0e101e, opcode= 0x0a
0x0e01: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e04: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0e07: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0e0a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0e0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e11: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0e1a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e1f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0e23: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e2b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0e2e: mov_imm:
	regs[5] = 0x80a70fa, opcode= 0x0a
0x0e34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e37: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0e3a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0e40: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0e46: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0e49: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0e4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0e52: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0e55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e58: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0e5b: mov_imm:
	regs[5] = 0x5ee3ab70, opcode= 0x0a
0x0e61: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e64: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0e67: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0e6b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e70: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0e73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0e79: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0e7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e7f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0e82: mov_imm:
	regs[5] = 0xfa36ccaf, opcode= 0x0a
0x0e88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e8b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0e8f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e94: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0e9a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0ea0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0ea3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0ea6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ea9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0eac: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0eaf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0eb2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0eb6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ebb: mov_imm:
	regs[5] = 0xf27d7460, opcode= 0x0a
0x0ec1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ec5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0eca: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0ecd: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0ed0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0ed3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ed6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0ed9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0edc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0edf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0ee2: mov_imm:
	regs[5] = 0x17ed7aa1, opcode= 0x0a
0x0ee8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0eec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ef1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0ef4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0efb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f00: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0f06: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0f09: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0f0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0f12: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0f15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f19: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f1e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0f21: mov_imm:
	regs[5] = 0x4df19ad6, opcode= 0x0a
0x0f28: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f31: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f36: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0f3a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f3f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0f43: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f48: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0f4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0f51: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0f55: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f5e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f63: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0f66: mov_imm:
	regs[5] = 0xc947c4b, opcode= 0x0a
0x0f6c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f70: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f75: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0f78: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0f7e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0f84: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0f88: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f8d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0f90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0f97: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f9c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0f9f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0fa2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0fa5: mov_imm:
	regs[5] = 0x9e23d12b, opcode= 0x0a
0x0fab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0faf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fb4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0fb7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0fba: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0fbe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fc3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0fc6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0fc9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0fcc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0fcf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0fd2: mov_imm:
	regs[5] = 0x491a9e22, opcode= 0x0a
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fde: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0fe2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fe7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0feb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ff0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0ff6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0ffd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1002: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1005: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1008: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x100c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1011: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1014: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1017: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x101a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x101d: mov_imm:
	regs[5] = 0xfc43edac, opcode= 0x0a
0x1024: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1029: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x102c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x102f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1032: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1035: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1038: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x103b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x103e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1041: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1044: mov_imm:
	regs[5] = 0xd07a3ea9, opcode= 0x0a
0x104a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x104e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1053: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1056: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x105d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1062: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1068: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x106b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x106f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1074: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1077: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x107a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x107d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1080: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1084: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1089: mov_imm:
	regs[5] = 0x30dcb4a4, opcode= 0x0a
0x108f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1092: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1095: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1099: jmp_imm:
	pc += 0x1, opcode= 0x09
0x109e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x10a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x10a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x10a8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10ad: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x10b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x10b4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10b9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x10bc: mov_imm:
	regs[5] = 0xd702520, opcode= 0x0a
0x10c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x10c5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x10c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10ce: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x10d4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x10db: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10e0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x10e3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x10e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x10e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x10ec: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x10f0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x10f8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x10fb: mov_imm:
	regs[5] = 0xd2d3b997, opcode= 0x0a
0x1102: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1107: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x110a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x110d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1110: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1113: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1116: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1119: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x111c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x111f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1122: mov_imm:
	regs[5] = 0xeaddd6db, opcode= 0x0a
0x1128: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x112c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1131: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1134: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x113a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1140: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1143: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1147: jmp_imm:
	pc += 0x1, opcode= 0x09
0x114c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x114f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1152: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1155: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1158: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x115b: mov_imm:
	regs[5] = 0x9c2d1cd2, opcode= 0x0a
0x1162: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1167: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x116a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x116d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1170: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1174: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1179: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x117c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x117f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1182: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1185: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1188: mov_imm:
	regs[5] = 0x7e94c9b8, opcode= 0x0a
0x118e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1191: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1195: jmp_imm:
	pc += 0x1, opcode= 0x09
0x119a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x11a0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x11a7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11ac: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x11af: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x11b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x11b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x11b9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11be: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x11c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x11c4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x11c7: mov_imm:
	regs[5] = 0x5d7f4b27, opcode= 0x0a
0x11ce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x11d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11dc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x11df: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x11e2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x11e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x11e9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x11f1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x11f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x11f7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x11fa: mov_imm:
	regs[5] = 0x4ecc30ab, opcode= 0x0a
0x1201: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1206: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1209: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x120d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1212: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1219: jmp_imm:
	pc += 0x1, opcode= 0x09
0x121e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1224: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1227: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x122a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x122d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1230: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1233: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1236: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1239: mov_imm:
	regs[5] = 0xa8ab567d, opcode= 0x0a
0x123f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1242: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1246: jmp_imm:
	pc += 0x1, opcode= 0x09
0x124b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x124e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1251: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1254: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1258: jmp_imm:
	pc += 0x1, opcode= 0x09
0x125d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1260: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1264: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1269: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x126d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1272: mov_imm:
	regs[5] = 0x9ab0c730, opcode= 0x0a
0x1278: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x127b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x127e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1284: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x128a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x128e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1293: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1296: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1299: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x129d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12a2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x12a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x12a8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x12ac: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12b1: mov_imm:
	regs[5] = 0x40286871, opcode= 0x0a
0x12b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12bb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12c0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x12c3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x12c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12cc: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x12cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x12d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x12d5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x12d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x12dc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12e1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x12e4: mov_imm:
	regs[5] = 0x4aa6e07f, opcode= 0x0a
0x12ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12ed: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x12f0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x12f6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x12fd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1302: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1305: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1308: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x130b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x130e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1312: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1317: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x131b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1320: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1323: mov_imm:
	regs[5] = 0xc6635136, opcode= 0x0a
0x1329: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x132d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1332: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1336: jmp_imm:
	pc += 0x1, opcode= 0x09
0x133b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x133e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1342: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1347: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x134b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1350: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1353: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1356: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1359: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x135c: mov_imm:
	regs[5] = 0xb11b583f, opcode= 0x0a
0x1362: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1366: jmp_imm:
	pc += 0x1, opcode= 0x09
0x136b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x136e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1374: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x137b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1380: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1383: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1387: jmp_imm:
	pc += 0x1, opcode= 0x09
0x138c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x138f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1392: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1395: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1398: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x139b: mov_imm:
	regs[5] = 0x6d4422cf, opcode= 0x0a
0x13a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x13a4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x13a7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x13aa: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x13ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x13b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x13b3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x13b7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x13bf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x13c2: mov_imm:
	regs[5] = 0xb97245c3, opcode= 0x0a
0x13c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x13cb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x13ce: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x13d4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x13da: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x13dd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x13e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x13e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x13e6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x13ea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x13f2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x13f5: mov_imm:
	regs[5] = 0x3be35ef4, opcode= 0x0a
0x13fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x13ff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1404: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1407: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x140a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x140d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1410: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1414: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1419: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x141d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1422: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1426: jmp_imm:
	pc += 0x1, opcode= 0x09
0x142b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x142e: mov_imm:
	regs[5] = 0x7899d52d, opcode= 0x0a
0x1434: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1437: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x143a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1440: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1446: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x144a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x144f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1453: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1458: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x145c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1461: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1465: jmp_imm:
	pc += 0x1, opcode= 0x09
0x146a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x146e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1473: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1477: jmp_imm:
	pc += 0x1, opcode= 0x09
0x147c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x147f: mov_imm:
	regs[5] = 0x62575b38, opcode= 0x0a
0x1485: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1488: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x148c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1491: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1494: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1497: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x149a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x149e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14a3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x14a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14a9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x14ad: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14b2: mov_imm:
	regs[5] = 0x1273456, opcode= 0x0a
0x14b9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x14c1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x14c4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x14ca: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x14d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14d6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x14d9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x14dd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x14e6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x14ee: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x14f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14f4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x14f7: mov_imm:
	regs[5] = 0x7415a6de, opcode= 0x0a
0x14fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1501: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1506: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1509: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x150c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x150f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1513: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1518: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x151b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x151f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1524: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1527: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x152a: mov_imm:
	regs[5] = 0x6172d4a1, opcode= 0x0a
0x1530: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1533: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1536: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x153c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1542: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1545: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1549: jmp_imm:
	pc += 0x1, opcode= 0x09
0x154e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1551: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1554: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1558: jmp_imm:
	pc += 0x1, opcode= 0x09
0x155d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1560: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1563: mov_imm:
	regs[5] = 0xbc86bf2, opcode= 0x0a
0x156a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x156f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1572: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1575: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1578: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x157c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1581: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1584: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1587: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x158a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x158e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1593: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1596: mov_imm:
	regs[5] = 0xddfb58cb, opcode= 0x0a
0x159c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x159f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x15a2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x15a8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x15ae: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x15b1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x15b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x15b8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x15c0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x15c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x15c6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x15c9: mov_imm:
	regs[5] = 0xb7c80955, opcode= 0x0a
0x15d0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x15d8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x15db: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x15de: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x15e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x15e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x15e8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15ed: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x15f1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x15fa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15ff: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1602: mov_imm:
	regs[5] = 0xb99a04a7, opcode= 0x0a
0x1608: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x160b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x160e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1614: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x161a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x161d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1620: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1623: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1626: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x162a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x162f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1632: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1635: mov_imm:
	regs[5] = 0x3a10293a, opcode= 0x0a
0x163c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1641: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1644: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1648: jmp_imm:
	pc += 0x1, opcode= 0x09
0x164d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1650: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1653: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1657: jmp_imm:
	pc += 0x1, opcode= 0x09
0x165c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x165f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1663: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1668: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x166b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x166f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1674: mov_imm:
	regs[5] = 0x70fbd0a6, opcode= 0x0a
0x167a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x167d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1680: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1686: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x168c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x168f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1692: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1695: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1698: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x169b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x169e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x16a2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16a7: mov_imm:
	regs[5] = 0x259b2b97, opcode= 0x0a
0x16ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x16b1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16b6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x16b9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x16bc: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x16c0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x16c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x16d1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x16d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16d7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x16da: mov_imm:
	regs[5] = 0xa54a95e5, opcode= 0x0a
0x16e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x16e3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x16e6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x16ec: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x16f2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x16f6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16fb: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x16fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1701: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1704: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1707: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x170a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x170d: mov_imm:
	regs[5] = 0x4073e0e6, opcode= 0x0a
0x1713: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1716: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1719: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x171c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x171f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1722: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1725: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1728: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x172c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1731: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1734: mov_imm:
	regs[5] = 0x75ea4fe6, opcode= 0x0a
0x173a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x173d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1740: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1747: jmp_imm:
	pc += 0x1, opcode= 0x09
0x174c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1752: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1756: jmp_imm:
	pc += 0x1, opcode= 0x09
0x175b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x175e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1762: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1767: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x176a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x176d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1770: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1774: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1779: mov_imm:
	regs[5] = 0x6dd632c9, opcode= 0x0a
0x177f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1782: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1785: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1788: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x178b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x178e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1792: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1797: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x179a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x179d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x17a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17a6: mov_imm:
	regs[5] = 0xa15330b0, opcode= 0x0a
0x17ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17b0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17b5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x17b9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17be: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x17c4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x17ca: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x17cd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x17d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x17d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x17d6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x17d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x17dc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x17df: mov_imm:
	regs[5] = 0x3dfb804e, opcode= 0x0a
0x17e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17e8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x17eb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x17ee: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x17f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x17f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x17f7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x17fb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1800: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1804: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1809: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x180d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1812: mov_imm:
	regs[5] = 0x31ea5135, opcode= 0x0a
0x1818: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x181b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x181f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1824: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x182b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1830: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1836: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1839: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x183c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x183f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1842: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1846: jmp_imm:
	pc += 0x1, opcode= 0x09
0x184b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x184e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1851: mov_imm:
	regs[5] = 0xcfe8cad7, opcode= 0x0a
0x1857: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x185a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x185e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1863: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1866: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1869: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x186c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x186f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1872: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1876: jmp_imm:
	pc += 0x1, opcode= 0x09
0x187b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x187e: mov_imm:
	regs[5] = 0xef24a552, opcode= 0x0a
0x1885: jmp_imm:
	pc += 0x1, opcode= 0x09
0x188a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x188d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1891: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1896: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x189c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x18a2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x18a5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x18a9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x18b5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18ba: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x18be: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x18c6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x18c9: mov_imm:
	regs[5] = 0x94b34553, opcode= 0x0a
0x18d0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x18d9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18de: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x18e1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x18e4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x18e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18eb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x18f3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x18f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x18f9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x18fc: mov_imm:
	regs[5] = 0xbd9e3d6d, opcode= 0x0a
0x1902: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1905: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1908: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x190e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1914: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1918: jmp_imm:
	pc += 0x1, opcode= 0x09
0x191d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1920: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1924: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1929: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x192c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x192f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1933: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1938: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x193b: mov_imm:
	regs[5] = 0x85b8498a, opcode= 0x0a
0x1941: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1945: jmp_imm:
	pc += 0x1, opcode= 0x09
0x194a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x194d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1950: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1953: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1957: jmp_imm:
	pc += 0x1, opcode= 0x09
0x195c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x195f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1963: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1968: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x196b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x196e: mov_imm:
	regs[5] = 0x1c646b10, opcode= 0x0a
0x1975: jmp_imm:
	pc += 0x1, opcode= 0x09
0x197a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x197d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1981: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1986: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x198c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1992: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1995: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1998: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x199b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x199e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x19a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19a4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x19a8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19ad: mov_imm:
	regs[5] = 0x2d18f60b, opcode= 0x0a
0x19b4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x19bd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19c2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x19c5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x19c8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x19cc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x19d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x19dd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x19e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19e3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x19e6: mov_imm:
	regs[5] = 0xaf062b1, opcode= 0x0a
0x19ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x19ef: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x19f2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x19f8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x19fe: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1a01: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1a04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a07: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1a0a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1a0d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a10: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1a13: mov_imm:
	regs[5] = 0xac645b9a, opcode= 0x0a
0x1a19: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a1c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1a1f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1a22: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1a25: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a29: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1a31: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1a34: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a37: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1a3a: mov_imm:
	regs[5] = 0xec926ec, opcode= 0x0a
0x1a40: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a44: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a49: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1a4c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1a52: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1a58: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1a5c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a61: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1a64: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a67: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1a6b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a70: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1a74: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a79: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a7c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1a7f: mov_imm:
	regs[5] = 0xf2f4e53c, opcode= 0x0a
0x1a86: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a8b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a8e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1a91: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1a94: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1a97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a9b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1aa0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1aa3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1aa7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1aac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1aaf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1ab2: mov_imm:
	regs[5] = 0x294cf8f5, opcode= 0x0a
0x1ab8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1abb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1abe: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1ac4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1acb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ad0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1ad3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1ad6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ad9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1adc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1adf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ae3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ae8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1aec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1af1: mov_imm:
	regs[5] = 0xcf9a032f, opcode= 0x0a
0x1af7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1afa: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1afd: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1b01: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b06: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1b09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b0c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1b0f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1b12: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b16: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b1b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1b1e: mov_imm:
	regs[5] = 0xfa0e0f37, opcode= 0x0a
0x1b24: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b28: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b2d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1b30: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1b37: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b3c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1b42: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1b46: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b4b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1b4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1b54: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1b58: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b60: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1b63: mov_imm:
	regs[5] = 0xda181f01, opcode= 0x0a
0x1b6a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b6f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b72: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1b75: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1b78: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1b7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1b81: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1b85: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b8e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b93: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1b96: mov_imm:
	regs[5] = 0x9ac0e52e, opcode= 0x0a
0x1b9c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b9f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1ba2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1ba9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bae: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1bb4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1bb7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1bba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1bbd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1bc0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1bc4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1bcc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1bd0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bd5: mov_imm:
	regs[5] = 0xc9662d31, opcode= 0x0a
0x1bdb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1bde: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1be2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1be7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1bea: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1bed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1bf0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1bf3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1bf7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bfc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1bff: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1c02: mov_imm:
	regs[5] = 0x258c1cab, opcode= 0x0a
0x1c08: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c0b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1c0e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1c14: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1c1a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1c1d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1c21: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c26: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1c2c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1c2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c32: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1c35: mov_imm:
	regs[5] = 0x3dbf233b, opcode= 0x0a
0x1c3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c3e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1c41: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1c44: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1c47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1c4d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1c50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c53: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1c56: mov_imm:
	regs[5] = 0xcb1d8d33, opcode= 0x0a
0x1c5c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c60: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c65: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1c68: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1c6e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1c74: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1c77: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1c7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1c81: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c86: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1c89: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c8c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1c90: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c95: mov_imm:
	regs[5] = 0xd190bd67, opcode= 0x0a
0x1c9c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ca1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ca5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1caa: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1cad: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1cb0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1cb3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1cb7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cbc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1cbf: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1cc2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1cc5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1cc9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cce: mov_imm:
	regs[5] = 0x20a07527, opcode= 0x0a
0x1cd5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cda: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1cdd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1ce0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1ce7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cec: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1cf2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1cf5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1cf8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1cfb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1cfe: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1d01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d04: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1d08: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d0d: mov_imm:
	regs[5] = 0xad3ad6d8, opcode= 0x0a
0x1d14: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d19: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d1c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1d20: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d25: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1d28: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1d2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1d31: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1d34: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d38: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d3d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1d40: mov_imm:
	regs[5] = 0x118ff535, opcode= 0x0a
0x1d46: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d4a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d4f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1d53: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d58: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1d5f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d64: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1d6b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d70: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1d73: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1d82: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1d85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d88: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1d8c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d91: mov_imm:
	regs[5] = 0xb313a3e7, opcode= 0x0a
0x1d97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d9b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1da0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1da3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1da7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dac: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1daf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1db2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1db5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1db8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1dbb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1dbe: mov_imm:
	regs[5] = 0xaab88970, opcode= 0x0a
0x1dc4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1dc7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1dca: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1dd0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1dd6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1dd9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1ddd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1de2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1de5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1de8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1deb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1def: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1df4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1df7: mov_imm:
	regs[5] = 0x17692ff, opcode= 0x0a
0x1dfd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e00: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1e04: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e09: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1e0c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1e10: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1e1c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e21: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1e24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e27: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1e2a: mov_imm:
	regs[5] = 0xe805d1f8, opcode= 0x0a
0x1e30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e33: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1e36: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1e3c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1e42: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1e46: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e4b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1e4f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e54: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1e5a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1e5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e60: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1e63: mov_imm:
	regs[5] = 0xc3fc2ee3, opcode= 0x0a
0x1e6a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e6f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e72: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1e75: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1e78: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1e7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1e81: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1e84: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e87: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1e8a: mov_imm:
	regs[5] = 0x8eefe392, opcode= 0x0a
0x1e90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e94: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e99: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1e9c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1ea2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1ea8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1eab: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1eaf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1eb4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1eb7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1eba: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1ebd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ec1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ec6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1ec9: mov_imm:
	regs[5] = 0xa93a5da8, opcode= 0x0a
0x1ecf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ed2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1ed5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1ed8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1edb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ede: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1ee1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1ee5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1eea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1eed: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1ef1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ef6: mov_imm:
	regs[5] = 0x17549230, opcode= 0x0a
0x1efc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1eff: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1f02: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1f08: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1f0e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1f11: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1f14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1f1b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f20: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1f23: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f26: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1f29: mov_imm:
	regs[5] = 0x5956b32d, opcode= 0x0a
0x1f2f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f33: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f38: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1f3b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1f3f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f44: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1f47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f4b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1f53: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1f56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f59: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1f5c: mov_imm:
	regs[5] = 0x2f2d8f6e, opcode= 0x0a
0x1f62: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f65: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1f68: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1f6e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1f74: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1f77: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1f7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f7e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1f87: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f8c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1f8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f92: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1f95: mov_imm:
	regs[5] = 0x77f83642, opcode= 0x0a
0x1f9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f9e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1fa1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1fa4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1fa7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1fab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fb0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1fb3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1fb6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1fba: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fbf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1fc3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fc8: mov_imm:
	regs[5] = 0x46a32602, opcode= 0x0a
0x1fce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1fd1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1fd5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fda: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1fe0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1fe6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1fea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fef: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1ff2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ff5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1ff8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1ffc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2001: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2004: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2008: jmp_imm:
	pc += 0x1, opcode= 0x09
0x200d: mov_imm:
	regs[5] = 0x208defb5, opcode= 0x0a
0x2013: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2016: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2019: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x201c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x201f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2022: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2026: jmp_imm:
	pc += 0x1, opcode= 0x09
0x202b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x202e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2031: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2034: mov_imm:
	regs[5] = 0x27cda8bd, opcode= 0x0a
0x203b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2040: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2043: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2047: jmp_imm:
	pc += 0x1, opcode= 0x09
0x204c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2052: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2058: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x205b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x205e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2061: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2064: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2067: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x206a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x206d: mov_imm:
	regs[5] = 0xb6173810, opcode= 0x0a
0x2073: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2076: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2079: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x207c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2080: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2085: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2088: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x208b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x208f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2094: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2098: jmp_imm:
	pc += 0x1, opcode= 0x09
0x209d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x20a0: mov_imm:
	regs[5] = 0xcd50806c, opcode= 0x0a
0x20a7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20b0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20b5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x20b8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x20be: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x20c4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x20c7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x20ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x20ce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x20d6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x20d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x20dd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20e2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x20e5: mov_imm:
	regs[5] = 0x3302c97e, opcode= 0x0a
0x20eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20ee: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x20f1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x20f4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x20f8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2100: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2104: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2109: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x210c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x210f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2113: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2118: mov_imm:
	regs[5] = 0xf17e2347, opcode= 0x0a
0x211e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2121: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2125: jmp_imm:
	pc += 0x1, opcode= 0x09
0x212a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2130: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2136: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2139: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x213c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2140: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2145: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2148: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x214b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x214e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2151: mov_imm:
	regs[5] = 0x13be37d6, opcode= 0x0a
0x2157: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x215a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x215d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2160: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2163: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2166: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x216a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x216f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2172: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2175: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2179: jmp_imm:
	pc += 0x1, opcode= 0x09
0x217e: mov_imm:
	regs[5] = 0xb75c362c, opcode= 0x0a
0x2185: jmp_imm:
	pc += 0x1, opcode= 0x09
0x218a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x218d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2190: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2196: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x219c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x219f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x21a3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x21ac: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x21b4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x21b8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x21c0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x21c3: mov_imm:
	regs[5] = 0x70b30349, opcode= 0x0a
0x21c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x21cc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x21d0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21d5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x21d8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x21db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x21de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x21e2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21e7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x21ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x21ed: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x21f0: mov_imm:
	regs[5] = 0xc4c1b56d, opcode= 0x0a
0x21f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x21f9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x21fd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2202: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2209: jmp_imm:
	pc += 0x1, opcode= 0x09
0x220e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2214: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2217: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x221a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x221d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2220: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2224: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2229: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x222c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x222f: mov_imm:
	regs[5] = 0x49c01390, opcode= 0x0a
0x2236: jmp_imm:
	pc += 0x1, opcode= 0x09
0x223b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x223e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2241: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2245: jmp_imm:
	pc += 0x1, opcode= 0x09
0x224a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x224d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2250: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2254: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2259: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x225c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x225f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2263: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2268: mov_imm:
	regs[5] = 0xf9943355, opcode= 0x0a
0x226e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2271: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2274: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x227a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2281: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2286: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2289: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x228c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x228f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2292: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2295: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2299: jmp_imm:
	pc += 0x1, opcode= 0x09
0x229e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x22a2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22a7: mov_imm:
	regs[5] = 0xb5112359, opcode= 0x0a
0x22ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x22b0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x22b3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x22b6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x22b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x22bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x22bf: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x22c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22c6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22cb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x22ce: mov_imm:
	regs[5] = 0x7d088083, opcode= 0x0a
0x22d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x22d7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x22da: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x22e0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x22e7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22ec: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x22f0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22f5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x22f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2301: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2304: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2307: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x230a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x230d: mov_imm:
	regs[5] = 0xdc0f6aa4, opcode= 0x0a
0x2314: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2319: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x231c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x231f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2322: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2326: jmp_imm:
	pc += 0x1, opcode= 0x09
0x232b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x232e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2331: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2334: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2337: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x233a: mov_imm:
	regs[5] = 0xadb3cd8f, opcode= 0x0a
0x2340: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2344: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2349: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x234d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2352: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2359: jmp_imm:
	pc += 0x1, opcode= 0x09
0x235e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2364: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2367: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x236b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2370: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2374: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2379: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x237c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x237f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2382: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2385: mov_imm:
	regs[5] = 0x2ffe46a5, opcode= 0x0a
0x238b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x238e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2391: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2394: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2397: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x239a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x239d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x23a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x23a3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x23a6: mov_imm:
	regs[5] = 0xd14f85c7, opcode= 0x0a
0x23ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x23b0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23b5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x23b8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x23be: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x23c4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x23c7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x23ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x23cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x23d0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x23d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x23d6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x23d9: mov_imm:
	regs[5] = 0x25b1268, opcode= 0x0a
0x23e0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x23e8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x23eb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x23ee: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x23f2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x23fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x23fd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2400: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2403: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2406: mov_imm:
	regs[5] = 0xc6b3777c, opcode= 0x0a
0x240d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2412: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2415: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2419: jmp_imm:
	pc += 0x1, opcode= 0x09
0x241e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2424: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x242b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2430: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2433: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2436: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2439: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x243c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x243f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2442: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2445: mov_imm:
	regs[5] = 0xa7c2f2fd, opcode= 0x0a
0x244c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2451: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2454: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2457: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x245b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2460: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2463: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2467: jmp_imm:
	pc += 0x1, opcode= 0x09
0x246c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2470: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2475: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2478: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x247b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x247e: mov_imm:
	regs[5] = 0x355f8deb, opcode= 0x0a
0x2484: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2488: jmp_imm:
	pc += 0x1, opcode= 0x09
0x248d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2490: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2497: jmp_imm:
	pc += 0x1, opcode= 0x09
0x249c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x24a2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x24a6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24ab: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x24ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x24b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x24b4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x24b8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x24c1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24c6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x24c9: mov_imm:
	regs[5] = 0xf4952e86, opcode= 0x0a
0x24cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x24d2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x24d6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24db: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x24de: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x24e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x24e5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x24ee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24f3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x24f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x24f9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x24fc: mov_imm:
	regs[5] = 0x51200ba6, opcode= 0x0a
0x2502: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2505: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2508: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x250f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2514: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x251b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2520: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2523: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2526: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2529: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x252c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x252f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2532: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2535: mov_imm:
	regs[5] = 0xb691ae44, opcode= 0x0a
0x253b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x253e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2541: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2544: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2547: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x254b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2550: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2553: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2556: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2559: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x255c: mov_imm:
	regs[5] = 0xd7c46b69, opcode= 0x0a
0x2563: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2568: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x256c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2571: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2575: jmp_imm:
	pc += 0x1, opcode= 0x09
0x257a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2580: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2586: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x258a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x258f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2592: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2595: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2598: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x259b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x259e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x25a2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25a7: mov_imm:
	regs[5] = 0xc1b4542c, opcode= 0x0a
0x25ae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x25b7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25bc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x25bf: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x25c2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x25c6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x25ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x25d1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x25d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x25d7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x25da: mov_imm:
	regs[5] = 0xb7528cdf, opcode= 0x0a
0x25e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x25e3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x25e6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x25ec: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x25f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25f8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x25fc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2601: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2604: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2607: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x260a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x260d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2610: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2613: mov_imm:
	regs[5] = 0xc942f602, opcode= 0x0a
0x261a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x261f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2622: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2625: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2628: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x262b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x262f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2634: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2637: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x263a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x263d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2640: mov_imm:
	regs[5] = 0x72db7ed7, opcode= 0x0a
0x2646: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x264a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x264f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2653: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2658: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x265e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2664: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2667: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x266a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x266d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2671: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2676: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2679: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x267d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2682: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2685: mov_imm:
	regs[5] = 0x9682eb43, opcode= 0x0a
0x268b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x268e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2691: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2695: jmp_imm:
	pc += 0x1, opcode= 0x09
0x269a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x269d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x26a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x26a3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x26a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x26a9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x26ac: mov_imm:
	regs[5] = 0x6c16507c, opcode= 0x0a
0x26b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26b5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x26b9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26be: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x26c4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x26cb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26d0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x26d3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x26d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x26d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x26dc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x26df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x26e3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26e8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x26ec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26f1: mov_imm:
	regs[5] = 0x630e6811, opcode= 0x0a
0x26f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26fa: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x26fd: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2701: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2706: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2709: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x270d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2712: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2715: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2718: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x271c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2721: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2724: mov_imm:
	regs[5] = 0x3e0420e9, opcode= 0x0a
0x272b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2730: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2733: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2736: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x273d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2742: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2748: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x274b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x274e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2751: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2754: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2757: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x275b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2760: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2763: mov_imm:
	regs[5] = 0xe589552e, opcode= 0x0a
0x276a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x276f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2772: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2775: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2779: jmp_imm:
	pc += 0x1, opcode= 0x09
0x277e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2781: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2784: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2787: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x278a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x278d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2790: mov_imm:
	regs[5] = 0x17f6df52, opcode= 0x0a
0x2796: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2799: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x279c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x27a3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27a8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x27ae: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x27b1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x27b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x27b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x27ba: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x27bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x27c0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x27c3: mov_imm:
	regs[5] = 0xfb1436a6, opcode= 0x0a
0x27c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x27cd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27d2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x27d5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x27d8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x27db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x27de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x27e1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x27e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x27e7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x27ea: mov_imm:
	regs[5] = 0x80fb9e60, opcode= 0x0a
0x27f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x27f3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x27f6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x27fc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2802: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2805: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2809: jmp_imm:
	pc += 0x1, opcode= 0x09
0x280e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2811: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2814: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2817: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x281a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x281e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2823: mov_imm:
	regs[5] = 0x8a998f7e, opcode= 0x0a
0x2829: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x282c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x282f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2832: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2835: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2839: jmp_imm:
	pc += 0x1, opcode= 0x09
0x283e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2841: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2844: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2848: jmp_imm:
	pc += 0x1, opcode= 0x09
0x284d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2851: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2856: mov_imm:
	regs[5] = 0xd2522640, opcode= 0x0a
0x285d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2862: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2865: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x09
0x286e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2875: jmp_imm:
	pc += 0x1, opcode= 0x09
0x287a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2880: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2884: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2889: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x288d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2892: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2895: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2899: jmp_imm:
	pc += 0x1, opcode= 0x09
0x289e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x28a2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x28aa: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x28ad: mov_imm:
	regs[5] = 0xd659d4e, opcode= 0x0a
0x28b4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28bc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x28c0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28c5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x28c8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x28cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x28ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x28d1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x28d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x28d7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x28da: mov_imm:
	regs[5] = 0xb95ea58d, opcode= 0x0a
0x28e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28e4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28e9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x28ec: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x28f2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x28f8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x28fb: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x28fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2902: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2907: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x290a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x290d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2911: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2916: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2919: mov_imm:
	regs[5] = 0xe9ee656b, opcode= 0x0a
0x291f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2922: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2925: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2928: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x292b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x292f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2934: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2937: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x293a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x293d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2940: mov_imm:
	regs[5] = 0x26d578b1, opcode= 0x0a
0x2947: jmp_imm:
	pc += 0x1, opcode= 0x09
0x294c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x294f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2952: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2958: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x295e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2961: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2965: jmp_imm:
	pc += 0x1, opcode= 0x09
0x296a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x296d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2970: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2973: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2976: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2979: mov_imm:
	regs[5] = 0xd8da90f0, opcode= 0x0a
0x2980: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2985: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2988: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x298b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x298e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2991: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2994: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2997: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x299b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x29a4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29a9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x29ad: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29b2: mov_imm:
	regs[5] = 0x69e71c59, opcode= 0x0a
0x29b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x29bc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29c1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x29c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29ca: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x29d0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x29d6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x29d9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x29dd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x29e6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x29ee: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x29f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x29f4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x29f7: mov_imm:
	regs[5] = 0x45e51730, opcode= 0x0a
0x29fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a00: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2a03: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2a06: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2a0a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2a16: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a1b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2a1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a21: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2a25: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a2a: mov_imm:
	regs[5] = 0x90ad0a8d, opcode= 0x0a
0x2a30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a33: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2a36: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2a3c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2a42: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2a45: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2a49: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a52: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2a5b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a60: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2a63: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a67: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a6c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2a6f: mov_imm:
	regs[5] = 0x8292160, opcode= 0x0a
0x2a76: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a7e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2a81: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2a84: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2a87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a8b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2a93: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2a96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a99: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2a9c: mov_imm:
	regs[5] = 0xfef45b07, opcode= 0x0a
0x2aa2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2aa6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2aab: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2aae: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2ab4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2aba: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2abd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2ac0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ac4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ac9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2acc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ad0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ad5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ad8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2adc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ae1: mov_imm:
	regs[5] = 0xf486eeb6, opcode= 0x0a
0x2ae8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2aed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2af0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2af3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2af6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2af9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2afc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2aff: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2b02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b05: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2b08: mov_imm:
	regs[5] = 0xa8915c02, opcode= 0x0a
0x2b0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b11: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2b14: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2b1a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2b20: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2b23: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2b26: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2b2c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2b2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b32: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2b35: mov_imm:
	regs[5] = 0x7b27d567, opcode= 0x0a
0x2b3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b3e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2b41: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2b44: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2b47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2b4d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2b51: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b59: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2b5d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b62: mov_imm:
	regs[5] = 0xbbf735ee, opcode= 0x0a
0x2b69: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b6e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b72: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b77: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2b7a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2b81: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b86: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2b8c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2b8f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2b92: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2b98: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2b9b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b9e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2ba1: mov_imm:
	regs[5] = 0x8dff97ca, opcode= 0x0a
0x2ba7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2baa: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2bae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bb3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2bb6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2bba: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bbf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2bc2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2bc5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2bc8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2bcc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bd1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2bd4: mov_imm:
	regs[5] = 0x7b345142, opcode= 0x0a
0x2bdb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2be0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2be3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2be6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2bec: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2bf2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2bf5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2bf8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2bfb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2bfe: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2c01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c04: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2c07: mov_imm:
	regs[5] = 0xefb3243d, opcode= 0x0a
0x2c0e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c16: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2c19: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2c1d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c22: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2c25: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c29: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2c32: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c37: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2c3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c3d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2c40: mov_imm:
	regs[5] = 0x4312bd0a, opcode= 0x0a
0x2c46: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c49: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2c4c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2c53: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c58: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2c5e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2c61: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2c65: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c6a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c6d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2c70: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2c73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c77: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c7c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2c80: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c85: mov_imm:
	regs[5] = 0xa2649fca, opcode= 0x0a
0x2c8b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c8f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c94: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2c97: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2c9b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ca0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2ca3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ca7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2caf: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2cb2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2cb5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2cb9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cbe: mov_imm:
	regs[5] = 0x5a13e7cd, opcode= 0x0a
0x2cc5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ccd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2cd0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2cd7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cdc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2ce2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2ce5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2ce8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ceb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2cee: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2cf2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cf7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2cfa: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2cfe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d03: mov_imm:
	regs[5] = 0xf2eea9bc, opcode= 0x0a
0x2d0a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d0f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d12: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2d16: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d1b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2d1f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d24: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2d27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d2a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2d2d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d34: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d39: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2d3c: mov_imm:
	regs[5] = 0x37a37465, opcode= 0x0a
0x2d42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d45: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2d48: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2d4e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2d55: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d5a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2d5d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2d60: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2d66: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d6c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2d70: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d75: mov_imm:
	regs[5] = 0x9db204b9, opcode= 0x0a
0x2d7c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d84: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2d87: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2d8a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2d8d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d91: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2d99: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d9f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2da3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2da8: mov_imm:
	regs[5] = 0x835a459b, opcode= 0x0a
0x2dae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2db1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2db4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2dba: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2dc1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2dc6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2dc9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2dcd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2dd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2dd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2dd9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2dde: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2de2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2de7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2dea: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2ded: mov_imm:
	regs[5] = 0xf029e767, opcode= 0x0a
0x2df3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2df6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2dfa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2dff: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2e02: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2e05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e09: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2e11: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2e14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e18: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e1d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2e21: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e26: mov_imm:
	regs[5] = 0x8cdad6e6, opcode= 0x0a
0x2e2d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e35: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2e39: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e3e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2e44: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2e4a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2e4d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2e51: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2e5c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2e60: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e69: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e6e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2e71: mov_imm:
	regs[5] = 0xdd3999d0, opcode= 0x0a
0x2e77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e7b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e80: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2e83: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2e86: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2e8a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2e95: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2e98: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e9b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2e9e: mov_imm:
	regs[5] = 0x830aaa9a, opcode= 0x0a
0x2ea5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2eaa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2eae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2eb3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2eb6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2ebc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2ec2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2ec5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2ec9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ece: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ed1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2ed4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ed7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2eda: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2edd: mov_imm:
	regs[5] = 0x69f056f6, opcode= 0x0a
0x2ee3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ee6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2ee9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2eec: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2eef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ef2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2ef5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ef8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2efb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2efe: mov_imm:
	regs[5] = 0xf10903ff, opcode= 0x0a
0x2f04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f07: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2f0a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2f10: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2f16: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2f1a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f1f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2f23: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2f2e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2f31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f35: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f3a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2f3e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f43: mov_imm:
	regs[5] = 0xbe4198a3, opcode= 0x0a
0x2f49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f4c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2f4f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2f53: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f58: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2f5c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f61: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2f67: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2f6b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f74: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f79: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2f7d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f82: mov_imm:
	regs[5] = 0x85f1ac11, opcode= 0x0a
0x2f88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f8b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2f8e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2f95: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f9a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2fa1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fa6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2faa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2faf: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2fb3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fb8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2fbb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2fbe: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2fc1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2fc4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2fc7: mov_imm:
	regs[5] = 0x5326e776, opcode= 0x0a
0x2fcd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2fd0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2fd3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2fd7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fdc: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2fdf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2fe2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2fe5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2fe8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2fec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ff1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2ff4: mov_imm:
	regs[5] = 0xe616c51c, opcode= 0x0a
0x2ffa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ffd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3000: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3006: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x300c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3010: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3015: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x301c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3024: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x302b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3030: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3033: mov_imm:
	regs[5] = 0x6b6b207f, opcode= 0x0a
0x303a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x303f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3042: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3046: jmp_imm:
	pc += 0x1, opcode= 0x09
0x304b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x304e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3054: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3057: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x305b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3063: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3066: mov_imm:
	regs[5] = 0xa03b5919, opcode= 0x0a
0x306c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x306f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3072: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3078: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x307f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3084: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3088: jmp_imm:
	pc += 0x1, opcode= 0x09
0x308d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3090: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3094: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3099: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x309c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x309f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x30a2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x30a5: mov_imm:
	regs[5] = 0x35ef1b2e, opcode= 0x0a
0x30ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30ae: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x30b1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x30b4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x30b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x30bb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x30c4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30c9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x30cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x30cf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x30d2: mov_imm:
	regs[5] = 0x55ec052e, opcode= 0x0a
0x30d9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30e1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x30e4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x30ea: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x30f0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x30f3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x30f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x30f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x30fd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3102: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3105: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3109: jmp_imm:
	pc += 0x1, opcode= 0x09
0x310e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3112: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3117: mov_imm:
	regs[5] = 0x664c66db, opcode= 0x0a
0x311d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3120: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3123: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3127: jmp_imm:
	pc += 0x1, opcode= 0x09
0x312c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3130: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3135: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3138: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x313b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x313e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3141: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3145: jmp_imm:
	pc += 0x1, opcode= 0x09
0x314a: mov_imm:
	regs[5] = 0xc01f7097, opcode= 0x0a
0x3150: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3153: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3157: jmp_imm:
	pc += 0x1, opcode= 0x09
0x315c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3162: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3168: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x316b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x316e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3171: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3174: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3177: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x317a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x317d: mov_imm:
	regs[5] = 0x7670f1a5, opcode= 0x0a
0x3183: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3186: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3189: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x318d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3192: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3195: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3199: jmp_imm:
	pc += 0x1, opcode= 0x09
0x319e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x31a2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31a7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x31aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x31ae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31b3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x31b6: mov_imm:
	regs[5] = 0xf9842fea, opcode= 0x0a
0x31bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x31bf: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x31c2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x31c8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x31ce: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x31d2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31d7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x31da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x31dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x31e0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x31e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x31e6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x31e9: mov_imm:
	regs[5] = 0x8967a916, opcode= 0x0a
0x31f0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x31f8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x31fc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3201: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3204: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3207: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x320a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x320d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3210: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3213: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3217: jmp_imm:
	pc += 0x1, opcode= 0x09
0x321c: mov_imm:
	regs[5] = 0x62d5ca10, opcode= 0x0a
0x3223: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3228: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x322c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3231: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3235: jmp_imm:
	pc += 0x1, opcode= 0x09
0x323a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3240: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3247: jmp_imm:
	pc += 0x1, opcode= 0x09
0x324c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x324f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3252: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3255: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3258: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x325b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x325e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3261: mov_imm:
	regs[5] = 0x910cc1cc, opcode= 0x0a
0x3267: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x326b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3270: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3273: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3277: jmp_imm:
	pc += 0x1, opcode= 0x09
0x327c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x327f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3283: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3288: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x328b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x328e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3291: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3294: mov_imm:
	regs[5] = 0xec4c8fe6, opcode= 0x0a
0x329a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x329d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x32a0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x32a6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x32ac: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x32b0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32b5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x32b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x32bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x32be: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x32c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x32c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32ca: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x32cd: mov_imm:
	regs[5] = 0x8f4ac15c, opcode= 0x0a
0x32d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x32d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32dc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x32e0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32e5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x32e8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x32ec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x32f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x32f8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32fd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3300: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3304: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3309: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x330c: mov_imm:
	regs[5] = 0x2e0cc448, opcode= 0x0a
0x3312: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3316: jmp_imm:
	pc += 0x1, opcode= 0x09
0x331b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x331e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3324: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x332b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3330: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3333: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3336: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3339: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x333c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3340: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3345: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3348: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x334b: mov_imm:
	regs[5] = 0x19fd6f21, opcode= 0x0a
0x3351: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3354: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3357: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x335b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3360: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3363: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3367: jmp_imm:
	pc += 0x1, opcode= 0x09
0x336c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x336f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3372: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3375: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3378: mov_imm:
	regs[5] = 0xbdfdadb1, opcode= 0x0a
0x337f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3384: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3387: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x338a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3390: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3396: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3399: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x339c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x339f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x33a2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x33a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x33a8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x33ac: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33b1: mov_imm:
	regs[5] = 0x46055f20, opcode= 0x0a
0x33b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33c0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x33c3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x33c6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x33c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x33cd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x33d5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x33d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x33db: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x33de: mov_imm:
	regs[5] = 0xe200a33e, opcode= 0x0a
0x33e5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x33ed: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x33f1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33f6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x33fc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3403: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3408: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x340b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x340e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3412: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3417: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x341a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x341d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3420: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3424: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3429: mov_imm:
	regs[5] = 0xa8d23223, opcode= 0x0a
0x3430: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3435: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3438: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x343b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x343e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3441: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3444: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3447: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x344a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x344d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3450: mov_imm:
	regs[5] = 0xa190836, opcode= 0x0a
0x3456: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3459: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x345c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3462: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3469: jmp_imm:
	pc += 0x1, opcode= 0x09
0x346e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3471: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3474: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3478: jmp_imm:
	pc += 0x1, opcode= 0x09
0x347d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3481: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3486: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3489: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x348c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x348f: mov_imm:
	regs[5] = 0x423b69cc, opcode= 0x0a
0x3495: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3498: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x349b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x349e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x34a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x34a5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x34ae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34b3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x34b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34b9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x34bc: mov_imm:
	regs[5] = 0xf48dc66e, opcode= 0x0a
0x34c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34c5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x34c8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x34cf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34d4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x34da: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x34dd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x34e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x34e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x34e6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x34e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34ec: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x34ef: mov_imm:
	regs[5] = 0xc67ff9e2, opcode= 0x0a
0x34f6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34fe: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3501: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3504: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3507: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x350a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x350e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3513: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3516: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3519: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x351c: mov_imm:
	regs[5] = 0xf7f508dd, opcode= 0x0a
0x3522: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3525: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3528: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x352e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3534: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3537: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x353a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x353e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3543: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3546: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3549: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x354c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3550: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3555: mov_imm:
	regs[5] = 0x25e06af1, opcode= 0x0a
0x355c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3561: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3565: jmp_imm:
	pc += 0x1, opcode= 0x09
0x356a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x356e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3573: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3577: jmp_imm:
	pc += 0x1, opcode= 0x09
0x357c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x357f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3582: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3585: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3589: jmp_imm:
	pc += 0x1, opcode= 0x09
0x358e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3592: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3597: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x359a: mov_imm:
	regs[5] = 0xf82577b4, opcode= 0x0a
0x35a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x35a9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x35ac: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x35b2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x35b9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35be: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x35c1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x35c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x35d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35d6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x35d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35dc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x35df: mov_imm:
	regs[5] = 0x1166c89e, opcode= 0x0a
0x35e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x35e8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x35eb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x35ee: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x35f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x35f7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x35fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35fd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3600: mov_imm:
	regs[5] = 0xd675839a, opcode= 0x0a
0x3606: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3609: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x360c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3612: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3618: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x361b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x361e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3622: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3627: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x362a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x362d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3631: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3636: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3639: mov_imm:
	regs[5] = 0xadfebdc3, opcode= 0x0a
0x363f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3642: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3645: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3648: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x364b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x364e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3652: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3657: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x365a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x365e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3663: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3667: jmp_imm:
	pc += 0x1, opcode= 0x09
0x366c: mov_imm:
	regs[5] = 0xe9f510a, opcode= 0x0a
0x3672: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3675: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3679: jmp_imm:
	pc += 0x1, opcode= 0x09
0x367e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3684: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x368a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x368e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3693: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3697: jmp_imm:
	pc += 0x1, opcode= 0x09
0x369c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x36a0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x36a9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36ae: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x36b2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x36ba: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x36be: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36c3: mov_imm:
	regs[5] = 0xcf9e19ee, opcode= 0x0a
0x36c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36cd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36d2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x36d5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x36d8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x36dc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x36e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x36e7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x36ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x36ed: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x36f0: mov_imm:
	regs[5] = 0x7d7a5a83, opcode= 0x0a
0x36f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36f9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x36fc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3703: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3708: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x370e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3712: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3717: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x371a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x371e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3723: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3726: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x372a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x372f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3732: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3735: mov_imm:
	regs[5] = 0xae8b36e1, opcode= 0x0a
0x373b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x373e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3741: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3744: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3748: jmp_imm:
	pc += 0x1, opcode= 0x09
0x374d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3750: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3753: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3756: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3759: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x375c: mov_imm:
	regs[5] = 0xb969a86d, opcode= 0x0a
0x3762: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3765: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3768: mov_imm:
	regs[30] = 0xf1cf71ee, opcode= 0x0a
0x376e: mov_imm:
	regs[31] = 0x98214e5, opcode= 0x0a
0x3774: xor_regs:
	regs[0] ^= regs[30], opcode= 0x03
0x3777: xor_regs:
	regs[1] ^= regs[31], opcode= 0x03
max register index:31
