Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Mon Oct 28 11:17:39 2019
| Host         : caplab12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sseg/mfp_seven_seg/counter16/cnt_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocX_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocX_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocX_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocX_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocX_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocX_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocX_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocY_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocY_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocY_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocY_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocY_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocY_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rojobot/inst/BOTREGIF/LocY_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vta/pixel_column_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vta/pixel_column_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vta/pixel_column_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vta/pixel_column_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vta/pixel_column_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vta/pixel_column_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vta/pixel_column_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vta/pixel_row_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1047 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8711 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.130        0.000                      0                19619        0.038        0.000                      0                19619        3.000        0.000                       0                  8719  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0    {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
clk_virt                {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0_1  {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.130        0.000                      0                18599        0.121        0.000                      0                18599        8.750        0.000                       0                  8461  
  clk_out2_clk_wiz_0          2.669        0.000                      0                  802        0.120        0.000                      0                  802        5.417        0.000                       0                   254  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.132        0.000                      0                18599        0.121        0.000                      0                18599        8.750        0.000                       0                  8461  
  clk_out2_clk_wiz_0_1        2.670        0.000                      0                  802        0.120        0.000                      0                  802        5.417        0.000                       0                   254  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          3.532        0.000                      0                   33        0.118        0.000                      0                   33  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.130        0.000                      0                18599        0.038        0.000                      0                18599  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          3.532        0.000                      0                   33        0.118        0.000                      0                   33  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          2.242        0.000                      0                   37        0.147        0.000                      0                   37  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          2.244        0.000                      0                   37        0.149        0.000                      0                   37  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          2.669        0.000                      0                  802        0.043        0.000                      0                  802  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.130        0.000                      0                18599        0.038        0.000                      0                18599  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        3.534        0.000                      0                   33        0.120        0.000                      0                   33  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        3.534        0.000                      0                   33        0.120        0.000                      0                   33  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        2.242        0.000                      0                   37        0.147        0.000                      0                   37  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        2.669        0.000                      0                  802        0.043        0.000                      0                  802  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        2.244        0.000                      0                   37        0.149        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         13.083        0.000                      0                  123        0.979        0.000                      0                  123  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         13.083        0.000                      0                  123        0.896        0.000                      0                  123  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       13.083        0.000                      0                  123        0.896        0.000                      0                  123  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       13.085        0.000                      0                  123        0.979        0.000                      0                  123  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          1.435        0.000                      0                   80        0.617        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          1.437        0.000                      0                   80        0.619        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        1.435        0.000                      0                   80        0.617        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        1.437        0.000                      0                   80        0.619        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.194ns  (logic 3.608ns (18.797%)  route 15.586ns (81.203%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.377    18.463    mfp_sys/top/cpu/icache/dataram/ram__data_inst3/q_reg[6][4]
    RAMB18_X2Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.766    18.746    mfp_sys/top/cpu/icache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.242    
                         clock uncertainty           -0.083    19.159    
    RAMB18_X2Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.593    mfp_sys/top/cpu/icache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.176ns  (logic 3.608ns (18.815%)  route 15.568ns (81.185%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.359    18.444    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/q_reg[6][4]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.754    18.734    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.083    19.147    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.581    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                         -18.444    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.097ns  (logic 3.608ns (18.893%)  route 15.489ns (81.107%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.279    18.365    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X1Y16         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.718    18.698    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y16         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.083    19.111    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.545    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.545    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.097ns  (logic 3.608ns (18.893%)  route 15.489ns (81.107%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.279    18.365    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X1Y17         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.718    18.698    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y17         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.083    19.111    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.545    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.545    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.024ns  (logic 3.608ns (18.965%)  route 15.416ns (81.035%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.207    18.293    mfp_sys/top/cpu/icache/dataram/ram__data_inst0/q_reg[6][4]
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.715    18.695    mfp_sys/top/cpu/icache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.083    19.108    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.542    mfp_sys/top/cpu/icache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                         -18.293    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.024ns  (logic 3.608ns (18.965%)  route 15.416ns (81.035%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.207    18.293    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/q_reg[6][4]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.715    18.695    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.083    19.108    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.542    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                         -18.293    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.949ns  (logic 3.682ns (19.431%)  route 15.267ns (80.569%))
  Logic Levels:           21  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=8)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.967    12.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X27Y36         LUT2 (Prop_lut2_I0_O)        0.124    12.760 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.687    13.447    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.124    13.571 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_4__9/O
                         net (fo=9, routed)           1.142    14.714    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_4
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.150    14.864 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.798    15.662    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.322    15.984 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.801    16.785    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y35          LUT5 (Prop_lut5_I3_O)        0.326    17.111 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           1.107    18.218    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][5]
    RAMB18_X0Y18         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.735    18.715    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X0Y18         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.283    
                         clock uncertainty           -0.083    19.200    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.634    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.949ns  (logic 3.682ns (19.431%)  route 15.267ns (80.569%))
  Logic Levels:           21  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=8)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.967    12.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X27Y36         LUT2 (Prop_lut2_I0_O)        0.124    12.760 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.687    13.447    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.124    13.571 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_4__9/O
                         net (fo=9, routed)           1.142    14.714    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_4
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.150    14.864 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.798    15.662    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.322    15.984 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.801    16.785    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y35          LUT5 (Prop_lut5_I3_O)        0.326    17.111 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           1.107    18.218    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][5]
    RAMB18_X0Y19         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.735    18.715    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y19         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.283    
                         clock uncertainty           -0.083    19.200    
    RAMB18_X0Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.634    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.813ns  (logic 3.608ns (19.178%)  route 15.205ns (80.822%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          0.996    18.082    mfp_sys/top/cpu/icache/dataram/ram__data_inst2/q_reg[6][4]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/icache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.530    mfp_sys/top/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -18.082    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.813ns  (logic 3.608ns (19.178%)  route 15.205ns (80.822%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          0.996    18.082    mfp_sys/top/cpu/icache/dataram/ram__data_inst6/q_reg[6][4]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/icache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.530    mfp_sys/top/cpu/icache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -18.082    
  -------------------------------------------------------------------
                         slack                                  0.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 debounce/shift_swtch9_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X63Y10         FDRE                                         r  debounce/shift_swtch9_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  debounce/shift_swtch9_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.322    debounce/shift_swtch9[2]
    SLICE_X62Y10         LUT5 (Prop_lut5_I1_O)        0.045    -0.277 r  debounce/swtch_db[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    debounce/swtch_db[9]_i_1_n_0
    SLICE_X62Y10         FDRE                                         r  debounce/swtch_db_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    debounce/clk_out1
    SLICE_X62Y10         FDRE                                         r  debounce/swtch_db_reg[9]/C
                         clock pessimism              0.248    -0.519    
    SLICE_X62Y10         FDRE (Hold_fdre_C_D)         0.120    -0.399    debounce/swtch_db_reg[9]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.501%)  route 0.295ns (58.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/Q
                         net (fo=1, routed)           0.295    -0.075    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg_n_0_[21]
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.030 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q[21]_i_1__51/O
                         net (fo=1, routed)           0.000    -0.030    mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/HRDATA_reg[31][21]
    SLICE_X56Y16         FDRE                                         r  mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.898    -0.775    mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X56Y16         FDRE                                         r  mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/q_reg[21]/C
                         clock pessimism              0.501    -0.275    
    SLICE_X56Y16         FDRE (Hold_fdre_C_D)         0.120    -0.155    mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.527%)  route 0.225ns (61.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.654    -0.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X72Y4          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/Q
                         net (fo=30, routed)          0.225    -0.144    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[15]
    RAMB36_X2Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.972    -0.701    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
                         clock pessimism              0.250    -0.451    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.271    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.102%)  route 0.229ns (61.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.654    -0.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X72Y4          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__2/Q
                         net (fo=17, routed)          0.229    -0.140    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[1]
    RAMB36_X2Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.971    -0.702    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X2Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
                         clock pessimism              0.250    -0.452    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.269    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.634    -0.530    mfp_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/clk_out1
    SLICE_X31Y34         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[31]_0[10]
    SLICE_X30Y34         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/clk_out1
    SLICE_X30Y34         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.251    -0.517    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.085    -0.432    mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X32Y10         FDRE                                         r  debounce/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.333    debounce/shift_pb2[3]
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.045    -0.288 r  debounce/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    debounce/pbtn_db[2]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  debounce/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    debounce/clk_out1
    SLICE_X33Y10         FDRE                                         r  debounce/pbtn_db_reg[2]/C
                         clock pessimism              0.249    -0.515    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.091    -0.424    debounce/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X36Y9          FDRE                                         r  debounce/shift_pb5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/shift_pb5_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.333    debounce/shift_pb5[3]
    SLICE_X37Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.288 r  debounce/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    debounce/pbtn_db[5]_i_1_n_0
    SLICE_X37Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    debounce/clk_out1
    SLICE_X37Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
                         clock pessimism              0.249    -0.515    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.091    -0.424    debounce/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.633    -0.531    debounce/clk_out1
    SLICE_X40Y9          FDRE                                         r  debounce/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.336    debounce/shift_swtch0[3]
    SLICE_X41Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.291 r  debounce/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    debounce/swtch_db[0]_i_1_n_0
    SLICE_X41Y9          FDRE                                         r  debounce/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.909    -0.764    debounce/clk_out1
    SLICE_X41Y9          FDRE                                         r  debounce/swtch_db_reg[0]/C
                         clock pessimism              0.247    -0.518    
    SLICE_X41Y9          FDRE (Hold_fdre_C_D)         0.091    -0.427    debounce/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.635    -0.529    debounce/clk_out1
    SLICE_X36Y10         FDRE                                         r  debounce/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  debounce/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.334    debounce/shift_swtch11[3]
    SLICE_X37Y10         LUT5 (Prop_lut5_I0_O)        0.045    -0.289 r  debounce/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    debounce/swtch_db[11]_i_1_n_0
    SLICE_X37Y10         FDRE                                         r  debounce/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.909    -0.764    debounce/clk_out1
    SLICE_X37Y10         FDRE                                         r  debounce/swtch_db_reg[11]/C
                         clock pessimism              0.249    -0.516    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.091    -0.425    debounce/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.637    -0.527    debounce/clk_out1
    SLICE_X32Y9          FDRE                                         r  debounce/shift_swtch3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  debounce/shift_swtch3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.332    debounce/shift_swtch3[3]
    SLICE_X33Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.287 r  debounce/swtch_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    debounce/swtch_db[3]_i_1_n_0
    SLICE_X33Y9          FDRE                                         r  debounce/swtch_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    debounce/clk_out1
    SLICE_X33Y9          FDRE                                         r  debounce/swtch_db_reg[3]/C
                         clock pessimism              0.249    -0.514    
    SLICE_X33Y9          FDRE (Hold_fdre_C_D)         0.091    -0.423    debounce/swtch_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y17     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y2      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y3      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y28     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y28     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y27     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y27     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y28     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y28     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y28     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y28     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y27     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y27     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y28     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y28     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 0.696ns (7.308%)  route 8.828ns (92.692%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 11.833 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.116     1.421 r  icon1/orientation0_i_5/O
                         net (fo=16, routed)          7.376     8.797    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.520    11.833    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.313    
                         clock uncertainty           -0.078    12.236    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.770    11.466    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.466    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 0.696ns (7.457%)  route 8.637ns (92.543%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 11.827 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.116     1.421 r  icon1/orientation0_i_5/O
                         net (fo=16, routed)          7.184     8.606    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.514    11.827    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.480    12.307    
                         clock uncertainty           -0.078    12.230    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.770    11.460    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 0.704ns (7.476%)  route 8.713ns (92.524%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 11.827 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT3 (Prop_lut3_I1_O)        0.124     1.429 r  icon1/orientation0_i_6/O
                         net (fo=16, routed)          7.260     8.689    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.514    11.827    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.480    12.307    
                         clock uncertainty           -0.078    12.230    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    11.664    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.419ns  (logic 0.704ns (7.475%)  route 8.715ns (92.525%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 11.833 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT3 (Prop_lut3_I1_O)        0.124     1.429 r  icon1/orientation0_i_6/O
                         net (fo=16, routed)          7.262     8.691    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.520    11.833    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.313    
                         clock uncertainty           -0.078    12.236    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.670    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 vta/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 0.730ns (8.036%)  route 8.354ns (91.964%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 11.827 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.810    -0.730    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  vta/pixel_row_reg[2]/Q
                         net (fo=9, routed)           0.850     0.577    icon1/pixel_row[2]
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.701 r  icon1/orientation0_i_9/O
                         net (fo=2, routed)           0.452     1.153    icon1/orientation0_i_9_n_0
    SLICE_X42Y5          LUT3 (Prop_lut3_I1_O)        0.150     1.303 r  icon1/orientation0_i_2/O
                         net (fo=16, routed)          7.052     8.355    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.514    11.827    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.480    12.307    
                         clock uncertainty           -0.078    12.230    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.770    11.460    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 vta/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 0.730ns (8.034%)  route 8.356ns (91.966%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 11.833 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.810    -0.730    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  vta/pixel_row_reg[2]/Q
                         net (fo=9, routed)           0.850     0.577    icon1/pixel_row[2]
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.701 r  icon1/orientation0_i_9/O
                         net (fo=2, routed)           0.452     1.153    icon1/orientation0_i_9_n_0
    SLICE_X42Y5          LUT3 (Prop_lut3_I1_O)        0.150     1.303 r  icon1/orientation0_i_2/O
                         net (fo=16, routed)          7.054     8.356    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.520    11.833    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.313    
                         clock uncertainty           -0.078    12.236    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.770    11.466    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.466    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.696ns (8.216%)  route 7.775ns (91.784%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 11.867 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.116     1.421 r  icon1/orientation0_i_5/O
                         net (fo=16, routed)          6.323     7.744    icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y26         RAMB18E1                                     r  icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.555    11.867    icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.487    12.355    
                         clock uncertainty           -0.078    12.277    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.770    11.507    icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.507    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.696ns (8.216%)  route 7.775ns (91.784%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 11.867 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.116     1.421 r  icon1/orientation0_i_5/O
                         net (fo=16, routed)          6.323     7.744    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y27         RAMB18E1                                     r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.555    11.867    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y27         RAMB18E1                                     r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.487    12.355    
                         clock uncertainty           -0.078    12.277    
    RAMB18_X0Y27         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.770    11.507    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.507    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 3.310ns (37.027%)  route 5.629ns (62.973%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 11.982 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.701     3.463    rojobot/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X58Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.609 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.170     4.779    rojobot/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.354     5.133 f  rojobot/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          2.124     7.257    rojobot/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X49Y5          LUT5 (Prop_lut5_I3_O)        0.356     7.613 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.634     8.247    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X52Y5          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.669    11.982    rojobot/inst/BOTREGIF/clk_in
    SLICE_X52Y5          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.568    12.550    
                         clock uncertainty           -0.078    12.472    
    SLICE_X52Y5          FDCE (Setup_fdce_C_CE)      -0.407    12.065    rojobot/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 vta/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.552ns  (logic 0.704ns (8.232%)  route 7.848ns (91.768%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 11.827 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.810    -0.730    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  vta/pixel_row_reg[2]/Q
                         net (fo=9, routed)           0.850     0.577    icon1/pixel_row[2]
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.701 r  icon1/orientation0_i_9/O
                         net (fo=2, routed)           0.452     1.153    icon1/orientation0_i_9_n_0
    SLICE_X42Y5          LUT5 (Prop_lut5_I2_O)        0.124     1.277 r  icon1/orientation0_i_1/O
                         net (fo=16, routed)          6.546     7.822    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.514    11.827    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.480    12.307    
                         clock uncertainty           -0.078    12.230    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    11.664    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  3.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.632    -0.532    rojobot/inst/BOTCPU/clk_in
    SLICE_X61Y4          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.139    -0.251    rojobot/inst/BOTCPU/stack_ram_high/DIC0
    SLICE_X60Y3          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X60Y3          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.251    -0.516    
    SLICE_X60Y3          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.372    rojobot/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[7].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.632    -0.532    rojobot/inst/BOTCPU/clk_in
    SLICE_X61Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[7].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  rojobot/inst/BOTCPU/address_loop[7].pc_flop/Q
                         net (fo=3, routed)           0.122    -0.269    rojobot/inst/BOTCPU/stack_ram_high/DIB1
    SLICE_X60Y3          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X60Y3          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.248    -0.519    
    SLICE_X60Y3          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.395    rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (50.999%)  route 0.135ns (49.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.632    -0.532    rojobot/inst/BOTCPU/clk_in
    SLICE_X61Y4          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.135    -0.255    rojobot/inst/BOTCPU/stack_ram_high/DID1
    SLICE_X60Y3          RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X60Y3          RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.251    -0.516    
    SLICE_X60Y3          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.395    rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  rojobot/inst/BOTREGIF/MapY_reg[1]/Q
                         net (fo=1, routed)           0.216    -0.149    world_map/addra[8]
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.950    -0.723    world_map/clka
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.472    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.289    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.903%)  route 0.218ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  rojobot/inst/BOTREGIF/MapY_reg[4]/Q
                         net (fo=1, routed)           0.218    -0.147    world_map/addra[11]
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.950    -0.723    world_map/clka
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.472    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.289    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.903%)  route 0.218ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  rojobot/inst/BOTREGIF/MapY_reg[6]/Q
                         net (fo=1, routed)           0.218    -0.147    world_map/addra[13]
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.950    -0.723    world_map/clka
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.472    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.289    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.852%)  route 0.219ns (57.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  rojobot/inst/BOTREGIF/MapY_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.147    world_map/addra[7]
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.950    -0.723    world_map/clka
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.472    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.289    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.758%)  route 0.308ns (65.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.633    -0.531    rojobot/inst/BOTCPU/clk_in
    SLICE_X60Y0          FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.059    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.908    -0.765    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.251    -0.515    
    SLICE_X60Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.205    rojobot/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.758%)  route 0.308ns (65.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.633    -0.531    rojobot/inst/BOTCPU/clk_in
    SLICE_X60Y0          FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.059    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.908    -0.765    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.251    -0.515    
    SLICE_X60Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.205    rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.758%)  route 0.308ns (65.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.633    -0.531    rojobot/inst/BOTCPU/clk_in
    SLICE_X60Y0          FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.059    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.908    -0.765    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.251    -0.515    
    SLICE_X60Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.205    rojobot/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y50     icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y50     icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y8      icon1/orientation135/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y8      icon1/orientation135/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y24     icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y24     icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y26     icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y26     icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y18     icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y18     icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y3      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y3      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y3      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y3      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y4      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y4      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y4      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y4      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X58Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X58Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y3      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y3      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y3      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y3      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y4      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y4      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y4      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y4      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X58Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X58Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.194ns  (logic 3.608ns (18.797%)  route 15.586ns (81.203%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.377    18.463    mfp_sys/top/cpu/icache/dataram/ram__data_inst3/q_reg[6][4]
    RAMB18_X2Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.766    18.746    mfp_sys/top/cpu/icache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.242    
                         clock uncertainty           -0.081    19.160    
    RAMB18_X2Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.594    mfp_sys/top/cpu/icache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.176ns  (logic 3.608ns (18.815%)  route 15.568ns (81.185%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.359    18.444    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/q_reg[6][4]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.754    18.734    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.081    19.148    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.582    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.582    
                         arrival time                         -18.444    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.097ns  (logic 3.608ns (18.893%)  route 15.489ns (81.107%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.279    18.365    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X1Y16         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.718    18.698    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y16         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.081    19.112    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.546    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.546    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.097ns  (logic 3.608ns (18.893%)  route 15.489ns (81.107%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.279    18.365    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X1Y17         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.718    18.698    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y17         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.081    19.112    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.546    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.546    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.024ns  (logic 3.608ns (18.965%)  route 15.416ns (81.035%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.207    18.293    mfp_sys/top/cpu/icache/dataram/ram__data_inst0/q_reg[6][4]
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.715    18.695    mfp_sys/top/cpu/icache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.081    19.109    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.543    mfp_sys/top/cpu/icache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.543    
                         arrival time                         -18.293    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.024ns  (logic 3.608ns (18.965%)  route 15.416ns (81.035%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.207    18.293    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/q_reg[6][4]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.715    18.695    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.081    19.109    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.543    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.543    
                         arrival time                         -18.293    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.949ns  (logic 3.682ns (19.431%)  route 15.267ns (80.569%))
  Logic Levels:           21  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=8)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.967    12.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X27Y36         LUT2 (Prop_lut2_I0_O)        0.124    12.760 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.687    13.447    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.124    13.571 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_4__9/O
                         net (fo=9, routed)           1.142    14.714    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_4
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.150    14.864 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.798    15.662    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.322    15.984 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.801    16.785    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y35          LUT5 (Prop_lut5_I3_O)        0.326    17.111 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           1.107    18.218    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][5]
    RAMB18_X0Y18         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.735    18.715    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X0Y18         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.283    
                         clock uncertainty           -0.081    19.201    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.635    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.635    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.949ns  (logic 3.682ns (19.431%)  route 15.267ns (80.569%))
  Logic Levels:           21  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=8)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.967    12.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X27Y36         LUT2 (Prop_lut2_I0_O)        0.124    12.760 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.687    13.447    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.124    13.571 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_4__9/O
                         net (fo=9, routed)           1.142    14.714    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_4
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.150    14.864 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.798    15.662    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.322    15.984 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.801    16.785    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y35          LUT5 (Prop_lut5_I3_O)        0.326    17.111 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           1.107    18.218    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][5]
    RAMB18_X0Y19         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.735    18.715    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y19         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.283    
                         clock uncertainty           -0.081    19.201    
    RAMB18_X0Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.635    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.635    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.813ns  (logic 3.608ns (19.178%)  route 15.205ns (80.822%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          0.996    18.082    mfp_sys/top/cpu/icache/dataram/ram__data_inst2/q_reg[6][4]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/icache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.081    19.097    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.531    mfp_sys/top/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                         -18.082    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.813ns  (logic 3.608ns (19.178%)  route 15.205ns (80.822%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          0.996    18.082    mfp_sys/top/cpu/icache/dataram/ram__data_inst6/q_reg[6][4]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/icache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.081    19.097    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.531    mfp_sys/top/cpu/icache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                         -18.082    
  -------------------------------------------------------------------
                         slack                                  0.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 debounce/shift_swtch9_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X63Y10         FDRE                                         r  debounce/shift_swtch9_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  debounce/shift_swtch9_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.322    debounce/shift_swtch9[2]
    SLICE_X62Y10         LUT5 (Prop_lut5_I1_O)        0.045    -0.277 r  debounce/swtch_db[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    debounce/swtch_db[9]_i_1_n_0
    SLICE_X62Y10         FDRE                                         r  debounce/swtch_db_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    debounce/clk_out1
    SLICE_X62Y10         FDRE                                         r  debounce/swtch_db_reg[9]/C
                         clock pessimism              0.248    -0.519    
    SLICE_X62Y10         FDRE (Hold_fdre_C_D)         0.120    -0.399    debounce/swtch_db_reg[9]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.501%)  route 0.295ns (58.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/Q
                         net (fo=1, routed)           0.295    -0.075    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg_n_0_[21]
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.030 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q[21]_i_1__51/O
                         net (fo=1, routed)           0.000    -0.030    mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/HRDATA_reg[31][21]
    SLICE_X56Y16         FDRE                                         r  mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.898    -0.775    mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X56Y16         FDRE                                         r  mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/q_reg[21]/C
                         clock pessimism              0.501    -0.275    
    SLICE_X56Y16         FDRE (Hold_fdre_C_D)         0.120    -0.155    mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.527%)  route 0.225ns (61.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.654    -0.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X72Y4          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/Q
                         net (fo=30, routed)          0.225    -0.144    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[15]
    RAMB36_X2Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.972    -0.701    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
                         clock pessimism              0.250    -0.451    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.271    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.102%)  route 0.229ns (61.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.654    -0.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X72Y4          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__2/Q
                         net (fo=17, routed)          0.229    -0.140    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[1]
    RAMB36_X2Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.971    -0.702    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X2Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
                         clock pessimism              0.250    -0.452    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.269    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.634    -0.530    mfp_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/clk_out1
    SLICE_X31Y34         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[31]_0[10]
    SLICE_X30Y34         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/clk_out1
    SLICE_X30Y34         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.251    -0.517    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.085    -0.432    mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X32Y10         FDRE                                         r  debounce/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.333    debounce/shift_pb2[3]
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.045    -0.288 r  debounce/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    debounce/pbtn_db[2]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  debounce/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    debounce/clk_out1
    SLICE_X33Y10         FDRE                                         r  debounce/pbtn_db_reg[2]/C
                         clock pessimism              0.249    -0.515    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.091    -0.424    debounce/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X36Y9          FDRE                                         r  debounce/shift_pb5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/shift_pb5_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.333    debounce/shift_pb5[3]
    SLICE_X37Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.288 r  debounce/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    debounce/pbtn_db[5]_i_1_n_0
    SLICE_X37Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    debounce/clk_out1
    SLICE_X37Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
                         clock pessimism              0.249    -0.515    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.091    -0.424    debounce/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.633    -0.531    debounce/clk_out1
    SLICE_X40Y9          FDRE                                         r  debounce/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.336    debounce/shift_swtch0[3]
    SLICE_X41Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.291 r  debounce/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    debounce/swtch_db[0]_i_1_n_0
    SLICE_X41Y9          FDRE                                         r  debounce/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.909    -0.764    debounce/clk_out1
    SLICE_X41Y9          FDRE                                         r  debounce/swtch_db_reg[0]/C
                         clock pessimism              0.247    -0.518    
    SLICE_X41Y9          FDRE (Hold_fdre_C_D)         0.091    -0.427    debounce/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.635    -0.529    debounce/clk_out1
    SLICE_X36Y10         FDRE                                         r  debounce/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  debounce/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.334    debounce/shift_swtch11[3]
    SLICE_X37Y10         LUT5 (Prop_lut5_I0_O)        0.045    -0.289 r  debounce/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    debounce/swtch_db[11]_i_1_n_0
    SLICE_X37Y10         FDRE                                         r  debounce/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.909    -0.764    debounce/clk_out1
    SLICE_X37Y10         FDRE                                         r  debounce/swtch_db_reg[11]/C
                         clock pessimism              0.249    -0.516    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.091    -0.425    debounce/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.637    -0.527    debounce/clk_out1
    SLICE_X32Y9          FDRE                                         r  debounce/shift_swtch3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  debounce/shift_swtch3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.332    debounce/shift_swtch3[3]
    SLICE_X33Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.287 r  debounce/swtch_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    debounce/swtch_db[3]_i_1_n_0
    SLICE_X33Y9          FDRE                                         r  debounce/swtch_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    debounce/clk_out1
    SLICE_X33Y9          FDRE                                         r  debounce/swtch_db_reg[3]/C
                         clock pessimism              0.249    -0.514    
    SLICE_X33Y9          FDRE (Hold_fdre_C_D)         0.091    -0.423    debounce/swtch_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y17     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y2      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y3      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y28     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y28     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y27     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y27     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y28     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y28     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y28     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y28     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y29     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y27     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y27     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y28     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y28     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.670ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 0.696ns (7.308%)  route 8.828ns (92.692%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 11.833 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.116     1.421 r  icon1/orientation0_i_5/O
                         net (fo=16, routed)          7.376     8.797    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.520    11.833    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.313    
                         clock uncertainty           -0.076    12.237    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.770    11.467    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.467    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  2.670    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 0.696ns (7.457%)  route 8.637ns (92.543%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 11.827 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.116     1.421 r  icon1/orientation0_i_5/O
                         net (fo=16, routed)          7.184     8.606    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.514    11.827    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.480    12.307    
                         clock uncertainty           -0.076    12.231    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.770    11.461    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.461    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 0.704ns (7.476%)  route 8.713ns (92.524%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 11.827 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT3 (Prop_lut3_I1_O)        0.124     1.429 r  icon1/orientation0_i_6/O
                         net (fo=16, routed)          7.260     8.689    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.514    11.827    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.480    12.307    
                         clock uncertainty           -0.076    12.231    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    11.665    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.419ns  (logic 0.704ns (7.475%)  route 8.715ns (92.525%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 11.833 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT3 (Prop_lut3_I1_O)        0.124     1.429 r  icon1/orientation0_i_6/O
                         net (fo=16, routed)          7.262     8.691    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.520    11.833    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.313    
                         clock uncertainty           -0.076    12.237    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.671    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.671    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 vta/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 0.730ns (8.036%)  route 8.354ns (91.964%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 11.827 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.810    -0.730    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  vta/pixel_row_reg[2]/Q
                         net (fo=9, routed)           0.850     0.577    icon1/pixel_row[2]
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.701 r  icon1/orientation0_i_9/O
                         net (fo=2, routed)           0.452     1.153    icon1/orientation0_i_9_n_0
    SLICE_X42Y5          LUT3 (Prop_lut3_I1_O)        0.150     1.303 r  icon1/orientation0_i_2/O
                         net (fo=16, routed)          7.052     8.355    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.514    11.827    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.480    12.307    
                         clock uncertainty           -0.076    12.231    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.770    11.461    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.461    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 vta/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 0.730ns (8.034%)  route 8.356ns (91.966%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 11.833 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.810    -0.730    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  vta/pixel_row_reg[2]/Q
                         net (fo=9, routed)           0.850     0.577    icon1/pixel_row[2]
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.701 r  icon1/orientation0_i_9/O
                         net (fo=2, routed)           0.452     1.153    icon1/orientation0_i_9_n_0
    SLICE_X42Y5          LUT3 (Prop_lut3_I1_O)        0.150     1.303 r  icon1/orientation0_i_2/O
                         net (fo=16, routed)          7.054     8.356    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.520    11.833    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.313    
                         clock uncertainty           -0.076    12.237    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.770    11.467    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.467    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.696ns (8.216%)  route 7.775ns (91.784%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 11.867 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.116     1.421 r  icon1/orientation0_i_5/O
                         net (fo=16, routed)          6.323     7.744    icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y26         RAMB18E1                                     r  icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.555    11.867    icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.487    12.355    
                         clock uncertainty           -0.076    12.279    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.770    11.509    icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.509    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.696ns (8.216%)  route 7.775ns (91.784%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 11.867 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.116     1.421 r  icon1/orientation0_i_5/O
                         net (fo=16, routed)          6.323     7.744    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y27         RAMB18E1                                     r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.555    11.867    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y27         RAMB18E1                                     r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.487    12.355    
                         clock uncertainty           -0.076    12.279    
    RAMB18_X0Y27         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.770    11.509    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.509    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 3.310ns (37.027%)  route 5.629ns (62.973%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 11.982 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.701     3.463    rojobot/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X58Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.609 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.170     4.779    rojobot/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.354     5.133 f  rojobot/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          2.124     7.257    rojobot/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X49Y5          LUT5 (Prop_lut5_I3_O)        0.356     7.613 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.634     8.247    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X52Y5          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.669    11.982    rojobot/inst/BOTREGIF/clk_in
    SLICE_X52Y5          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.568    12.550    
                         clock uncertainty           -0.076    12.473    
    SLICE_X52Y5          FDCE (Setup_fdce_C_CE)      -0.407    12.066    rojobot/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 vta/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.552ns  (logic 0.704ns (8.232%)  route 7.848ns (91.768%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 11.827 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.810    -0.730    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  vta/pixel_row_reg[2]/Q
                         net (fo=9, routed)           0.850     0.577    icon1/pixel_row[2]
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.701 r  icon1/orientation0_i_9/O
                         net (fo=2, routed)           0.452     1.153    icon1/orientation0_i_9_n_0
    SLICE_X42Y5          LUT5 (Prop_lut5_I2_O)        0.124     1.277 r  icon1/orientation0_i_1/O
                         net (fo=16, routed)          6.546     7.822    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.514    11.827    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.480    12.307    
                         clock uncertainty           -0.076    12.231    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    11.665    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  3.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.632    -0.532    rojobot/inst/BOTCPU/clk_in
    SLICE_X61Y4          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.139    -0.251    rojobot/inst/BOTCPU/stack_ram_high/DIC0
    SLICE_X60Y3          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X60Y3          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.251    -0.516    
    SLICE_X60Y3          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.372    rojobot/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[7].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.632    -0.532    rojobot/inst/BOTCPU/clk_in
    SLICE_X61Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[7].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  rojobot/inst/BOTCPU/address_loop[7].pc_flop/Q
                         net (fo=3, routed)           0.122    -0.269    rojobot/inst/BOTCPU/stack_ram_high/DIB1
    SLICE_X60Y3          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X60Y3          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.248    -0.519    
    SLICE_X60Y3          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.395    rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (50.999%)  route 0.135ns (49.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.632    -0.532    rojobot/inst/BOTCPU/clk_in
    SLICE_X61Y4          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.135    -0.255    rojobot/inst/BOTCPU/stack_ram_high/DID1
    SLICE_X60Y3          RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X60Y3          RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.251    -0.516    
    SLICE_X60Y3          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.395    rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  rojobot/inst/BOTREGIF/MapY_reg[1]/Q
                         net (fo=1, routed)           0.216    -0.149    world_map/addra[8]
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.950    -0.723    world_map/clka
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.472    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.289    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.903%)  route 0.218ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  rojobot/inst/BOTREGIF/MapY_reg[4]/Q
                         net (fo=1, routed)           0.218    -0.147    world_map/addra[11]
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.950    -0.723    world_map/clka
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.472    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.289    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.903%)  route 0.218ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  rojobot/inst/BOTREGIF/MapY_reg[6]/Q
                         net (fo=1, routed)           0.218    -0.147    world_map/addra[13]
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.950    -0.723    world_map/clka
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.472    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.289    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.852%)  route 0.219ns (57.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  rojobot/inst/BOTREGIF/MapY_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.147    world_map/addra[7]
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.950    -0.723    world_map/clka
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.472    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.289    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.758%)  route 0.308ns (65.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.633    -0.531    rojobot/inst/BOTCPU/clk_in
    SLICE_X60Y0          FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.059    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.908    -0.765    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.251    -0.515    
    SLICE_X60Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.205    rojobot/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.758%)  route 0.308ns (65.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.633    -0.531    rojobot/inst/BOTCPU/clk_in
    SLICE_X60Y0          FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.059    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.908    -0.765    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.251    -0.515    
    SLICE_X60Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.205    rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.758%)  route 0.308ns (65.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.633    -0.531    rojobot/inst/BOTCPU/clk_in
    SLICE_X60Y0          FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.059    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.908    -0.765    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.251    -0.515    
    SLICE_X60Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.205    rojobot/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y50     icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y50     icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y8      icon1/orientation135/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y8      icon1/orientation135/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y24     icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y24     icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y26     icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y26     icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y18     icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y18     icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y3      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y3      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y3      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y3      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y4      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y4      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y4      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y4      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X58Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X58Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y3      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y3      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y3      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y3      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y4      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y4      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y4      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X56Y4      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X58Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X58Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.744ns  (logic 0.890ns (32.437%)  route 1.854ns (67.563%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojobot/inst/BOTREGIF/clk_in
    SLICE_X50Y6          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDCE (Prop_fdce_C_Q)         0.518    13.117 r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=3, routed)           1.107    14.224    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    14.348 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3/O
                         net (fo=1, routed)           0.263    14.611    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.735 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.484    15.218    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.342 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.342    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][0]
    SLICE_X51Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X51Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.203    18.845    
    SLICE_X51Y10         FDCE (Setup_fdce_C_D)        0.029    18.874    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.874    
                         arrival time                         -15.342    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.612ns  (logic 0.580ns (22.209%)  route 2.032ns (77.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 12.591 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.797    12.591    rojobot/inst/BOTREGIF/clk_in
    SLICE_X52Y7          FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDCE (Prop_fdce_C_Q)         0.456    13.047 r  rojobot/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           2.032    15.078    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.124    15.202 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    15.202    mfp_sys_n_1
    SLICE_X52Y9          FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.667    18.646    clk_out1
    SLICE_X52Y9          FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.395    19.042    
                         clock uncertainty           -0.203    18.838    
    SLICE_X52Y9          FDRE (Setup_fdre_C_D)        0.029    18.867    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         18.867    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.560ns  (logic 0.580ns (22.656%)  route 1.980ns (77.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojobot/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=2, routed)           1.980    15.036    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X50Y8          LUT5 (Prop_lut5_I2_O)        0.124    15.160 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    15.160    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][27]
    SLICE_X50Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.203    18.846    
    SLICE_X50Y8          FDCE (Setup_fdce_C_D)        0.079    18.925    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -15.160    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.374ns  (logic 0.642ns (27.042%)  route 1.732ns (72.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojobot/inst/BOTREGIF/clk_in
    SLICE_X50Y6          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDCE (Prop_fdce_C_Q)         0.518    13.117 r  rojobot/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=2, routed)           1.732    14.849    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X50Y9          LUT5 (Prop_lut5_I2_O)        0.124    14.973 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000    14.973    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][29]
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.203    18.845    
    SLICE_X50Y9          FDCE (Setup_fdce_C_D)        0.079    18.924    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         18.924    
                         arrival time                         -14.973    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.271ns  (logic 0.718ns (31.622%)  route 1.553ns (68.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojobot/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           1.553    14.571    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.299    14.870 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    14.870    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][13]
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.203    18.847    
    SLICE_X47Y9          FDCE (Setup_fdce_C_D)        0.031    18.878    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         18.878    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.309ns  (logic 0.580ns (25.122%)  route 1.729ns (74.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           1.729    14.784    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X46Y8          LUT6 (Prop_lut6_I5_O)        0.124    14.908 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000    14.908    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][7]
    SLICE_X46Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.395    19.052    
                         clock uncertainty           -0.203    18.848    
    SLICE_X46Y8          FDCE (Setup_fdce_C_D)        0.077    18.925    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.302ns  (logic 0.715ns (31.062%)  route 1.587ns (68.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojobot/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=2, routed)           1.587    14.605    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X50Y9          LUT5 (Prop_lut5_I2_O)        0.296    14.901 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000    14.901    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][19]
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.203    18.845    
    SLICE_X50Y9          FDCE (Setup_fdce_C_D)        0.077    18.922    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         18.922    
                         arrival time                         -14.901    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.032ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.294ns  (logic 0.716ns (31.209%)  route 1.578ns (68.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojobot/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=2, routed)           1.578    14.597    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X50Y8          LUT5 (Prop_lut5_I2_O)        0.297    14.894 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    14.894    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][20]
    SLICE_X50Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.203    18.846    
    SLICE_X50Y8          FDCE (Setup_fdce_C_D)        0.079    18.925    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -14.894    
  -------------------------------------------------------------------
                         slack                                  4.032    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.851%)  route 1.664ns (74.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 12.601 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.807    12.601    rojobot/inst/BOTREGIF/clk_in
    SLICE_X44Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.456    13.057 r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=3, routed)           1.664    14.720    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X44Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.844 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    14.844    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][1]
    SLICE_X44Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.678    18.657    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.053    
                         clock uncertainty           -0.203    18.849    
    SLICE_X44Y10         FDCE (Setup_fdce_C_D)        0.029    18.878    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.878    
                         arrival time                         -14.844    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.217ns  (logic 0.642ns (28.962%)  route 1.575ns (71.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojobot/inst/BOTREGIF/clk_in
    SLICE_X50Y6          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDCE (Prop_fdce_C_Q)         0.518    13.117 r  rojobot/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=2, routed)           1.575    14.691    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X52Y10         LUT5 (Prop_lut5_I2_O)        0.124    14.815 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000    14.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][24]
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.667    18.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.395    19.042    
                         clock uncertainty           -0.203    18.838    
    SLICE_X52Y10         FDCE (Setup_fdce_C_D)        0.031    18.869    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         18.869    
                         arrival time                         -14.815    
  -------------------------------------------------------------------
                         slack                                  4.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.319%)  route 0.549ns (74.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.549     0.157    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.202 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][10]
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X47Y9          FDCE (Hold_fdce_C_D)         0.091     0.084    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.557     0.166    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X48Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.211 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.211    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][4]
    SLICE_X48Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X48Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X48Y9          FDCE (Hold_fdce_C_D)         0.091     0.084    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.962%)  route 0.559ns (75.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           0.559     0.167    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X52Y10         LUT5 (Prop_lut5_I2_O)        0.045     0.212 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.212    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][31]
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.902    -0.771    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.215    
                         clock uncertainty            0.203    -0.011    
    SLICE_X52Y10         FDCE (Hold_fdce_C_D)         0.092     0.081    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.838%)  route 0.563ns (75.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.633    -0.531    rojobot/inst/BOTREGIF/clk_in
    SLICE_X44Y8          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.563     0.173    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X44Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.218 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.218    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][3]
    SLICE_X44Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.908    -0.765    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.203    -0.005    
    SLICE_X44Y9          FDCE (Hold_fdce_C_D)         0.091     0.086    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.947%)  route 0.560ns (75.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           0.560     0.168    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X52Y10         LUT5 (Prop_lut5_I2_O)        0.045     0.213 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000     0.213    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][23]
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.902    -0.771    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.557    -0.215    
                         clock uncertainty            0.203    -0.011    
    SLICE_X52Y10         FDCE (Hold_fdce_C_D)         0.091     0.080    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.709%)  route 0.567ns (75.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.567     0.175    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X47Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.220 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.220    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][11]
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X47Y10         FDCE (Hold_fdce_C_D)         0.091     0.083    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.735%)  route 0.566ns (75.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.566     0.174    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X53Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.219 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.219    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][12]
    SLICE_X53Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.903    -0.770    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X53Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.214    
                         clock uncertainty            0.203    -0.010    
    SLICE_X53Y9          FDCE (Hold_fdce_C_D)         0.091     0.081    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.542%)  route 0.572ns (75.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X51Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  rojobot/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=2, routed)           0.572     0.179    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X51Y10         LUT5 (Prop_lut5_I2_O)        0.045     0.224 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000     0.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][28]
    SLICE_X51Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.903    -0.770    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X51Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.557    -0.214    
                         clock uncertainty            0.203    -0.010    
    SLICE_X51Y10         FDCE (Hold_fdce_C_D)         0.092     0.082    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.226ns (29.720%)  route 0.534ns (70.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  rojobot/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.534     0.130    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X47Y10         LUT6 (Prop_lut6_I5_O)        0.098     0.228 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][15]
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X47Y10         FDCE (Hold_fdce_C_D)         0.092     0.084    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.226ns (29.617%)  route 0.537ns (70.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  rojobot/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.537     0.132    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.098     0.230 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.230    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][14]
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X47Y9          FDCE (Hold_fdce_C_D)         0.092     0.085    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.194ns  (logic 3.608ns (18.797%)  route 15.586ns (81.203%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.377    18.463    mfp_sys/top/cpu/icache/dataram/ram__data_inst3/q_reg[6][4]
    RAMB18_X2Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.766    18.746    mfp_sys/top/cpu/icache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.242    
                         clock uncertainty           -0.083    19.159    
    RAMB18_X2Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.593    mfp_sys/top/cpu/icache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.176ns  (logic 3.608ns (18.815%)  route 15.568ns (81.185%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.359    18.444    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/q_reg[6][4]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.754    18.734    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.083    19.147    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.581    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                         -18.444    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.097ns  (logic 3.608ns (18.893%)  route 15.489ns (81.107%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.279    18.365    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X1Y16         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.718    18.698    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y16         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.083    19.111    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.545    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.545    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.097ns  (logic 3.608ns (18.893%)  route 15.489ns (81.107%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.279    18.365    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X1Y17         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.718    18.698    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y17         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.083    19.111    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.545    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.545    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.024ns  (logic 3.608ns (18.965%)  route 15.416ns (81.035%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.207    18.293    mfp_sys/top/cpu/icache/dataram/ram__data_inst0/q_reg[6][4]
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.715    18.695    mfp_sys/top/cpu/icache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.083    19.108    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.542    mfp_sys/top/cpu/icache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                         -18.293    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.024ns  (logic 3.608ns (18.965%)  route 15.416ns (81.035%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.207    18.293    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/q_reg[6][4]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.715    18.695    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.083    19.108    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.542    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                         -18.293    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.949ns  (logic 3.682ns (19.431%)  route 15.267ns (80.569%))
  Logic Levels:           21  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=8)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.967    12.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X27Y36         LUT2 (Prop_lut2_I0_O)        0.124    12.760 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.687    13.447    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.124    13.571 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_4__9/O
                         net (fo=9, routed)           1.142    14.714    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_4
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.150    14.864 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.798    15.662    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.322    15.984 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.801    16.785    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y35          LUT5 (Prop_lut5_I3_O)        0.326    17.111 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           1.107    18.218    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][5]
    RAMB18_X0Y18         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.735    18.715    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X0Y18         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.283    
                         clock uncertainty           -0.083    19.200    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.634    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.949ns  (logic 3.682ns (19.431%)  route 15.267ns (80.569%))
  Logic Levels:           21  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=8)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.967    12.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X27Y36         LUT2 (Prop_lut2_I0_O)        0.124    12.760 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.687    13.447    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.124    13.571 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_4__9/O
                         net (fo=9, routed)           1.142    14.714    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_4
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.150    14.864 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.798    15.662    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.322    15.984 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.801    16.785    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y35          LUT5 (Prop_lut5_I3_O)        0.326    17.111 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           1.107    18.218    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][5]
    RAMB18_X0Y19         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.735    18.715    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y19         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.283    
                         clock uncertainty           -0.083    19.200    
    RAMB18_X0Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.634    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.813ns  (logic 3.608ns (19.178%)  route 15.205ns (80.822%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          0.996    18.082    mfp_sys/top/cpu/icache/dataram/ram__data_inst2/q_reg[6][4]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/icache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.530    mfp_sys/top/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -18.082    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.813ns  (logic 3.608ns (19.178%)  route 15.205ns (80.822%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          0.996    18.082    mfp_sys/top/cpu/icache/dataram/ram__data_inst6/q_reg[6][4]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/icache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.530    mfp_sys/top/cpu/icache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -18.082    
  -------------------------------------------------------------------
                         slack                                  0.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 debounce/shift_swtch9_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X63Y10         FDRE                                         r  debounce/shift_swtch9_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  debounce/shift_swtch9_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.322    debounce/shift_swtch9[2]
    SLICE_X62Y10         LUT5 (Prop_lut5_I1_O)        0.045    -0.277 r  debounce/swtch_db[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    debounce/swtch_db[9]_i_1_n_0
    SLICE_X62Y10         FDRE                                         r  debounce/swtch_db_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    debounce/clk_out1
    SLICE_X62Y10         FDRE                                         r  debounce/swtch_db_reg[9]/C
                         clock pessimism              0.248    -0.519    
                         clock uncertainty            0.083    -0.436    
    SLICE_X62Y10         FDRE (Hold_fdre_C_D)         0.120    -0.316    debounce/swtch_db_reg[9]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.501%)  route 0.295ns (58.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/Q
                         net (fo=1, routed)           0.295    -0.075    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg_n_0_[21]
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.030 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q[21]_i_1__51/O
                         net (fo=1, routed)           0.000    -0.030    mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/HRDATA_reg[31][21]
    SLICE_X56Y16         FDRE                                         r  mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.898    -0.775    mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X56Y16         FDRE                                         r  mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/q_reg[21]/C
                         clock pessimism              0.501    -0.275    
                         clock uncertainty            0.083    -0.192    
    SLICE_X56Y16         FDRE (Hold_fdre_C_D)         0.120    -0.072    mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.527%)  route 0.225ns (61.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.654    -0.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X72Y4          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/Q
                         net (fo=30, routed)          0.225    -0.144    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[15]
    RAMB36_X2Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.972    -0.701    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
                         clock pessimism              0.250    -0.451    
                         clock uncertainty            0.083    -0.368    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.188    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.102%)  route 0.229ns (61.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.654    -0.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X72Y4          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__2/Q
                         net (fo=17, routed)          0.229    -0.140    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[1]
    RAMB36_X2Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.971    -0.702    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X2Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
                         clock pessimism              0.250    -0.452    
                         clock uncertainty            0.083    -0.369    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.186    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.634    -0.530    mfp_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/clk_out1
    SLICE_X31Y34         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[31]_0[10]
    SLICE_X30Y34         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/clk_out1
    SLICE_X30Y34         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.251    -0.517    
                         clock uncertainty            0.083    -0.434    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.085    -0.349    mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X32Y10         FDRE                                         r  debounce/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.333    debounce/shift_pb2[3]
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.045    -0.288 r  debounce/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    debounce/pbtn_db[2]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  debounce/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    debounce/clk_out1
    SLICE_X33Y10         FDRE                                         r  debounce/pbtn_db_reg[2]/C
                         clock pessimism              0.249    -0.515    
                         clock uncertainty            0.083    -0.432    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.091    -0.341    debounce/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_pb5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X36Y9          FDRE                                         r  debounce/shift_pb5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/shift_pb5_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.333    debounce/shift_pb5[3]
    SLICE_X37Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.288 r  debounce/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    debounce/pbtn_db[5]_i_1_n_0
    SLICE_X37Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    debounce/clk_out1
    SLICE_X37Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
                         clock pessimism              0.249    -0.515    
                         clock uncertainty            0.083    -0.432    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.091    -0.341    debounce/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.633    -0.531    debounce/clk_out1
    SLICE_X40Y9          FDRE                                         r  debounce/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.336    debounce/shift_swtch0[3]
    SLICE_X41Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.291 r  debounce/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    debounce/swtch_db[0]_i_1_n_0
    SLICE_X41Y9          FDRE                                         r  debounce/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.909    -0.764    debounce/clk_out1
    SLICE_X41Y9          FDRE                                         r  debounce/swtch_db_reg[0]/C
                         clock pessimism              0.247    -0.518    
                         clock uncertainty            0.083    -0.435    
    SLICE_X41Y9          FDRE (Hold_fdre_C_D)         0.091    -0.344    debounce/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.635    -0.529    debounce/clk_out1
    SLICE_X36Y10         FDRE                                         r  debounce/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  debounce/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.334    debounce/shift_swtch11[3]
    SLICE_X37Y10         LUT5 (Prop_lut5_I0_O)        0.045    -0.289 r  debounce/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    debounce/swtch_db[11]_i_1_n_0
    SLICE_X37Y10         FDRE                                         r  debounce/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.909    -0.764    debounce/clk_out1
    SLICE_X37Y10         FDRE                                         r  debounce/swtch_db_reg[11]/C
                         clock pessimism              0.249    -0.516    
                         clock uncertainty            0.083    -0.433    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.091    -0.342    debounce/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_swtch3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.637    -0.527    debounce/clk_out1
    SLICE_X32Y9          FDRE                                         r  debounce/shift_swtch3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  debounce/shift_swtch3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.332    debounce/shift_swtch3[3]
    SLICE_X33Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.287 r  debounce/swtch_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    debounce/swtch_db[3]_i_1_n_0
    SLICE_X33Y9          FDRE                                         r  debounce/swtch_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    debounce/clk_out1
    SLICE_X33Y9          FDRE                                         r  debounce/swtch_db_reg[3]/C
                         clock pessimism              0.249    -0.514    
                         clock uncertainty            0.083    -0.431    
    SLICE_X33Y9          FDRE (Hold_fdre_C_D)         0.091    -0.340    debounce/swtch_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.744ns  (logic 0.890ns (32.437%)  route 1.854ns (67.563%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojobot/inst/BOTREGIF/clk_in
    SLICE_X50Y6          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDCE (Prop_fdce_C_Q)         0.518    13.117 r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=3, routed)           1.107    14.224    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    14.348 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3/O
                         net (fo=1, routed)           0.263    14.611    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.735 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.484    15.218    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.342 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.342    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][0]
    SLICE_X51Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X51Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.203    18.845    
    SLICE_X51Y10         FDCE (Setup_fdce_C_D)        0.029    18.874    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.874    
                         arrival time                         -15.342    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.612ns  (logic 0.580ns (22.209%)  route 2.032ns (77.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 12.591 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.797    12.591    rojobot/inst/BOTREGIF/clk_in
    SLICE_X52Y7          FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDCE (Prop_fdce_C_Q)         0.456    13.047 r  rojobot/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           2.032    15.078    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.124    15.202 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    15.202    mfp_sys_n_1
    SLICE_X52Y9          FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.667    18.646    clk_out1
    SLICE_X52Y9          FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.395    19.042    
                         clock uncertainty           -0.203    18.838    
    SLICE_X52Y9          FDRE (Setup_fdre_C_D)        0.029    18.867    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         18.867    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.560ns  (logic 0.580ns (22.656%)  route 1.980ns (77.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojobot/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=2, routed)           1.980    15.036    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X50Y8          LUT5 (Prop_lut5_I2_O)        0.124    15.160 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    15.160    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][27]
    SLICE_X50Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.203    18.846    
    SLICE_X50Y8          FDCE (Setup_fdce_C_D)        0.079    18.925    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -15.160    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.374ns  (logic 0.642ns (27.042%)  route 1.732ns (72.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojobot/inst/BOTREGIF/clk_in
    SLICE_X50Y6          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDCE (Prop_fdce_C_Q)         0.518    13.117 r  rojobot/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=2, routed)           1.732    14.849    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X50Y9          LUT5 (Prop_lut5_I2_O)        0.124    14.973 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000    14.973    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][29]
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.203    18.845    
    SLICE_X50Y9          FDCE (Setup_fdce_C_D)        0.079    18.924    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         18.924    
                         arrival time                         -14.973    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.271ns  (logic 0.718ns (31.622%)  route 1.553ns (68.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojobot/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           1.553    14.571    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.299    14.870 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    14.870    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][13]
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.203    18.847    
    SLICE_X47Y9          FDCE (Setup_fdce_C_D)        0.031    18.878    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         18.878    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.309ns  (logic 0.580ns (25.122%)  route 1.729ns (74.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           1.729    14.784    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X46Y8          LUT6 (Prop_lut6_I5_O)        0.124    14.908 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000    14.908    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][7]
    SLICE_X46Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.395    19.052    
                         clock uncertainty           -0.203    18.848    
    SLICE_X46Y8          FDCE (Setup_fdce_C_D)        0.077    18.925    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.302ns  (logic 0.715ns (31.062%)  route 1.587ns (68.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojobot/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=2, routed)           1.587    14.605    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X50Y9          LUT5 (Prop_lut5_I2_O)        0.296    14.901 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000    14.901    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][19]
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.203    18.845    
    SLICE_X50Y9          FDCE (Setup_fdce_C_D)        0.077    18.922    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         18.922    
                         arrival time                         -14.901    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.032ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.294ns  (logic 0.716ns (31.209%)  route 1.578ns (68.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojobot/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=2, routed)           1.578    14.597    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X50Y8          LUT5 (Prop_lut5_I2_O)        0.297    14.894 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    14.894    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][20]
    SLICE_X50Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.203    18.846    
    SLICE_X50Y8          FDCE (Setup_fdce_C_D)        0.079    18.925    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -14.894    
  -------------------------------------------------------------------
                         slack                                  4.032    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.851%)  route 1.664ns (74.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 12.601 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.807    12.601    rojobot/inst/BOTREGIF/clk_in
    SLICE_X44Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.456    13.057 r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=3, routed)           1.664    14.720    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X44Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.844 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    14.844    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][1]
    SLICE_X44Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.678    18.657    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.053    
                         clock uncertainty           -0.203    18.849    
    SLICE_X44Y10         FDCE (Setup_fdce_C_D)        0.029    18.878    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.878    
                         arrival time                         -14.844    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.217ns  (logic 0.642ns (28.962%)  route 1.575ns (71.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojobot/inst/BOTREGIF/clk_in
    SLICE_X50Y6          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDCE (Prop_fdce_C_Q)         0.518    13.117 r  rojobot/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=2, routed)           1.575    14.691    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X52Y10         LUT5 (Prop_lut5_I2_O)        0.124    14.815 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000    14.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][24]
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.667    18.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.395    19.042    
                         clock uncertainty           -0.203    18.838    
    SLICE_X52Y10         FDCE (Setup_fdce_C_D)        0.031    18.869    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         18.869    
                         arrival time                         -14.815    
  -------------------------------------------------------------------
                         slack                                  4.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.319%)  route 0.549ns (74.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.549     0.157    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.202 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][10]
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X47Y9          FDCE (Hold_fdce_C_D)         0.091     0.084    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.557     0.166    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X48Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.211 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.211    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][4]
    SLICE_X48Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X48Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X48Y9          FDCE (Hold_fdce_C_D)         0.091     0.084    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.962%)  route 0.559ns (75.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           0.559     0.167    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X52Y10         LUT5 (Prop_lut5_I2_O)        0.045     0.212 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.212    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][31]
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.902    -0.771    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.215    
                         clock uncertainty            0.203    -0.011    
    SLICE_X52Y10         FDCE (Hold_fdce_C_D)         0.092     0.081    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.838%)  route 0.563ns (75.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.633    -0.531    rojobot/inst/BOTREGIF/clk_in
    SLICE_X44Y8          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.563     0.173    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X44Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.218 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.218    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][3]
    SLICE_X44Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.908    -0.765    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.203    -0.005    
    SLICE_X44Y9          FDCE (Hold_fdce_C_D)         0.091     0.086    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.947%)  route 0.560ns (75.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           0.560     0.168    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X52Y10         LUT5 (Prop_lut5_I2_O)        0.045     0.213 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000     0.213    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][23]
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.902    -0.771    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.557    -0.215    
                         clock uncertainty            0.203    -0.011    
    SLICE_X52Y10         FDCE (Hold_fdce_C_D)         0.091     0.080    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.709%)  route 0.567ns (75.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.567     0.175    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X47Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.220 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.220    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][11]
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X47Y10         FDCE (Hold_fdce_C_D)         0.091     0.083    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.735%)  route 0.566ns (75.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.566     0.174    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X53Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.219 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.219    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][12]
    SLICE_X53Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.903    -0.770    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X53Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.214    
                         clock uncertainty            0.203    -0.010    
    SLICE_X53Y9          FDCE (Hold_fdce_C_D)         0.091     0.081    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.542%)  route 0.572ns (75.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X51Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  rojobot/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=2, routed)           0.572     0.179    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X51Y10         LUT5 (Prop_lut5_I2_O)        0.045     0.224 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000     0.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][28]
    SLICE_X51Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.903    -0.770    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X51Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.557    -0.214    
                         clock uncertainty            0.203    -0.010    
    SLICE_X51Y10         FDCE (Hold_fdce_C_D)         0.092     0.082    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.226ns (29.720%)  route 0.534ns (70.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  rojobot/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.534     0.130    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X47Y10         LUT6 (Prop_lut6_I5_O)        0.098     0.228 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][15]
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X47Y10         FDCE (Hold_fdce_C_D)         0.092     0.084    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.226ns (29.617%)  route 0.537ns (70.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  rojobot/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.537     0.132    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.098     0.230 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.230    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][14]
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X47Y9          FDCE (Hold_fdce_C_D)         0.092     0.085    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.574ns  (logic 0.580ns (16.229%)  route 2.994ns (83.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.768    22.847    vta/SR[0]
    SLICE_X43Y6          FDRE                                         r  vta/video_on_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X43Y6          FDRE                                         r  vta/video_on_reg/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.203    25.518    
    SLICE_X43Y6          FDRE (Setup_fdre_C_R)       -0.429    25.089    vta/video_on_reg
  -------------------------------------------------------------------
                         required time                         25.089    
                         arrival time                         -22.847    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.767ns  (logic 0.580ns (20.961%)  route 2.187ns (79.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 25.331 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.962    22.040    vta/SR[0]
    SLICE_X37Y5          FDRE                                         r  vta/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.685    25.331    vta/clk_out2
    SLICE_X37Y5          FDRE                                         r  vta/pixel_column_reg[0]/C
                         clock pessimism              0.395    25.726    
                         clock uncertainty           -0.203    25.523    
    SLICE_X37Y5          FDRE (Setup_fdre_C_R)       -0.429    25.094    vta/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         25.094    
                         arrival time                         -22.040    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.834%)  route 2.076ns (78.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.337    21.066    vta/pbtn_db_reg[0]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.124    21.190 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.740    21.930    vta/pixel_row[0]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[0]/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.203    25.518    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.429    25.089    vta/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                         25.089    
                         arrival time                         -21.930    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.834%)  route 2.076ns (78.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.337    21.066    vta/pbtn_db_reg[0]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.124    21.190 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.740    21.930    vta/pixel_row[0]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[1]/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.203    25.518    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.429    25.089    vta/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                         25.089    
                         arrival time                         -21.930    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.834%)  route 2.076ns (78.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.337    21.066    vta/pbtn_db_reg[0]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.124    21.190 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.740    21.930    vta/pixel_row[0]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.203    25.518    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.429    25.089    vta/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                         25.089    
                         arrival time                         -21.930    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.834%)  route 2.076ns (78.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.337    21.066    vta/pbtn_db_reg[0]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.124    21.190 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.740    21.930    vta/pixel_row[0]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[3]/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.203    25.518    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.429    25.089    vta/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                         25.089    
                         arrival time                         -21.930    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.122%)  route 2.042ns (77.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 25.329 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.817    21.895    vta/SR[0]
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.683    25.329    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.724    
                         clock uncertainty           -0.203    25.521    
    SLICE_X40Y5          FDRE (Setup_fdre_C_R)       -0.429    25.092    vta/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.122%)  route 2.042ns (77.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 25.329 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.817    21.895    vta/SR[0]
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.683    25.329    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.724    
                         clock uncertainty           -0.203    25.521    
    SLICE_X40Y5          FDRE (Setup_fdre_C_R)       -0.429    25.092    vta/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.122%)  route 2.042ns (77.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 25.329 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.817    21.895    vta/SR[0]
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.683    25.329    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.724    
                         clock uncertainty           -0.203    25.521    
    SLICE_X40Y5          FDRE (Setup_fdre_C_R)       -0.429    25.092    vta/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.122%)  route 2.042ns (77.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 25.329 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.817    21.895    vta/SR[0]
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.683    25.329    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.724    
                         clock uncertainty           -0.203    25.521    
    SLICE_X40Y5          FDRE (Setup_fdre_C_R)       -0.429    25.092    vta/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                  3.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.231ns (30.423%)  route 0.528ns (69.577%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.633    -0.531    debounce/clk_out1
    SLICE_X41Y9          FDRE                                         r  debounce/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/swtch_db_reg[0]/Q
                         net (fo=3, routed)           0.382    -0.007    rojobot/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X52Y6          LUT4 (Prop_lut4_I0_O)        0.045     0.038 r  rojobot/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.146     0.184    rojobot/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X52Y6          LUT5 (Prop_lut5_I2_O)        0.045     0.229 r  rojobot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.229    rojobot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X52Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.904    -0.769    rojobot/inst/BOTREGIF/clk_in
    SLICE_X52Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.213    
                         clock uncertainty            0.203    -0.009    
    SLICE_X52Y6          FDRE (Hold_fdre_C_D)         0.091     0.082    rojobot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.254ns (30.085%)  route 0.590ns (69.915%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y9          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.446     0.078    rojobot/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X46Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.123 r  rojobot/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.144     0.267    rojobot/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X46Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  rojobot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.312    rojobot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X46Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X46Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X46Y6          FDRE (Hold_fdre_C_D)         0.120     0.114    rojobot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.254ns (29.235%)  route 0.615ns (70.765%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y9          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.340    -0.029    rojobot/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X46Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.016 r  rojobot/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.275     0.291    rojobot/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.336 r  rojobot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.336    rojobot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X46Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X46Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X46Y5          FDRE (Hold_fdre_C_D)         0.120     0.114    rojobot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.254ns (30.086%)  route 0.590ns (69.914%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.629    -0.535    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.419     0.048    rojobot/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X50Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.093 r  rojobot/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.171     0.265    rojobot/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.045     0.310 r  rojobot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.310    rojobot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X51Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.905    -0.768    rojobot/inst/BOTREGIF/clk_in
    SLICE_X51Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X51Y6          FDRE (Hold_fdre_C_D)         0.091     0.083    rojobot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.231ns (25.958%)  route 0.659ns (74.042%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.637    -0.527    debounce/clk_out1
    SLICE_X31Y9          FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.511     0.125    rojobot/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X46Y5          LUT4 (Prop_lut4_I0_O)        0.045     0.170 r  rojobot/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.148     0.318    rojobot/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X46Y5          LUT4 (Prop_lut4_I2_O)        0.045     0.363 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X46Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X46Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X46Y5          FDRE (Hold_fdre_C_D)         0.121     0.115    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.231ns (26.630%)  route 0.636ns (73.370%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X48Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.337    -0.056    rojobot/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.011 r  rojobot/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.300     0.289    rojobot/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X53Y6          LUT5 (Prop_lut5_I4_O)        0.045     0.334 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.334    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X53Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.904    -0.769    rojobot/inst/BOTREGIF/clk_in
    SLICE_X53Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.213    
                         clock uncertainty            0.203    -0.009    
    SLICE_X53Y6          FDRE (Hold_fdre_C_D)         0.092     0.083    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.254ns (28.082%)  route 0.650ns (71.918%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y9          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.341    -0.028    rojobot/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X46Y7          LUT6 (Prop_lut6_I5_O)        0.045     0.017 r  rojobot/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.310     0.327    rojobot/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X46Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.372 r  rojobot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.372    rojobot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X46Y7          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X46Y7          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.120     0.113    rojobot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.231ns (25.487%)  route 0.675ns (74.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X48Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.409     0.017    rojobot/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X47Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.062 r  rojobot/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.266     0.328    rojobot/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X47Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.373 r  rojobot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.373    rojobot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X47Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X47Y5          FDRE (Hold_fdre_C_D)         0.091     0.085    rojobot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/horiz_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.186ns (20.391%)  route 0.726ns (79.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.259     0.384    vta/SR[0]
    SLICE_X38Y6          FDRE                                         r  vta/horiz_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    vta/clk_out2
    SLICE_X38Y6          FDRE                                         r  vta/horiz_sync_reg/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X38Y6          FDRE (Hold_fdre_C_R)         0.009     0.006    vta/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.186ns (20.391%)  route 0.726ns (79.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.259     0.384    vta/SR[0]
    SLICE_X38Y6          FDRE                                         r  vta/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    vta/clk_out2
    SLICE_X38Y6          FDRE                                         r  vta/pixel_column_reg[10]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X38Y6          FDRE (Hold_fdre_C_R)         0.009     0.006    vta/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.379    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.574ns  (logic 0.580ns (16.229%)  route 2.994ns (83.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.768    22.847    vta/SR[0]
    SLICE_X43Y6          FDRE                                         r  vta/video_on_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X43Y6          FDRE                                         r  vta/video_on_reg/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.201    25.520    
    SLICE_X43Y6          FDRE (Setup_fdre_C_R)       -0.429    25.091    vta/video_on_reg
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -22.847    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.767ns  (logic 0.580ns (20.961%)  route 2.187ns (79.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 25.331 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.962    22.040    vta/SR[0]
    SLICE_X37Y5          FDRE                                         r  vta/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.685    25.331    vta/clk_out2
    SLICE_X37Y5          FDRE                                         r  vta/pixel_column_reg[0]/C
                         clock pessimism              0.395    25.726    
                         clock uncertainty           -0.201    25.525    
    SLICE_X37Y5          FDRE (Setup_fdre_C_R)       -0.429    25.096    vta/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                         -22.040    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.834%)  route 2.076ns (78.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.337    21.066    vta/pbtn_db_reg[0]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.124    21.190 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.740    21.930    vta/pixel_row[0]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[0]/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.201    25.520    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.429    25.091    vta/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -21.930    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.834%)  route 2.076ns (78.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.337    21.066    vta/pbtn_db_reg[0]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.124    21.190 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.740    21.930    vta/pixel_row[0]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[1]/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.201    25.520    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.429    25.091    vta/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -21.930    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.834%)  route 2.076ns (78.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.337    21.066    vta/pbtn_db_reg[0]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.124    21.190 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.740    21.930    vta/pixel_row[0]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.201    25.520    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.429    25.091    vta/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -21.930    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.834%)  route 2.076ns (78.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.337    21.066    vta/pbtn_db_reg[0]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.124    21.190 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.740    21.930    vta/pixel_row[0]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[3]/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.201    25.520    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.429    25.091    vta/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -21.930    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.122%)  route 2.042ns (77.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 25.329 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.817    21.895    vta/SR[0]
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.683    25.329    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.724    
                         clock uncertainty           -0.201    25.523    
    SLICE_X40Y5          FDRE (Setup_fdre_C_R)       -0.429    25.094    vta/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         25.094    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.122%)  route 2.042ns (77.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 25.329 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.817    21.895    vta/SR[0]
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.683    25.329    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.724    
                         clock uncertainty           -0.201    25.523    
    SLICE_X40Y5          FDRE (Setup_fdre_C_R)       -0.429    25.094    vta/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         25.094    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.122%)  route 2.042ns (77.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 25.329 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.817    21.895    vta/SR[0]
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.683    25.329    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.724    
                         clock uncertainty           -0.201    25.523    
    SLICE_X40Y5          FDRE (Setup_fdre_C_R)       -0.429    25.094    vta/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         25.094    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.122%)  route 2.042ns (77.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 25.329 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.817    21.895    vta/SR[0]
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.683    25.329    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.724    
                         clock uncertainty           -0.201    25.523    
    SLICE_X40Y5          FDRE (Setup_fdre_C_R)       -0.429    25.094    vta/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.094    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                  3.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.231ns (30.423%)  route 0.528ns (69.577%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.633    -0.531    debounce/clk_out1
    SLICE_X41Y9          FDRE                                         r  debounce/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/swtch_db_reg[0]/Q
                         net (fo=3, routed)           0.382    -0.007    rojobot/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X52Y6          LUT4 (Prop_lut4_I0_O)        0.045     0.038 r  rojobot/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.146     0.184    rojobot/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X52Y6          LUT5 (Prop_lut5_I2_O)        0.045     0.229 r  rojobot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.229    rojobot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X52Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.904    -0.769    rojobot/inst/BOTREGIF/clk_in
    SLICE_X52Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.213    
                         clock uncertainty            0.201    -0.011    
    SLICE_X52Y6          FDRE (Hold_fdre_C_D)         0.091     0.080    rojobot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.254ns (30.085%)  route 0.590ns (69.915%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y9          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.446     0.078    rojobot/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X46Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.123 r  rojobot/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.144     0.267    rojobot/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X46Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  rojobot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.312    rojobot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X46Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X46Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X46Y6          FDRE (Hold_fdre_C_D)         0.120     0.112    rojobot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.254ns (29.235%)  route 0.615ns (70.765%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y9          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.340    -0.029    rojobot/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X46Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.016 r  rojobot/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.275     0.291    rojobot/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.336 r  rojobot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.336    rojobot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X46Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X46Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X46Y5          FDRE (Hold_fdre_C_D)         0.120     0.112    rojobot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.254ns (30.086%)  route 0.590ns (69.914%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.629    -0.535    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.419     0.048    rojobot/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X50Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.093 r  rojobot/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.171     0.265    rojobot/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.045     0.310 r  rojobot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.310    rojobot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X51Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.905    -0.768    rojobot/inst/BOTREGIF/clk_in
    SLICE_X51Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X51Y6          FDRE (Hold_fdre_C_D)         0.091     0.081    rojobot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.231ns (25.958%)  route 0.659ns (74.042%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.637    -0.527    debounce/clk_out1
    SLICE_X31Y9          FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.511     0.125    rojobot/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X46Y5          LUT4 (Prop_lut4_I0_O)        0.045     0.170 r  rojobot/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.148     0.318    rojobot/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X46Y5          LUT4 (Prop_lut4_I2_O)        0.045     0.363 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X46Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X46Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X46Y5          FDRE (Hold_fdre_C_D)         0.121     0.113    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.231ns (26.630%)  route 0.636ns (73.370%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X48Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.337    -0.056    rojobot/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.011 r  rojobot/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.300     0.289    rojobot/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X53Y6          LUT5 (Prop_lut5_I4_O)        0.045     0.334 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.334    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X53Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.904    -0.769    rojobot/inst/BOTREGIF/clk_in
    SLICE_X53Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.213    
                         clock uncertainty            0.201    -0.011    
    SLICE_X53Y6          FDRE (Hold_fdre_C_D)         0.092     0.081    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.254ns (28.082%)  route 0.650ns (71.918%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y9          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.341    -0.028    rojobot/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X46Y7          LUT6 (Prop_lut6_I5_O)        0.045     0.017 r  rojobot/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.310     0.327    rojobot/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X46Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.372 r  rojobot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.372    rojobot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X46Y7          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X46Y7          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.120     0.111    rojobot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.231ns (25.487%)  route 0.675ns (74.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X48Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.409     0.017    rojobot/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X47Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.062 r  rojobot/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.266     0.328    rojobot/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X47Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.373 r  rojobot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.373    rojobot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X47Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X47Y5          FDRE (Hold_fdre_C_D)         0.091     0.083    rojobot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/horiz_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.186ns (20.391%)  route 0.726ns (79.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.259     0.384    vta/SR[0]
    SLICE_X38Y6          FDRE                                         r  vta/horiz_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    vta/clk_out2
    SLICE_X38Y6          FDRE                                         r  vta/horiz_sync_reg/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X38Y6          FDRE (Hold_fdre_C_R)         0.009     0.004    vta/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.186ns (20.391%)  route 0.726ns (79.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.259     0.384    vta/SR[0]
    SLICE_X38Y6          FDRE                                         r  vta/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    vta/clk_out2
    SLICE_X38Y6          FDRE                                         r  vta/pixel_column_reg[10]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X38Y6          FDRE (Hold_fdre_C_R)         0.009     0.004    vta/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.381    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 0.696ns (7.308%)  route 8.828ns (92.692%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 11.833 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.116     1.421 r  icon1/orientation0_i_5/O
                         net (fo=16, routed)          7.376     8.797    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.520    11.833    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.313    
                         clock uncertainty           -0.078    12.236    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.770    11.466    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.466    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 0.696ns (7.457%)  route 8.637ns (92.543%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 11.827 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.116     1.421 r  icon1/orientation0_i_5/O
                         net (fo=16, routed)          7.184     8.606    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.514    11.827    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.480    12.307    
                         clock uncertainty           -0.078    12.230    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.770    11.460    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 0.704ns (7.476%)  route 8.713ns (92.524%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 11.827 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT3 (Prop_lut3_I1_O)        0.124     1.429 r  icon1/orientation0_i_6/O
                         net (fo=16, routed)          7.260     8.689    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.514    11.827    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.480    12.307    
                         clock uncertainty           -0.078    12.230    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    11.664    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.419ns  (logic 0.704ns (7.475%)  route 8.715ns (92.525%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 11.833 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT3 (Prop_lut3_I1_O)        0.124     1.429 r  icon1/orientation0_i_6/O
                         net (fo=16, routed)          7.262     8.691    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.520    11.833    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.313    
                         clock uncertainty           -0.078    12.236    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.670    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 vta/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 0.730ns (8.036%)  route 8.354ns (91.964%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 11.827 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.810    -0.730    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  vta/pixel_row_reg[2]/Q
                         net (fo=9, routed)           0.850     0.577    icon1/pixel_row[2]
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.701 r  icon1/orientation0_i_9/O
                         net (fo=2, routed)           0.452     1.153    icon1/orientation0_i_9_n_0
    SLICE_X42Y5          LUT3 (Prop_lut3_I1_O)        0.150     1.303 r  icon1/orientation0_i_2/O
                         net (fo=16, routed)          7.052     8.355    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.514    11.827    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.480    12.307    
                         clock uncertainty           -0.078    12.230    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.770    11.460    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 vta/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 0.730ns (8.034%)  route 8.356ns (91.966%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 11.833 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.810    -0.730    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  vta/pixel_row_reg[2]/Q
                         net (fo=9, routed)           0.850     0.577    icon1/pixel_row[2]
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.701 r  icon1/orientation0_i_9/O
                         net (fo=2, routed)           0.452     1.153    icon1/orientation0_i_9_n_0
    SLICE_X42Y5          LUT3 (Prop_lut3_I1_O)        0.150     1.303 r  icon1/orientation0_i_2/O
                         net (fo=16, routed)          7.054     8.356    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.520    11.833    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.313    
                         clock uncertainty           -0.078    12.236    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.770    11.466    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.466    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.696ns (8.216%)  route 7.775ns (91.784%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 11.867 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.116     1.421 r  icon1/orientation0_i_5/O
                         net (fo=16, routed)          6.323     7.744    icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y26         RAMB18E1                                     r  icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.555    11.867    icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.487    12.355    
                         clock uncertainty           -0.078    12.277    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.770    11.507    icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.507    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.696ns (8.216%)  route 7.775ns (91.784%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 11.867 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.116     1.421 r  icon1/orientation0_i_5/O
                         net (fo=16, routed)          6.323     7.744    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y27         RAMB18E1                                     r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.555    11.867    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y27         RAMB18E1                                     r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.487    12.355    
                         clock uncertainty           -0.078    12.277    
    RAMB18_X0Y27         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.770    11.507    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.507    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 3.310ns (37.027%)  route 5.629ns (62.973%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 11.982 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.701     3.463    rojobot/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X58Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.609 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.170     4.779    rojobot/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.354     5.133 f  rojobot/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          2.124     7.257    rojobot/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X49Y5          LUT5 (Prop_lut5_I3_O)        0.356     7.613 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.634     8.247    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X52Y5          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.669    11.982    rojobot/inst/BOTREGIF/clk_in
    SLICE_X52Y5          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.568    12.550    
                         clock uncertainty           -0.078    12.472    
    SLICE_X52Y5          FDCE (Setup_fdce_C_CE)      -0.407    12.065    rojobot/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 vta/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.552ns  (logic 0.704ns (8.232%)  route 7.848ns (91.768%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 11.827 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.810    -0.730    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  vta/pixel_row_reg[2]/Q
                         net (fo=9, routed)           0.850     0.577    icon1/pixel_row[2]
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.701 r  icon1/orientation0_i_9/O
                         net (fo=2, routed)           0.452     1.153    icon1/orientation0_i_9_n_0
    SLICE_X42Y5          LUT5 (Prop_lut5_I2_O)        0.124     1.277 r  icon1/orientation0_i_1/O
                         net (fo=16, routed)          6.546     7.822    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.514    11.827    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.480    12.307    
                         clock uncertainty           -0.078    12.230    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    11.664    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  3.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.632    -0.532    rojobot/inst/BOTCPU/clk_in
    SLICE_X61Y4          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.139    -0.251    rojobot/inst/BOTCPU/stack_ram_high/DIC0
    SLICE_X60Y3          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X60Y3          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.251    -0.516    
                         clock uncertainty            0.078    -0.438    
    SLICE_X60Y3          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.294    rojobot/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[7].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.632    -0.532    rojobot/inst/BOTCPU/clk_in
    SLICE_X61Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[7].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  rojobot/inst/BOTCPU/address_loop[7].pc_flop/Q
                         net (fo=3, routed)           0.122    -0.269    rojobot/inst/BOTCPU/stack_ram_high/DIB1
    SLICE_X60Y3          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X60Y3          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.248    -0.519    
                         clock uncertainty            0.078    -0.441    
    SLICE_X60Y3          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.317    rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (50.999%)  route 0.135ns (49.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.632    -0.532    rojobot/inst/BOTCPU/clk_in
    SLICE_X61Y4          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.135    -0.255    rojobot/inst/BOTCPU/stack_ram_high/DID1
    SLICE_X60Y3          RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X60Y3          RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.251    -0.516    
                         clock uncertainty            0.078    -0.438    
    SLICE_X60Y3          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.317    rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  rojobot/inst/BOTREGIF/MapY_reg[1]/Q
                         net (fo=1, routed)           0.216    -0.149    world_map/addra[8]
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.950    -0.723    world_map/clka
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.472    
                         clock uncertainty            0.078    -0.395    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.212    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.903%)  route 0.218ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  rojobot/inst/BOTREGIF/MapY_reg[4]/Q
                         net (fo=1, routed)           0.218    -0.147    world_map/addra[11]
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.950    -0.723    world_map/clka
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.472    
                         clock uncertainty            0.078    -0.395    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.212    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.903%)  route 0.218ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  rojobot/inst/BOTREGIF/MapY_reg[6]/Q
                         net (fo=1, routed)           0.218    -0.147    world_map/addra[13]
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.950    -0.723    world_map/clka
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.472    
                         clock uncertainty            0.078    -0.395    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.212    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.852%)  route 0.219ns (57.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  rojobot/inst/BOTREGIF/MapY_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.147    world_map/addra[7]
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.950    -0.723    world_map/clka
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.472    
                         clock uncertainty            0.078    -0.395    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.212    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.758%)  route 0.308ns (65.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.633    -0.531    rojobot/inst/BOTCPU/clk_in
    SLICE_X60Y0          FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.059    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.908    -0.765    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.251    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X60Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.127    rojobot/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.758%)  route 0.308ns (65.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.633    -0.531    rojobot/inst/BOTCPU/clk_in
    SLICE_X60Y0          FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.059    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.908    -0.765    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.251    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X60Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.127    rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.758%)  route 0.308ns (65.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.633    -0.531    rojobot/inst/BOTCPU/clk_in
    SLICE_X60Y0          FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.059    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.908    -0.765    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.251    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X60Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.127    rojobot/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.194ns  (logic 3.608ns (18.797%)  route 15.586ns (81.203%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.377    18.463    mfp_sys/top/cpu/icache/dataram/ram__data_inst3/q_reg[6][4]
    RAMB18_X2Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.766    18.746    mfp_sys/top/cpu/icache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.242    
                         clock uncertainty           -0.083    19.159    
    RAMB18_X2Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.593    mfp_sys/top/cpu/icache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.176ns  (logic 3.608ns (18.815%)  route 15.568ns (81.185%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.359    18.444    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/q_reg[6][4]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.754    18.734    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.083    19.147    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.581    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                         -18.444    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.097ns  (logic 3.608ns (18.893%)  route 15.489ns (81.107%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.279    18.365    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X1Y16         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.718    18.698    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y16         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.083    19.111    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.545    mfp_sys/top/cpu/icache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.545    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.097ns  (logic 3.608ns (18.893%)  route 15.489ns (81.107%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.279    18.365    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X1Y17         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.718    18.698    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y17         RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.083    19.111    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.545    mfp_sys/top/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.545    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.024ns  (logic 3.608ns (18.965%)  route 15.416ns (81.035%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.207    18.293    mfp_sys/top/cpu/icache/dataram/ram__data_inst0/q_reg[6][4]
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.715    18.695    mfp_sys/top/cpu/icache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.083    19.108    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.542    mfp_sys/top/cpu/icache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                         -18.293    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.024ns  (logic 3.608ns (18.965%)  route 15.416ns (81.035%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.207    18.293    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/q_reg[6][4]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.715    18.695    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.083    19.108    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.542    mfp_sys/top/cpu/icache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                         -18.293    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.949ns  (logic 3.682ns (19.431%)  route 15.267ns (80.569%))
  Logic Levels:           21  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=8)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.967    12.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X27Y36         LUT2 (Prop_lut2_I0_O)        0.124    12.760 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.687    13.447    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.124    13.571 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_4__9/O
                         net (fo=9, routed)           1.142    14.714    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_4
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.150    14.864 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.798    15.662    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.322    15.984 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.801    16.785    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y35          LUT5 (Prop_lut5_I3_O)        0.326    17.111 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           1.107    18.218    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][5]
    RAMB18_X0Y18         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.735    18.715    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X0Y18         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.283    
                         clock uncertainty           -0.083    19.200    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.634    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.949ns  (logic 3.682ns (19.431%)  route 15.267ns (80.569%))
  Logic Levels:           21  (LUT2=3 LUT3=1 LUT4=4 LUT5=5 LUT6=8)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.967    12.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[33]_0
    SLICE_X27Y36         LUT2 (Prop_lut2_I0_O)        0.124    12.760 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__9/O
                         net (fo=7, routed)           0.687    13.447    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[4]
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.124    13.571 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_4__9/O
                         net (fo=9, routed)           1.142    14.714    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_4
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.150    14.864 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.798    15.662    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.322    15.984 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.801    16.785    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X8Y35          LUT5 (Prop_lut5_I3_O)        0.326    17.111 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[5]_i_1__72/O
                         net (fo=5, routed)           1.107    18.218    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][5]
    RAMB18_X0Y19         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.735    18.715    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X0Y19         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.283    
                         clock uncertainty           -0.083    19.200    
    RAMB18_X0Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.634    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.813ns  (logic 3.608ns (19.178%)  route 15.205ns (80.822%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          0.996    18.082    mfp_sys/top/cpu/icache/dataram/ram__data_inst2/q_reg[6][4]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/icache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.530    mfp_sys/top/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -18.082    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.813ns  (logic 3.608ns (19.178%)  route 15.205ns (80.822%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.808    -0.732    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y31         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=5, routed)           1.203     0.928    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[3]
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.052 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3/O
                         net (fo=1, routed)           0.669     1.721    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_3_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[27]_i_2/O
                         net (fo=2, routed)           0.570     2.414    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[3]
    SLICE_X27Y40         LUT5 (Prop_lut5_I1_O)        0.124     2.538 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[27]_i_1__8/O
                         net (fo=8, routed)           0.619     3.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_17
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.281 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[11]_i_1__8/O
                         net (fo=5, routed)           0.863     4.144    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q_reg[0]_3[4]
    SLICE_X41Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.268 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0/O
                         net (fo=1, routed)           0.665     4.933    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_25__0_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6/O
                         net (fo=1, routed)           0.631     5.688    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_14__6_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.812 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[31]_i_7__7/O
                         net (fo=1, routed)           0.800     6.612    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[33]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.736 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.630     7.366    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.469     7.960    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.118     8.078 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.486     8.564    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.326     8.890 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.680     9.570    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.694 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.415    10.109    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.233 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.325    10.559    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.379    11.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.360    11.546    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.670 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         0.932    12.602    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.726 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.889    13.615    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.739 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.446    14.185    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.309 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.705    15.014    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124    15.138 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[5]_i_1/O
                         net (fo=2, routed)           1.035    16.173    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I0_O)        0.150    16.323 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32/O
                         net (fo=1, routed)           0.436    16.760    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_32_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.326    17.086 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          0.996    18.082    mfp_sys/top/cpu/icache/dataram/ram__data_inst6/q_reg[6][4]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/icache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.530    mfp_sys/top/cpu/icache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -18.082    
  -------------------------------------------------------------------
                         slack                                  0.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 debounce/shift_swtch9_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X63Y10         FDRE                                         r  debounce/shift_swtch9_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  debounce/shift_swtch9_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.322    debounce/shift_swtch9[2]
    SLICE_X62Y10         LUT5 (Prop_lut5_I1_O)        0.045    -0.277 r  debounce/swtch_db[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    debounce/swtch_db[9]_i_1_n_0
    SLICE_X62Y10         FDRE                                         r  debounce/swtch_db_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    debounce/clk_out1
    SLICE_X62Y10         FDRE                                         r  debounce/swtch_db_reg[9]/C
                         clock pessimism              0.248    -0.519    
                         clock uncertainty            0.083    -0.436    
    SLICE_X62Y10         FDRE (Hold_fdre_C_D)         0.120    -0.316    debounce/swtch_db_reg[9]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.501%)  route 0.295ns (58.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/Q
                         net (fo=1, routed)           0.295    -0.075    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg_n_0_[21]
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.030 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/q[21]_i_1__51/O
                         net (fo=1, routed)           0.000    -0.030    mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/HRDATA_reg[31][21]
    SLICE_X56Y16         FDRE                                         r  mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.898    -0.775    mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X56Y16         FDRE                                         r  mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/q_reg[21]/C
                         clock pessimism              0.501    -0.275    
                         clock uncertainty            0.083    -0.192    
    SLICE_X56Y16         FDRE (Hold_fdre_C_D)         0.120    -0.072    mfp_sys/top/cpu/core/biu/_hrdata_reg_31_0_/cregister/cregister/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.527%)  route 0.225ns (61.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.654    -0.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X72Y4          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/Q
                         net (fo=30, routed)          0.225    -0.144    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[15]
    RAMB36_X2Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.972    -0.701    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
                         clock pessimism              0.250    -0.451    
                         clock uncertainty            0.083    -0.368    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.188    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.102%)  route 0.229ns (61.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.654    -0.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X72Y4          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__2/Q
                         net (fo=17, routed)          0.229    -0.140    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[1]
    RAMB36_X2Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.971    -0.702    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X2Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
                         clock pessimism              0.250    -0.452    
                         clock uncertainty            0.083    -0.369    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.186    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.634    -0.530    mfp_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/clk_out1
    SLICE_X31Y34         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[31]_0[10]
    SLICE_X30Y34         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/clk_out1
    SLICE_X30Y34         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.251    -0.517    
                         clock uncertainty            0.083    -0.434    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.085    -0.349    mfp_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X32Y10         FDRE                                         r  debounce/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.333    debounce/shift_pb2[3]
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.045    -0.288 r  debounce/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    debounce/pbtn_db[2]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  debounce/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    debounce/clk_out1
    SLICE_X33Y10         FDRE                                         r  debounce/pbtn_db_reg[2]/C
                         clock pessimism              0.249    -0.515    
                         clock uncertainty            0.083    -0.432    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.091    -0.341    debounce/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_pb5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X36Y9          FDRE                                         r  debounce/shift_pb5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/shift_pb5_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.333    debounce/shift_pb5[3]
    SLICE_X37Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.288 r  debounce/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    debounce/pbtn_db[5]_i_1_n_0
    SLICE_X37Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    debounce/clk_out1
    SLICE_X37Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
                         clock pessimism              0.249    -0.515    
                         clock uncertainty            0.083    -0.432    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.091    -0.341    debounce/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.633    -0.531    debounce/clk_out1
    SLICE_X40Y9          FDRE                                         r  debounce/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.336    debounce/shift_swtch0[3]
    SLICE_X41Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.291 r  debounce/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    debounce/swtch_db[0]_i_1_n_0
    SLICE_X41Y9          FDRE                                         r  debounce/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.909    -0.764    debounce/clk_out1
    SLICE_X41Y9          FDRE                                         r  debounce/swtch_db_reg[0]/C
                         clock pessimism              0.247    -0.518    
                         clock uncertainty            0.083    -0.435    
    SLICE_X41Y9          FDRE (Hold_fdre_C_D)         0.091    -0.344    debounce/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.635    -0.529    debounce/clk_out1
    SLICE_X36Y10         FDRE                                         r  debounce/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  debounce/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.334    debounce/shift_swtch11[3]
    SLICE_X37Y10         LUT5 (Prop_lut5_I0_O)        0.045    -0.289 r  debounce/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    debounce/swtch_db[11]_i_1_n_0
    SLICE_X37Y10         FDRE                                         r  debounce/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.909    -0.764    debounce/clk_out1
    SLICE_X37Y10         FDRE                                         r  debounce/swtch_db_reg[11]/C
                         clock pessimism              0.249    -0.516    
                         clock uncertainty            0.083    -0.433    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.091    -0.342    debounce/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_swtch3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.637    -0.527    debounce/clk_out1
    SLICE_X32Y9          FDRE                                         r  debounce/shift_swtch3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  debounce/shift_swtch3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.332    debounce/shift_swtch3[3]
    SLICE_X33Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.287 r  debounce/swtch_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    debounce/swtch_db[3]_i_1_n_0
    SLICE_X33Y9          FDRE                                         r  debounce/swtch_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.911    -0.762    debounce/clk_out1
    SLICE_X33Y9          FDRE                                         r  debounce/swtch_db_reg[3]/C
                         clock pessimism              0.249    -0.514    
                         clock uncertainty            0.083    -0.431    
    SLICE_X33Y9          FDRE (Hold_fdre_C_D)         0.091    -0.340    debounce/swtch_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.744ns  (logic 0.890ns (32.437%)  route 1.854ns (67.563%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojobot/inst/BOTREGIF/clk_in
    SLICE_X50Y6          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDCE (Prop_fdce_C_Q)         0.518    13.117 r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=3, routed)           1.107    14.224    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    14.348 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3/O
                         net (fo=1, routed)           0.263    14.611    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.735 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.484    15.218    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.342 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.342    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][0]
    SLICE_X51Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X51Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.201    18.847    
    SLICE_X51Y10         FDCE (Setup_fdce_C_D)        0.029    18.876    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.876    
                         arrival time                         -15.342    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.612ns  (logic 0.580ns (22.209%)  route 2.032ns (77.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 12.591 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.797    12.591    rojobot/inst/BOTREGIF/clk_in
    SLICE_X52Y7          FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDCE (Prop_fdce_C_Q)         0.456    13.047 r  rojobot/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           2.032    15.078    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.124    15.202 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    15.202    mfp_sys_n_1
    SLICE_X52Y9          FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.667    18.646    clk_out1
    SLICE_X52Y9          FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.395    19.042    
                         clock uncertainty           -0.201    18.840    
    SLICE_X52Y9          FDRE (Setup_fdre_C_D)        0.029    18.869    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         18.869    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.560ns  (logic 0.580ns (22.656%)  route 1.980ns (77.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojobot/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=2, routed)           1.980    15.036    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X50Y8          LUT5 (Prop_lut5_I2_O)        0.124    15.160 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    15.160    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][27]
    SLICE_X50Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.201    18.848    
    SLICE_X50Y8          FDCE (Setup_fdce_C_D)        0.079    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -15.160    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.374ns  (logic 0.642ns (27.042%)  route 1.732ns (72.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojobot/inst/BOTREGIF/clk_in
    SLICE_X50Y6          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDCE (Prop_fdce_C_Q)         0.518    13.117 r  rojobot/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=2, routed)           1.732    14.849    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X50Y9          LUT5 (Prop_lut5_I2_O)        0.124    14.973 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000    14.973    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][29]
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.201    18.847    
    SLICE_X50Y9          FDCE (Setup_fdce_C_D)        0.079    18.926    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                         -14.973    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.271ns  (logic 0.718ns (31.622%)  route 1.553ns (68.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojobot/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           1.553    14.571    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.299    14.870 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    14.870    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][13]
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.201    18.849    
    SLICE_X47Y9          FDCE (Setup_fdce_C_D)        0.031    18.880    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.309ns  (logic 0.580ns (25.122%)  route 1.729ns (74.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           1.729    14.784    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X46Y8          LUT6 (Prop_lut6_I5_O)        0.124    14.908 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000    14.908    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][7]
    SLICE_X46Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.395    19.052    
                         clock uncertainty           -0.201    18.850    
    SLICE_X46Y8          FDCE (Setup_fdce_C_D)        0.077    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.023ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.302ns  (logic 0.715ns (31.062%)  route 1.587ns (68.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojobot/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=2, routed)           1.587    14.605    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X50Y9          LUT5 (Prop_lut5_I2_O)        0.296    14.901 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000    14.901    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][19]
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.201    18.847    
    SLICE_X50Y9          FDCE (Setup_fdce_C_D)        0.077    18.924    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         18.924    
                         arrival time                         -14.901    
  -------------------------------------------------------------------
                         slack                                  4.023    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.294ns  (logic 0.716ns (31.209%)  route 1.578ns (68.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojobot/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=2, routed)           1.578    14.597    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X50Y8          LUT5 (Prop_lut5_I2_O)        0.297    14.894 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    14.894    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][20]
    SLICE_X50Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.201    18.848    
    SLICE_X50Y8          FDCE (Setup_fdce_C_D)        0.079    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -14.894    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.851%)  route 1.664ns (74.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 12.601 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.807    12.601    rojobot/inst/BOTREGIF/clk_in
    SLICE_X44Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.456    13.057 r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=3, routed)           1.664    14.720    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X44Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.844 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    14.844    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][1]
    SLICE_X44Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.678    18.657    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.053    
                         clock uncertainty           -0.201    18.851    
    SLICE_X44Y10         FDCE (Setup_fdce_C_D)        0.029    18.880    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                         -14.844    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.217ns  (logic 0.642ns (28.962%)  route 1.575ns (71.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojobot/inst/BOTREGIF/clk_in
    SLICE_X50Y6          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDCE (Prop_fdce_C_Q)         0.518    13.117 r  rojobot/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=2, routed)           1.575    14.691    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X52Y10         LUT5 (Prop_lut5_I2_O)        0.124    14.815 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000    14.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][24]
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.667    18.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.395    19.042    
                         clock uncertainty           -0.201    18.840    
    SLICE_X52Y10         FDCE (Setup_fdce_C_D)        0.031    18.871    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         18.871    
                         arrival time                         -14.815    
  -------------------------------------------------------------------
                         slack                                  4.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.319%)  route 0.549ns (74.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.549     0.157    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.202 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][10]
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X47Y9          FDCE (Hold_fdce_C_D)         0.091     0.082    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.557     0.166    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X48Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.211 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.211    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][4]
    SLICE_X48Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X48Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X48Y9          FDCE (Hold_fdce_C_D)         0.091     0.082    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.962%)  route 0.559ns (75.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           0.559     0.167    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X52Y10         LUT5 (Prop_lut5_I2_O)        0.045     0.212 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.212    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][31]
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.902    -0.771    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.215    
                         clock uncertainty            0.201    -0.013    
    SLICE_X52Y10         FDCE (Hold_fdce_C_D)         0.092     0.079    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.838%)  route 0.563ns (75.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.633    -0.531    rojobot/inst/BOTREGIF/clk_in
    SLICE_X44Y8          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.563     0.173    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X44Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.218 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.218    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][3]
    SLICE_X44Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.908    -0.765    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.201    -0.007    
    SLICE_X44Y9          FDCE (Hold_fdce_C_D)         0.091     0.084    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.947%)  route 0.560ns (75.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           0.560     0.168    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X52Y10         LUT5 (Prop_lut5_I2_O)        0.045     0.213 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000     0.213    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][23]
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.902    -0.771    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.557    -0.215    
                         clock uncertainty            0.201    -0.013    
    SLICE_X52Y10         FDCE (Hold_fdce_C_D)         0.091     0.078    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.709%)  route 0.567ns (75.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.567     0.175    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X47Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.220 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.220    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][11]
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X47Y10         FDCE (Hold_fdce_C_D)         0.091     0.081    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.735%)  route 0.566ns (75.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.566     0.174    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X53Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.219 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.219    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][12]
    SLICE_X53Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.903    -0.770    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X53Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.214    
                         clock uncertainty            0.201    -0.012    
    SLICE_X53Y9          FDCE (Hold_fdce_C_D)         0.091     0.079    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.542%)  route 0.572ns (75.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X51Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  rojobot/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=2, routed)           0.572     0.179    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X51Y10         LUT5 (Prop_lut5_I2_O)        0.045     0.224 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000     0.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][28]
    SLICE_X51Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.903    -0.770    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X51Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.557    -0.214    
                         clock uncertainty            0.201    -0.012    
    SLICE_X51Y10         FDCE (Hold_fdce_C_D)         0.092     0.080    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.226ns (29.720%)  route 0.534ns (70.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  rojobot/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.534     0.130    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X47Y10         LUT6 (Prop_lut6_I5_O)        0.098     0.228 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][15]
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X47Y10         FDCE (Hold_fdce_C_D)         0.092     0.082    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.226ns (29.617%)  route 0.537ns (70.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  rojobot/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.537     0.132    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.098     0.230 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.230    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][14]
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X47Y9          FDCE (Hold_fdce_C_D)         0.092     0.083    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.744ns  (logic 0.890ns (32.437%)  route 1.854ns (67.563%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojobot/inst/BOTREGIF/clk_in
    SLICE_X50Y6          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDCE (Prop_fdce_C_Q)         0.518    13.117 r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=3, routed)           1.107    14.224    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124    14.348 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3/O
                         net (fo=1, routed)           0.263    14.611    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.735 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.484    15.218    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.342 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.342    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][0]
    SLICE_X51Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X51Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.201    18.847    
    SLICE_X51Y10         FDCE (Setup_fdce_C_D)        0.029    18.876    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.876    
                         arrival time                         -15.342    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.612ns  (logic 0.580ns (22.209%)  route 2.032ns (77.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.743ns = ( 12.591 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.797    12.591    rojobot/inst/BOTREGIF/clk_in
    SLICE_X52Y7          FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDCE (Prop_fdce_C_Q)         0.456    13.047 r  rojobot/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           2.032    15.078    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X52Y9          LUT3 (Prop_lut3_I1_O)        0.124    15.202 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    15.202    mfp_sys_n_1
    SLICE_X52Y9          FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.667    18.646    clk_out1
    SLICE_X52Y9          FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.395    19.042    
                         clock uncertainty           -0.201    18.840    
    SLICE_X52Y9          FDRE (Setup_fdre_C_D)        0.029    18.869    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         18.869    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.560ns  (logic 0.580ns (22.656%)  route 1.980ns (77.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojobot/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=2, routed)           1.980    15.036    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X50Y8          LUT5 (Prop_lut5_I2_O)        0.124    15.160 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    15.160    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][27]
    SLICE_X50Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.201    18.848    
    SLICE_X50Y8          FDCE (Setup_fdce_C_D)        0.079    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -15.160    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.374ns  (logic 0.642ns (27.042%)  route 1.732ns (72.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojobot/inst/BOTREGIF/clk_in
    SLICE_X50Y6          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDCE (Prop_fdce_C_Q)         0.518    13.117 r  rojobot/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=2, routed)           1.732    14.849    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X50Y9          LUT5 (Prop_lut5_I2_O)        0.124    14.973 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000    14.973    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][29]
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.201    18.847    
    SLICE_X50Y9          FDCE (Setup_fdce_C_D)        0.079    18.926    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                         -14.973    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.271ns  (logic 0.718ns (31.622%)  route 1.553ns (68.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojobot/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           1.553    14.571    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.299    14.870 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    14.870    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][13]
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.201    18.849    
    SLICE_X47Y9          FDCE (Setup_fdce_C_D)        0.031    18.880    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.309ns  (logic 0.580ns (25.122%)  route 1.729ns (74.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           1.729    14.784    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X46Y8          LUT6 (Prop_lut6_I5_O)        0.124    14.908 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000    14.908    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][7]
    SLICE_X46Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.395    19.052    
                         clock uncertainty           -0.201    18.850    
    SLICE_X46Y8          FDCE (Setup_fdce_C_D)        0.077    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.023ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.302ns  (logic 0.715ns (31.062%)  route 1.587ns (68.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojobot/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=2, routed)           1.587    14.605    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X50Y9          LUT5 (Prop_lut5_I2_O)        0.296    14.901 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000    14.901    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][19]
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.201    18.847    
    SLICE_X50Y9          FDCE (Setup_fdce_C_D)        0.077    18.924    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         18.924    
                         arrival time                         -14.901    
  -------------------------------------------------------------------
                         slack                                  4.023    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.294ns  (logic 0.716ns (31.209%)  route 1.578ns (68.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojobot/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=2, routed)           1.578    14.597    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X50Y8          LUT5 (Prop_lut5_I2_O)        0.297    14.894 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    14.894    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][20]
    SLICE_X50Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.201    18.848    
    SLICE_X50Y8          FDCE (Setup_fdce_C_D)        0.079    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -14.894    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.851%)  route 1.664ns (74.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 12.601 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.807    12.601    rojobot/inst/BOTREGIF/clk_in
    SLICE_X44Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.456    13.057 r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=3, routed)           1.664    14.720    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X44Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.844 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    14.844    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][1]
    SLICE_X44Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.678    18.657    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.053    
                         clock uncertainty           -0.201    18.851    
    SLICE_X44Y10         FDCE (Setup_fdce_C_D)        0.029    18.880    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                         -14.844    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.217ns  (logic 0.642ns (28.962%)  route 1.575ns (71.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojobot/inst/BOTREGIF/clk_in
    SLICE_X50Y6          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDCE (Prop_fdce_C_Q)         0.518    13.117 r  rojobot/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=2, routed)           1.575    14.691    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X52Y10         LUT5 (Prop_lut5_I2_O)        0.124    14.815 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000    14.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][24]
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.667    18.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.395    19.042    
                         clock uncertainty           -0.201    18.840    
    SLICE_X52Y10         FDCE (Setup_fdce_C_D)        0.031    18.871    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         18.871    
                         arrival time                         -14.815    
  -------------------------------------------------------------------
                         slack                                  4.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.319%)  route 0.549ns (74.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.549     0.157    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.202 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][10]
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X47Y9          FDCE (Hold_fdce_C_D)         0.091     0.082    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.557     0.166    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X48Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.211 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.211    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][4]
    SLICE_X48Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X48Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X48Y9          FDCE (Hold_fdce_C_D)         0.091     0.082    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.962%)  route 0.559ns (75.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           0.559     0.167    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X52Y10         LUT5 (Prop_lut5_I2_O)        0.045     0.212 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.212    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][31]
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.902    -0.771    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.215    
                         clock uncertainty            0.201    -0.013    
    SLICE_X52Y10         FDCE (Hold_fdce_C_D)         0.092     0.079    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.838%)  route 0.563ns (75.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.633    -0.531    rojobot/inst/BOTREGIF/clk_in
    SLICE_X44Y8          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.563     0.173    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X44Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.218 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.218    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][3]
    SLICE_X44Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.908    -0.765    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.201    -0.007    
    SLICE_X44Y9          FDCE (Hold_fdce_C_D)         0.091     0.084    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.947%)  route 0.560ns (75.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           0.560     0.168    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X52Y10         LUT5 (Prop_lut5_I2_O)        0.045     0.213 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000     0.213    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][23]
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.902    -0.771    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X52Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.557    -0.215    
                         clock uncertainty            0.201    -0.013    
    SLICE_X52Y10         FDCE (Hold_fdce_C_D)         0.091     0.078    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.709%)  route 0.567ns (75.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.567     0.175    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X47Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.220 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.220    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][11]
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X47Y10         FDCE (Hold_fdce_C_D)         0.091     0.081    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.735%)  route 0.566ns (75.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.566     0.174    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X53Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.219 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.219    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][12]
    SLICE_X53Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.903    -0.770    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X53Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.214    
                         clock uncertainty            0.201    -0.012    
    SLICE_X53Y9          FDCE (Hold_fdce_C_D)         0.091     0.079    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.542%)  route 0.572ns (75.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X51Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  rojobot/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=2, routed)           0.572     0.179    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X51Y10         LUT5 (Prop_lut5_I2_O)        0.045     0.224 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000     0.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][28]
    SLICE_X51Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.903    -0.770    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X51Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.557    -0.214    
                         clock uncertainty            0.201    -0.012    
    SLICE_X51Y10         FDCE (Hold_fdce_C_D)         0.092     0.080    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.226ns (29.720%)  route 0.534ns (70.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  rojobot/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.534     0.130    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X47Y10         LUT6 (Prop_lut6_I5_O)        0.098     0.228 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][15]
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X47Y10         FDCE (Hold_fdce_C_D)         0.092     0.082    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.226ns (29.617%)  route 0.537ns (70.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  rojobot/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.537     0.132    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.098     0.230 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.230    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][14]
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X47Y9          FDCE (Hold_fdce_C_D)         0.092     0.083    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.574ns  (logic 0.580ns (16.229%)  route 2.994ns (83.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.768    22.847    vta/SR[0]
    SLICE_X43Y6          FDRE                                         r  vta/video_on_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X43Y6          FDRE                                         r  vta/video_on_reg/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.203    25.518    
    SLICE_X43Y6          FDRE (Setup_fdre_C_R)       -0.429    25.089    vta/video_on_reg
  -------------------------------------------------------------------
                         required time                         25.089    
                         arrival time                         -22.847    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.767ns  (logic 0.580ns (20.961%)  route 2.187ns (79.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 25.331 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.962    22.040    vta/SR[0]
    SLICE_X37Y5          FDRE                                         r  vta/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.685    25.331    vta/clk_out2
    SLICE_X37Y5          FDRE                                         r  vta/pixel_column_reg[0]/C
                         clock pessimism              0.395    25.726    
                         clock uncertainty           -0.203    25.523    
    SLICE_X37Y5          FDRE (Setup_fdre_C_R)       -0.429    25.094    vta/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         25.094    
                         arrival time                         -22.040    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.834%)  route 2.076ns (78.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.337    21.066    vta/pbtn_db_reg[0]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.124    21.190 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.740    21.930    vta/pixel_row[0]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[0]/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.203    25.518    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.429    25.089    vta/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                         25.089    
                         arrival time                         -21.930    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.834%)  route 2.076ns (78.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.337    21.066    vta/pbtn_db_reg[0]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.124    21.190 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.740    21.930    vta/pixel_row[0]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[1]/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.203    25.518    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.429    25.089    vta/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                         25.089    
                         arrival time                         -21.930    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.834%)  route 2.076ns (78.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.337    21.066    vta/pbtn_db_reg[0]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.124    21.190 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.740    21.930    vta/pixel_row[0]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.203    25.518    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.429    25.089    vta/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                         25.089    
                         arrival time                         -21.930    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.834%)  route 2.076ns (78.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.337    21.066    vta/pbtn_db_reg[0]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.124    21.190 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.740    21.930    vta/pixel_row[0]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[3]/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.203    25.518    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.429    25.089    vta/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                         25.089    
                         arrival time                         -21.930    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.122%)  route 2.042ns (77.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 25.329 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.817    21.895    vta/SR[0]
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.683    25.329    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.724    
                         clock uncertainty           -0.203    25.521    
    SLICE_X40Y5          FDRE (Setup_fdre_C_R)       -0.429    25.092    vta/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.122%)  route 2.042ns (77.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 25.329 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.817    21.895    vta/SR[0]
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.683    25.329    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.724    
                         clock uncertainty           -0.203    25.521    
    SLICE_X40Y5          FDRE (Setup_fdre_C_R)       -0.429    25.092    vta/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.122%)  route 2.042ns (77.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 25.329 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.817    21.895    vta/SR[0]
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.683    25.329    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.724    
                         clock uncertainty           -0.203    25.521    
    SLICE_X40Y5          FDRE (Setup_fdre_C_R)       -0.429    25.092    vta/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.122%)  route 2.042ns (77.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 25.329 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.817    21.895    vta/SR[0]
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.683    25.329    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.724    
                         clock uncertainty           -0.203    25.521    
    SLICE_X40Y5          FDRE (Setup_fdre_C_R)       -0.429    25.092    vta/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                  3.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.231ns (30.423%)  route 0.528ns (69.577%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.633    -0.531    debounce/clk_out1
    SLICE_X41Y9          FDRE                                         r  debounce/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/swtch_db_reg[0]/Q
                         net (fo=3, routed)           0.382    -0.007    rojobot/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X52Y6          LUT4 (Prop_lut4_I0_O)        0.045     0.038 r  rojobot/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.146     0.184    rojobot/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X52Y6          LUT5 (Prop_lut5_I2_O)        0.045     0.229 r  rojobot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.229    rojobot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X52Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.904    -0.769    rojobot/inst/BOTREGIF/clk_in
    SLICE_X52Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.213    
                         clock uncertainty            0.203    -0.009    
    SLICE_X52Y6          FDRE (Hold_fdre_C_D)         0.091     0.082    rojobot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.254ns (30.085%)  route 0.590ns (69.915%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y9          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.446     0.078    rojobot/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X46Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.123 r  rojobot/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.144     0.267    rojobot/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X46Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  rojobot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.312    rojobot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X46Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X46Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X46Y6          FDRE (Hold_fdre_C_D)         0.120     0.114    rojobot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.254ns (29.235%)  route 0.615ns (70.765%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y9          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.340    -0.029    rojobot/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X46Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.016 r  rojobot/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.275     0.291    rojobot/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.336 r  rojobot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.336    rojobot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X46Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X46Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X46Y5          FDRE (Hold_fdre_C_D)         0.120     0.114    rojobot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.254ns (30.086%)  route 0.590ns (69.914%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.629    -0.535    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.419     0.048    rojobot/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X50Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.093 r  rojobot/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.171     0.265    rojobot/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.045     0.310 r  rojobot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.310    rojobot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X51Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.905    -0.768    rojobot/inst/BOTREGIF/clk_in
    SLICE_X51Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X51Y6          FDRE (Hold_fdre_C_D)         0.091     0.083    rojobot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.231ns (25.958%)  route 0.659ns (74.042%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.637    -0.527    debounce/clk_out1
    SLICE_X31Y9          FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.511     0.125    rojobot/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X46Y5          LUT4 (Prop_lut4_I0_O)        0.045     0.170 r  rojobot/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.148     0.318    rojobot/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X46Y5          LUT4 (Prop_lut4_I2_O)        0.045     0.363 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X46Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X46Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X46Y5          FDRE (Hold_fdre_C_D)         0.121     0.115    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.231ns (26.630%)  route 0.636ns (73.370%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X48Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.337    -0.056    rojobot/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.011 r  rojobot/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.300     0.289    rojobot/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X53Y6          LUT5 (Prop_lut5_I4_O)        0.045     0.334 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.334    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X53Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.904    -0.769    rojobot/inst/BOTREGIF/clk_in
    SLICE_X53Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.213    
                         clock uncertainty            0.203    -0.009    
    SLICE_X53Y6          FDRE (Hold_fdre_C_D)         0.092     0.083    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.254ns (28.082%)  route 0.650ns (71.918%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y9          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.341    -0.028    rojobot/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X46Y7          LUT6 (Prop_lut6_I5_O)        0.045     0.017 r  rojobot/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.310     0.327    rojobot/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X46Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.372 r  rojobot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.372    rojobot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X46Y7          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X46Y7          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.120     0.113    rojobot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.231ns (25.487%)  route 0.675ns (74.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X48Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.409     0.017    rojobot/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X47Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.062 r  rojobot/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.266     0.328    rojobot/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X47Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.373 r  rojobot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.373    rojobot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X47Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X47Y5          FDRE (Hold_fdre_C_D)         0.091     0.085    rojobot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/horiz_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.186ns (20.391%)  route 0.726ns (79.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.259     0.384    vta/SR[0]
    SLICE_X38Y6          FDRE                                         r  vta/horiz_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    vta/clk_out2
    SLICE_X38Y6          FDRE                                         r  vta/horiz_sync_reg/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X38Y6          FDRE (Hold_fdre_C_R)         0.009     0.006    vta/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.186ns (20.391%)  route 0.726ns (79.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.259     0.384    vta/SR[0]
    SLICE_X38Y6          FDRE                                         r  vta/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    vta/clk_out2
    SLICE_X38Y6          FDRE                                         r  vta/pixel_column_reg[10]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X38Y6          FDRE (Hold_fdre_C_R)         0.009     0.006    vta/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.379    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 0.696ns (7.308%)  route 8.828ns (92.692%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 11.833 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.116     1.421 r  icon1/orientation0_i_5/O
                         net (fo=16, routed)          7.376     8.797    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.520    11.833    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.313    
                         clock uncertainty           -0.078    12.236    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.770    11.466    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.466    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 0.696ns (7.457%)  route 8.637ns (92.543%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 11.827 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.116     1.421 r  icon1/orientation0_i_5/O
                         net (fo=16, routed)          7.184     8.606    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.514    11.827    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.480    12.307    
                         clock uncertainty           -0.078    12.230    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.770    11.460    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 0.704ns (7.476%)  route 8.713ns (92.524%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 11.827 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT3 (Prop_lut3_I1_O)        0.124     1.429 r  icon1/orientation0_i_6/O
                         net (fo=16, routed)          7.260     8.689    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.514    11.827    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.480    12.307    
                         clock uncertainty           -0.078    12.230    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    11.664    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.419ns  (logic 0.704ns (7.475%)  route 8.715ns (92.525%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 11.833 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT3 (Prop_lut3_I1_O)        0.124     1.429 r  icon1/orientation0_i_6/O
                         net (fo=16, routed)          7.262     8.691    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.520    11.833    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.313    
                         clock uncertainty           -0.078    12.236    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.670    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 vta/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 0.730ns (8.036%)  route 8.354ns (91.964%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 11.827 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.810    -0.730    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  vta/pixel_row_reg[2]/Q
                         net (fo=9, routed)           0.850     0.577    icon1/pixel_row[2]
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.701 r  icon1/orientation0_i_9/O
                         net (fo=2, routed)           0.452     1.153    icon1/orientation0_i_9_n_0
    SLICE_X42Y5          LUT3 (Prop_lut3_I1_O)        0.150     1.303 r  icon1/orientation0_i_2/O
                         net (fo=16, routed)          7.052     8.355    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.514    11.827    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.480    12.307    
                         clock uncertainty           -0.078    12.230    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.770    11.460    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 vta/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 0.730ns (8.034%)  route 8.356ns (91.966%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 11.833 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.810    -0.730    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  vta/pixel_row_reg[2]/Q
                         net (fo=9, routed)           0.850     0.577    icon1/pixel_row[2]
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.701 r  icon1/orientation0_i_9/O
                         net (fo=2, routed)           0.452     1.153    icon1/orientation0_i_9_n_0
    SLICE_X42Y5          LUT3 (Prop_lut3_I1_O)        0.150     1.303 r  icon1/orientation0_i_2/O
                         net (fo=16, routed)          7.054     8.356    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.520    11.833    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.313    
                         clock uncertainty           -0.078    12.236    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.770    11.466    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.466    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.696ns (8.216%)  route 7.775ns (91.784%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 11.867 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.116     1.421 r  icon1/orientation0_i_5/O
                         net (fo=16, routed)          6.323     7.744    icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y26         RAMB18E1                                     r  icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.555    11.867    icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.487    12.355    
                         clock uncertainty           -0.078    12.277    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.770    11.507    icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.507    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 vta/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.696ns (8.216%)  route 7.775ns (91.784%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 11.867 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.812    -0.728    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  vta/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.970     0.698    icon1/pixel_column_reg[4][2]
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.822 r  icon1/orientation0_i_10/O
                         net (fo=2, routed)           0.483     1.305    icon1/orientation0_i_10_n_0
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.116     1.421 r  icon1/orientation0_i_5/O
                         net (fo=16, routed)          6.323     7.744    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y27         RAMB18E1                                     r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.555    11.867    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y27         RAMB18E1                                     r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.487    12.355    
                         clock uncertainty           -0.078    12.277    
    RAMB18_X0Y27         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.770    11.507    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.507    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 3.310ns (37.027%)  route 5.629ns (62.973%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 11.982 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.701     3.463    rojobot/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X58Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.609 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.170     4.779    rojobot/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.354     5.133 f  rojobot/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          2.124     7.257    rojobot/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X49Y5          LUT5 (Prop_lut5_I3_O)        0.356     7.613 r  rojobot/inst/BOTCPU/Sensors_int[7]_i_1/O
                         net (fo=8, routed)           0.634     8.247    rojobot/inst/BOTREGIF/write_strobe_flop_4[0]
    SLICE_X52Y5          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.669    11.982    rojobot/inst/BOTREGIF/clk_in
    SLICE_X52Y5          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.568    12.550    
                         clock uncertainty           -0.078    12.472    
    SLICE_X52Y5          FDCE (Setup_fdce_C_CE)      -0.407    12.065    rojobot/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 vta/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.552ns  (logic 0.704ns (8.232%)  route 7.848ns (91.768%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 11.827 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.810    -0.730    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  vta/pixel_row_reg[2]/Q
                         net (fo=9, routed)           0.850     0.577    icon1/pixel_row[2]
    SLICE_X42Y5          LUT6 (Prop_lut6_I1_O)        0.124     0.701 r  icon1/orientation0_i_9/O
                         net (fo=2, routed)           0.452     1.153    icon1/orientation0_i_9_n_0
    SLICE_X42Y5          LUT5 (Prop_lut5_I2_O)        0.124     1.277 r  icon1/orientation0_i_1/O
                         net (fo=16, routed)          6.546     7.822    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.514    11.827    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y50         RAMB18E1                                     r  icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.480    12.307    
                         clock uncertainty           -0.078    12.230    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    11.664    icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  3.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.632    -0.532    rojobot/inst/BOTCPU/clk_in
    SLICE_X61Y4          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.139    -0.251    rojobot/inst/BOTCPU/stack_ram_high/DIC0
    SLICE_X60Y3          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X60Y3          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.251    -0.516    
                         clock uncertainty            0.078    -0.438    
    SLICE_X60Y3          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.294    rojobot/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[7].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.632    -0.532    rojobot/inst/BOTCPU/clk_in
    SLICE_X61Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[7].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  rojobot/inst/BOTCPU/address_loop[7].pc_flop/Q
                         net (fo=3, routed)           0.122    -0.269    rojobot/inst/BOTCPU/stack_ram_high/DIB1
    SLICE_X60Y3          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X60Y3          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.248    -0.519    
                         clock uncertainty            0.078    -0.441    
    SLICE_X60Y3          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.317    rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (50.999%)  route 0.135ns (49.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.632    -0.532    rojobot/inst/BOTCPU/clk_in
    SLICE_X61Y4          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.135    -0.255    rojobot/inst/BOTCPU/stack_ram_high/DID1
    SLICE_X60Y3          RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X60Y3          RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.251    -0.516    
                         clock uncertainty            0.078    -0.438    
    SLICE_X60Y3          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.317    rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  rojobot/inst/BOTREGIF/MapY_reg[1]/Q
                         net (fo=1, routed)           0.216    -0.149    world_map/addra[8]
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.950    -0.723    world_map/clka
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.472    
                         clock uncertainty            0.078    -0.395    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.212    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.903%)  route 0.218ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  rojobot/inst/BOTREGIF/MapY_reg[4]/Q
                         net (fo=1, routed)           0.218    -0.147    world_map/addra[11]
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.950    -0.723    world_map/clka
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.472    
                         clock uncertainty            0.078    -0.395    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.212    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.903%)  route 0.218ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  rojobot/inst/BOTREGIF/MapY_reg[6]/Q
                         net (fo=1, routed)           0.218    -0.147    world_map/addra[13]
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.950    -0.723    world_map/clka
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.472    
                         clock uncertainty            0.078    -0.395    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.212    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.852%)  route 0.219ns (57.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  rojobot/inst/BOTREGIF/MapY_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.147    world_map/addra[7]
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.950    -0.723    world_map/clka
    RAMB36_X1Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.472    
                         clock uncertainty            0.078    -0.395    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.212    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.758%)  route 0.308ns (65.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.633    -0.531    rojobot/inst/BOTCPU/clk_in
    SLICE_X60Y0          FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.059    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.908    -0.765    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.251    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X60Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.127    rojobot/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.758%)  route 0.308ns (65.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.633    -0.531    rojobot/inst/BOTCPU/clk_in
    SLICE_X60Y0          FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.059    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.908    -0.765    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.251    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X60Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.127    rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.758%)  route 0.308ns (65.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.633    -0.531    rojobot/inst/BOTCPU/clk_in
    SLICE_X60Y0          FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308    -0.059    rojobot/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.908    -0.765    rojobot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X60Y2          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.251    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X60Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.127    rojobot/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.574ns  (logic 0.580ns (16.229%)  route 2.994ns (83.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.768    22.847    vta/SR[0]
    SLICE_X43Y6          FDRE                                         r  vta/video_on_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X43Y6          FDRE                                         r  vta/video_on_reg/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.201    25.520    
    SLICE_X43Y6          FDRE (Setup_fdre_C_R)       -0.429    25.091    vta/video_on_reg
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -22.847    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.767ns  (logic 0.580ns (20.961%)  route 2.187ns (79.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 25.331 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.962    22.040    vta/SR[0]
    SLICE_X37Y5          FDRE                                         r  vta/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.685    25.331    vta/clk_out2
    SLICE_X37Y5          FDRE                                         r  vta/pixel_column_reg[0]/C
                         clock pessimism              0.395    25.726    
                         clock uncertainty           -0.201    25.525    
    SLICE_X37Y5          FDRE (Setup_fdre_C_R)       -0.429    25.096    vta/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                         -22.040    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.834%)  route 2.076ns (78.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.337    21.066    vta/pbtn_db_reg[0]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.124    21.190 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.740    21.930    vta/pixel_row[0]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[0]/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.201    25.520    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.429    25.091    vta/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -21.930    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.834%)  route 2.076ns (78.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.337    21.066    vta/pbtn_db_reg[0]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.124    21.190 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.740    21.930    vta/pixel_row[0]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[1]/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.201    25.520    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.429    25.091    vta/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -21.930    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.834%)  route 2.076ns (78.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.337    21.066    vta/pbtn_db_reg[0]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.124    21.190 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.740    21.930    vta/pixel_row[0]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[2]/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.201    25.520    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.429    25.091    vta/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -21.930    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.834%)  route 2.076ns (78.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 25.326 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.337    21.066    vta/pbtn_db_reg[0]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.124    21.190 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.740    21.930    vta/pixel_row[0]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.680    25.326    vta/clk_out2
    SLICE_X44Y5          FDRE                                         r  vta/pixel_row_reg[3]/C
                         clock pessimism              0.395    25.721    
                         clock uncertainty           -0.201    25.520    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.429    25.091    vta/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -21.930    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.122%)  route 2.042ns (77.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 25.329 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.817    21.895    vta/SR[0]
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.683    25.329    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.724    
                         clock uncertainty           -0.201    25.523    
    SLICE_X40Y5          FDRE (Setup_fdre_C_R)       -0.429    25.094    vta/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         25.094    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.122%)  route 2.042ns (77.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 25.329 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.817    21.895    vta/SR[0]
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.683    25.329    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.724    
                         clock uncertainty           -0.201    25.523    
    SLICE_X40Y5          FDRE (Setup_fdre_C_R)       -0.429    25.094    vta/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         25.094    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.122%)  route 2.042ns (77.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 25.329 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.817    21.895    vta/SR[0]
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.683    25.329    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.724    
                         clock uncertainty           -0.201    25.523    
    SLICE_X40Y5          FDRE (Setup_fdre_C_R)       -0.429    25.094    vta/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         25.094    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.122%)  route 2.042ns (77.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 25.329 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.817    21.895    vta/SR[0]
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.683    25.329    vta/clk_out2
    SLICE_X40Y5          FDRE                                         r  vta/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.724    
                         clock uncertainty           -0.201    25.523    
    SLICE_X40Y5          FDRE (Setup_fdre_C_R)       -0.429    25.094    vta/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.094    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                  3.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.231ns (30.423%)  route 0.528ns (69.577%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.633    -0.531    debounce/clk_out1
    SLICE_X41Y9          FDRE                                         r  debounce/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/swtch_db_reg[0]/Q
                         net (fo=3, routed)           0.382    -0.007    rojobot/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X52Y6          LUT4 (Prop_lut4_I0_O)        0.045     0.038 r  rojobot/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.146     0.184    rojobot/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X52Y6          LUT5 (Prop_lut5_I2_O)        0.045     0.229 r  rojobot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.229    rojobot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X52Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.904    -0.769    rojobot/inst/BOTREGIF/clk_in
    SLICE_X52Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.213    
                         clock uncertainty            0.201    -0.011    
    SLICE_X52Y6          FDRE (Hold_fdre_C_D)         0.091     0.080    rojobot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.254ns (30.085%)  route 0.590ns (69.915%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y9          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.446     0.078    rojobot/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X46Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.123 r  rojobot/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.144     0.267    rojobot/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X46Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  rojobot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.312    rojobot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X46Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X46Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X46Y6          FDRE (Hold_fdre_C_D)         0.120     0.112    rojobot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.254ns (29.235%)  route 0.615ns (70.765%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y9          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.340    -0.029    rojobot/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X46Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.016 r  rojobot/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.275     0.291    rojobot/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.336 r  rojobot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.336    rojobot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X46Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X46Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X46Y5          FDRE (Hold_fdre_C_D)         0.120     0.112    rojobot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.254ns (30.086%)  route 0.590ns (69.914%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.629    -0.535    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X50Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.419     0.048    rojobot/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X50Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.093 r  rojobot/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.171     0.265    rojobot/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.045     0.310 r  rojobot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.310    rojobot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X51Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.905    -0.768    rojobot/inst/BOTREGIF/clk_in
    SLICE_X51Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X51Y6          FDRE (Hold_fdre_C_D)         0.091     0.081    rojobot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.231ns (25.958%)  route 0.659ns (74.042%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.637    -0.527    debounce/clk_out1
    SLICE_X31Y9          FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.511     0.125    rojobot/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X46Y5          LUT4 (Prop_lut4_I0_O)        0.045     0.170 r  rojobot/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.148     0.318    rojobot/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X46Y5          LUT4 (Prop_lut4_I2_O)        0.045     0.363 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X46Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X46Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X46Y5          FDRE (Hold_fdre_C_D)         0.121     0.113    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.231ns (26.630%)  route 0.636ns (73.370%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X48Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.337    -0.056    rojobot/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.011 r  rojobot/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.300     0.289    rojobot/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X53Y6          LUT5 (Prop_lut5_I4_O)        0.045     0.334 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.334    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X53Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.904    -0.769    rojobot/inst/BOTREGIF/clk_in
    SLICE_X53Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.213    
                         clock uncertainty            0.201    -0.011    
    SLICE_X53Y6          FDRE (Hold_fdre_C_D)         0.092     0.081    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.254ns (28.082%)  route 0.650ns (71.918%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X46Y9          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.341    -0.028    rojobot/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X46Y7          LUT6 (Prop_lut6_I5_O)        0.045     0.017 r  rojobot/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.310     0.327    rojobot/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X46Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.372 r  rojobot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.372    rojobot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X46Y7          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X46Y7          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.120     0.111    rojobot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.231ns (25.487%)  route 0.675ns (74.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X48Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.409     0.017    rojobot/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X47Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.062 r  rojobot/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.266     0.328    rojobot/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X47Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.373 r  rojobot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.373    rojobot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X47Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X47Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X47Y5          FDRE (Hold_fdre_C_D)         0.091     0.083    rojobot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/horiz_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.186ns (20.391%)  route 0.726ns (79.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.259     0.384    vta/SR[0]
    SLICE_X38Y6          FDRE                                         r  vta/horiz_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    vta/clk_out2
    SLICE_X38Y6          FDRE                                         r  vta/horiz_sync_reg/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X38Y6          FDRE (Hold_fdre_C_R)         0.009     0.004    vta/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.186ns (20.391%)  route 0.726ns (79.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.259     0.384    vta/SR[0]
    SLICE_X38Y6          FDRE                                         r  vta/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    vta/clk_out2
    SLICE_X38Y6          FDRE                                         r  vta/pixel_column_reg[10]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X38Y6          FDRE (Hold_fdre_C_R)         0.009     0.004    vta/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.381    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.979ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.550     5.628    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.083    19.116    
    SLICE_X72Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.711    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.550     5.628    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.083    19.116    
    SLICE_X72Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.711    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.550     5.628    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.083    19.116    
    SLICE_X72Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.711    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.550     5.628    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.083    19.116    
    SLICE_X72Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.711    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.087ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.580ns (9.133%)  route 5.771ns (90.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.545     5.624    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X73Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X73Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.083    19.116    
    SLICE_X73Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.711    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 13.087    

Slack (MET) :             13.180ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.580ns (9.145%)  route 5.762ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 18.701 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.537     5.615    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.701    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/C
                         clock pessimism              0.496    19.197    
                         clock uncertainty           -0.083    19.114    
    SLICE_X74Y12         FDCE (Recov_fdce_C_CLR)     -0.319    18.795    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 13.180    

Slack (MET) :             13.180ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.580ns (9.145%)  route 5.762ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 18.701 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.537     5.615    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.701    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/C
                         clock pessimism              0.496    19.197    
                         clock uncertainty           -0.083    19.114    
    SLICE_X74Y12         FDCE (Recov_fdce_C_CLR)     -0.319    18.795    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 13.180    

Slack (MET) :             13.180ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.580ns (9.145%)  route 5.762ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 18.701 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.537     5.615    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.701    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.496    19.197    
                         clock uncertainty           -0.083    19.114    
    SLICE_X74Y12         FDCE (Recov_fdce_C_CLR)     -0.319    18.795    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 13.180    

Slack (MET) :             13.180ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.580ns (9.145%)  route 5.762ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 18.701 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.537     5.615    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.701    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.496    19.197    
                         clock uncertainty           -0.083    19.114    
    SLICE_X74Y12         FDCE (Recov_fdce_C_CLR)     -0.319    18.795    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 13.180    

Slack (MET) :             13.330ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 0.580ns (9.368%)  route 5.611ns (90.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 18.700 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.386     5.465    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.721    18.700    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.496    19.196    
                         clock uncertainty           -0.083    19.113    
    SLICE_X74Y13         FDCE (Recov_fdce_C_CLR)     -0.319    18.794    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                         18.794    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                 13.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.186ns (20.202%)  route 0.735ns (79.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.267     0.393    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X45Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.908    -0.765    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/C
                         clock pessimism              0.272    -0.494    
    SLICE_X45Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.106%)  route 0.739ns (79.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.272     0.397    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X44Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.908    -0.765    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.272    -0.494    
    SLICE_X44Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.279     0.405    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.272    -0.496    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.279     0.405    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.272    -0.496    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.279     0.405    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.272    -0.496    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.279     0.405    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.272    -0.496    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.762%)  route 0.805ns (81.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.338     0.464    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X44Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.272    -0.495    
    SLICE_X44Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.587    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.762%)  route 0.805ns (81.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.338     0.464    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X44Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.272    -0.495    
    SLICE_X44Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.587    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.676%)  route 0.810ns (81.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.343     0.468    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X47Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.676%)  route 0.810ns (81.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.343     0.468    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X47Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  1.057    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.550     5.628    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.083    19.116    
    SLICE_X72Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.711    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.550     5.628    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.083    19.116    
    SLICE_X72Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.711    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.550     5.628    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.083    19.116    
    SLICE_X72Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.711    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.550     5.628    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.083    19.116    
    SLICE_X72Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.711    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.087ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.580ns (9.133%)  route 5.771ns (90.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.545     5.624    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X73Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X73Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.083    19.116    
    SLICE_X73Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.711    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 13.087    

Slack (MET) :             13.180ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.580ns (9.145%)  route 5.762ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 18.701 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.537     5.615    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.701    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/C
                         clock pessimism              0.496    19.197    
                         clock uncertainty           -0.083    19.114    
    SLICE_X74Y12         FDCE (Recov_fdce_C_CLR)     -0.319    18.795    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 13.180    

Slack (MET) :             13.180ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.580ns (9.145%)  route 5.762ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 18.701 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.537     5.615    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.701    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/C
                         clock pessimism              0.496    19.197    
                         clock uncertainty           -0.083    19.114    
    SLICE_X74Y12         FDCE (Recov_fdce_C_CLR)     -0.319    18.795    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 13.180    

Slack (MET) :             13.180ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.580ns (9.145%)  route 5.762ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 18.701 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.537     5.615    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.701    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.496    19.197    
                         clock uncertainty           -0.083    19.114    
    SLICE_X74Y12         FDCE (Recov_fdce_C_CLR)     -0.319    18.795    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 13.180    

Slack (MET) :             13.180ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.580ns (9.145%)  route 5.762ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 18.701 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.537     5.615    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.701    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.496    19.197    
                         clock uncertainty           -0.083    19.114    
    SLICE_X74Y12         FDCE (Recov_fdce_C_CLR)     -0.319    18.795    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 13.180    

Slack (MET) :             13.330ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 0.580ns (9.368%)  route 5.611ns (90.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 18.700 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.386     5.465    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.721    18.700    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.496    19.196    
                         clock uncertainty           -0.083    19.113    
    SLICE_X74Y13         FDCE (Recov_fdce_C_CLR)     -0.319    18.794    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                         18.794    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                 13.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.186ns (20.202%)  route 0.735ns (79.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.267     0.393    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X45Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.908    -0.765    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/C
                         clock pessimism              0.272    -0.494    
                         clock uncertainty            0.083    -0.411    
    SLICE_X45Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.106%)  route 0.739ns (79.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.272     0.397    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X44Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.908    -0.765    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.272    -0.494    
                         clock uncertainty            0.083    -0.411    
    SLICE_X44Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.279     0.405    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.083    -0.413    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.505    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.279     0.405    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.083    -0.413    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.505    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.279     0.405    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.083    -0.413    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.505    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.279     0.405    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.083    -0.413    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.505    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.762%)  route 0.805ns (81.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.338     0.464    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X44Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.272    -0.495    
                         clock uncertainty            0.083    -0.412    
    SLICE_X44Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.504    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.762%)  route 0.805ns (81.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.338     0.464    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X44Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.272    -0.495    
                         clock uncertainty            0.083    -0.412    
    SLICE_X44Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.504    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.676%)  route 0.810ns (81.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.343     0.468    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.083    -0.414    
    SLICE_X47Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.676%)  route 0.810ns (81.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.343     0.468    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.083    -0.414    
    SLICE_X47Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.974    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.550     5.628    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.083    19.116    
    SLICE_X72Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.711    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.550     5.628    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.083    19.116    
    SLICE_X72Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.711    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.550     5.628    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.083    19.116    
    SLICE_X72Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.711    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.550     5.628    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.083    19.116    
    SLICE_X72Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.711    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.087ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.580ns (9.133%)  route 5.771ns (90.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.545     5.624    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X73Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X73Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.083    19.116    
    SLICE_X73Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.711    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 13.087    

Slack (MET) :             13.180ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.580ns (9.145%)  route 5.762ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 18.701 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.537     5.615    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.701    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/C
                         clock pessimism              0.496    19.197    
                         clock uncertainty           -0.083    19.114    
    SLICE_X74Y12         FDCE (Recov_fdce_C_CLR)     -0.319    18.795    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 13.180    

Slack (MET) :             13.180ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.580ns (9.145%)  route 5.762ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 18.701 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.537     5.615    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.701    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/C
                         clock pessimism              0.496    19.197    
                         clock uncertainty           -0.083    19.114    
    SLICE_X74Y12         FDCE (Recov_fdce_C_CLR)     -0.319    18.795    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 13.180    

Slack (MET) :             13.180ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.580ns (9.145%)  route 5.762ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 18.701 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.537     5.615    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.701    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.496    19.197    
                         clock uncertainty           -0.083    19.114    
    SLICE_X74Y12         FDCE (Recov_fdce_C_CLR)     -0.319    18.795    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 13.180    

Slack (MET) :             13.180ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.580ns (9.145%)  route 5.762ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 18.701 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.537     5.615    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.701    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.496    19.197    
                         clock uncertainty           -0.083    19.114    
    SLICE_X74Y12         FDCE (Recov_fdce_C_CLR)     -0.319    18.795    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 13.180    

Slack (MET) :             13.330ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 0.580ns (9.368%)  route 5.611ns (90.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 18.700 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.386     5.465    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.721    18.700    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.496    19.196    
                         clock uncertainty           -0.083    19.113    
    SLICE_X74Y13         FDCE (Recov_fdce_C_CLR)     -0.319    18.794    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                         18.794    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                 13.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.186ns (20.202%)  route 0.735ns (79.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.267     0.393    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X45Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.908    -0.765    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/C
                         clock pessimism              0.272    -0.494    
                         clock uncertainty            0.083    -0.411    
    SLICE_X45Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.106%)  route 0.739ns (79.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.272     0.397    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X44Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.908    -0.765    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.272    -0.494    
                         clock uncertainty            0.083    -0.411    
    SLICE_X44Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.279     0.405    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.083    -0.413    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.505    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.279     0.405    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.083    -0.413    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.505    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.279     0.405    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.083    -0.413    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.505    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.279     0.405    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.083    -0.413    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.505    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.762%)  route 0.805ns (81.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.338     0.464    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X44Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.272    -0.495    
                         clock uncertainty            0.083    -0.412    
    SLICE_X44Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.504    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.762%)  route 0.805ns (81.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.338     0.464    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X44Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.272    -0.495    
                         clock uncertainty            0.083    -0.412    
    SLICE_X44Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.504    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.676%)  route 0.810ns (81.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.343     0.468    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.083    -0.414    
    SLICE_X47Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.676%)  route 0.810ns (81.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.343     0.468    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.083    -0.414    
    SLICE_X47Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.506    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.974    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.979ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.085ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.550     5.628    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.081    19.118    
    SLICE_X72Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.713    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.713    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 13.085    

Slack (MET) :             13.085ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.550     5.628    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.081    19.118    
    SLICE_X72Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.713    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.713    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 13.085    

Slack (MET) :             13.085ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.550     5.628    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.081    19.118    
    SLICE_X72Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.713    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.713    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 13.085    

Slack (MET) :             13.085ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.550     5.628    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.081    19.118    
    SLICE_X72Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.713    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.713    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 13.085    

Slack (MET) :             13.089ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.580ns (9.133%)  route 5.771ns (90.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.545     5.624    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X73Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.724    18.703    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X73Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/C
                         clock pessimism              0.496    19.199    
                         clock uncertainty           -0.081    19.118    
    SLICE_X73Y11         FDCE (Recov_fdce_C_CLR)     -0.405    18.713    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.713    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 13.089    

Slack (MET) :             13.182ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.580ns (9.145%)  route 5.762ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 18.701 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.537     5.615    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.701    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/C
                         clock pessimism              0.496    19.197    
                         clock uncertainty           -0.081    19.116    
    SLICE_X74Y12         FDCE (Recov_fdce_C_CLR)     -0.319    18.797    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg
  -------------------------------------------------------------------
                         required time                         18.797    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 13.182    

Slack (MET) :             13.182ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.580ns (9.145%)  route 5.762ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 18.701 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.537     5.615    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.701    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/C
                         clock pessimism              0.496    19.197    
                         clock uncertainty           -0.081    19.116    
    SLICE_X74Y12         FDCE (Recov_fdce_C_CLR)     -0.319    18.797    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]
  -------------------------------------------------------------------
                         required time                         18.797    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 13.182    

Slack (MET) :             13.182ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.580ns (9.145%)  route 5.762ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 18.701 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.537     5.615    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.701    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.496    19.197    
                         clock uncertainty           -0.081    19.116    
    SLICE_X74Y12         FDCE (Recov_fdce_C_CLR)     -0.319    18.797    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.797    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 13.182    

Slack (MET) :             13.182ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.580ns (9.145%)  route 5.762ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 18.701 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.537     5.615    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.701    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.496    19.197    
                         clock uncertainty           -0.081    19.116    
    SLICE_X74Y12         FDCE (Recov_fdce_C_CLR)     -0.319    18.797    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.797    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 13.182    

Slack (MET) :             13.331ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 0.580ns (9.368%)  route 5.611ns (90.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 18.700 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    -0.727    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225     0.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124     1.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         4.386     5.465    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y13         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.721    18.700    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.496    19.196    
                         clock uncertainty           -0.081    19.115    
    SLICE_X74Y13         FDCE (Recov_fdce_C_CLR)     -0.319    18.796    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                         18.796    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                 13.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.186ns (20.202%)  route 0.735ns (79.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.267     0.393    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X45Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.908    -0.765    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/C
                         clock pessimism              0.272    -0.494    
    SLICE_X45Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.106%)  route 0.739ns (79.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.272     0.397    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X44Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.908    -0.765    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.272    -0.494    
    SLICE_X44Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.279     0.405    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.272    -0.496    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.279     0.405    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.272    -0.496    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.279     0.405    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.272    -0.496    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.279     0.405    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.272    -0.496    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.762%)  route 0.805ns (81.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.338     0.464    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X44Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.272    -0.495    
    SLICE_X44Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.587    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.762%)  route 0.805ns (81.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.338     0.464    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X44Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.272    -0.495    
    SLICE_X44Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.587    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.676%)  route 0.810ns (81.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.343     0.468    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X47Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.676%)  route 0.810ns (81.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.343     0.468    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X47Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X47Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X47Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  1.057    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.617ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.487ns  (logic 0.580ns (12.927%)  route 3.907ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 25.322 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.681    23.760    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.676    25.322    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.395    25.717    
                         clock uncertainty           -0.203    25.514    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.195    rojobot/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         25.195    
                         arrival time                         -23.760    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.487ns  (logic 0.580ns (12.927%)  route 3.907ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 25.322 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.681    23.760    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.676    25.322    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.395    25.717    
                         clock uncertainty           -0.203    25.514    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.195    rojobot/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         25.195    
                         arrival time                         -23.760    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.487ns  (logic 0.580ns (12.927%)  route 3.907ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 25.322 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.681    23.760    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.676    25.322    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.395    25.717    
                         clock uncertainty           -0.203    25.514    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.195    rojobot/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         25.195    
                         arrival time                         -23.760    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.487ns  (logic 0.580ns (12.927%)  route 3.907ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 25.322 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.681    23.760    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.676    25.322    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.395    25.717    
                         clock uncertainty           -0.203    25.514    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.195    rojobot/inst/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         25.195    
                         arrival time                         -23.760    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[0]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.203    25.512    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.107    rojobot/inst/BOTREGIF/MapX_reg[0]
  -------------------------------------------------------------------
                         required time                         25.107    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.203    25.512    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.107    rojobot/inst/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                         25.107    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.203    25.512    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.107    rojobot/inst/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                         25.107    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[5]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.203    25.512    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.107    rojobot/inst/BOTREGIF/MapX_reg[5]
  -------------------------------------------------------------------
                         required time                         25.107    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[6]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.203    25.512    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.107    rojobot/inst/BOTREGIF/MapX_reg[6]
  -------------------------------------------------------------------
                         required time                         25.107    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.203    25.512    
    SLICE_X60Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.193    rojobot/inst/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         25.193    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.780%)  route 0.860ns (82.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.393     0.518    rojobot/inst/BOTREGIF/reset
    SLICE_X44Y11         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X44Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X44Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.098    rojobot/inst/BOTREGIF/BotInfo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.186ns (15.680%)  route 1.000ns (84.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.533     0.659    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X49Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.099    rojobot/inst/BOTREGIF/LocX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.623%)  route 1.005ns (84.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.537     0.663    rojobot/inst/BOTREGIF/reset
    SLICE_X48Y8          FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X48Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.099    rojobot/inst/BOTREGIF/BotInfo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.623%)  route 1.005ns (84.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.537     0.663    rojobot/inst/BOTREGIF/reset
    SLICE_X48Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X48Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.099    rojobot/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.623%)  route 1.005ns (84.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.537     0.663    rojobot/inst/BOTREGIF/reset
    SLICE_X48Y8          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X48Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.099    rojobot/inst/BOTREGIF/Sensors_reg[1]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.623%)  route 1.005ns (84.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.537     0.663    rojobot/inst/BOTREGIF/reset
    SLICE_X48Y8          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[4]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X48Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.099    rojobot/inst/BOTREGIF/Sensors_reg[4]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.210%)  route 1.037ns (84.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.570     0.695    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y7          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[1]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.099    rojobot/inst/BOTREGIF/LocX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.210%)  route 1.037ns (84.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.570     0.695    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y7          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[3]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.099    rojobot/inst/BOTREGIF/LocX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.210%)  route 1.037ns (84.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.570     0.695    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y7          FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.099    rojobot/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.210%)  route 1.037ns (84.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.570     0.695    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y7          FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.099    rojobot/inst/BOTREGIF/LocY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.795    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.487ns  (logic 0.580ns (12.927%)  route 3.907ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 25.322 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.681    23.760    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.676    25.322    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.395    25.717    
                         clock uncertainty           -0.201    25.516    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.197    rojobot/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         25.197    
                         arrival time                         -23.760    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.487ns  (logic 0.580ns (12.927%)  route 3.907ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 25.322 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.681    23.760    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.676    25.322    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.395    25.717    
                         clock uncertainty           -0.201    25.516    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.197    rojobot/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         25.197    
                         arrival time                         -23.760    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.487ns  (logic 0.580ns (12.927%)  route 3.907ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 25.322 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.681    23.760    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.676    25.322    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.395    25.717    
                         clock uncertainty           -0.201    25.516    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.197    rojobot/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         25.197    
                         arrival time                         -23.760    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.487ns  (logic 0.580ns (12.927%)  route 3.907ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 25.322 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.681    23.760    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.676    25.322    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.395    25.717    
                         clock uncertainty           -0.201    25.516    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.197    rojobot/inst/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         25.197    
                         arrival time                         -23.760    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[0]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.201    25.514    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.109    rojobot/inst/BOTREGIF/MapX_reg[0]
  -------------------------------------------------------------------
                         required time                         25.109    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.201    25.514    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.109    rojobot/inst/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                         25.109    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.201    25.514    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.109    rojobot/inst/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                         25.109    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[5]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.201    25.514    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.109    rojobot/inst/BOTREGIF/MapX_reg[5]
  -------------------------------------------------------------------
                         required time                         25.109    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[6]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.201    25.514    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.109    rojobot/inst/BOTREGIF/MapX_reg[6]
  -------------------------------------------------------------------
                         required time                         25.109    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.201    25.514    
    SLICE_X60Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.195    rojobot/inst/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         25.195    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.780%)  route 0.860ns (82.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.393     0.518    rojobot/inst/BOTREGIF/reset
    SLICE_X44Y11         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X44Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X44Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.100    rojobot/inst/BOTREGIF/BotInfo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.186ns (15.680%)  route 1.000ns (84.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.533     0.659    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X49Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.101    rojobot/inst/BOTREGIF/LocX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.623%)  route 1.005ns (84.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.537     0.663    rojobot/inst/BOTREGIF/reset
    SLICE_X48Y8          FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X48Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.101    rojobot/inst/BOTREGIF/BotInfo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.623%)  route 1.005ns (84.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.537     0.663    rojobot/inst/BOTREGIF/reset
    SLICE_X48Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X48Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.101    rojobot/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.623%)  route 1.005ns (84.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.537     0.663    rojobot/inst/BOTREGIF/reset
    SLICE_X48Y8          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X48Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.101    rojobot/inst/BOTREGIF/Sensors_reg[1]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.623%)  route 1.005ns (84.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.537     0.663    rojobot/inst/BOTREGIF/reset
    SLICE_X48Y8          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[4]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X48Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.101    rojobot/inst/BOTREGIF/Sensors_reg[4]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.210%)  route 1.037ns (84.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.570     0.695    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y7          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[1]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.101    rojobot/inst/BOTREGIF/LocX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.210%)  route 1.037ns (84.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.570     0.695    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y7          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[3]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.101    rojobot/inst/BOTREGIF/LocX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.210%)  route 1.037ns (84.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.570     0.695    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y7          FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.101    rojobot/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.210%)  route 1.037ns (84.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.570     0.695    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y7          FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.101    rojobot/inst/BOTREGIF/LocY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.796    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.617ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.487ns  (logic 0.580ns (12.927%)  route 3.907ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 25.322 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.681    23.760    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.676    25.322    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.395    25.717    
                         clock uncertainty           -0.203    25.514    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.195    rojobot/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         25.195    
                         arrival time                         -23.760    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.487ns  (logic 0.580ns (12.927%)  route 3.907ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 25.322 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.681    23.760    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.676    25.322    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.395    25.717    
                         clock uncertainty           -0.203    25.514    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.195    rojobot/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         25.195    
                         arrival time                         -23.760    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.487ns  (logic 0.580ns (12.927%)  route 3.907ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 25.322 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.681    23.760    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.676    25.322    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.395    25.717    
                         clock uncertainty           -0.203    25.514    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.195    rojobot/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         25.195    
                         arrival time                         -23.760    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.487ns  (logic 0.580ns (12.927%)  route 3.907ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 25.322 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.681    23.760    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.676    25.322    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.395    25.717    
                         clock uncertainty           -0.203    25.514    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.195    rojobot/inst/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         25.195    
                         arrival time                         -23.760    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[0]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.203    25.512    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.107    rojobot/inst/BOTREGIF/MapX_reg[0]
  -------------------------------------------------------------------
                         required time                         25.107    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.203    25.512    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.107    rojobot/inst/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                         25.107    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.203    25.512    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.107    rojobot/inst/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                         25.107    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[5]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.203    25.512    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.107    rojobot/inst/BOTREGIF/MapX_reg[5]
  -------------------------------------------------------------------
                         required time                         25.107    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[6]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.203    25.512    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.107    rojobot/inst/BOTREGIF/MapX_reg[6]
  -------------------------------------------------------------------
                         required time                         25.107    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.203    25.512    
    SLICE_X60Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.193    rojobot/inst/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         25.193    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.780%)  route 0.860ns (82.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.393     0.518    rojobot/inst/BOTREGIF/reset
    SLICE_X44Y11         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X44Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X44Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.098    rojobot/inst/BOTREGIF/BotInfo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.186ns (15.680%)  route 1.000ns (84.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.533     0.659    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X49Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.099    rojobot/inst/BOTREGIF/LocX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.623%)  route 1.005ns (84.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.537     0.663    rojobot/inst/BOTREGIF/reset
    SLICE_X48Y8          FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X48Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.099    rojobot/inst/BOTREGIF/BotInfo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.623%)  route 1.005ns (84.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.537     0.663    rojobot/inst/BOTREGIF/reset
    SLICE_X48Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X48Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.099    rojobot/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.623%)  route 1.005ns (84.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.537     0.663    rojobot/inst/BOTREGIF/reset
    SLICE_X48Y8          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X48Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.099    rojobot/inst/BOTREGIF/Sensors_reg[1]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.623%)  route 1.005ns (84.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.537     0.663    rojobot/inst/BOTREGIF/reset
    SLICE_X48Y8          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[4]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X48Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.099    rojobot/inst/BOTREGIF/Sensors_reg[4]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.210%)  route 1.037ns (84.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.570     0.695    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y7          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[1]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.099    rojobot/inst/BOTREGIF/LocX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.210%)  route 1.037ns (84.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.570     0.695    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y7          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[3]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.099    rojobot/inst/BOTREGIF/LocX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.210%)  route 1.037ns (84.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.570     0.695    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y7          FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.099    rojobot/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.210%)  route 1.037ns (84.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.570     0.695    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y7          FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.099    rojobot/inst/BOTREGIF/LocY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.795    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.487ns  (logic 0.580ns (12.927%)  route 3.907ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 25.322 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.681    23.760    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.676    25.322    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.395    25.717    
                         clock uncertainty           -0.201    25.516    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.197    rojobot/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         25.197    
                         arrival time                         -23.760    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.487ns  (logic 0.580ns (12.927%)  route 3.907ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 25.322 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.681    23.760    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.676    25.322    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.395    25.717    
                         clock uncertainty           -0.201    25.516    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.197    rojobot/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         25.197    
                         arrival time                         -23.760    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.487ns  (logic 0.580ns (12.927%)  route 3.907ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 25.322 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.681    23.760    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.676    25.322    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.395    25.717    
                         clock uncertainty           -0.201    25.516    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.197    rojobot/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         25.197    
                         arrival time                         -23.760    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.487ns  (logic 0.580ns (12.927%)  route 3.907ns (87.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 25.322 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.681    23.760    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.676    25.322    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.395    25.717    
                         clock uncertainty           -0.201    25.516    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.197    rojobot/inst/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         25.197    
                         arrival time                         -23.760    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[0]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.201    25.514    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.109    rojobot/inst/BOTREGIF/MapX_reg[0]
  -------------------------------------------------------------------
                         required time                         25.109    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.201    25.514    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.109    rojobot/inst/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                         25.109    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.201    25.514    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.109    rojobot/inst/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                         25.109    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[5]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.201    25.514    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.109    rojobot/inst/BOTREGIF/MapX_reg[5]
  -------------------------------------------------------------------
                         required time                         25.109    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[6]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.201    25.514    
    SLICE_X61Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.109    rojobot/inst/BOTREGIF/MapX_reg[6]
  -------------------------------------------------------------------
                         required time                         25.109    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.629%)  route 3.676ns (86.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 25.320 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.813    19.273    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.456    19.729 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.225    20.955    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.124    21.079 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.450    23.529    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y5          FDCE                                         f  rojobot/inst/BOTREGIF/MapY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.674    25.320    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y5          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.395    25.715    
                         clock uncertainty           -0.201    25.514    
    SLICE_X60Y5          FDCE (Recov_fdce_C_CLR)     -0.319    25.195    rojobot/inst/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         25.195    
                         arrival time                         -23.529    
  -------------------------------------------------------------------
                         slack                                  1.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.780%)  route 0.860ns (82.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.393     0.518    rojobot/inst/BOTREGIF/reset
    SLICE_X44Y11         FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X44Y11         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X44Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.100    rojobot/inst/BOTREGIF/BotInfo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.186ns (15.680%)  route 1.000ns (84.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.533     0.659    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X49Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.101    rojobot/inst/BOTREGIF/LocX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.623%)  route 1.005ns (84.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.537     0.663    rojobot/inst/BOTREGIF/reset
    SLICE_X48Y8          FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X48Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.101    rojobot/inst/BOTREGIF/BotInfo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.623%)  route 1.005ns (84.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.537     0.663    rojobot/inst/BOTREGIF/reset
    SLICE_X48Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X48Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.101    rojobot/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.623%)  route 1.005ns (84.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.537     0.663    rojobot/inst/BOTREGIF/reset
    SLICE_X48Y8          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X48Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.101    rojobot/inst/BOTREGIF/Sensors_reg[1]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.623%)  route 1.005ns (84.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.537     0.663    rojobot/inst/BOTREGIF/reset
    SLICE_X48Y8          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X48Y8          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[4]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X48Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.101    rojobot/inst/BOTREGIF/Sensors_reg[4]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.210%)  route 1.037ns (84.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.570     0.695    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y7          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[1]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.101    rojobot/inst/BOTREGIF/LocX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.210%)  route 1.037ns (84.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.570     0.695    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y7          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[3]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.101    rojobot/inst/BOTREGIF/LocX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.210%)  route 1.037ns (84.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.570     0.695    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y7          FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.101    rojobot/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.210%)  route 1.037ns (84.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.636    -0.528    debounce/clk_out1
    SLICE_X20Y13         FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.467     0.081    debounce/pbtn_db_reg[0]_0
    SLICE_X38Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.126 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.570     0.695    rojobot/inst/BOTREGIF/reset
    SLICE_X49Y7          FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X49Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.101    rojobot/inst/BOTREGIF/LocY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.796    





