#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ac90b4d0a60 .scope module, "tb_mips_cpu" "tb_mips_cpu" 2 1;
 .timescale 0 0;
v0x5ac90b4f1ff0_0 .var "clk", 0 0;
v0x5ac90b4f2090_0 .net "pcAtual", 31 0, L_0x5ac90b4cf920;  1 drivers
v0x5ac90b4f2150_0 .var "reset", 0 0;
S_0x5ac90b49f160 .scope module, "uut" "mips_cpu" 2 7, 3 1 0, S_0x5ac90b4d0a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pcAtual";
v0x5ac90b4f06b0_0 .net "ALUOperation", 3 0, v0x5ac90b4ec640_0;  1 drivers
v0x5ac90b4f0790_0 .net "ALUResult", 31 0, v0x5ac90b4ebed0_0;  1 drivers
v0x5ac90b4f08a0_0 .net "ALUSrc", 0 0, v0x5ac90b4ec720_0;  1 drivers
v0x5ac90b4f0940_0 .net "MemWrite", 0 0, v0x5ac90b4ec7c0_0;  1 drivers
v0x5ac90b4f0a30_0 .net "ReadData1", 31 0, L_0x5ac90b4f27e0;  1 drivers
v0x5ac90b4f0b70_0 .net "ReadData2", 31 0, L_0x5ac90b4f2ab0;  1 drivers
v0x5ac90b4f0c60_0 .net "ReadDataMem", 31 0, L_0x5ac90b5038a0;  1 drivers
v0x5ac90b4f0d20_0 .net "RegDst", 0 0, v0x5ac90b4ec860_0;  1 drivers
v0x5ac90b4f0dc0_0 .net "RegWrite", 0 0, v0x5ac90b4ec920_0;  1 drivers
v0x5ac90b4f0ef0_0 .net "WriteData", 31 0, L_0x5ac90b5044e0;  1 drivers
v0x5ac90b4f0f90_0 .net "Zero", 0 0, L_0x5ac90b5030a0;  1 drivers
v0x5ac90b4f1030_0 .net *"_ivl_11", 15 0, L_0x5ac90b5031e0;  1 drivers
v0x5ac90b4f10d0_0 .net *"_ivl_12", 31 0, L_0x5ac90b5032c0;  1 drivers
L_0x71b8ab5b7138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ac90b4f1190_0 .net *"_ivl_15", 15 0, L_0x71b8ab5b7138;  1 drivers
v0x5ac90b4f1270_0 .net *"_ivl_25", 15 0, L_0x5ac90b503dd0;  1 drivers
v0x5ac90b4f1350_0 .net *"_ivl_26", 31 0, L_0x5ac90b503ee0;  1 drivers
L_0x71b8ab5b7210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ac90b4f1430_0 .net *"_ivl_29", 15 0, L_0x71b8ab5b7210;  1 drivers
v0x5ac90b4f1510_0 .net *"_ivl_30", 31 0, L_0x5ac90b504220;  1 drivers
v0x5ac90b4f15f0_0 .net *"_ivl_32", 29 0, L_0x5ac90b504020;  1 drivers
L_0x71b8ab5b7258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ac90b4f16d0_0 .net *"_ivl_34", 1 0, L_0x71b8ab5b7258;  1 drivers
v0x5ac90b4f17b0_0 .net *"_ivl_5", 4 0, L_0x5ac90b4f2d90;  1 drivers
v0x5ac90b4f1890_0 .net *"_ivl_7", 4 0, L_0x5ac90b4f2e30;  1 drivers
v0x5ac90b4f1970_0 .net "branchAddress", 31 0, L_0x5ac90b504310;  1 drivers
v0x5ac90b4f1a30_0 .net "clk", 0 0, v0x5ac90b4f1ff0_0;  1 drivers
v0x5ac90b4f1ad0_0 .net "instrucao", 31 0, L_0x5ac90b49de90;  1 drivers
v0x5ac90b4f1bc0_0 .net "jumpAddress", 31 0, L_0x5ac90b503bf0;  1 drivers
v0x5ac90b4f1cd0_0 .net "pcAtual", 31 0, L_0x5ac90b4cf920;  alias, 1 drivers
v0x5ac90b4f1de0_0 .net "pcSrc", 1 0, v0x5ac90b4ecbf0_0;  1 drivers
v0x5ac90b4f1ef0_0 .net "reset", 0 0, v0x5ac90b4f2150_0;  1 drivers
L_0x5ac90b4f2b70 .part L_0x5ac90b49de90, 21, 5;
L_0x5ac90b4f2cf0 .part L_0x5ac90b49de90, 16, 5;
L_0x5ac90b4f2d90 .part L_0x5ac90b49de90, 11, 5;
L_0x5ac90b4f2e30 .part L_0x5ac90b49de90, 16, 5;
L_0x5ac90b4f2f00 .functor MUXZ 5, L_0x5ac90b4f2e30, L_0x5ac90b4f2d90, v0x5ac90b4ec860_0, C4<>;
L_0x5ac90b5031e0 .part L_0x5ac90b49de90, 0, 16;
L_0x5ac90b5032c0 .concat [ 16 16 0 0], L_0x5ac90b5031e0, L_0x71b8ab5b7138;
L_0x5ac90b503450 .functor MUXZ 32, L_0x5ac90b4f2ab0, L_0x5ac90b5032c0, v0x5ac90b4ec720_0, C4<>;
L_0x5ac90b5039b0 .part L_0x5ac90b49de90, 26, 6;
L_0x5ac90b503a50 .part L_0x5ac90b49de90, 0, 6;
L_0x5ac90b503ce0 .part L_0x5ac90b49de90, 0, 26;
L_0x5ac90b503dd0 .part L_0x5ac90b49de90, 0, 16;
L_0x5ac90b503ee0 .concat [ 16 16 0 0], L_0x5ac90b503dd0, L_0x71b8ab5b7210;
L_0x5ac90b504020 .part L_0x5ac90b503ee0, 0, 30;
L_0x5ac90b504220 .concat [ 2 30 0 0], L_0x71b8ab5b7258, L_0x5ac90b504020;
L_0x5ac90b504310 .arith/sum 32, L_0x5ac90b4cf920, L_0x5ac90b504220;
L_0x5ac90b5044e0 .functor MUXZ 32, v0x5ac90b4ebed0_0, L_0x5ac90b5038a0, v0x5ac90b4ec7c0_0, C4<>;
S_0x5ac90b4cf690 .scope module, "alu" "alu" 3 38, 4 1 0, S_0x5ac90b49f160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUOperation";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5ac90b49dfb0_0 .net "A", 31 0, L_0x5ac90b4f27e0;  alias, 1 drivers
v0x5ac90b4ebdf0_0 .net "ALUOperation", 3 0, v0x5ac90b4ec640_0;  alias, 1 drivers
v0x5ac90b4ebed0_0 .var "ALUResult", 31 0;
v0x5ac90b4ebf90_0 .net "B", 31 0, L_0x5ac90b503450;  1 drivers
v0x5ac90b4ec070_0 .net "Zero", 0 0, L_0x5ac90b5030a0;  alias, 1 drivers
L_0x71b8ab5b70f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ac90b4ec180_0 .net/2u *"_ivl_0", 31 0, L_0x71b8ab5b70f0;  1 drivers
E_0x5ac90b4a2920 .event anyedge, v0x5ac90b4ebdf0_0, v0x5ac90b49dfb0_0, v0x5ac90b4ebf90_0;
L_0x5ac90b5030a0 .cmp/eq 32, v0x5ac90b4ebed0_0, L_0x71b8ab5b70f0;
S_0x5ac90b4ec300 .scope module, "control" "unidade_controle" 3 56, 5 1 0, S_0x5ac90b49f160;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "RegWrite";
    .port_info 3 /OUTPUT 4 "ALUOperation";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "pcSrc";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegDst";
v0x5ac90b4ec640_0 .var "ALUOperation", 3 0;
v0x5ac90b4ec720_0 .var "ALUSrc", 0 0;
v0x5ac90b4ec7c0_0 .var "MemWrite", 0 0;
v0x5ac90b4ec860_0 .var "RegDst", 0 0;
v0x5ac90b4ec920_0 .var "RegWrite", 0 0;
v0x5ac90b4eca30_0 .net "funct", 5 0, L_0x5ac90b503a50;  1 drivers
v0x5ac90b4ecb10_0 .net "opcode", 5 0, L_0x5ac90b5039b0;  1 drivers
v0x5ac90b4ecbf0_0 .var "pcSrc", 1 0;
E_0x5ac90b469f20 .event anyedge, v0x5ac90b4ecb10_0, v0x5ac90b4eca30_0;
S_0x5ac90b4ece20 .scope module, "data_mem" "memoria_dados" 3 47, 6 1 0, S_0x5ac90b49f160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 32 "WriteData";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 32 "ReadData";
L_0x5ac90b5038a0 .functor BUFZ 32, L_0x5ac90b503590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5ac90b4ecfd0_0 .net "MemWrite", 0 0, v0x5ac90b4ec7c0_0;  alias, 1 drivers
v0x5ac90b4ed090_0 .net "ReadData", 31 0, L_0x5ac90b5038a0;  alias, 1 drivers
v0x5ac90b4ed150_0 .net "WriteData", 31 0, L_0x5ac90b4f2ab0;  alias, 1 drivers
v0x5ac90b4ed240_0 .net *"_ivl_0", 31 0, L_0x5ac90b503590;  1 drivers
v0x5ac90b4ed320_0 .net *"_ivl_3", 7 0, L_0x5ac90b503630;  1 drivers
v0x5ac90b4ed450_0 .net *"_ivl_4", 9 0, L_0x5ac90b503760;  1 drivers
L_0x71b8ab5b7180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ac90b4ed530_0 .net *"_ivl_7", 1 0, L_0x71b8ab5b7180;  1 drivers
v0x5ac90b4ed610_0 .net "addr", 31 0, v0x5ac90b4ebed0_0;  alias, 1 drivers
v0x5ac90b4ed6d0_0 .net "clk", 0 0, v0x5ac90b4f1ff0_0;  alias, 1 drivers
v0x5ac90b4ed770 .array "memoria", 0 255, 31 0;
E_0x5ac90b4a2bd0 .event posedge, v0x5ac90b4ed6d0_0;
L_0x5ac90b503590 .array/port v0x5ac90b4ed770, L_0x5ac90b503760;
L_0x5ac90b503630 .part v0x5ac90b4ebed0_0, 2, 8;
L_0x5ac90b503760 .concat [ 8 2 0 0], L_0x5ac90b503630, L_0x71b8ab5b7180;
S_0x5ac90b4ed900 .scope module, "fetch" "fetch_unit" 3 15, 7 1 0, S_0x5ac90b49f160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "branchAddress";
    .port_info 3 /INPUT 32 "jumpAddress";
    .port_info 4 /INPUT 2 "pcSrc";
    .port_info 5 /OUTPUT 32 "instrucao";
    .port_info 6 /OUTPUT 32 "pcAtual";
L_0x5ac90b4cf920 .functor BUFZ 32, v0x5ac90b4ee870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5ac90b4ee530_0 .net "branchAddress", 31 0, L_0x5ac90b504310;  alias, 1 drivers
v0x5ac90b4ee610_0 .net "clk", 0 0, v0x5ac90b4f1ff0_0;  alias, 1 drivers
v0x5ac90b4ee6d0_0 .net "instrucao", 31 0, L_0x5ac90b49de90;  alias, 1 drivers
v0x5ac90b4ee7d0_0 .net "jumpAddress", 31 0, L_0x5ac90b503bf0;  alias, 1 drivers
v0x5ac90b4ee870_0 .var "pc", 31 0;
v0x5ac90b4ee960_0 .net "pcAtual", 31 0, L_0x5ac90b4cf920;  alias, 1 drivers
v0x5ac90b4eea20_0 .net "pcSrc", 1 0, v0x5ac90b4ecbf0_0;  alias, 1 drivers
v0x5ac90b4eeb10_0 .net "reset", 0 0, v0x5ac90b4f2150_0;  alias, 1 drivers
E_0x5ac90b4d0de0 .event posedge, v0x5ac90b4eeb10_0, v0x5ac90b4ed6d0_0;
S_0x5ac90b4edb80 .scope module, "mem_inst" "memoria_instrucoes" 7 14, 8 1 0, S_0x5ac90b4ed900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instrucao";
L_0x5ac90b49de90 .functor BUFZ 32, L_0x5ac90b4f21f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5ac90b4edda0_0 .net *"_ivl_0", 31 0, L_0x5ac90b4f21f0;  1 drivers
v0x5ac90b4edea0_0 .net *"_ivl_3", 7 0, L_0x5ac90b4f2290;  1 drivers
v0x5ac90b4edf80_0 .net *"_ivl_4", 9 0, L_0x5ac90b4f2380;  1 drivers
L_0x71b8ab5b7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ac90b4ee040_0 .net *"_ivl_7", 1 0, L_0x71b8ab5b7018;  1 drivers
v0x5ac90b4ee120_0 .net "addr", 31 0, v0x5ac90b4ee870_0;  1 drivers
v0x5ac90b4ee250_0 .var/i "i", 31 0;
v0x5ac90b4ee330_0 .net "instrucao", 31 0, L_0x5ac90b49de90;  alias, 1 drivers
v0x5ac90b4ee410 .array "memoria", 0 255, 31 0;
L_0x5ac90b4f21f0 .array/port v0x5ac90b4ee410, L_0x5ac90b4f2380;
L_0x5ac90b4f2290 .part v0x5ac90b4ee870_0, 2, 8;
L_0x5ac90b4f2380 .concat [ 8 2 0 0], L_0x5ac90b4f2290, L_0x71b8ab5b7018;
S_0x5ac90b4eecd0 .scope module, "jump" "jump_unit" 3 68, 9 1 0, S_0x5ac90b49f160;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "jumpAddr";
    .port_info 1 /INPUT 32 "pcAtual";
    .port_info 2 /OUTPUT 32 "jumpAddress";
v0x5ac90b4eef70_0 .net *"_ivl_1", 3 0, L_0x5ac90b503b50;  1 drivers
L_0x71b8ab5b71c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ac90b4ef070_0 .net/2u *"_ivl_2", 1 0, L_0x71b8ab5b71c8;  1 drivers
v0x5ac90b4ef150_0 .net "jumpAddr", 25 0, L_0x5ac90b503ce0;  1 drivers
v0x5ac90b4ef210_0 .net "jumpAddress", 31 0, L_0x5ac90b503bf0;  alias, 1 drivers
v0x5ac90b4ef300_0 .net "pcAtual", 31 0, L_0x5ac90b4cf920;  alias, 1 drivers
L_0x5ac90b503b50 .part L_0x5ac90b4cf920, 28, 4;
L_0x5ac90b503bf0 .concat [ 2 26 4 0], L_0x71b8ab5b71c8, L_0x5ac90b503ce0, L_0x5ac90b503b50;
S_0x5ac90b4ef450 .scope module, "regs" "registradores" 3 26, 10 1 0, S_0x5ac90b49f160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "ReadRegister1";
    .port_info 2 /INPUT 5 "ReadRegister2";
    .port_info 3 /INPUT 5 "WriteRegister";
    .port_info 4 /INPUT 32 "WriteData";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 32 "ReadData1";
    .port_info 7 /OUTPUT 32 "ReadData2";
L_0x5ac90b4f27e0 .functor BUFZ 32, L_0x5ac90b4f2630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5ac90b4f2ab0 .functor BUFZ 32, L_0x5ac90b4f28a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5ac90b4ef750_0 .net "ReadData1", 31 0, L_0x5ac90b4f27e0;  alias, 1 drivers
v0x5ac90b4ef840_0 .net "ReadData2", 31 0, L_0x5ac90b4f2ab0;  alias, 1 drivers
v0x5ac90b4ef910_0 .net "ReadRegister1", 4 0, L_0x5ac90b4f2b70;  1 drivers
v0x5ac90b4ef9e0_0 .net "ReadRegister2", 4 0, L_0x5ac90b4f2cf0;  1 drivers
v0x5ac90b4efac0_0 .net "RegWrite", 0 0, v0x5ac90b4ec920_0;  alias, 1 drivers
v0x5ac90b4efbb0_0 .net "WriteData", 31 0, L_0x5ac90b5044e0;  alias, 1 drivers
v0x5ac90b4efc70_0 .net "WriteRegister", 4 0, L_0x5ac90b4f2f00;  1 drivers
v0x5ac90b4efd50_0 .net *"_ivl_0", 31 0, L_0x5ac90b4f2630;  1 drivers
v0x5ac90b4efe30_0 .net *"_ivl_10", 6 0, L_0x5ac90b4f2940;  1 drivers
L_0x71b8ab5b70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ac90b4effa0_0 .net *"_ivl_13", 1 0, L_0x71b8ab5b70a8;  1 drivers
v0x5ac90b4f0080_0 .net *"_ivl_2", 6 0, L_0x5ac90b4f26f0;  1 drivers
L_0x71b8ab5b7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ac90b4f0160_0 .net *"_ivl_5", 1 0, L_0x71b8ab5b7060;  1 drivers
v0x5ac90b4f0240_0 .net *"_ivl_8", 31 0, L_0x5ac90b4f28a0;  1 drivers
v0x5ac90b4f0320_0 .net "clk", 0 0, v0x5ac90b4f1ff0_0;  alias, 1 drivers
v0x5ac90b4f03c0_0 .var/i "i", 31 0;
v0x5ac90b4f04a0 .array "registers", 0 31, 31 0;
L_0x5ac90b4f2630 .array/port v0x5ac90b4f04a0, L_0x5ac90b4f26f0;
L_0x5ac90b4f26f0 .concat [ 5 2 0 0], L_0x5ac90b4f2b70, L_0x71b8ab5b7060;
L_0x5ac90b4f28a0 .array/port v0x5ac90b4f04a0, L_0x5ac90b4f2940;
L_0x5ac90b4f2940 .concat [ 5 2 0 0], L_0x5ac90b4f2cf0, L_0x71b8ab5b70a8;
    .scope S_0x5ac90b4edb80;
T_0 ;
    %pushi/vec4 537395201, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ac90b4ee410, 4, 0;
    %pushi/vec4 537460738, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ac90b4ee410, 4, 0;
    %pushi/vec4 17387552, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ac90b4ee410, 4, 0;
    %pushi/vec4 2886336512, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ac90b4ee410, 4, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5ac90b4ee250_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5ac90b4ee250_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5ac90b4ee250_0;
    %store/vec4a v0x5ac90b4ee410, 4, 0;
    %load/vec4 v0x5ac90b4ee250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ac90b4ee250_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x5ac90b4ed900;
T_1 ;
    %wait E_0x5ac90b4d0de0;
    %load/vec4 v0x5ac90b4eeb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ac90b4ee870_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5ac90b4eea20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %load/vec4 v0x5ac90b4ee870_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5ac90b4ee870_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x5ac90b4ee870_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5ac90b4ee870_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x5ac90b4ee530_0;
    %assign/vec4 v0x5ac90b4ee870_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x5ac90b4ee7d0_0;
    %assign/vec4 v0x5ac90b4ee870_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5ac90b4ef450;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ac90b4f03c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5ac90b4f03c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5ac90b4f03c0_0;
    %store/vec4a v0x5ac90b4f04a0, 4, 0;
    %load/vec4 v0x5ac90b4f03c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ac90b4f03c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x5ac90b4ef450;
T_3 ;
    %wait E_0x5ac90b4a2bd0;
    %load/vec4 v0x5ac90b4efac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x5ac90b4efc70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5ac90b4efbb0_0;
    %load/vec4 v0x5ac90b4efc70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ac90b4f04a0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5ac90b4cf690;
T_4 ;
    %wait E_0x5ac90b4a2920;
    %load/vec4 v0x5ac90b4ebdf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ac90b4ebed0_0, 0, 32;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x5ac90b49dfb0_0;
    %load/vec4 v0x5ac90b4ebf90_0;
    %and;
    %store/vec4 v0x5ac90b4ebed0_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x5ac90b49dfb0_0;
    %load/vec4 v0x5ac90b4ebf90_0;
    %or;
    %store/vec4 v0x5ac90b4ebed0_0, 0, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x5ac90b49dfb0_0;
    %load/vec4 v0x5ac90b4ebf90_0;
    %add;
    %store/vec4 v0x5ac90b4ebed0_0, 0, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x5ac90b49dfb0_0;
    %load/vec4 v0x5ac90b4ebf90_0;
    %sub;
    %store/vec4 v0x5ac90b4ebed0_0, 0, 32;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x5ac90b49dfb0_0;
    %load/vec4 v0x5ac90b4ebf90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v0x5ac90b4ebed0_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x5ac90b49dfb0_0;
    %load/vec4 v0x5ac90b4ebf90_0;
    %or;
    %inv;
    %store/vec4 v0x5ac90b4ebed0_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5ac90b4ece20;
T_5 ;
    %wait E_0x5ac90b4a2bd0;
    %load/vec4 v0x5ac90b4ecfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5ac90b4ed150_0;
    %load/vec4 v0x5ac90b4ed610_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ac90b4ed770, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5ac90b4ec300;
T_6 ;
    %wait E_0x5ac90b469f20;
    %load/vec4 v0x5ac90b4ecb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4ec920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4ec7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4ec720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4ec860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ac90b4ecbf0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ac90b4ec640_0, 0, 4;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ac90b4ec920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4ec7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4ec720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ac90b4ec860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ac90b4ecbf0_0, 0, 2;
    %load/vec4 v0x5ac90b4eca30_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ac90b4ec640_0, 0, 4;
    %jmp T_6.13;
T_6.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ac90b4ec640_0, 0, 4;
    %jmp T_6.13;
T_6.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5ac90b4ec640_0, 0, 4;
    %jmp T_6.13;
T_6.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ac90b4ec640_0, 0, 4;
    %jmp T_6.13;
T_6.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ac90b4ec640_0, 0, 4;
    %jmp T_6.13;
T_6.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5ac90b4ec640_0, 0, 4;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ac90b4ec920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4ec7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ac90b4ec720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4ec860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ac90b4ecbf0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ac90b4ec640_0, 0, 4;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4ec920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ac90b4ec7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ac90b4ec720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4ec860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ac90b4ecbf0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ac90b4ec640_0, 0, 4;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4ec920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4ec7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4ec720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4ec860_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ac90b4ecbf0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5ac90b4ec640_0, 0, 4;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4ec920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4ec7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4ec720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4ec860_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ac90b4ecbf0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ac90b4ec640_0, 0, 4;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5ac90b4d0a60;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x5ac90b4f1ff0_0;
    %inv;
    %store/vec4 v0x5ac90b4f1ff0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5ac90b4d0a60;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4f1ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ac90b4f2150_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ac90b4f2150_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5ac90b4d0a60;
T_9 ;
    %vpi_call 2 26 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ac90b4d0a60 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb_mips_cpu.v";
    "mips_cpu.v";
    "alu.v";
    "unidade_controle.v";
    "memoria_dados.v";
    "fetch_unit.v";
    "memoria_instrucoes.v";
    "jump_unit.v";
    "registradores.v";
