date wed nov gmt server apache content type text html content length last modified thu oct gmt ietf dtd html en avalanche scalable parallel processor project university utah department computer science goal avalanche project enable construction usable truly scalable parallel computing platforms exorbitantly expensive yet still capable achieving peta op performance levels low communication latency key achieving performance scalability common parallel computation models namely message passing distributed shared memory toward end developing memory architecture tightly integrates processor entire memory hierarchy interconnect fabric core effort development new cache communication controller unit cccu hewlett packard pa cpu myrinet network fabric myricom inc cccu inject incoming data traffic appropriate level memory hierarchy minimize message latency cache miss penalties furthermore supports flexible suite cache coherence protocols dsm applications order achieve reasonable cost necessary adopt approach takes advantage significant performance advantages momentum already provided commercial microprocessor interconnect fabric development efforts target project processing element prototype constructed final year arpa csto spawar supported project duration status reports publications personnel facilities related sites feedback avalanche jensen cs utah edu last modified around november work sponsored space naval warfare systems command spawar advanced research projects agency arpa communication memory architectures scalable parallel computing arpa order b spawar contract n c