// Seed: 951801812
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout id_13;
  output id_12;
  inout id_11;
  output id_10;
  output id_9;
  input id_8;
  output id_7;
  output id_6;
  input id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  assign id_9[1] = id_3;
  tri1 id_13;
  always @(1) id_13 = id_11;
  logic id_14;
  logic id_15;
  logic id_16;
  assign id_10[1] = 1 & id_5;
  assign id_9 = id_13;
endmodule
