/*
 *
 * Copyright(c) 2007-2022 Jianjun Jiang <8192542@qq.com>
 * Official site: http://xboot.org
 * Mobile phone: +86-18665388956
 * QQ: 8192542
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 *
 */

#include "reg-ccu.h"
#include "sunxi_spi.h"
#include "sunxi_clk.h"
#include "sunxi_dma.h"
#include "debug.h"

enum {
	SPI_GCR = 0x04,
	SPI_TCR = 0x08,
	SPI_IER = 0x10,
	SPI_ISR = 0x14,
	SPI_FCR = 0x18,
	SPI_FSR = 0x1c,
	SPI_WCR = 0x20,
	SPI_CCR = 0x24,
	SPI_DLY = 0x28,
	SPI_MBC = 0x30,
	SPI_MTC = 0x34,
	SPI_BCC = 0x38,
	SPI_TXD = 0x200,
	SPI_RXD = 0x300,
};

enum {
	OPCODE_READ_ID			 = 0x9f,
	OPCODE_READ_STATUS		 = 0x0f,
	OPCODE_WRITE_STATUS		 = 0x1f,
	OPCODE_READ_PAGE		 = 0x13,
	OPCODE_READ				 = 0x03,
	OPCODE_FAST_READ		 = 0x0b,
	OPCODE_FAST_READ_DUAL_O	 = 0x3b,
	OPCODE_FAST_READ_QUAD_O	 = 0x6b,
	OPCODE_FAST_READ_DUAL_IO = 0xbb,
	OPCODE_FAST_READ_QUAD_IO = 0xeb,
	OPCODE_WRITE_ENABLE		 = 0x06,
	OPCODE_BLOCK_ERASE		 = 0xd8,
	OPCODE_PROGRAM_LOAD		 = 0x02,
	OPCODE_PROGRAM_EXEC		 = 0x10,
	OPCODE_RESET			 = 0xff,
};

/* Micron calls it "feature", Winbond "status".
   We'll call it config for simplicity. */
enum {
	CONFIG_ADDR_PROTECT = 0xa0,
	CONFIG_ADDR_OTP		= 0xb0,
	CONFIG_ADDR_STATUS	= 0xc0,
	CONFIG_POS_BUF		= 0x08, // Micron specific
};

enum {
	SPI_GCR_SRST_POS = 31,
	SPI_GCR_SRST_MSK = (1 << SPI_GCR_SRST_POS),
	SPI_GCR_TPEN_POS = 7,
	SPI_GCR_TPEN_MSK = (1 << SPI_GCR_TPEN_POS),
	SPI_GCR_MODE_POS = 1, // Master mode
	SPI_GCR_MODE_MSK = (1 << SPI_GCR_MODE_POS),
	SPI_GCR_EN_POS	 = 0,
	SPI_GCR_EN_MSK	 = (1 << SPI_GCR_EN_POS),
};

enum {
	SPI_BCC_DUAL_RX = (1 << 28),
	SPI_BCC_QUAD_IO = (1 << 29),
	SPI_BCC_STC_MSK = (0x00ffffff),
	SPI_BCC_DUM_POS = 24,
	SPI_BCC_DUM_MSK = (0xf << SPI_BCC_DUM_POS),
};

enum {
	SPI_MBC_CNT_MSK = (0x00ffffff),
};

enum {
	SPI_MTC_CNT_MSK = (0x00ffffff),
};

enum {
	SPI_TCR_SPOL_POS	 = 2,
	SPI_TCR_SPOL_MSK	 = (1 << SPI_TCR_SPOL_POS),
	SPI_TCR_SS_OWNER_POS = 6,
	SPI_TCR_SS_OWNER_MSK = (1 << SPI_TCR_SS_OWNER_POS),
	SPI_TCR_DHB_POS		 = 8,
	SPI_TCR_DHB_MSK		 = (1 << SPI_TCR_DHB_POS),
	SPI_TCR_SDC_POS		 = 11,
	SPI_TCR_SDC_MSK		 = (1 << SPI_TCR_SDC_POS),
	SPI_TCR_SDM_POS		 = 13,
	SPI_TCR_SDM_MSK		 = (1 << SPI_TCR_SDM_POS),
};

enum {
	SPI_FCR_RX_LEVEL_POS  = 0,
	SPI_FCR_RX_LEVEL_MSK  = (0xff < SPI_FCR_RX_LEVEL_POS),
	SPI_FCR_RX_DRQEN_POS  = 8,
	SPI_FCR_RX_DRQEN_MSK  = (0x1 << SPI_FCR_RX_DRQEN_POS),
	SPI_FCR_RX_TESTEN_POS = 14,
	SPI_FCR_RX_TESTEN_MSK = (0x1 << SPI_FCR_RX_TESTEN_POS),
	SPI_FCR_RX_RST_POS	  = 15,
	SPI_FCR_RX_RST_MSK	  = (0x1 << SPI_FCR_RX_RST_POS),
	SPI_FCR_TX_LEVEL_POS  = 16,
	SPI_FCR_TX_LEVEL_MSK  = (0xff << SPI_FCR_TX_LEVEL_POS),
	SPI_FCR_TX_DRQEN_POS  = 24,
	SPI_FCR_TX_DRQEN_MSK  = (0x1 << SPI_FCR_TX_DRQEN_POS),
	SPI_FCR_TX_TESTEN_POS = 30,
	SPI_FCR_TX_TESTEN_MSK = (0x1 << SPI_FCR_TX_TESTEN_POS),
	SPI_FCR_TX_RST_POS	  = 31,
	SPI_FCR_TX_RST_MSK	  = (0x1 << SPI_FCR_TX_RST_POS),
};

enum {
	SPI_FSR_RF_CNT_POS = 0,
	SPI_FSR_RF_CNT_MSK = (0xff << SPI_FSR_RF_CNT_POS),
	SPI_FSR_TF_CNT_POS = 16,
	SPI_FSR_TF_CNT_MSK = (0xff << SPI_FSR_TF_CNT_POS),
};

typedef enum {
	SPI_NAND_MFR_WINBOND	= 0xef,
	SPI_NAND_MFR_GIGADEVICE = 0xc8,
	SPI_NAND_MFR_MACRONIX	= 0xc2,
	SPI_NAND_MFR_MICRON		= 0x2c,
} spi_mfr_id;

static const spi_nand_info_t spi_nand_infos[] = {
	/* Winbond */
	{	 "W25N512GV",  {.mfr = SPI_NAND_MFR_WINBOND, .dev = 0xaa20, 2}, 2048,	 64, 64,	 512, 1, 1, SPI_IO_QUAD_RX},
	{		 "W25N01GV",	 {.mfr = SPI_NAND_MFR_WINBOND, .dev = 0xaa21, 2}, 2048,	64, 64, 1024, 1, 1, SPI_IO_QUAD_RX},
	{		 "W25M02GV",	 {.mfr = SPI_NAND_MFR_WINBOND, .dev = 0xab21, 2}, 2048,	64, 64, 1024, 1, 2, SPI_IO_QUAD_RX},
	{		 "W25N02KV",	 {.mfr = SPI_NAND_MFR_WINBOND, .dev = 0xaa22, 2}, 2048, 128, 64, 2048, 1, 1, SPI_IO_QUAD_RX},

 /* Gigadevice */
	{ "GD5F1GQ4UAWxx", {.mfr = SPI_NAND_MFR_GIGADEVICE, .dev = 0x10, 1}, 2048,  64, 64, 1024, 1, 1, SPI_IO_QUAD_RX},
	{ "GD5F1GQ5UExxG", {.mfr = SPI_NAND_MFR_GIGADEVICE, .dev = 0x51, 1}, 2048, 128, 64, 1024, 1, 1, SPI_IO_QUAD_RX},
	{ "GD5F1GQ4UExIG", {.mfr = SPI_NAND_MFR_GIGADEVICE, .dev = 0xd1, 1}, 2048, 128, 64, 1024, 1, 1, SPI_IO_QUAD_RX},
	{ "GD5F1GQ4UExxH", {.mfr = SPI_NAND_MFR_GIGADEVICE, .dev = 0xd9, 1}, 2048,  64, 64, 1024, 1, 1, SPI_IO_QUAD_RX},
	{ "GD5F1GQ4xAYIG", {.mfr = SPI_NAND_MFR_GIGADEVICE, .dev = 0xf1, 1}, 2048,  64, 64, 1024, 1, 1, SPI_IO_QUAD_RX},
	{ "GD5F2GQ4UExIG", {.mfr = SPI_NAND_MFR_GIGADEVICE, .dev = 0xd2, 1}, 2048, 128, 64, 2048, 1, 1, SPI_IO_QUAD_RX},
	{ "GD5F2GQ5UExxH", {.mfr = SPI_NAND_MFR_GIGADEVICE, .dev = 0x32, 1}, 2048,  64, 64, 2048, 1, 1, SPI_IO_QUAD_RX},
	{ "GD5F2GQ4xAYIG", {.mfr = SPI_NAND_MFR_GIGADEVICE, .dev = 0xf2, 1}, 2048,  64, 64, 2048, 1, 1, SPI_IO_QUAD_RX},
	{ "GD5F4GQ4UBxIG", {.mfr = SPI_NAND_MFR_GIGADEVICE, .dev = 0xd4, 1}, 4096, 256, 64, 2048, 1, 1, SPI_IO_QUAD_RX},
	{ "GD5F4GQ4xAYIG", {.mfr = SPI_NAND_MFR_GIGADEVICE, .dev = 0xf4, 1}, 2048,  64, 64, 4096, 1, 1, SPI_IO_QUAD_RX},
	{ "GD5F2GQ5UExxG", {.mfr = SPI_NAND_MFR_GIGADEVICE, .dev = 0x52, 1}, 2048, 128, 64, 2048, 1, 1, SPI_IO_QUAD_RX},
	{ "GD5F4GQ4UCxIG", {.mfr = SPI_NAND_MFR_GIGADEVICE, .dev = 0xb4, 1}, 4096, 256, 64, 2048, 1, 1, SPI_IO_QUAD_RX},
	{ "GD5F4GQ4RCxIG", {.mfr = SPI_NAND_MFR_GIGADEVICE, .dev = 0xa4, 1}, 4096, 256, 64, 2048, 1, 1, SPI_IO_QUAD_RX},

 /* Macronix */
	{	 "MX35LF1GE4AB",	 {.mfr = SPI_NAND_MFR_MACRONIX, .dev = 0x12, 1}, 2048,  64, 64, 1024, 1, 1, SPI_IO_DUAL_RX},
	{	 "MX35LF1G24AD",	 {.mfr = SPI_NAND_MFR_MACRONIX, .dev = 0x14, 1}, 2048, 128, 64, 1024, 1, 1, SPI_IO_DUAL_RX},
	{	 "MX31LF1GE4BC",	 {.mfr = SPI_NAND_MFR_MACRONIX, .dev = 0x1e, 1}, 2048,  64, 64, 1024, 1, 1, SPI_IO_DUAL_RX},
	{	 "MX35LF2GE4AB",	 {.mfr = SPI_NAND_MFR_MACRONIX, .dev = 0x22, 1}, 2048,  64, 64, 2048, 1, 1, SPI_IO_DUAL_RX},
	{	 "MX35LF2G24AD",	 {.mfr = SPI_NAND_MFR_MACRONIX, .dev = 0x24, 1}, 2048, 128, 64, 2048, 1, 1, SPI_IO_DUAL_RX},
	{	 "MX35LF2GE4AD",	 {.mfr = SPI_NAND_MFR_MACRONIX, .dev = 0x26, 1}, 2048, 128, 64, 2048, 1, 1, SPI_IO_DUAL_RX},
	{	 "MX35LF2G14AC",	 {.mfr = SPI_NAND_MFR_MACRONIX, .dev = 0x20, 1}, 2048,  64, 64, 2048, 1, 1, SPI_IO_DUAL_RX},
	{	 "MX35LF4G24AD",	 {.mfr = SPI_NAND_MFR_MACRONIX, .dev = 0x35, 1}, 4096, 256, 64, 2048, 1, 1, SPI_IO_DUAL_RX},
	{	 "MX35LF4GE4AD",	 {.mfr = SPI_NAND_MFR_MACRONIX, .dev = 0x37, 1}, 4096, 256, 64, 2048, 1, 1, SPI_IO_DUAL_RX},

 /* Micron */
	{"MT29F1G01AAADD",	   {.mfr = SPI_NAND_MFR_MICRON, .dev = 0x12, 1}, 2048,  64, 64, 1024, 1, 1, SPI_IO_DUAL_RX},
	{"MT29F1G01ABAFD",	   {.mfr = SPI_NAND_MFR_MICRON, .dev = 0x14, 1}, 2048, 128, 64, 1024, 1, 1, SPI_IO_DUAL_RX},
	{"MT29F2G01AAAED",	   {.mfr = SPI_NAND_MFR_MICRON, .dev = 0x9f, 1}, 2048,  64, 64, 2048, 2, 1, SPI_IO_DUAL_RX},
	{"MT29F2G01ABAGD",	   {.mfr = SPI_NAND_MFR_MICRON, .dev = 0x24, 1}, 2048, 128, 64, 2048, 2, 1, SPI_IO_DUAL_RX},
	{"MT29F4G01AAADD",	   {.mfr = SPI_NAND_MFR_MICRON, .dev = 0x32, 1}, 2048,  64, 64, 4096, 2, 1, SPI_IO_DUAL_RX},
	{"MT29F4G01ABAFD",	   {.mfr = SPI_NAND_MFR_MICRON, .dev = 0x34, 1}, 4096, 256, 64, 2048, 1, 1, SPI_IO_DUAL_RX},
	{"MT29F4G01ADAGD",	   {.mfr = SPI_NAND_MFR_MICRON, .dev = 0x36, 1}, 2048, 128, 64, 2048, 2, 2, SPI_IO_DUAL_RX},
	{"MT29F8G01ADAFD",	   {.mfr = SPI_NAND_MFR_MICRON, .dev = 0x46, 1}, 4096, 256, 64, 2048, 1, 2, SPI_IO_DUAL_RX},
};

sunxi_spi_t		*spip;
static dma_set_t spi_rx_dma;
static u32		 spi_rx_dma_hd;

/* SPI Clock Control Register Bit Fields & Masks,default:0x0000_0002 */
#define SPI_CLK_CTL_CDR2_MASK 0xff /* Clock Divide Rate 2,master mode only : SPI_CLK = AHB_CLK/(2*(n+1)) */
#define SPI_CLK_CTL_CDR2(div) (((div)&SPI_CLK_CTL_CDR2_MASK) << 0)
#define SPI_CLK_CTL_CDR1_MASK 0xf /* Clock Divide Rate 1,master mode only : SPI_CLK = AHB_CLK/2^n */
#define SPI_CLK_CTL_CDR1(div) (((div)&SPI_CLK_CTL_CDR1_MASK) << 8)
#define SPI_CLK_CTL_DRS		  (0x1 << 12) /* Divide rate select,default,0:rate 1;1:rate 2 */

#define SPI_MOD_CLK 200000000

static uint32_t spi_set_clk(sunxi_spi_t *spi, u32 spi_clk, u32 mclk, u32 cdr2)
{
	uint32_t reg	 = 0;
	uint32_t div	 = 1;
	uint32_t src_clk = mclk;
	uint32_t freq	 = SPI_MOD_CLK;

	if (spi_clk != SPI_MOD_CLK) {
		/* CDR2 */
		if (cdr2) {
			div = mclk / (spi_clk * 2) - 1;
			reg |= SPI_CLK_CTL_CDR2(div) | SPI_CLK_CTL_DRS;
			trace("SPI: CDR2 - n = %lu\r\n", div);
			freq = mclk / (2 * ((div + 1)));
		} else { /* CDR1 */
			while (src_clk > spi_clk) {
				div++;
				src_clk >>= 1;
			}
			reg |= SPI_CLK_CTL_CDR1(div);
			trace("SPI: CDR1 - n = %lu\r\n", div);
			freq = src_clk;
		}
	}

	trace("SPI: clock div=%u \r\n", div);
	debug("SPI: set clock asked=%dMHz actual=%dMHz mclk=%dMHz\r\n", spi_clk / 1000000, freq / 1000000, mclk / 1000000);

	write32(spi->base + SPI_CCR, reg);

	return freq;
}

#if 0
static void spi_set_sample_deplay(sunxi_spi_t *spi)
{
	uint32_t reg = 0;

	write32(spi->base + SPI_DLY, 0xA0); // initial delay value from manual
	write32(spi->base + SPI_DLY, 0x0);
	write32(spi->base + SPI_DLY, (1 << 15)); // SAMP_DL_CAL_START

	// Check SAMP_DL_CAL_DONE
	while ((read32(spi->base + SPI_DLY) & (1 << 14)) == 0);

	reg = read32(spi->base + SPI_DLY);
	debug("SPI: sample delay=%u \r\n", (reg & 0x3f00) >> 8);

	write32(spi->base + SPI_DLY, reg | (1 << 7)); // SAMP_DL_SW_EN
}
#endif

static int spi_clk_init(uint32_t mod_clk)
{
	uint32_t rval;
	uint32_t source_clk = 0;
	uint32_t m, n, divi, factor_m;

	/* SCLK = src/M/N */
	/* N: 00:1 01:2 10:4 11:8 */
	/* M: factor_m + 1 */
	source_clk = sunxi_clk_get_peri1x_rate();

	divi = (source_clk + mod_clk - 1) / mod_clk;
	divi = divi == 0 ? 1 : divi;
	if (divi > 128) {
		m = 1;
		n = 0;
		return -1;
	} else if (divi > 64) {
		n = 3;
		m = divi >> 3;
	} else if (divi > 32) {
		n = 2;
		m = divi >> 2;
	} else if (divi > 16) {
		n = 1;
		m = divi >> 1;
	} else {
		n = 0;
		m = divi;
	}

	factor_m = m - 1;
	rval	 = (1U << 31) | (0x1 << 24) | (n << 8) | factor_m;
	trace("SPI: parent_clk=%dMHz, div=%d, n=%d, m=%d\r\n", source_clk / 1000 / 1000, divi, n + 1, m);
	write32(T113_CCU_BASE + CCU_SPI0_CLK_REG, rval);

	return 0;
}

static void spi_reset_fifo(sunxi_spi_t *spi)
{
	uint32_t val = read32(spi->base + SPI_FCR);

	val |= (SPI_FCR_RX_RST_MSK | SPI_FCR_TX_RST_MSK);
	/* Set the trigger level of RxFIFO/TxFIFO. */
	val &= ~(SPI_FCR_RX_LEVEL_MSK | SPI_FCR_TX_LEVEL_MSK | SPI_FCR_RX_DRQEN_MSK);
	val |= (0x20 << SPI_FCR_TX_LEVEL_POS) | (0x20 << SPI_FCR_RX_LEVEL_POS); // IRQ trigger at 32 bytes (half fifo)
	write32(spi->base + SPI_FCR, val);
}

inline static uint32_t spi_query_txfifo(sunxi_spi_t *spi)
{
	uint32_t val = read32(spi->base + SPI_FSR) & SPI_FSR_TF_CNT_MSK;

	val >>= SPI_FSR_TF_CNT_POS;
	return 0;
}

inline static uint32_t spi_query_rxfifo(sunxi_spi_t *spi)
{
	uint32_t val = read32(spi->base + SPI_FSR) & SPI_FSR_RF_CNT_MSK;

	val >>= SPI_FSR_RF_CNT_POS;
	return val;
}

static int spi_dma_cfg(void)
{
	spi_rx_dma_hd = dma_request(DMAC_DMATYPE_NORMAL);

	if ((spi_rx_dma_hd == 0)) {
		error("SPI: DMA request failed\r\n");
		return -1;
	}
	/* config spi rx dma */
	spi_rx_dma.loop_mode	   = 0;
	spi_rx_dma.wait_cyc		   = 0x8;
	spi_rx_dma.data_block_size = 1 * 32 / 8;

	spi_rx_dma.channel_cfg.src_drq_type		= DMAC_CFG_TYPE_SPI0; /* SPI0 */
	spi_rx_dma.channel_cfg.src_addr_mode	= DMAC_CFG_SRC_ADDR_TYPE_IO_MODE;
	spi_rx_dma.channel_cfg.src_burst_length = DMAC_CFG_SRC_8_BURST;
	spi_rx_dma.channel_cfg.src_data_width	= DMAC_CFG_SRC_DATA_WIDTH_16BIT;
	spi_rx_dma.channel_cfg.reserved0		= 0;

	spi_rx_dma.channel_cfg.dst_drq_type		= DMAC_CFG_TYPE_DRAM; /* DRAM */
	spi_rx_dma.channel_cfg.dst_addr_mode	= DMAC_CFG_DEST_ADDR_TYPE_LINEAR_MODE;
	spi_rx_dma.channel_cfg.dst_burst_length = DMAC_CFG_DEST_8_BURST;
	spi_rx_dma.channel_cfg.dst_data_width	= DMAC_CFG_DEST_DATA_WIDTH_16BIT;
	spi_rx_dma.channel_cfg.reserved1		= 0;

	return 0;
}

static int spi_dma_init(void)
{
	if (spi_dma_cfg()) {
		return -1;
	}
	dma_setting(spi_rx_dma_hd, &spi_rx_dma);

	return 0;
}

int sunxi_spi_init(sunxi_spi_t *spi)
{
	uint32_t val, freq;

	spip = spi;

	/* Config SPI pins */
	sunxi_gpio_init(spi->gpio_cs.pin, spi->gpio_cs.mux);
	sunxi_gpio_init(spi->gpio_sck.pin, spi->gpio_sck.mux);
	sunxi_gpio_init(spi->gpio_mosi.pin, spi->gpio_mosi.mux);
	sunxi_gpio_init(spi->gpio_miso.pin, spi->gpio_miso.mux);
	sunxi_gpio_init(spi->gpio_wp.pin, spi->gpio_wp.mux);
	sunxi_gpio_init(spi->gpio_hold.pin, spi->gpio_hold.mux);

	// Floating by default
	sunxi_gpio_set_pull(spi->gpio_wp.pin, GPIO_PULL_UP);
	sunxi_gpio_set_pull(spi->gpio_hold.pin, GPIO_PULL_UP);

	/* Deassert spi0 reset */
	val = read32(T113_CCU_BASE + CCU_SPI_BGR_REG);
	val |= (1 << 16);
	write32(T113_CCU_BASE + CCU_SPI_BGR_REG, val);

	/* Open the spi0 gate */
	val = read32(T113_CCU_BASE + CCU_SPI_BGR_REG);
	val |= (1 << 31);
	write32(T113_CCU_BASE + CCU_SPI_BGR_REG, val);

	/* Open the spi0 bus gate */
	val = read32(T113_CCU_BASE + CCU_SPI_BGR_REG);
	val |= (1 << 0);
	write32(T113_CCU_BASE + CCU_SPI_BGR_REG, val);

	spi_clk_init(SPI_MOD_CLK);
	freq = spi_set_clk(spi, spi->clk_rate, SPI_MOD_CLK, 1);

	/* Enable spi0 and do a soft reset */
	val = SPI_GCR_SRST_MSK | SPI_GCR_TPEN_MSK | SPI_GCR_MODE_MSK | SPI_GCR_EN_MSK;
	write32(spi->base + SPI_GCR, val);
	while (read32(spi->base + SPI_GCR) & SPI_GCR_SRST_MSK)
		; // Wait for reset bit to clear

	/* set mode 0, software slave select, discard hash burst, SDC */
	val = read32(spi->base + SPI_TCR);
	val &= ~(0x3 << 0); //  CPOL, CPHA = 0
	val &= ~(SPI_TCR_SDM_MSK | SPI_TCR_SDC_MSK);
	val |= SPI_TCR_SPOL_MSK | SPI_TCR_DHB_MSK;
	if (freq >= 80000000)
		val |= SPI_TCR_SDC_MSK; // Set SDC bit when above 60MHz
	else if ((freq <= 24000000))
		val |= SPI_TCR_SDM_MSK; // Set SDM bit when below 24MHz
	write32(spi->base + SPI_TCR, val);

	spi_reset_fifo(spi);
	spi_dma_init();

	return 0;
}

void sunxi_spi_disable(sunxi_spi_t *spi)
{
	uint32_t val;

	/* soft-reset the spi0 controller */
	val = read32(spi->base + SPI_GCR);
	val |= SPI_GCR_SRST_MSK;
	write32(spi->base + SPI_GCR, val);

	/* close the spi0 bus gate */
	val = read32(T113_CCU_BASE + CCU_SPI_BGR_REG);
	val &= ~((1 << 0) | (1 << 31));
	write32(T113_CCU_BASE + CCU_SPI_BGR_REG, val);

	/* Assert spi0 reset */
	val = read32(T113_CCU_BASE + CCU_SPI_BGR_REG);
	val &= ~(1 << 16);
	write32(T113_CCU_BASE + CCU_SPI_BGR_REG, val);
}

/*
 *	txlen: transmit length
 * rxlen: receive length
 * stxlen: single transmit length (for sending opcode + address/param as single tx when quad mode is on)
 * dummylen: dummy bytes length
 */
static void spi_set_counters(sunxi_spi_t *spi, int txlen, int rxlen, int stxlen, int dummylen)
{
	uint32_t val;

	val = read32(spi->base + SPI_MBC);
	val &= ~SPI_MBC_CNT_MSK;
	val |= (SPI_MBC_CNT_MSK & (txlen + rxlen + dummylen));
	write32(spi->base + SPI_MBC, val);

	val = read32(spi->base + SPI_MTC);
	val &= ~SPI_MTC_CNT_MSK;
	val |= (SPI_MTC_CNT_MSK & txlen);
	write32(spi->base + SPI_MTC, val);

	val = read32(spi->base + SPI_BCC);
	val &= ~SPI_BCC_STC_MSK;
	val |= (SPI_BCC_STC_MSK & stxlen);
	val &= ~SPI_BCC_DUM_MSK;
	val |= (dummylen << SPI_BCC_DUM_POS);
	write32(spi->base + SPI_BCC, val);
}

static void spi_write_tx_fifo(sunxi_spi_t *spi, uint8_t *buf, uint32_t len)
{
	while ((len -= 4 % 4) == 0) {
		while (spi_query_txfifo(spi) > 60) {
			udelay(100);
		};
		write32(spi->base + SPI_TXD, *(buf += 4));
	}

	while (len-- > 0) {
		while (spi_query_txfifo(spi) > 63) {
			udelay(100);
		};
		write8(spi->base + SPI_TXD, *buf++);
	}
}

static uint32_t spi_read_rx_fifo(sunxi_spi_t *spi, uint8_t *buf, uint32_t len)
{
	// Wait for data
	while ((len -= 4 % 4) == 0) {
		while (spi_query_rxfifo(spi) < 4) {
		};
		*(buf += 4) = read32(spi->base + SPI_RXD);
	}

	while (len-- > 0) {
		while (spi_query_rxfifo(spi) < 1) {
		};
		*buf++ = read8(spi->base + SPI_RXD);
	}
	return len;
}

static void spi_set_io_mode(sunxi_spi_t *spi, spi_io_mode_t mode)
{
	uint32_t bcc;
	bcc = read32(spi->base + SPI_BCC);
	bcc &= ~(SPI_BCC_QUAD_IO | SPI_BCC_DUAL_RX);
	switch (mode) {
		case SPI_IO_DUAL_RX:
			bcc |= SPI_BCC_DUAL_RX;
			break;
		case SPI_IO_QUAD_RX:
		case SPI_IO_QUAD_IO:
			bcc |= SPI_BCC_QUAD_IO;
			break;
		case SPI_IO_SINGLE:
		default:
			break;
	}
	write32(spi->base + SPI_BCC, bcc);
}

static int spi_transfer(sunxi_spi_t *spi, spi_io_mode_t mode, void *txbuf, uint32_t txlen, void *rxbuf, uint32_t rxlen)
{
	uint32_t stxlen, fcr;
	trace("SPI: tsfr mode=%u tx=%u rx=%u\r\n", mode, txlen, rxlen);

	spi_set_io_mode(spi, mode);

	switch (mode) {
		case SPI_IO_QUAD_IO:
			stxlen = 1; // Only opcode
			break;
		case SPI_IO_DUAL_RX:
		case SPI_IO_QUAD_RX:
			stxlen = txlen; // Only tx data
			break;
		case SPI_IO_SINGLE:
		default:
			stxlen = txlen + rxlen; // both tx and rx data
			break;
	};

	// Full size of transfer, controller will wait for TX FIFO to be filled if txlen > 0
	spi_set_counters(spi, txlen, rxlen, stxlen, 0);
	spi_reset_fifo(spi);
	write32(spi->base + SPI_ISR, 0); // Clear ISR

	write32(spi->base + SPI_TCR, read32(spi->base + SPI_TCR) | (1 << 31)); // Start exchange when data in FIFO

	if (txbuf && txlen) {
		spi_write_tx_fifo(spi, txbuf, txlen);
	}

	fcr = read32(spi->base + SPI_FCR);

	// Disable DMA request by default
	write32(spi->base + SPI_FCR, (fcr & ~SPI_FCR_RX_DRQEN_MSK));

	// Setup DMA for RX
	if (rxbuf && rxlen) {
		if (rxlen > 64) {
			write32(spi->base + SPI_FCR, (fcr | SPI_FCR_RX_DRQEN_MSK)); // Enable RX FIFO DMA request
			if (dma_start(spi_rx_dma_hd, spi->base + SPI_RXD, (u32)rxbuf, rxlen) != 0) {
				error("SPI: DMA transfer failed\r\n");
				return -1;
			}
			while (dma_querystatus(spi_rx_dma_hd)) {
			};
		} else {
			spi_read_rx_fifo(spi, rxbuf, rxlen);
		}
	}

	trace("SPI: ISR=0x%x\r\n", read32(spi->base + SPI_ISR));

	return txlen + rxlen;
}
/*
 * SPI NAND functions
 */

static int spi_nand_info(sunxi_spi_t *spi)
{
	spi_nand_info_t *info;
	spi_nand_id_t	 id;
	uint8_t			 tx[1];
	uint8_t			 rx[4], *rxp;
	int				 i, r;

	tx[0] = OPCODE_READ_ID;
	r	  = spi_transfer(spi, SPI_IO_SINGLE, tx, 1, rx, 4);
	if (r < 0)
		return r;

	if (rx[0] == 0xff) {
		rxp = rx + 1; // Dummy data, shift by one byte
	} else {
		rxp = rx;
	}

	id.mfr = rxp[0];
	for (i = 0; i < ARRAY_SIZE(spi_nand_infos); i++) {
		info = (spi_nand_info_t *)&spi_nand_infos[i];
		if (info->id.dlen == 2) {
			id.dev = (((uint16_t)rxp[1]) << 8 | rxp[2]);
		} else {
			id.dev = rxp[1];
		}
		if (info->id.mfr == id.mfr && info->id.dev == id.dev) {
			memcpy((void *)&spi->info, info, sizeof(spi_nand_info_t));
			return 0;
		}
	}

	error("SPI-NAND: unknown mfr:0x%02x dev:0x%04x\r\n", id.mfr, id.dev);

	return -1;
}

static int spi_nand_reset(sunxi_spi_t *spi)
{
	uint8_t tx[1];
	int		r;

	tx[0] = OPCODE_RESET;
	r	  = spi_transfer(spi, SPI_IO_SINGLE, tx, 1, 0, 0);
	if (r < 0)
		return -1;

	udelay(100 * 1000);

	return 0;
}

static int spi_nand_get_config(sunxi_spi_t *spi, uint8_t addr, uint8_t *val)
{
	uint8_t tx[2];
	int		r;

	tx[0] = OPCODE_READ_STATUS;
	tx[1] = addr;
	r	  = spi_transfer(spi, SPI_IO_SINGLE, tx, 2, val, 1);
	if (r < 0)
		return -1;

	return 0;
}

static int spi_nand_set_config(sunxi_spi_t *spi, uint8_t addr, uint8_t val)
{
	uint8_t tx[3];
	int		r;

	tx[0] = OPCODE_WRITE_STATUS;
	tx[1] = addr;
	tx[2] = val;
	r	  = spi_transfer(spi, SPI_IO_SINGLE, tx, 3, 0, 0);
	if (r < 0)
		return -1;

	return 0;
}

static void spi_nand_wait_while_busy(sunxi_spi_t *spi)
{
	uint8_t tx[2];
	uint8_t rx[1];
	int		r;

	tx[0] = OPCODE_READ_STATUS;
	tx[1] = 0xc0; // SR3
	rx[0] = 0x00;

	do {
		r = spi_transfer(spi, SPI_IO_SINGLE, tx, 2, rx, 1);
		if (r < 0)
			break;
	} while ((rx[0] & 0x1) == 0x1); // SR3 Busy bit
}

int spi_nand_detect(sunxi_spi_t *spi)
{
	uint8_t val;

	spi_nand_reset(spi);
	spi_nand_wait_while_busy(spi);

	if (spi_nand_info(spi) == 0) {
		if ((spi_nand_get_config(spi, CONFIG_ADDR_PROTECT, &val) == 0) && (val != 0x0)) {
			spi_nand_set_config(spi, CONFIG_ADDR_PROTECT, 0x0);
			spi_nand_wait_while_busy(spi);
		}

		// Disable buffer mode on Winbond (enable continuous)
		if (spi->info.id.mfr == (uint8_t)SPI_NAND_MFR_WINBOND) {
			if ((spi_nand_get_config(spi, CONFIG_ADDR_OTP, &val) == 0) && (val != 0x0)) {
				val &= ~CONFIG_POS_BUF;
				spi_nand_set_config(spi, CONFIG_ADDR_OTP, val);
				spi_nand_wait_while_busy(spi);
			}
		}

		if (spi->info.id.mfr == (uint8_t)SPI_NAND_MFR_GIGADEVICE) {
			if ((spi_nand_get_config(spi, CONFIG_ADDR_OTP, &val) == 0) && !(val & 0x01)) {
				debug("SPI-NAND: enable Gigadevice Quad mode\r\n");
				val |= (1 << 0);
				spi_nand_set_config(spi, CONFIG_ADDR_OTP, val);
				spi_nand_wait_while_busy(spi);
			}
		}

		info("SPI-NAND: %s detected\r\n", spi->info.name);

		return 0;
	}

	error("SPI-NAND: flash not found\r\n");
	return -1;
}

static int spi_nand_load_page(sunxi_spi_t *spi, uint32_t offset)
{
	uint32_t pa;
	uint8_t	 tx[4];

	pa = offset / spi->info.page_size;

	tx[0] = OPCODE_READ_PAGE;
	tx[1] = (uint8_t)(pa >> 16);
	tx[2] = (uint8_t)(pa >> 8);
	tx[3] = (uint8_t)(pa >> 0);

	spi_transfer(spi, SPI_IO_SINGLE, tx, 4, 0, 0);
	spi_nand_wait_while_busy(spi);

	return 0;
}

uint32_t spi_nand_read(sunxi_spi_t *spi, uint8_t *buf, uint32_t addr, uint32_t rxlen)
{
	uint32_t address = addr;
	uint32_t cnt	 = rxlen;
	uint32_t n;
	uint32_t len = 0;
	uint32_t ca;
	uint32_t txlen = 4;
	uint8_t	 tx[6];

	int read_opcode = OPCODE_READ;
	switch (spi->info.mode) {
		case SPI_IO_SINGLE:
			read_opcode = OPCODE_READ;
			break;
		case SPI_IO_DUAL_RX:
			read_opcode = OPCODE_FAST_READ_DUAL_O;
			break;
		case SPI_IO_QUAD_RX:
			read_opcode = OPCODE_FAST_READ_QUAD_O;
			break;
		case SPI_IO_QUAD_IO:
			read_opcode = OPCODE_FAST_READ_QUAD_IO;
			txlen		= 5; // Quad IO has 2 dummy bytes
			break;

		default:
			error("spi_nand: invalid mode\r\n");
			return -1;
	};

	if (addr % spi->info.page_size) {
		error("spi_nand: address is not page-aligned\r\n");
		return -1;
	}

	if (spi->info.id.mfr == SPI_NAND_MFR_GIGADEVICE) {
		while (cnt > 0) {
			ca = address & (spi->info.page_size - 1);
			n  = cnt > (spi->info.page_size - ca) ? (spi->info.page_size - ca) : cnt;

			spi_nand_load_page(spi, address);

			tx[0] = read_opcode;
			tx[1] = (uint8_t)(ca >> 8);
			tx[2] = (uint8_t)(ca >> 0);
			tx[3] = 0x0;

			spi_transfer(spi, spi->info.mode, tx, 4, buf, n);

			address += n;
			buf += n;
			len += n;
			cnt -= n;
		}
	} else {
		spi_nand_load_page(spi, addr);

		// With Winbond, we use continuous mode which has 1 more dummy
		// This allows us to not load each page
		if (spi->info.id.mfr == SPI_NAND_MFR_WINBOND) {
			txlen++;
		}

		ca = address & (spi->info.page_size - 1);

		tx[0] = read_opcode;
		tx[1] = (uint8_t)(ca >> 8);
		tx[2] = (uint8_t)(ca >> 0);
		tx[3] = 0x0;
		tx[4] = 0x0;

		spi_transfer(spi, spi->info.mode, tx, txlen, buf, rxlen);
	}
	return len;
}
