// Seed: 4224531616
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    output tri id_5,
    input supply1 id_6
);
  assign id_2 = (-1'b0);
  always @(id_3 or id_3) $clog2(11);
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input wire id_2,
    output supply0 id_3,
    input tri0 id_4
    , id_15,
    output wand id_5,
    input wire id_6,
    output supply0 id_7,
    input supply1 id_8,
    input wor id_9,
    input tri id_10,
    input tri0 id_11
    , id_16,
    input wand id_12,
    output tri id_13
);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_10,
      id_1,
      id_3,
      id_11
  );
  assign modCall_1.id_4 = 0;
  assign id_13 = 1 < id_12;
endmodule
