
AVRASM ver. 2.2.7  C:\Users\Γιάννης\Desktop\Επιφάνεια\Σχολή\Ροή Υ\Εργαστήριο Μικροϋπολογιστών\8η ’σκηση - 5η AVR\ex8.2\ex8.2\ex8.2\main.asm Wed Dec 20 16:21:00 2017

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m16def.inc'
C:\Users\Γιάννης\Desktop\Επιφάνεια\Σχολή\Ροή Υ\Εργαστήριο Μικροϋπολογιστών\8η ’σκηση - 5η AVR\ex8.2\ex8.2\ex8.2\main.asm(18): Including file 'C:\Users\Γιάννης\Desktop\Επιφάνεια\Σχολή\Ροή Υ\Εργαστήριο Μικροϋπολογιστών\8η ’σκηση - 5η AVR\ex8.2\ex8.2\ex8.2\wait.asm'
C:\Users\Γιάννης\Desktop\Επιφάνεια\Σχολή\Ροή Υ\Εργαστήριο Μικροϋπολογιστών\8η ’σκηση - 5η AVR\ex8.2\ex8.2\ex8.2\main.asm(19): Including file 'C:\Users\Γιάννης\Desktop\Επιφάνεια\Σχολή\Ροή Υ\Εργαστήριο Μικροϋπολογιστών\8η ’σκηση - 5η AVR\ex8.2\ex8.2\ex8.2\one_wire.asm'
C:\Users\Γιάννης\Desktop\Επιφάνεια\Σχολή\Ροή Υ\Εργαστήριο Μικροϋπολογιστών\8η ’σκηση - 5η AVR\ex8.2\ex8.2\ex8.2\main.asm(20): Including file 'C:\Users\Γιάννης\Desktop\Επιφάνεια\Σχολή\Ροή Υ\Εργαστήριο Μικροϋπολογιστών\8η ’σκηση - 5η AVR\ex8.2\ex8.2\ex8.2\screen.asm'
C:\Users\Γιάννης\Desktop\Επιφάνεια\Σχολή\Ροή Υ\Εργαστήριο Μικροϋπολογιστών\8η ’σκηση - 5η AVR\ex8.2\ex8.2\ex8.2\main.asm(21): Including file 'C:\Users\Γιάννης\Desktop\Επιφάνεια\Σχολή\Ροή Υ\Εργαστήριο Μικροϋπολογιστών\8η ’σκηση - 5η AVR\ex8.2\ex8.2\ex8.2\hex_keyboard.asm'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m16def.inc'
C:\Users\Γιάννης\Desktop\Επιφάνεια\Σχολή\Ροή Υ\Εργαστήριο Μικροϋπολογιστών\8η ’σκηση - 5η AVR\ex8.2\ex8.2\ex8.2\main.asm(18): Including file 'C:\Users\Γιάννης\Desktop\Επιφάνεια\Σχολή\Ροή Υ\Εργαστήριο Μικροϋπολογιστών\8η ’σκηση - 5η AVR\ex8.2\ex8.2\ex8.2\wait.asm'
C:\Users\Γιάννης\Desktop\Επιφάνεια\Σχολή\Ροή Υ\Εργαστήριο Μικροϋπολογιστών\8η ’σκηση - 5η AVR\ex8.2\ex8.2\ex8.2\main.asm(19): Including file 'C:\Users\Γιάννης\Desktop\Επιφάνεια\Σχολή\Ροή Υ\Εργαστήριο Μικροϋπολογιστών\8η ’σκηση - 5η AVR\ex8.2\ex8.2\ex8.2\one_wire.asm'
C:\Users\Γιάννης\Desktop\Επιφάνεια\Σχολή\Ροή Υ\Εργαστήριο Μικροϋπολογιστών\8η ’σκηση - 5η AVR\ex8.2\ex8.2\ex8.2\main.asm(20): Including file 'C:\Users\Γιάννης\Desktop\Επιφάνεια\Σχολή\Ροή Υ\Εργαστήριο Μικροϋπολογιστών\8η ’σκηση - 5η AVR\ex8.2\ex8.2\ex8.2\screen.asm'
C:\Users\Γιάννης\Desktop\Επιφάνεια\Σχολή\Ροή Υ\Εργαστήριο Μικροϋπολογιστών\8η ’σκηση - 5η AVR\ex8.2\ex8.2\ex8.2\main.asm(21): Including file 'C:\Users\Γιάννης\Desktop\Επιφάνεια\Σχολή\Ροή Υ\Εργαστήριο Μικροϋπολογιστών\8η ’σκηση - 5η AVR\ex8.2\ex8.2\ex8.2\hex_keyboard.asm'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16.xml ************
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m16def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega16
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega16
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M16DEF_INC_
                                 #define _M16DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega16
                                 #pragma AVRPART ADMIN PART_NAME ATmega16
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x94
                                 .equ	SIGNATURE_002	= 0x03
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	OCR0	= 0x3c
                                 .equ	GICR	= 0x3b
                                 .equ	GIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	TWCR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	OCDR	= 0x31
                                 .equ	SFIOR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	ASSR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	UBRRH	= 0x20
                                 .equ	UCSRC	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	TWDR	= 0x03
                                 .equ	TWAR	= 0x02
                                 .equ	TWSR	= 0x01
                                 .equ	TWBR	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 1
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	FOC1B	= 2	; Force Output Compare 1B
                                 .equ	FOC1A	= 3	; Force Output Compare 1A
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GICR - General Interrupt Control Register
                                 .equ	GIMSK	= GICR	; For compatibility
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	INT2	= 5	; External Interrupt Request 2 Enable
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; GIFR - General Interrupt Flag Register
                                 .equ	INTF2	= 5	; External Interrupt Flag 2
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; MCUCR - General Interrupt Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	ISC2	= 6	; Interrupt Sense Control 2
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EEWEE	= EEMWE	; For compatibility
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select
                                 .equ	SM1	= 5	; Sleep Mode Select
                                 .equ	SE	= 6	; Sleep Enable
                                 .equ	SM2	= 7	; Sleep Mode Select
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	MCUSR	= MCUCSR	; For compatibility
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; SFIOR - Special function I/O register
                                 ;.equ	PSR10	= 0	; Prescaler reset
                                 .equ	PSR2	= 1	; Prescaler reset
                                 .equ	PUD	= 2	; Pull-up Disable
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 ; TCCR2 - Timer/Counter2 Control Register
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Output Mode bit 0
                                 .equ	COM21	= 5	; Compare Output Mode bit 1
                                 .equ	WGM20	= 6	; Waveform Genration Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2 - Timer/Counter2 Output Compare Register
                                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART transmission speed
                                 .equ	UPE	= 2	; Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size
                                 .equ	UCSZ1	= 2	; Character Size
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL	= 6	; USART Mode Select
                                 .equ	URSEL	= 7	; Register Select
                                 
                                 .equ	UBRRHI	= UBRRH	; For compatibility
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; When this bit is written to one,the Timer/Counter2 prescaler will be reset.The bit will be cleared by hardware after the operation is performed.Writing a zero to this bit will have no effect.This bit will always be read as zero if Timer/C                                 ounter2 is clocked by the internal CPU clock.If this bit is written when Timer/Counter2 is operating in asynchronous mode,the bit will remain one until the prescaler has been reset.
                                 .equ	ADFR	= ADATE	; For compatibility
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	ADTS0	= 5	; ADC Auto Trigger Source 0
                                 .equ	ADTS1	= 6	; ADC Auto Trigger Source 1
                                 .equ	ADTS2	= 7	; ADC Auto Trigger Source 2
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDTOE	= 4	; RW
                                 .equ	WDDE	= WDTOE	; For compatibility
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1fff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 1024
                                 .equ	RAMEND	= 0x045f
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x01ff
                                 .equ	EEPROMEND	= 0x01ff
                                 .equ	EEADRBITS	= 9
                                 #pragma AVRPART MEMORY PROG_FLASH 16384
                                 #pragma AVRPART MEMORY EEPROM 512
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1c00
                                 .equ	NRWW_STOP_ADDR	= 0x1fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1bff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x1f80
                                 .equ	SECONDBOOTSTART	= 0x1f00
                                 .equ	THIRDBOOTSTART	= 0x1e00
                                 .equ	FOURTHBOOTSTART	= 0x1c00
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	OC2addr	= 0x0006	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0008	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x000a	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x000c	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x000e	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x0010	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0012	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0014	; Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0016	; USART, Rx Complete
                                 .equ	UDREaddr	= 0x0018	; USART Data Register Empty
                                 .equ	UTXCaddr	= 0x001a	; USART, Tx Complete
                                 .equ	ADCCaddr	= 0x001c	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x001e	; EEPROM Ready
                                 .equ	ACIaddr	= 0x0020	; Analog Comparator
                                 .equ	TWIaddr	= 0x0022	; 2-wire Serial Interface
                                 .equ	INT2addr	= 0x0024	; External Interrupt Request 2
                                 .equ	OC0addr	= 0x0026	; Timer/Counter0 Compare Match
                                 .equ	SPMRaddr	= 0x0028	; Store Program Memory Ready
                                 
                                 .equ	INT_VECTORS_SIZE	= 42	; size in words
                                 
                                 #endif  /* _M16DEF_INC_ */
                                 
                                 
                                 ; ex8.1.asm
                                 ;
                                 ; Created: 18-Dec-17 3:02:00 PM
                                 ; Author : Nicolas & Johnnny
                                 ;
                                 
                                 
                                 ; ---- ΞΟΟΞ ΟΞΌΞΞΌΞ±ΟΞΏΟ Ξ΄Ξ΅Ξ΄ΞΏΞΌΞ­Ξ½ΟΞ½
                                 .DSEG
000060                           	_tmp_: .byte 2
                                 ; ---- Ξ€Ξ­Ξ»ΞΏΟ ΟΞΌΞΞΌΞ±ΟΞΏΟ Ξ΄Ξ΅Ξ΄ΞΏΞΌΞ­Ξ½ΟΞ½
                                 
                                 
                                 .CSEG
                                 
                                 ; ΞΞΉΟΞ±Ξ³ΟΞ³Ξ Ξ²ΞΏΞ·ΞΈΞ·ΟΞΉΞΊΟΞ½ Ξ²ΞΉΞ²Ξ»ΞΉΞΏΞΈΞ·ΞΊΟΞ½.
                                 .INCLUDE "wait.asm"
                                 
                                 ;; Ξ ΟΞΏΞΊΞ±Ξ»Ξ΅Ξ― ΞΊΞ±ΞΈΟΟΟΞ­ΟΞ·ΟΞ· r25:r24 msec.
                                 wait_msec:
000000 938f                      	push r24				; 2 ΞΊΟΞΊΞ»ΞΏΞΉ (0.250 ΞΌsec)
000001 939f                      	push r25				; 2 ΞΊΟΞΊΞ»ΞΏΞΉ
000002 ee86                      	ldi r24,  low(998)		; ΟΟΟΟΟΟΞ΅ ΟΞΏΞ½ ΞΊΞ±ΟΞ±Ο. r25:r24 ΞΌΞ΅ 998 (1 ΞΊΟΞΊΞ»ΞΏΟ - 0.125 ΞΌsec)
000003 e093                      	ldi r25,  high(998)		; 1 ΞΊΟΞΊΞ»ΞΏΟ (0.125 ΞΌsec)
000004 d005                      	rcall wait_usec			; 3 ΞΊΟΞΊΞ»ΞΏΞΉ (0.375 ΞΌsec), ΟΟΞΏΞΊΞ±Ξ»Ξ΅Ξ― ΟΟΞ½ΞΏΞ»ΞΉΞΊΞ¬ ΞΊΞ±ΞΈΟΟΟΞ­ΟΞ·ΟΞ· 998.375 ΞΌsec
000005 919f                      	pop r25					; 2 ΞΊΟΞΊΞ»ΞΏΞΉ (0.250 ΞΌsec)
000006 918f                      	pop r24					; 2 ΞΊΟΞΊΞ»ΞΏΞΉ
000007 9701                      	sbiw r24,  1			; 2 ΞΊΟΞΊΞ»ΞΏΞΉ
000008 f7b9                      	brne wait_msec			; 1 Ξ 2 ΞΊΟΞΊΞ»ΞΏΞΉ (0.125 Ξ 0.250 ΞΌsec)
000009 9508                      	ret						; 4 ΞΊΟΞΊΞ»ΞΏΞΉ (0.500 ΞΌsec)
                                 
                                 ;; Ξ ΟΞΏΞΊΞ±Ξ»Ξ΅Ξ― ΞΊΞ±ΞΈΟΟΟΞ­ΟΞ·ΟΞ· r25:r24 ΞΌsec.
                                 wait_usec:
00000a 9701                      	sbiw r24, 1				; 2 ΞΊΟΞΊΞ»ΞΏΞΉ (0.250 ΞΌsec)
00000b 0000                      	nop						; 1 ΞΊΟΞΊΞ»ΞΏΟ (0.125 ΞΌsec)
00000c 0000                      	nop						; 1 ΞΊΟΞΊΞ»ΞΏΟ (0.125 ΞΌsec)
00000d 0000                      	nop						; 1 ΞΊΟΞΊΞ»ΞΏΟ (0.125 ΞΌsec)
00000e 0000                      	nop						; 1 ΞΊΟΞΊΞ»ΞΏΟ (0.125 ΞΌsec)
00000f f7d1                      	brne wait_usec			; 1 Ξ 2 ΞΊΟΞΊΞ»ΞΏΞΉ (0.125 Ξ 0.250 ΞΌsec)
000010 9508                      	ret						; 4 ΞΊΟΞΊΞ»ΞΏΞΉ (0.500 ΞΌsec)
                                 ;; Ξ€ΞΞΞΞ£ Ξ‘ΞΞ₯Ξ€ΞΞΞ©Ξ Ξ§Ξ‘ΞΞΞΞΞΞΞ₯Ξ£Ξ€ΞΞ‘ΞΞ£ΞΞ£ ;;
                                 .INCLUDE "one_wire.asm"
                                 
                                 ; Title: one wire protocol
                                 ; Target mcu: atmega16
                                 ; Development board: easyAVR6
                                 ; Assembler: AVRStudio assembler
                                 ; Description:
                                 
                                 ; This file includes routines implementing the one wire protocol over the PA4 pin of the microcontroller.
                                 ; Dependencies: wait.asm
                                 
                                 ; Routine: one_wire_receive_byte
                                 ; Description:
                                 ; This routine generates the necessary read
                                 ; time slots to receives a byte from the wire.
                                 ; return value: the received byte is returned in r24.
                                 ; registers affected: r27:r26 ,r25:r24
                                 ; routines called: one_wire_receive_bit
                                 one_wire_receive_byte:
000011 e0b8                          ldi r27 ,8
000012 27aa                          clr r26
                                 loop_:
000013 d008                          rcall one_wire_receive_bit
000014 95a6                          lsr r26
000015 fd80                          sbrc r24 ,0
000016 e880                          ldi r24 ,0x80
000017 2ba8                          or r26 ,r24
000018 95ba                          dec r27
000019 f7c9                          brne loop_
00001a 2f8a                          mov r24 ,r26
00001b 9508                          ret
                                 
                                 ; Routine: one_wire_receive_bit
                                 ; Description:
                                 ; This routine generates a read time slot across the wire.
                                 ; return value: The bit read is stored in the lsb of r24.
                                 ; if 0 is read or 1 if 1 is read.
                                 ; registers affected: r25:r24
                                 ; routines called: wait_usec
                                 one_wire_receive_bit:
00001c 9ad4                          sbi DDRA ,PA4
00001d 98dc                          cbi PORTA ,PA4 ; generate time slot
00001e e082                          ldi r24 ,0x02
00001f e090                          ldi r25 ,0x00
000020 dfe9                          rcall wait_usec
000021 98d4                          cbi DDRA ,PA4 ; release the line
000022 98dc                          cbi PORTA ,PA4
000023 e08a                          ldi r24 ,10 ; wait 10 ΞΌs
000024 e090                          ldi r25 ,0
000025 dfe4                          rcall wait_usec
000026 2788                          clr r24 ; sample the line
000027 99cc                          sbic PINA ,PA4
000028 e081                          ldi r24 ,1
000029 938f                          push r24
00002a e381                          ldi r24 ,49 ; delay 49 ΞΌs to meet the standards
00002b e090                          ldi r25 ,0 ; for a minimum of 60 ΞΌsec time slot
00002c dfdd                          rcall wait_usec ; and a minimum of 1 ΞΌsec recovery time
00002d 918f                          pop r24
00002e 9508                          ret
                                 
                                 ; Routine: one_wire_transmit_byte
                                 ; Description:
                                 ; This routine transmits a byte across the wire.
                                 ; parameters:
                                 ; r24: the byte to be transmitted must be stored here.
                                 ; return value: None.
                                 ; registers affected: r27:r26 ,r25:r24
                                 ; routines called: one_wire_transmit_bit
                                 one_wire_transmit_byte:
00002f 2fa8                          mov r26 ,r24
000030 e0b8                          ldi r27 ,8
                                 _one_more_:
000031 2788                          clr r24
000032 fda0                          sbrc r26 ,0
000033 e081                          ldi r24 ,0x01
000034 d004                          rcall one_wire_transmit_bit
000035 95a6                          lsr r26
000036 95ba                          dec r27
000037 f7c9                          brne _one_more_
000038 9508                          ret
                                 
                                 ; Routine: one_wire_transmit_bit
                                 ; Description:
                                 ; This routine transmits a bit across the wire.
                                 ; parameters:
                                 ; r24: if we want to transmit 1
                                 ; then r24 should be 1, else r24 should
                                 ; be cleared to transmit 0.
                                 ; return value: None.
                                 ; registers affected: r25:r24
                                 ; routines called: wait_usec
                                 one_wire_transmit_bit:
000039 938f                          push r24 ; save r24
00003a 9ad4                          sbi DDRA ,PA4
00003b 98dc                          cbi PORTA ,PA4 ; generate time slot
00003c e082                          ldi r24 ,0x02
00003d e090                          ldi r25 ,0x00
00003e dfcb                          rcall wait_usec
00003f 918f                          pop r24 ; output bit
000040 fd80                          sbrc r24 ,0
000041 9adc                          sbi PORTA ,PA4
000042 ff80                          sbrs r24 ,0
000043 98dc                          cbi PORTA ,PA4
000044 e38a                          ldi r24 ,58 ; wait 58 ΞΌsec for the
000045 e090                          ldi r25 ,0 ; device to sample the line
000046 dfc3                          rcall wait_usec
000047 98d4                          cbi DDRA ,PA4 ; recovery time
000048 98dc                          cbi PORTA ,PA4
000049 e081                          ldi r24 ,0x01
00004a e090                          ldi r25 ,0x00
00004b dfbe                          rcall wait_usec
00004c 9508                          ret
                                 
                                 ; Routine: one_wire_reset
                                 ; Description:
                                 ; This routine transmits a reset pulse across the wire
                                 ; and detects any connected devices.
                                 ; parameters: None.
                                 ; return value: 1 is stored in r24
                                 ; if a device is detected, or 0 else.
                                 ; registers affected r25:r24
                                 ; routines called: wait_usec
                                 one_wire_reset:
00004d 9ad4                          sbi DDRA ,PA4 ; PA4 configured for output
00004e 98dc                          cbi PORTA ,PA4 ; 480 ΞΌsec reset pulse
00004f ee80                          ldi r24 ,low(480)
000050 e091                          ldi r25 ,high(480)
000051 dfb8                          rcall wait_usec
000052 98d4                          cbi DDRA ,PA4 ; PA4 configured for input
000053 98dc                          cbi PORTA ,PA4
000054 e684                          ldi r24 ,100 ; wait 100 ΞΌsec for devices
000055 e090                          ldi r25 ,0 ; to transmit the presence pulse
000056 dfb3                          rcall wait_usec
000057 b389                          in r24 ,PINA ; sample the line
000058 938f                          push r24
000059 e78c                          ldi r24 ,low(380) ; wait for 380 ΞΌsec
00005a e091                          ldi r25 ,high(380)
00005b dfae                          rcall wait_usec
00005c 919f                          pop r25 ; return 0 if no device was
00005d 2788                          clr r24 ; detected or 1 else
00005e ff94                          sbrs r25 ,PA4
00005f e081                          ldi r24 ,0x01
000060 9508                          ret
                                 .INCLUDE "screen.asm"
                                 
                                 write_2_nibbles:
000061 938f                      	push r24				; ΟΟΞ­Ξ»Ξ½Ξ΅ΞΉ ΟΞ± 4 MSB
000062 b390                      	in r25, PIND			; Ξ΄ΞΉΞ±Ξ²Ξ¬ΞΆΞΏΞ½ΟΞ±ΞΉ ΟΞ± 4 LSB ΞΊΞ±ΞΉ ΟΞ± ΞΎΞ±Ξ½Ξ±ΟΟΞ­Ξ»Ξ½ΞΏΟΞΌΞ΅
000063 709f                      	andi r25, 0x0f			; Ξ³ΞΉΞ± Ξ½Ξ± ΞΌΞ·Ξ½ ΟΞ±Ξ»Ξ¬ΟΞΏΟΞΌΞ΅ ΟΞ·Ξ½ ΟΟΞΏΞΉΞ± ΟΟΞΏΞ·Ξ³ΞΏΟΞΌΞ΅Ξ½Ξ· ΞΊΞ±ΟΞ¬ΟΟΞ±ΟΞ·
000064 7f80                      	andi r24, 0xf0			; Ξ±ΟΞΏΞΌΞΏΞ½ΟΞ½ΞΏΞ½ΟΞ±ΞΉ ΟΞ± 4 MSB ΞΊΞ±ΞΉ
000065 0f89                      	add r24, r25			; ΟΟΞ½Ξ΄ΟΞ¬ΞΆΞΏΞ½ΟΞ±ΞΉ ΞΌΞ΅ ΟΞ± ΟΟΞΏΟΟΞ¬ΟΟΞΏΞ½ΟΞ± 4 LSB
000066 bb82                      	out PORTD, r24			; ΞΊΞ±ΞΉ Ξ΄Ξ―Ξ½ΞΏΞ½ΟΞ±ΞΉ ΟΟΞ·Ξ½ Ξ­ΞΎΞΏΞ΄ΞΏ
000067 9a93                      	sbi PORTD, PD3			; Ξ΄Ξ·ΞΌΞΉΞΏΟΟΞ³Ξ΅Ξ―ΟΞ±ΞΉ ΟΞ±Ξ»ΞΌΟΟ Ξnable ΟΟΞΏΞ½ Ξ±ΞΊΟΞΏΞ΄Ξ­ΞΊΟΞ· PD3
000068 9893                      	cbi PORTD, PD3			; PD3=1 ΞΊΞ±ΞΉ ΞΌΞ΅ΟΞ¬ PD3=0
000069 918f                      	pop r24					; ΟΟΞ­Ξ»Ξ½Ξ΅ΞΉ ΟΞ± 4 LSB. ΞΞ½Ξ±ΞΊΟΞ¬ΟΞ±ΞΉ ΟΞΏ byte.
00006a 9582                      	swap r24				; Ξ΅Ξ½Ξ±Ξ»Ξ»Ξ¬ΟΟΞΏΞ½ΟΞ±ΞΉ ΟΞ± 4 MSB ΞΌΞ΅ ΟΞ± 4 LSB
00006b 7f80                      	andi r24, 0xf0			; ΟΞΏΟ ΞΌΞ΅ ΟΞ·Ξ½ ΟΞ΅ΞΉΟΞ¬ ΟΞΏΟΟ Ξ±ΟΞΏΟΟΞ­Ξ»Ξ»ΞΏΞ½ΟΞ±ΞΉ
00006c 0f89                      	add r24, r25
00006d bb82                      	out PORTD, r24
00006e 9a93                      	sbi PORTD, PD3			; ΞΞ­ΞΏΟ ΟΞ±Ξ»ΞΌΟΟ Ξnable
00006f 9893                      	cbi PORTD, PD3
000070 9508                      	ret
                                 
                                 lcd_data:
000071 9a92                      	sbi PORTD, PD2			; Ξ΅ΟΞΉΞ»ΞΏΞ³Ξ ΟΞΏΟ ΞΊΞ±ΟΞ±ΟΟΟΞΟΞ· Ξ΄Ξ΅Ξ΄ΞΏΞΌΞ­Ξ½ΟΞ½ (PD2=1)
000072 dfee                      	rcall write_2_nibbles	; Ξ±ΟΞΏΟΟΞΏΞ»Ξ ΟΞΏΟ byte
000073 e28b                      	ldi r24, 43				; Ξ±Ξ½Ξ±ΞΌΞΏΞ½Ξ 43ΞΌsec ΞΌΞ­ΟΟΞΉ Ξ½Ξ± ΞΏΞ»ΞΏΞΊΞ»Ξ·ΟΟΞΈΞ΅Ξ― Ξ· Ξ»ΞΟΞ·
000074 e090                      	ldi r25, 0				; ΟΟΞ½ Ξ΄Ξ΅Ξ΄ΞΏΞΌΞ­Ξ½ΟΞ½ Ξ±ΟΟ ΟΞΏΞ½ Ξ΅Ξ»Ξ΅Ξ³ΞΊΟΞ ΟΞ·Ο lcd
000075 df94                      	rcall wait_usec
000076 9508                      	ret
                                 
                                 lcd_command:
000077 9892                      	cbi PORTD, PD2			; Ξ΅ΟΞΉΞ»ΞΏΞ³Ξ ΟΞΏΟ ΞΊΞ±ΟΞ±ΟΟΟΞ·ΟΞ Ξ΅Ξ½ΟΞΏΞ»ΟΞ½ (PD2=0)
000078 dfe8                      	rcall write_2_nibbles	; Ξ±ΟΞΏΟΟΞΏΞ»Ξ ΟΞ·Ο Ξ΅Ξ½ΟΞΏΞ»ΞΟ ΞΊΞ±ΞΉ Ξ±Ξ½Ξ±ΞΌΞΏΞ½Ξ 39ΞΌsec
000079 e287                      	ldi r24, 39				; Ξ³ΞΉΞ± ΟΞ·Ξ½ ΞΏΞ»ΞΏΞΊΞ»ΞΟΟΟΞ· ΟΞ·Ο Ξ΅ΞΊΟΞ­Ξ»Ξ΅ΟΞ·Ο ΟΞ·Ο Ξ±ΟΟ ΟΞΏΞ½ Ξ΅Ξ»Ξ΅Ξ³ΞΊΟΞ ΟΞ·Ο lcd.
00007a e090                      	ldi r25, 0				; Ξ£ΞΞ.: ΟΟΞ¬ΟΟΞΏΟΞ½ Ξ΄ΟΞΏ Ξ΅Ξ½ΟΞΏΞ»Ξ­Ο, ΞΏΞΉ clear display ΞΊΞ±ΞΉ return home,
00007b df8e                      	rcall wait_usec			; ΟΞΏΟ Ξ±ΟΞ±ΞΉΟΞΏΟΞ½ ΟΞ·ΞΌΞ±Ξ½ΟΞΉΞΊΞ¬ ΞΌΞ΅Ξ³Ξ±Ξ»ΟΟΞ΅ΟΞΏ ΟΟΞΏΞ½ΞΉΞΊΟ Ξ΄ΞΉΞ¬ΟΟΞ·ΞΌΞ±.
00007c 9508                      	ret
                                 
                                 lcd_init:
00007d e288                      	ldi r24, 40				; ΞΟΞ±Ξ½ ΞΏ Ξ΅Ξ»Ξ΅Ξ³ΞΊΟΞΟ ΟΞ·Ο lcd ΟΟΞΏΟΞΏΞ΄ΞΏΟΞ΅Ξ―ΟΞ±ΞΉ ΞΌΞ΅
00007e e090                      	ldi r25, 0				; ΟΞ΅ΟΞΌΞ± Ξ΅ΞΊΟΞ΅Ξ»Ξ΅Ξ― ΟΞ·Ξ½ Ξ΄ΞΉΞΊΞ ΟΞΏΟ Ξ±ΟΟΞΉΞΊΞΏΟΞΏΞ―Ξ·ΟΞ·.
00007f df80                      	rcall wait_msec			; ΞΞ½Ξ±ΞΌΞΏΞ½Ξ 40 msec ΞΌΞ­ΟΟΞΉ Ξ±ΟΟΞ Ξ½Ξ± ΞΏΞ»ΞΏΞΊΞ»Ξ·ΟΟΞΈΞ΅Ξ―.
000080 e380                      	ldi r24, 0x30			; Ξ΅Ξ½ΟΞΏΞ»Ξ ΞΌΞ΅ΟΞ¬Ξ²Ξ±ΟΞ·Ο ΟΞ΅ 8 bit mode
000081 bb82                      	out PORTD, r24			; Ξ΅ΟΞ΅ΞΉΞ΄Ξ Ξ΄Ξ΅Ξ½ ΞΌΟΞΏΟΞΏΟΞΌΞ΅ Ξ½Ξ± Ξ΅Ξ―ΞΌΞ±ΟΟΞ΅ Ξ²Ξ­Ξ²Ξ±ΞΉΞΏΞΉ
000082 9a93                      	sbi PORTD, PD3			; Ξ³ΞΉΞ± ΟΞ· Ξ΄ΞΉΞ±ΞΌΟΟΟΟΟΞ· Ξ΅ΞΉΟΟΞ΄ΞΏΟ ΟΞΏΟ Ξ΅Ξ»Ξ΅Ξ³ΞΊΟΞ
000083 9893                      	cbi PORTD, PD3			; ΟΞ·Ο ΞΏΞΈΟΞ½Ξ·Ο, Ξ· Ξ΅Ξ½ΟΞΏΞ»Ξ Ξ±ΟΞΏΟΟΞ­Ξ»Ξ»Ξ΅ΟΞ±ΞΉ Ξ΄ΟΞΏ ΟΞΏΟΞ­Ο
000084 e287                      	ldi r24, 39
000085 e090                      	ldi r25, 0				; Ξ΅Ξ¬Ξ½ ΞΏ Ξ΅Ξ»Ξ΅Ξ³ΞΊΟΞΟ ΟΞ·Ο ΞΏΞΈΟΞ½Ξ·Ο Ξ²ΟΞ―ΟΞΊΞ΅ΟΞ±ΞΉ ΟΞ΅ 8-bit mode
000086 df83                      	rcall wait_usec			; Ξ΄Ξ΅Ξ½ ΞΈΞ± ΟΟΞΌΞ²Ξ΅Ξ― ΟΞ―ΟΞΏΟΞ±, Ξ±Ξ»Ξ»Ξ¬ Ξ±Ξ½ ΞΏ Ξ΅Ξ»Ξ΅Ξ³ΞΊΟΞΟ Ξ­ΟΞ΅ΞΉ Ξ΄ΞΉΞ±ΞΌΟΟΟΟΟΞ·
                                 							; Ξ΅ΞΉΟΟΞ΄ΞΏΟ 4 bit ΞΈΞ± ΞΌΞ΅ΟΞ±Ξ²Ξ΅Ξ― ΟΞ΅ Ξ΄ΞΉΞ±ΞΌΟΟΟΟΟΞ· 8 bit
000087 e380                      	ldi r24, 0x30
000088 bb82                      	out PORTD, r24
000089 9a93                      	sbi PORTD, PD3
00008a 9893                      	cbi PORTD, PD3
00008b e287                      	ldi r24, 39
00008c e090                      	ldi r25, 0
00008d df7c                      	rcall wait_usec
00008e e280                      	ldi r24, 0x20			; Ξ±Ξ»Ξ»Ξ±Ξ³Ξ ΟΞ΅ 4-bit mode
00008f bb82                      	out PORTD, r24
000090 9a93                      	sbi PORTD, PD3
000091 9893                      	cbi PORTD, PD3
000092 e287                      	ldi r24, 39
000093 e090                      	ldi r25, 0
000094 df75                      	rcall wait_usec
000095 e288                      	ldi r24, 0x28			; Ξ΅ΟΞΉΞ»ΞΏΞ³Ξ ΟΞ±ΟΞ±ΞΊΟΞΟΟΞ½ ΞΌΞ΅Ξ³Ξ­ΞΈΞΏΟΟ 5x8 ΞΊΞΏΟΞΊΞ―Ξ΄ΟΞ½
000096 dfe0                      	rcall lcd_command		; ΞΊΞ±ΞΉ Ξ΅ΞΌΟΞ¬Ξ½ΞΉΟΞ· Ξ΄ΟΞΏ Ξ³ΟΞ±ΞΌΞΌΟΞ½ ΟΟΞ·Ξ½ ΞΏΞΈΟΞ½Ξ·
000097 e08e                      	ldi r24, 0x0e			; Ξ΅Ξ½Ξ΅ΟΞ³ΞΏΟΞΏΞ―Ξ·ΟΞ· ΟΞ·Ο ΞΏΞΈΟΞ½Ξ·Ο, Ξ΅ΞΌΟΞ¬Ξ½ΞΉΟΞ· ΟΞΏΟ ΞΊΞ­ΟΟΞΏΟΞ±
000098 dfde                      	rcall lcd_command
000099 e081                      	ldi r24, 0x01			; ΞΊΞ±ΞΈΞ±ΟΞΉΟΞΌΟΟ ΟΞ·Ο ΞΏΞΈΟΞ½Ξ·Ο
00009a dfdc                      	rcall lcd_command
00009b ef8a                      	ldi r24, low(1530)
00009c e095                      	ldi r25, high(1530)
00009d df6c                      	rcall wait_usec
00009e e086                      	ldi r24, 0x06			; Ξ΅Ξ½Ξ΅ΟΞ³ΞΏΟΞΏΞ―Ξ·ΟΞ· Ξ±ΟΟΟΞΌΞ±ΟΞ·Ο Ξ±ΟΞΎΞ·ΟΞ·Ο ΞΊΞ±ΟΞ¬ 1 ΟΞ·Ο Ξ΄ΞΉΞ΅ΟΞΈΟΞ½ΟΞ·Ο
00009f dfd7                      	rcall lcd_command		; ΟΞΏΟ Ξ΅Ξ―Ξ½Ξ±ΞΉ Ξ±ΟΞΏΞΈΞ·ΞΊΞ΅ΟΞΌΞ­Ξ½Ξ· ΟΟΞΏΞ½ ΞΌΞ΅ΟΟΞ·ΟΞ Ξ΄ΞΉΞ΅ΟΞΈΟΞ½ΟΞ΅ΟΞ½ ΞΊΞ±ΞΉ
                                 							; Ξ±ΟΞ΅Ξ½Ξ΅ΟΞ³ΞΏΟΞΏΞ―Ξ·ΟΞ· ΟΞ·Ο ΞΏΞ»Ξ―ΟΞΈΞ·ΟΞ·Ο ΞΏΞ»ΟΞΊΞ»Ξ·ΟΞ·Ο ΟΞ·Ο ΞΏΞΈΟΞ½Ξ·Ο
0000a0 9508                      	ret
                                 ;; Ξ€ΞΞΞΞ£ Ξ‘ΞΞ₯Ξ€ΞΞΞ©Ξ ΞΞΞΞΞΞ£ ;;
                                 .INCLUDE "hex_keyboard.asm"
                                 
                                 scan_row:
0000a1 e098                      	ldi r25, 0x08		; Ξ±ΟΟΞΉΞΊΞΏΟΞΏΞ―Ξ·ΟΞ· ΞΌΞ΅ β0000 1000β
                                 back_:
0000a2 0f99                      	lsl r25				; Ξ±ΟΞΉΟΟΞ΅ΟΞ ΞΏΞ»Ξ―ΟΞΈΞ·ΟΞ· ΟΞΏΟ β1β ΟΟΟΞ΅Ο ΞΈΞ­ΟΞ΅ΞΉΟ
0000a3 958a                      	dec r24				; ΟΟΞΏΟ Ξ΅Ξ―Ξ½Ξ±ΞΉ ΞΏ Ξ±ΟΞΉΞΈΞΌΟΟ ΟΞ·Ο Ξ³ΟΞ±ΞΌΞΌΞΟ
0000a4 f7e9                      	brne back_
0000a5 bb95                      	out PORTC, r25		; Ξ· Ξ±Ξ½ΟΞ―ΟΟΞΏΞΉΟΞ· Ξ³ΟΞ±ΞΌΞΌΞ ΟΞ―ΞΈΞ΅ΟΞ±ΞΉ ΟΟΞΏ Ξ»ΞΏΞ³ΞΉΞΊΟ β1β
0000a6 0000                      	nop
0000a7 0000                      	nop					; ΞΊΞ±ΞΈΟΟΟΞ­ΟΞ·ΟΞ· Ξ³ΞΉΞ± Ξ½Ξ± ΟΟΞΏΞ»Ξ¬Ξ²Ξ΅ΞΉ Ξ½Ξ± Ξ³Ξ―Ξ½Ξ΅ΞΉ Ξ· Ξ±Ξ»Ξ»Ξ±Ξ³Ξ ΞΊΞ±ΟΞ¬ΟΟΞ±ΟΞ·Ο
0000a8 b383                      	in r24, PINC		; Ξ΅ΟΞΉΟΟΟΞ­ΟΞΏΟΞ½ ΞΏΞΉ ΞΈΞ­ΟΞ΅ΞΉΟ (ΟΟΞΞ»Ξ΅Ο) ΟΟΞ½ Ξ΄ΞΉΞ±ΞΊΞΏΟΟΟΞ½ ΟΞΏΟ Ξ΅Ξ―Ξ½Ξ±ΞΉ ΟΞΉΞ΅ΟΞΌΞ­Ξ½ΞΏΞΉ
0000a9 708f                      	andi r24, 0x0f		; Ξ±ΟΞΏΞΌΞΏΞ½ΟΞ½ΞΏΞ½ΟΞ±ΞΉ ΟΞ± 4 LSB ΟΟΞΏΟ ΟΞ± β1β Ξ΄Ξ΅Ξ―ΟΞ½ΞΏΟΞ½ ΟΞΏΟ Ξ΅Ξ―Ξ½Ξ±ΞΉ ΟΞ±ΟΞ·ΞΌΞ­Ξ½ΞΏΞΉ
0000aa 9508                      	ret					; ΞΏΞΉ Ξ΄ΞΉΞ±ΞΊΟΟΟΞ΅Ο.
                                 
                                 
                                 scan_keypad:
0000ab e081                      	ldi r24, 0x01		; Ξ­Ξ»Ξ΅Ξ³ΞΎΞ΅ ΟΞ·Ξ½ ΟΟΟΟΞ· Ξ³ΟΞ±ΞΌΞΌΞ ΟΞΏΟ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΞΏΞ³Ξ―ΞΏΟ
0000ac dff4                      	rcall scan_row
0000ad 9582                      	swap r24			; Ξ±ΟΞΏΞΈΞΞΊΞ΅ΟΟΞ΅ ΟΞΏ Ξ±ΟΞΏΟΞ­Ξ»Ξ΅ΟΞΌΞ±
0000ae 2fb8                      	mov r27, r24		; ΟΟΞ± 4 msb ΟΞΏΟ r27
0000af e082                      	ldi r24, 0x02		; Ξ­Ξ»Ξ΅Ξ³ΞΎΞ΅ ΟΞ· Ξ΄Ξ΅ΟΟΞ΅ΟΞ· Ξ³ΟΞ±ΞΌΞΌΞ ΟΞΏΟ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΞΏΞ³Ξ―ΞΏΟ
0000b0 dff0                      	rcall scan_row
0000b1 0fb8                      	add r27, r24		; Ξ±ΟΞΏΞΈΞΞΊΞ΅ΟΟΞ΅ ΟΞΏ Ξ±ΟΞΏΟΞ­Ξ»Ξ΅ΟΞΌΞ± ΟΟΞ± 4 lsb ΟΞΏΟ r27
0000b2 e083                      	ldi r24, 0x03		; Ξ­Ξ»Ξ΅Ξ³ΞΎΞ΅ ΟΞ·Ξ½ ΟΟΞ―ΟΞ· Ξ³ΟΞ±ΞΌΞΌΞ ΟΞΏΟ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΞΏΞ³Ξ―ΞΏΟ
0000b3 dfed                      	rcall scan_row
0000b4 9582                      	swap r24			; Ξ±ΟΞΏΞΈΞΞΊΞ΅ΟΟΞ΅ ΟΞΏ Ξ±ΟΞΏΟΞ­Ξ»Ξ΅ΟΞΌΞ±
0000b5 2fa8                      	mov r26, r24		; ΟΟΞ± 4 msb ΟΞΏΟ r26
0000b6 e084                      	ldi r24, 0x04		; Ξ­Ξ»Ξ΅Ξ³ΞΎΞ΅ ΟΞ·Ξ½ ΟΞ­ΟΞ±ΟΟΞ· Ξ³ΟΞ±ΞΌΞΌΞ ΟΞΏΟ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΞΏΞ³Ξ―ΞΏΟ
0000b7 dfe9                      	rcall scan_row
0000b8 0fa8                      	add r26, r24		; Ξ±ΟΞΏΞΈΞΞΊΞ΅ΟΟΞ΅ ΟΞΏ Ξ±ΟΞΏΟΞ­Ξ»Ξ΅ΟΞΌΞ± ΟΟΞ± 4 lsb ΟΞΏΟ r26
0000b9 01cd                      	movw r24, r26		; ΞΌΞ΅ΟΞ­ΟΞ΅ΟΞ΅ ΟΞΏ Ξ±ΟΞΏΟΞ­Ξ»Ξ΅ΟΞΌΞ± ΟΟΞΏΟΟ ΞΊΞ±ΟΞ±ΟΟΟΞ·ΟΞ­Ο r25:r24
0000ba 9508                      	ret
                                 
                                 scan_keypad_rising_edge:
0000bb 2f68                      	mov r22, r24		; Ξ±ΟΞΏΞΈΞΞΊΞ΅ΟΟΞ΅ ΟΞΏ ΟΟΟΞ½ΞΏ ΟΟΞΉΞ½ΞΈΞ·ΟΞΉΟΞΌΞΏΟ ΟΟΞΏΞ½ r22
0000bc dfee                      	rcall scan_keypad	; Ξ­Ξ»Ξ΅Ξ³ΞΎΞ΅ ΟΞΏ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΟΞ³ΞΉΞΏ Ξ³ΞΉΞ± ΟΞΉΞ΅ΟΞΌΞ­Ξ½ΞΏΟΟ Ξ΄ΞΉΞ±ΞΊΟΟΟΞ΅Ο
0000bd 938f                      	push r24			; ΞΊΞ±ΞΉ Ξ±ΟΞΏΞΈΞΞΊΞ΅ΟΟΞ΅ ΟΞΏ Ξ±ΟΞΏΟΞ­Ξ»Ξ΅ΟΞΌΞ±
0000be 939f                      	push r25
0000bf 2f86                      	mov r24, r22		; ΞΊΞ±ΞΈΟΟΟΞ­ΟΞ·ΟΞ΅ r22 ms (ΟΟΟΞΉΞΊΞ­Ο ΟΞΉΞΌΞ­Ο 10-20 msec ΟΞΏΟ ΞΊΞ±ΞΈΞΏΟΞ―ΞΆΞ΅ΟΞ±ΞΉ Ξ±ΟΟ ΟΞΏΞ½
0000c0 e090                      	ldi r25, 0			; ΞΊΞ±ΟΞ±ΟΞΊΞ΅ΟΞ±ΟΟΞ ΟΞΏΟ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΞΏΞ³Ξ―ΞΏΟ β ΟΟΞΏΞ½ΞΏΞ΄ΞΉΞ¬ΟΞΊΞ΅ΞΉΞ± ΟΟΞΉΞ½ΞΈΞ·ΟΞΉΟΞΌΟΞ½)
0000c1 df3e                      	rcall wait_msec
0000c2 dfe8                      	rcall scan_keypad	; Ξ­Ξ»Ξ΅Ξ³ΞΎΞ΅ ΟΞΏ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΟΞ³ΞΉΞΏ ΞΎΞ±Ξ½Ξ¬ ΞΊΞ±ΞΉ
0000c3 917f                      	pop r23				; Ξ±ΟΟΟΟΞΉΟΞ΅ ΟΟΞ± ΟΞ»ΞΞΊΟΟΞ± Ξ΅ΞΌΟΞ±Ξ½Ξ―ΞΆΞΏΟΞ½
0000c4 916f                      	pop r22				; ΟΟΞΉΞ½ΞΈΞ·ΟΞΉΟΞΌΟ
0000c5 2386                      	and r24, r22
0000c6 2397                      	and r25, r23
0000c7 e6a0                      	ldi r26, low(_tmp_)	; ΟΟΟΟΟΟΞ΅ ΟΞ·Ξ½ ΞΊΞ±ΟΞ¬ΟΟΞ±ΟΞ· ΟΟΞ½ Ξ΄ΞΉΞ±ΞΊΞΏΟΟΟΞ½ ΟΟΞ·Ξ½
0000c8 e0b0                      	ldi r27, high(_tmp_) ; ΟΟΞΏΞ·Ξ³ΞΏΟΞΌΞ΅Ξ½Ξ· ΞΊΞ»ΞΟΞ· ΟΞ·Ο ΟΞΏΟΟΞ―Ξ½Ξ±Ο ΟΟΞΏΟΟ r27:r26
0000c9 917d                      	ld r23, X+
0000ca 916c                      	ld r22, X
0000cb 938c                      	st X, r24			; Ξ±ΟΞΏΞΈΞΞΊΞ΅ΟΟΞ΅ ΟΟΞ· RAM ΟΞ· Ξ½Ξ­Ξ± ΞΊΞ±ΟΞ¬ΟΟΞ±ΟΞ·
0000cc 939e                      	st -X, r25			; ΟΟΞ½ Ξ΄ΞΉΞ±ΞΊΞΏΟΟΟΞ½
0000cd 9570                      	com r23
0000ce 9560                      	com r22				; Ξ²ΟΞ΅Ο ΟΞΏΟΟ Ξ΄ΞΉΞ±ΞΊΟΟΟΞ΅Ο ΟΞΏΟ Ξ­ΟΞΏΟΞ½ Β«ΞΌΟΞ»ΞΉΟΒ» ΟΞ±ΟΞ·ΞΈΞ΅Ξ―
0000cf 2386                      	and r24, r22
0000d0 2397                      	and r25, r23
0000d1 9508                      	ret
                                 
                                 keypad_to_hex:		; Ξ»ΞΏΞ³ΞΉΞΊΟ β1β ΟΟΞΉΟ ΞΈΞ­ΟΞ΅ΞΉΟ ΟΞΏΟ ΞΊΞ±ΟΞ±ΟΟΟΞ·ΟΞ r26 Ξ΄Ξ·Ξ»ΟΞ½ΞΏΟΞ½
0000d2 01dc                      	movw r26, r24		; ΟΞ± ΟΞ±ΟΞ±ΞΊΞ¬ΟΟ ΟΟΞΌΞ²ΞΏΞ»Ξ± ΞΊΞ±ΞΉ Ξ±ΟΞΉΞΈΞΌΞΏΟΟ
0000d3 e485                      	ldi r24, 'E'
0000d4 fda0                      	sbrc r26, 0
0000d5 9508                      	ret
0000d6 e380                      	ldi r24, '0'
0000d7 fda1                      	sbrc r26, 1
0000d8 9508                      	ret
0000d9 e486                      	ldi r24, 'F'
0000da fda2                      	sbrc r26, 2
0000db 9508                      	ret
0000dc e484                      	ldi r24, 'D'
0000dd fda3                      	sbrc r26, 3			; Ξ±Ξ½ Ξ΄Ξ΅Ξ½ Ξ΅Ξ―Ξ½Ξ±ΞΉ β1βΟΞ±ΟΞ±ΞΊΞ¬ΞΌΟΟΞ΅ΞΉ ΟΞ·Ξ½ ret, Ξ±Ξ»Ξ»ΞΉΟΟ (Ξ±Ξ½ Ξ΅Ξ―Ξ½Ξ±ΞΉ β1β)
0000de 9508                      	ret					; Ξ΅ΟΞΉΟΟΟΞ­ΟΞ΅ΞΉ ΞΌΞ΅ ΟΞΏΞ½ ΞΊΞ±ΟΞ±ΟΟΟΞ·ΟΞ r24 ΟΞ·Ξ½ ASCII ΟΞΉΞΌΞ ΟΞΏΟ D.
0000df e387                      	ldi r24, '7'
0000e0 fda4                      	sbrc r26, 4
0000e1 9508                      	ret
0000e2 e388                      	ldi r24, '8'
0000e3 fda5                      	sbrc r26, 5
0000e4 9508                      	ret
0000e5 e389                      	ldi r24, '9'
0000e6 fda6                      	sbrc r26, 6
0000e7 9508                      	ret
0000e8 e483                      	ldi r24, 'C'
0000e9 fda7                      	sbrc r26, 7
0000ea 9508                      	ret
0000eb e384                      	ldi r24, '4'		; Ξ»ΞΏΞ³ΞΉΞΊΟ β1β ΟΟΞΉΟ ΞΈΞ­ΟΞ΅ΞΉΟ ΟΞΏΟ ΞΊΞ±ΟΞ±ΟΟΟΞ·ΟΞ r27 Ξ΄Ξ·Ξ»ΟΞ½ΞΏΟΞ½
0000ec fdb0                      	sbrc r27, 0			; ΟΞ± ΟΞ±ΟΞ±ΞΊΞ¬ΟΟ ΟΟΞΌΞ²ΞΏΞ»Ξ± ΞΊΞ±ΞΉ Ξ±ΟΞΉΞΈΞΌΞΏΟΟ
0000ed 9508                      	ret
0000ee e385                      	ldi r24, '5'
0000ef fdb1                      	sbrc r27, 1
0000f0 9508                      	ret
0000f1 e386                      	ldi r24, '6'
0000f2 fdb2                      	sbrc r27, 2
0000f3 9508                      	ret
0000f4 e482                      	ldi r24, 'B'
0000f5 fdb3                      	sbrc r27, 3
0000f6 9508                      	ret
0000f7 e381                      	ldi r24, '1'
0000f8 fdb4                      	sbrc r27, 4
0000f9 9508                      	ret
0000fa e382                      	ldi r24, '2'
0000fb fdb5                      	sbrc r27, 5
0000fc 9508                      	ret
0000fd e383                      	ldi r24, '3'
0000fe fdb6                      	sbrc r27, 6
0000ff 9508                      	ret
000100 e481                      	ldi r24, 'A'
000101 fdb7                      	sbrc r27, 7
000102 9508                      	ret
000103 2788                      	clr r24
000104 9508                      	ret
                                 ;; Ξ€ΞΞΞΞ£ Ξ‘ΞΞ₯Ξ€ΞΞΞ©Ξ Ξ ΞΞΞΞ€Ξ‘ΞΞΞΞΞΞΞ₯ ;;
                                 
                                 .def temp = r18
                                 .def first = r19
                                 
                                     ; ΞΟΟΞΉΞΊΞΏΟΞΏΞ―Ξ·ΟΞ· ΞΌΞ΅ΟΞ±Ξ²Ξ»Ξ·ΟΞΟ _tmp_ .
000105 e020                          ldi temp, 0
000106 e6a0                          ldi r26, low(_tmp_)
000107 e0b0                          ldi r27, high(_tmp_)
000108 932d                          st X+, temp
000109 932c                          st X, temp
                                 
                                     ; ΞΟΟΞΉΞΊΞΏΟΞΏΞ―Ξ·ΟΞ· ΟΞ·Ο PORTC Ξ³ΞΉΞ± ΟΞΏ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΟΞ³ΞΉΞΏ.
00010a ef20                          ldi temp, 0xf0
00010b bb24                          out DDRC, temp
                                 
                                     ;ΞΞ·ΞΌΞΉΞΏΟΟΞ³Ξ―Ξ± ΟΞ·Ο Ξ£ΟΞΏΞ―Ξ²Ξ±Ο.
00010c e58f                          ldi r24,LOW(RAMEND)
00010d bf8d                          out SPL,r24
00010e e094                          ldi r25,HIGH(RAMEND)
00010f bf9e                          out SPH,r25
                                 
                                     ; ΞΟΟΞΉΞΊΞΏΟΞΏΞ―Ξ·ΟΞ· ΟΞ·Ο PORTC Ξ³ΞΉΞ± ΟΞΏ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΟΞ³ΞΉΞΏ.
000110 ef20                      	ldi temp, 0xf0
000111 bb24                      	out DDRC, temp
                                 
                                     ;ΞΟΟΞΉΞΊΞΏΟΞΏΞ―Ξ·ΟΞ· ΟΞ·Ο PORTD Ξ³ΞΉΞ± ΟΞ·Ξ½ ΞΏΞΈΟΞ½Ξ· LCD.
000112 ef2f                      	ldi temp, 0xff
000113 bb21                      	out DDRD, temp
                                 
                                     ;ΞΟΟΞΉΞΊΞΏΟΞΏΞ―Ξ·ΟΞ· ΞΏΞΈΟΞ½Ξ·Ο.
000114 df68                      	rcall lcd_init
                                 
                                 ; ΞΞΊΟΟΟΟΟΞ· ΞΈΞ΅ΟΞΌΞΏΞΊΟΞ±ΟΞ―Ξ±Ο Ξ±ΟΟ ΟΞΏΞ½ Ξ±ΞΉΟΞΈΞ·ΟΞΟΞ±.
                                 ; ΞΞΉΞ± Ξ΅Ξ½Ξ΅ΟΞ³ΞΏΟΞΏΞ―Ξ·ΟΞ· uncomment Ξ±ΟΟ Ξ΅Ξ΄Ο
                                 ; ---------------------------------------------------------------------------- ;
                                 ; start:
                                 ;     rcall read_temp
                                 ;     rcall print_temp
                                 ;     ldi r24, low(1000)
                                 ;     ldi r25, high(1000)
                                 ;     rcall wait_msec
                                 ;     rjmp start
                                 ; ---------------------------------------------------------------------------- ;
                                 ; Ξ΅ΟΟ Ξ΅Ξ΄Ο.
                                 
                                 
                                 ; ΞΞΊΟΟΟΟΟΞ· ΞΈΞ΅ΟΞΌΞΏΞΊΟΞ±ΟΞ―Ξ±Ο Ξ±ΟΟ ΟΞΏ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΟΞ³ΞΉΞΏ.
                                 ; ΞΞΉΞ± Ξ΅Ξ½Ξ΅ΟΞ³ΞΏΟΞΏΞ―Ξ·ΟΞ· uncomment Ξ±ΟΟ Ξ΅Ξ΄Ο
                                 ; ---------------------------------------------------------------------------- ;
                                 start:
000115 e024                          ldi temp, 4
000116 e040                          ldi r20,0
000117 e050                          ldi r21,0
                                 
000118 d00f                      	rcall read_byte
000119 2f58                      	mov r21, r24
00011a 9552                      	swap r21
00011b d00c                      	rcall read_byte
00011c 2b58                      	or r21, r24
00011d d00a                      	rcall read_byte
00011e 2f48                      	mov r20, r24
00011f d008                      	rcall read_byte
000120 2b48                      	or r20, r24
                                 
000121 2f84                      	mov r24,r20
000122 2f95                      	mov r25,r21
000123 d042                          rcall print_temp
000124 ee88                          ldi r24, low(1000)
000125 e093                          ldi r25, high(1000)
000126 ded9                          rcall wait_msec
000127 cfed                          rjmp start
                                 ; ---------------------------------------------------------------------------- ;
                                 ; Ξ΅ΟΟ Ξ΅Ξ΄Ο.
                                 
                                 read_byte:
000128 e08a                      	ldi r24, 10
000129 df91                      	rcall scan_keypad_rising_edge
00012a dfa7                      	rcall keypad_to_hex
00012b 3080                      	cpi r24, 0
00012c f3d9                      	breq read_byte
00012d 9508                      	ret
                                 
                                 ; Ξ‘ΞΏΟΟΞ―Ξ½Ξ± ΟΞΏΟ Ξ΅ΟΞΉΟΟΟΞ­ΟΞ΅ΞΉ ΟΞ·Ξ½ ΞΌΞ΅ΟΟΞΏΟΞΌΞ΅Ξ½Ξ· ΞΈΞ΅ΟΞΌΞΏΞΊΟΞ±ΟΞ―Ξ± ΟΟΞΏ ΞΆΞ΅ΟΞ³ΞΏΟ r25:r24
                                 ; ΟΞ΅ Ξ΄ΟΞ±Ξ΄ΞΉΞΊΞ ΞΌΞΏΟΟΞ ΟΟΞΌΟΞ»Ξ·ΟΟΞΌΞ±ΟΞΏΟ ΟΟ ΟΟΞΏΟ 1. ΞΞ½ Ξ΅ΞΌΟΞ±Ξ½ΞΉΟΟΞ΅Ξ― ΞΏΟΞΏΞΉΞΏΞ΄ΞΟΞΏΟΞ΅ ΟΟΞ¬Ξ»ΞΌΞ±,
                                 ; Ξ΅ΟΞΉΟΟΟΞ­ΟΞΏΟΞΌΞ΅ ΟΞ·Ξ½ ΟΞΉΞΌΞ 8000.
                                 read_temp:
00012e df1e                          rcall one_wire_reset            ; ΞΟΟΞΉΞΊΞΏΟΞΏΞ―Ξ·ΟΞ· ΟΟΟΞΊΞ΅ΟΞΟ.
00012f ff80                          sbrs r24, 0                     ; ΞΞ½ Ξ΄Ξ΅ Ξ²ΟΞ΅ΞΈΞ΅Ξ― ΟΟΟΞΊΞ΅ΟΞ (r24=0),
000130 c01a                          rjmp no_device                  ; Ξ΅ΟΞΉΟΟΟΞ­ΟΞΏΟΞΌΞ΅ ΞΌΞ΅ ΟΞΉΞΌΞ 8000.
                                 
000131 ec8c                          ldi r24, 0xCC                   ; ΞΞ³Ξ½ΞΏΞΏΟΞΌΞ΅ ΟΞΏΞ½ Ξ­Ξ»Ξ΅Ξ³ΟΞΏ Ξ³ΞΉΞ± ΟΞΏΞ»Ξ»Ξ­Ο ΟΟΟΞΊΞ΅ΟΞ­Ο.
000132 defc                          rcall one_wire_transmit_byte
000133 e484                          ldi r24, 0x44                   ; ΞΞ·ΟΞ¬ΞΌΞ΅ Ξ½Ξ± ΞΎΞ΅ΞΊΞΉΞ½ΞΟΞ΅ΞΉ Ξ· ΞΌΞ­ΟΟΞ·ΟΞ· ΟΞ·Ο
000134 defa                          rcall one_wire_transmit_byte    ; ΞΈΞ΅ΟΞΌΞΏΞΊΟΞ±ΟΞ―Ξ±Ο.
                                 
                                 check_finished:
000135 dee6                          rcall one_wire_receive_bit      ; ΞΞ»Ξ­Ξ³ΟΞΏΟΞΌΞ΅ Ξ±Ξ½ Ξ­ΟΞ΅ΞΉ ΟΞ΅Ξ»Ξ΅ΞΉΟΟΞ΅ΞΉ Ξ· ΞΌΞ΅ΟΞ±ΟΟΞΏΟΞ
000136 ff80                          sbrs r24, 0                     ; ΟΞ·Ο ΞΈΞ΅ΟΞΌΞΏΞΊΟΞ±ΟΞ―Ξ±Ο (r24=1), Ξ±Ξ»Ξ»ΞΉΟΟ
000137 cffd                          rjmp check_finished             ; ΟΞ΅ΟΞΉΞΌΞ­Ξ½ΞΏΟΞΌΞ΅.
                                 
000138 df14                          rcall one_wire_reset            ; ΞΟΟΞΉΞΊΞΏΟΞΏΞΉΞΏΟΞΌΞ΅ ΞΊΞ±ΞΉ ΟΞ¬Ξ»ΞΉ ΟΞ· ΟΟΟΞΊΞ΅ΟΞ, Ξ³ΞΉΞ±ΟΞ―
                                                                     ; ΞΌΞ΅ΟΞ¬ ΟΞ· ΞΌΞ­ΟΟΞ·ΟΞ· Ξ΅ΟΞ±Ξ½Ξ­ΟΟΞ΅ΟΞ±ΞΉ ΟΞ΅ ΞΊΞ±ΟΞ¬ΟΟΞ±ΟΞ·
                                                                     ; ΟΞ±ΞΌΞ·Ξ»ΞΟ ΞΊΞ±ΟΞ±Ξ½Ξ¬Ξ»ΟΟΞ·Ο ΞΉΟΟΟΞΏΟ.
000139 ff80                          sbrs r24, 0                     ; ΞΞ½ Ξ±ΟΞΏΟΟΞ½Ξ΄Ξ­ΞΈΞ·ΞΊΞ΅ Ξ΅ΟΞΉΟΟΟΞ­ΟΞΏΟΞΌΞ΅ ΞΌΞ΅ ΟΞΉΞΌΞ 8000.
00013a c010                          rjmp no_device
                                 
00013b ec8c                          ldi r24, 0xCC                   ; ΞΞ³Ξ½ΞΏΞΏΟΞΌΞ΅ ΟΞΏΞ½ Ξ­Ξ»Ξ΅Ξ³ΟΞΏ Ξ³ΞΉΞ± ΟΞΏΞ»Ξ»Ξ­Ο ΟΟΟΞΊΞ΅ΟΞ­Ο.
00013c def2                          rcall one_wire_transmit_byte
00013d eb8e                          ldi r24, 0xBE                   ; ΞΞ·ΟΞ¬ΞΌΞ΅ Ξ½Ξ± Ξ³Ξ―Ξ½Ξ΅ΞΉ Ξ±Ξ½Ξ¬Ξ³Ξ½ΟΟΞ·.
00013e def0                          rcall one_wire_transmit_byte
                                 
                                 
00013f ded1                          rcall one_wire_receive_byte     ; ΞΞΉΞ±Ξ²Ξ¬ΞΆΞΏΟΞΌΞ΅ ΟΞ± 2 bytes ΟΞ·Ο ΞΈΞ΅ΟΞΌΞΏΞΊΟΞ±ΟΞ―Ξ±Ο.
000140 938f                          push r24
000141 decf                          rcall one_wire_receive_byte
000142 2f98                          mov r25, r24                    ; Ξ£ΟΞΏ ΟΞ­Ξ»ΞΏΟ Ξ­ΟΞΏΟΞΌΞ΅ r25:r24 = high:low
000143 918f                          pop r24
                                 
000144 ff90                          sbrs r25,0
000145 c001                          rjmp done
000146 958a                          dec r24                         ; ΞΞ΅ΟΞ±ΟΟΞΏΟΞ Ξ±ΟΟ ΟΟΞΌΟΞ»ΞΟΟΞΌΞ± ΟΟ ΟΟΞΏΟ 2 ΟΞ΅
                                                                     ; ΟΟΞΌΟΞ»ΞΟΟΞΌΞ± ΟΟ ΟΟΞΏΟ 1.
                                 done:
000147 ef2f                          ser temp
000148 bb2a                          out DDRA, temp
000149 bb8b                          out PORTA, r24                  ; ΞΞΊΟΟΟΟΟΞ· Ξ±ΟΞΏΟΞ΅Ξ»Ξ­ΟΞΌΞ±ΟΞΏΟ ΟΟΞ·Ξ½ PORTA.
00014a 9508                          ret                             ; ΞΟΞΉΟΟΟΞΏΟΞ ΟΞ·Ο ΞΈΞ΅ΟΞΌΞΏΞΊΟΞ±ΟΞ―Ξ±Ο ΟΟΞΏΟΟ r25:r24.
                                 
                                 no_device:                          ; ΞΟΞΉΟΟΟΞΏΟΞ ΞΌΞ΅ r25:r24 = 8000 ΟΞ΅ ΟΞ΅ΟΞ―ΟΟΟΟΞ·
00014b e19f                          ldi r25, high(8000)             ; ΟΟΞ¬Ξ»ΞΌΞ±ΟΞΏΟ.
00014c e480                          ldi r24, low(8000)
00014d 9508                          ret
                                 
                                 
                                 print_error:
00014e e081                          ldi r24, 0x01			        ; ΞΞ±ΞΈΞ±ΟΞΉΟΞΌΟΟ ΟΞ·Ο ΞΏΞΈΟΞ½Ξ·Ο.
00014f df27                          rcall lcd_command
000150 ef8a                          ldi r24, low(1530)
000151 e095                          ldi r25, high(1530)
000152 deb7                          rcall wait_usec
000153 e48e                          ldi r24, 'N'			         ; Ξ€ΟΟΟΞΌΞ± "NO Device".
000154 df1c                          rcall lcd_data
000155 e48f                          ldi r24, 'O'
000156 df1a                          rcall lcd_data
000157 e280                          ldi r24, ' '
000158 df18                          rcall lcd_data
000159 e484                          ldi r24, 'D'
00015a df16                          rcall lcd_data
00015b e685                          ldi r24, 'e'
00015c df14                          rcall lcd_data
00015d e786                          ldi r24, 'v'
00015e df12                          rcall lcd_data
00015f e689                          ldi r24, 'i'
000160 df10                          rcall lcd_data
000161 e683                          ldi r24, 'c'
000162 df0e                          rcall lcd_data
000163 e685                          ldi r24, 'e'
000164 df0c                          rcall lcd_data
000165 9508                          ret
                                 
                                 print_temp:
000166 2f28                          mov temp, r24
000167 9586                          lsr r24                         ; ΞΞ³Ξ½ΞΏΞΏΟΞΌΞ΅ ΟΞΏ Ξ΄Ξ΅ΞΊΞ±Ξ΄ΞΉΞΊΟ ΟΞ·ΟΞ―ΞΏ.
000168 938f                          push r24
000169 939f                          push r25
                                 
00016a e081                          ldi r24, 0x01			        ; ΞΞ±ΞΈΞ±ΟΞΉΟΞΌΟΟ ΟΞ·Ο ΞΏΞΈΟΞ½Ξ·Ο.
00016b df0b                          rcall lcd_command
00016c ef8a                          ldi r24, low(1530)
00016d e095                          ldi r25, high(1530)
00016e de9b                          rcall wait_usec
                                 
00016f 919f                          pop r25                         ; ΞΟΞ±Ξ½Ξ±ΟΞΏΟΞ¬ ΟΞΏΟ r25
000170 e28b                          ldi r24, '+'                    ; ΞΊΞ±ΞΉ Ξ΅ΞΊΟΟΟΟΟΞ· ΟΟΞΏΟΞΞΌΞΏΟ
000171 fd90                          sbrc r25, 0
000172 e28d                          ldi r24, '-'
000173 defd                          rcall lcd_data
000174 fd90                          sbrc r25, 0                     ; ΞΞ½ ΞΏ Ξ±ΟΞΉΞΈΞΌΟΟ Ξ΅Ξ―Ξ½Ξ±ΞΉ Ξ±ΟΞ½Ξ·ΟΞΉΞΊΟΟ (r25=0xff),
000175 9520                          com temp                        ; ΟΟΟΞ΅ ΟΟΞΏΞ»ΞΏΞ³Ξ―ΞΆΞΏΟΞΌΞ΅ ΟΞΏ ΟΟΞΌΟΞ»ΞΟΟΞΌΞ¬ ΟΞΏΟ.
                                 
000176 e030                          ldi first, 0
000177 e080                          ldi r24, 0
                                 
000178 3624                          cpi temp,100
000179 f028                          brlo decades
00017a e031                          ldi first, 1
00017b e381                          ldi r24, '1'
00017c def4                          rcall lcd_data
00017d 5624                          subi temp,100
                                 
00017e e080                          ldi r24,0
                                 decades:
00017f 302a                          cpi temp,10
000180 f018                          brlo print_dec
000181 9583                          inc r24
000182 502a                          subi temp,10
000183 cffb                          rjmp decades
                                 print_dec:
000184 3080                          cpi r24,0
000185 ff30                          sbrs first,0
000186 f011                          breq digit
000187 5d80                          subi r24,-48                    ; ASCIIΞΏΟΞΏΞ―Ξ·ΟΞ· Ξ΄Ξ΅ΞΊΞ¬Ξ΄ΟΞ½.
000188 dee8                          rcall lcd_data
                                 digit:
000189 2f82                          mov r24, temp
00018a 5d80                          subi r24,-48                    ; ASCIIΞΏΟΞΏΞ―Ξ·ΟΞ· ΞΌΞΏΞ½Ξ¬Ξ΄ΟΞ½
00018b dee5                          rcall lcd_data
                                 
00018c eb82                          ldi r24, 0xb2                   ; ΞΞΊΟΟΟΟΟΞ· o
00018d dee3                          rcall lcd_data
00018e e483                          ldi r24, 'C'
00018f dee1                          rcall lcd_data
000190 9508                          ret


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega16" register use summary:
x  :   6 y  :   0 z  :   0 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:   0 r17:   0 r18:  19 r19:   3 r20:   4 
r21:   5 r22:   7 r23:   5 r24: 148 r25:  46 r26:  21 r27:  16 r28:   0 
r29:   0 r30:   0 r31:   0 
Registers used: 11 out of 35 (31.4%)

"ATmega16" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   0 and   :   4 
andi  :   4 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   2 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 brlt  :   0 brmi  :   0 
brne  :   5 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :  16 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   5 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   3 cp    :   0 cpc   :   0 
cpi   :   4 cpse  :   0 dec   :   4 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   3 inc   :   1 jmp   :   0 
ld    :   2 ldd   :   0 ldi   : 115 lds   :   0 lpm   :   0 lsl   :   1 
lsr   :   3 mov   :  13 movw  :   2 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   6 or    :   3 ori   :   0 out   :  13 pop   :  10 
push  :  11 rcall :  69 ret   :  36 reti  :   0 rjmp  :   6 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  10 sbic  :   1 sbis  :   0 
sbiw  :   2 sbr   :   0 sbrc  :  21 sbrs  :   7 sec   :   0 seh   :   0 
sei   :   0 sen   :   0 ser   :   1 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   4 std   :   0 sts   :   0 
sub   :   0 subi  :   4 swap  :   4 tst   :   0 wdr   :   0 
Instructions used: 36 out of 113 (31.9%)

"ATmega16" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000322    802      0    802   16384   4.9%
[.dseg] 0x000060 0x000062      0      2      2    1024   0.2%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 0 warnings
