{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743214937649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743214937650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 28 20:22:17 2025 " "Processing started: Fri Mar 28 20:22:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743214937650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1743214937650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU_N_bits -c ALU_N_bits " "Command: quartus_sta ALU_N_bits -c ALU_N_bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1743214937650 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1743214937758 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1743214938259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1743214938259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743214938293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743214938293 ""}
{ "Info" "ISTA_SDC_FOUND" "top_ALU_test.sdc " "Reading SDC File: 'top_ALU_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1743214938703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_ALU_test.sdc 9 in_data port " "Ignored filter at top_ALU_test.sdc(9): in_data could not be matched with a port" {  } { { "C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/top_ALU_test.sdc" "" { Text "C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/top_ALU_test.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1743214938705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay top_ALU_test.sdc 9 Argument <targets> is an empty collection " "Ignored set_input_delay at top_ALU_test.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock tclk 2.0 \[get_ports in_data\] " "set_input_delay -clock tclk 2.0 \[get_ports in_data\]" {  } { { "C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/top_ALU_test.sdc" "" { Text "C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/top_ALU_test.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1743214938705 ""}  } { { "C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/top_ALU_test.sdc" "" { Text "C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/top_ALU_test.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1743214938705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_ALU_test.sdc 10 out_data port " "Ignored filter at top_ALU_test.sdc(10): out_data could not be matched with a port" {  } { { "C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/top_ALU_test.sdc" "" { Text "C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/top_ALU_test.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1743214938705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top_ALU_test.sdc 10 Argument <targets> is an empty collection " "Ignored set_output_delay at top_ALU_test.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock tclk 2.0 \[get_ports out_data\] " "set_output_delay -clock tclk 2.0 \[get_ports out_data\]" {  } { { "C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/top_ALU_test.sdc" "" { Text "C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/top_ALU_test.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1743214938705 ""}  } { { "C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/top_ALU_test.sdc" "" { Text "C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/top_ALU_test.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1743214938705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_ALU_test.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at top_ALU_test.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports in_data\] -to \[get_ports out_data\] " "set_false_path -from \[get_ports in_data\] -to \[get_ports out_data\]" {  } { { "C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/top_ALU_test.sdc" "" { Text "C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/top_ALU_test.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1743214938706 ""}  } { { "C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/top_ALU_test.sdc" "" { Text "C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/top_ALU_test.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1743214938706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_ALU_test.sdc 14 Argument <to> is an empty collection " "Ignored set_false_path at top_ALU_test.sdc(14): Argument <to> is an empty collection" {  } { { "C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/top_ALU_test.sdc" "" { Text "C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/top_ALU_test.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1743214938706 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1743214938708 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743214938709 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1743214938709 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1743214938724 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743214938739 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743214938739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.567 " "Worst-case setup slack is -1.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214938746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214938746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.567              -6.010 tclk  " "   -1.567              -6.010 tclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214938746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743214938746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.693 " "Worst-case hold slack is 0.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214938754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214938754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 tclk  " "    0.693               0.000 tclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214938754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743214938754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743214938757 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743214938765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.143 " "Worst-case minimum pulse width slack is 2.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214938768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214938768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.143               0.000 tclk  " "    2.143               0.000 tclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214938768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743214938768 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743214938778 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743214938807 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743214939444 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743214939483 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743214939488 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743214939488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.695 " "Worst-case setup slack is -1.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214939498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214939498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.695              -6.463 tclk  " "   -1.695              -6.463 tclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214939498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743214939498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.658 " "Worst-case hold slack is 0.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214939502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214939502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 tclk  " "    0.658               0.000 tclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214939502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743214939502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743214939510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743214939514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.067 " "Worst-case minimum pulse width slack is 2.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214939522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214939522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.067               0.000 tclk  " "    2.067               0.000 tclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214939522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743214939522 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1743214939531 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743214939661 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743214940175 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743214940214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.609 " "Worst-case setup slack is 1.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214940218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214940218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.609               0.000 tclk  " "    1.609               0.000 tclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214940218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743214940218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.389 " "Worst-case hold slack is 0.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214940226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214940226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 tclk  " "    0.389               0.000 tclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214940226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743214940226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743214940229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743214940238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.171 " "Worst-case minimum pulse width slack is 2.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214940240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214940240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.171               0.000 tclk  " "    2.171               0.000 tclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214940240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743214940240 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743214940249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743214940379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.841 " "Worst-case setup slack is 1.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214940382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214940382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.841               0.000 tclk  " "    1.841               0.000 tclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214940382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743214940382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.351 " "Worst-case hold slack is 0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214940391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214940391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 tclk  " "    0.351               0.000 tclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214940391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743214940391 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743214940394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743214940417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.169 " "Worst-case minimum pulse width slack is 2.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214940419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214940419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.169               0.000 tclk  " "    2.169               0.000 tclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743214940419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743214940419 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743214941426 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743214941426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5240 " "Peak virtual memory: 5240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743214941482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 28 20:22:21 2025 " "Processing ended: Fri Mar 28 20:22:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743214941482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743214941482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743214941482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1743214941482 ""}
