//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_mul_transpose_2 // -- Begin function triton_poi_fused_mul_transpose_2
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_mul_transpose_2
.visible .entry triton_poi_fused_mul_transpose_2(
	.param .u64 .ptr .global .align 1 triton_poi_fused_mul_transpose_2_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_mul_transpose_2_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_mul_transpose_2_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_mul_transpose_2_param_3,
	.param .u32 triton_poi_fused_mul_transpose_2_param_4,
	.param .u32 triton_poi_fused_mul_transpose_2_param_5
)
.reqntid 32, 1, 1
{
	.reg .pred 	%p<9>;
	.reg .b32 	%r<40>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<13>;
	.loc	1 19 0                          // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:19:0

// %bb.0:
	ld.param.u64 	%rd5, [triton_poi_fused_mul_transpose_2_param_0];
	ld.param.u64 	%rd6, [triton_poi_fused_mul_transpose_2_param_1];
$L__tmp0:
	.loc	1 22 28                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:22:33
	shl.b32 	%r9, %r1, 3;
	ld.param.u64 	%rd7, [triton_poi_fused_mul_transpose_2_param_2];
	ld.param.u64 	%rd8, [triton_poi_fused_mul_transpose_2_param_3];
	.loc	1 23 44                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:23:44
	mov.u32 	%r10, %tid.x;
	bfe.u32 	%r11, %r10, 2, 3;
	and.b32  	%r12, %r10, 3;
	and.b32  	%r13, %r10, 7;
	.loc	1 23 23                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:23:23
	or.b32  	%r14, %r9, %r11;
	or.b32  	%r15, %r9, %r13;
	.loc	1 24 21                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:24:21
	setp.lt.s32 	%p6, %r14, 16;
	setp.lt.s32 	%p2, %r15, 16;
	.loc	1 25 28                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:25:33
	shl.b32 	%r16, %r2, 2;
	.loc	1 26 44                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:26:44
	bfe.u32 	%r17, %r10, 3, 2;
	.loc	1 26 23                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:26:23
	or.b32  	%r18, %r16, %r12;
	or.b32  	%r19, %r16, %r17;
	.loc	1 27 21                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:27:21
	setp.lt.s32 	%p7, %r18, 4;
	setp.lt.s32 	%p8, %r19, 4;
	.loc	1 30 19                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:30:19
	bfe.s32 	%r20, %r1, 28, 1;
	shr.u32 	%r21, %r20, 30;
	add.s32 	%r22, %r15, %r21;
	and.b32  	%r23, %r22, -4;
	sub.s32 	%r24, %r15, %r23;
	.loc	1 31 38                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:31:38
	shl.b32 	%r25, %r19, 4;
	.loc	1 31 35                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:31:35
	add.s32 	%r26, %r25, %r15;
	.loc	1 31 30                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:31:30
	mul.wide.s32 	%rd9, %r26, 4;
	add.s64 	%rd1, %rd5, %rd9;
	.loc	1 31 51                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:31:51
	and.pred  	%p4, %p6, %p7;
	and.pred  	%p1, %p2, %p8;
	.loc	1 31 43                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:31:43
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r3;
	.loc	1 32 30                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:32:30
	mul.wide.s32 	%rd10, %r24, 4;
	add.s64 	%rd11, %rd6, %rd10;
	add.s64 	%rd2, %rd11, 16;
	.loc	1 32 39                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:32:39
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r4;
	.loc	1 33 18                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:33:18
	add.f32 	%f3, %f1, %f2;
	.loc	1 36 32                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:36:32
	shl.b32 	%r27, %r14, 2;
	.loc	1 36 30                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:36:30
	add.s32 	%r28, %r18, %r27;
	.loc	1 36 25                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:36:25
	mul.wide.s32 	%rd12, %r28, 4;
	add.s64 	%rd3, %rd7, %rd12;
	.loc	1 36 43                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:36:43
	shl.b32 	%r29, %r10, 2;
	and.b32  	%r30, %r29, 28;
	or.b32  	%r31, %r30, %r17;
	and.b32  	%r32, %r10, 31;
	mov.u32 	%r33, global_smem;
	add.s32 	%r34, %r33, %r30;
	shl.b32 	%r35, %r31, 2;
	add.s32 	%r5, %r34, %r35;
	mov.b32 	%r6, %f3;
	mov.pred 	%p3, -1;
	// begin inline asm
	@%p3 st.shared.b32 [ %r5 + 0 ], %r6;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r36, %r10, 28;
	add.s32 	%r37, %r33, %r36;
	shl.b32 	%r38, %r32, 2;
	add.s32 	%r39, %r37, %r38;
	ld.shared.u32 	%r7, [%r39];
	// begin inline asm
	@%p4 st.global.b32 [ %rd3 + 0 ], { %r7 };
	// end inline asm
	.loc	1 37 25                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:37:25
	add.s64 	%rd4, %rd8, %rd9;
	.loc	1 37 44                         // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:37:44
	// begin inline asm
	@%p1 st.global.b32 [ %rd4 + 0 ], { %r6 };
	// end inline asm
	.loc	1 37 4                          // cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py:37:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/fx/cfx5ckgpaympkesfveqa5c7fev7b3p6soasyrc5e3pos6smgbyp2.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 102
.b8 120
.b8 53
.b8 99
.b8 107
.b8 103
.b8 112
.b8 97
.b8 121
.b8 109
.b8 112
.b8 107
.b8 101
.b8 115
.b8 102
.b8 118
.b8 101
.b8 113
.b8 97
.b8 53
.b8 99
.b8 55
.b8 102
.b8 101
.b8 118
.b8 55
.b8 98
.b8 51
.b8 112
.b8 54
.b8 115
.b8 111
.b8 97
.b8 115
.b8 121
.b8 114
.b8 99
.b8 53
.b8 101
.b8 51
.b8 112
.b8 111
.b8 115
.b8 54
.b8 115
.b8 109
.b8 103
.b8 98
.b8 121
.b8 112
.b8 50
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 102
.b8 120
.b8 0
	}
	.section	.debug_macinfo	{	}
