'use client'

import DSDTopicPage, { ExplanationSection, PracticeQuestion } from '@/components/DSDTopicPage'
import { FiBook, FiTarget, FiCpu, FiDatabase, FiSettings } from 'react-icons/fi'

const content = {
  title: 'Operands and Addressing Modes',
  explanationSections: [
    {
      title: 'ğŸ“– Introduction to Operands',
      icon: <FiBook className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Operands</span> are the data values or memory locations that instructions operate upon. Every instruction requires operands to specify what data to process and where to store results.

<span class="text-amber-300 font-semibold">What are Operands?</span>

An <span class="text-cyan-300">operand</span> is a value or location that an instruction operates on. Instructions typically have:
â€¢ <span class="text-yellow-300">Source Operands:</span> Data used as input for the operation
â€¢ <span class="text-yellow-300">Destination Operand:</span> Location where the result is stored

<span class="text-lime-300 font-semibold">Example Instruction Format:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
ADD  Destination, Source1, Source2
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”˜
       operand     operand   operand
</pre>

<span class="text-pink-300 font-semibold">Key Concepts:</span>

â€¢ Operands specify the data to be processed
â€¢ Different operand types require different addressing methods
â€¢ The way operands are specified is called <span class="text-cyan-300">addressing mode</span>
â€¢ Efficient operand specification improves code size and execution speed`,
    },
    {
      title: 'ğŸ”¢ Types of Operands',
      icon: <FiCpu className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Operand Types</span> determine how data is accessed and used in instructions. Understanding operand types is essential for understanding addressing modes.

<span class="text-amber-300 font-semibold">1. Immediate Operand</span>

<span class="text-cyan-300">Definition:</span> The actual data value is part of the instruction itself.

<span class="text-lime-300">Characteristics:</span>
â€¢ Data is embedded directly in the instruction
â€¢ No memory access required to get the value
â€¢ Fastest to access (no memory read)
â€¢ Limited by instruction size

<span class="text-yellow-300">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
MOV  R1, #25        ; Load immediate value 25 into register R1
ADD  ACC, #10       ; Add immediate value 10 to accumulator
CMP  R2, #0         ; Compare register R2 with immediate value 0
</pre>

<span class="text-pink-300">Notation:</span> Usually prefixed with # or $ to indicate immediate value

<span class="text-amber-300 font-semibold">2. Register Operand</span>

<span class="text-cyan-300">Definition:</span> The operand is stored in a CPU register.

<span class="text-lime-300">Characteristics:</span>
â€¢ Fastest access (registers are inside CPU)
â€¢ Limited number of registers available
â€¢ Register names are encoded in instruction
â€¢ No memory access required

<span class="text-yellow-300">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
MOV  R1, R2         ; Copy contents of R2 to R1
ADD  R3, R1, R2     ; Add R1 and R2, store result in R3
SUB  ACC, R5        ; Subtract R5 from accumulator
</pre>

<span class="text-pink-300">Notation:</span> Register names like R1, R2, ACC, PC, etc.

<span class="text-amber-300 font-semibold">3. Memory Operand</span>

<span class="text-cyan-300">Definition:</span> The operand is stored in main memory at a specific address.

<span class="text-lime-300">Characteristics:</span>
â€¢ Requires memory access (slower than registers)
â€¢ Can access large amounts of data
â€¢ Address must be specified or calculated
â€¢ Different addressing modes determine how address is obtained

<span class="text-yellow-300">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
LOAD  R1, [1000]      ; Load data from memory address 1000 into R1
STORE R2, [2000]      ; Store contents of R2 to memory address 2000
ADD   R3, [R1]        ; Add data from address in R1 to R3
</pre>

<span class="text-pink-300">Notation:</span> Usually enclosed in brackets [ ] to indicate memory access

<span class="text-amber-300 font-semibold">4. Constant Operand</span>

<span class="text-cyan-300">Definition:</span> A fixed value that doesn't change during program execution (similar to immediate, but may be stored in memory).

<span class="text-lime-300">Characteristics:</span>
â€¢ Value is fixed and known at compile time
â€¢ May be stored in read-only memory
â€¢ Can be larger than immediate operands
â€¢ Used for constants, lookup tables, etc.

<span class="text-yellow-300">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
PI = 3.14159         ; Mathematical constant
MAX_SIZE = 1000      ; Program constant
MASK = 0xFF00        ; Bit mask constant
</pre>

<span class="text-pink-300 font-semibold">Operand Type Comparison:</span>

<table class="w-full mt-3 border-collapse">
<thead>
<tr class="bg-blue-600/30">
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Type</th>
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Speed</th>
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Size Limit</th>
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Access Method</th>
</tr>
</thead>
<tbody>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300">Register</span></td>
<td class="border border-gray-600 px-3 py-2">Fastest</td>
<td class="border border-gray-600 px-3 py-2">Limited (8-32 registers)</td>
<td class="border border-gray-600 px-3 py-2">Direct CPU access</td>
</tr>
<tr class="bg-gray-800/30">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300">Immediate</span></td>
<td class="border border-gray-600 px-3 py-2">Very Fast</td>
<td class="border border-gray-600 px-3 py-2">Small (8-16 bits)</td>
<td class="border border-gray-600 px-3 py-2">Embedded in instruction</td>
</tr>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300">Memory</span></td>
<td class="border border-gray-600 px-3 py-2">Slower</td>
<td class="border border-gray-600 px-3 py-2">Large (entire memory)</td>
<td class="border border-gray-600 px-3 py-2">Memory access required</td>
</tr>
<tr class="bg-gray-800/30">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300">Constant</span></td>
<td class="border border-gray-600 px-3 py-2">Fast (if in cache)</td>
<td class="border border-gray-600 px-3 py-2">Large</td>
<td class="border border-gray-600 px-3 py-2">Memory/ROM access</td>
</tr>
</tbody>
</table>`,
    },
    {
      title: 'ğŸ“ Addressing Modes',
      icon: <FiSettings className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Addressing Modes</span> specify how the address of an operand is determined. Different addressing modes provide flexibility in accessing data and enable efficient code generation.

<span class="text-amber-300 font-semibold">Why Addressing Modes?</span>

â€¢ <span class="text-cyan-300">Flexibility:</span> Different ways to access data
â€¢ <span class="text-cyan-300">Efficiency:</span> Optimize code size and execution speed
â€¢ <span class="text-cyan-300">Power:</span> Enable complex data structures and algorithms
â€¢ <span class="text-cyan-300">Portability:</span> Support different programming paradigms

<span class="text-lime-300 font-semibold">Effective Address:</span>

The <span class="text-cyan-300">Effective Address (EA)</span> is the actual memory address where the operand is located. Different addressing modes calculate the effective address in different ways.`,
    },
    {
      title: '1ï¸âƒ£ Immediate Addressing Mode',
      icon: <FiTarget className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Immediate Addressing</span> uses the operand value directly from the instruction. The data is part of the instruction itself.

<span class="text-amber-300 font-semibold">How it Works:</span>

â€¢ The operand value is embedded in the instruction
â€¢ No memory access needed to fetch the operand
â€¢ Effective Address = Not applicable (no memory address)
â€¢ Operand value = Value in instruction

<pre class="bg-black/30 p-4 rounded-lg mt-3 text-sm text-gray-100 font-mono overflow-x-auto">
Instruction Format:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Opcode  â”‚  Immediate   â”‚
â”‚          â”‚    Value     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Example: MOV R1, #25
â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ MOV  â”‚  R1  â”‚    25    â”‚
â”‚(op)  â”‚(dest)â”‚ (immediate)â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
</pre>

<span class="text-lime-300 font-semibold">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
MOV  R1, #25        ; R1 = 25 (load immediate value)
ADD  ACC, #10       ; ACC = ACC + 10
CMP  R2, #0         ; Compare R2 with 0
SUB  R3, #5         ; R3 = R3 - 5
</pre>

<span class="text-pink-300 font-semibold">Advantages:</span>
â€¢ Fast execution (no memory access)
â€¢ Simple and direct
â€¢ Good for constants and small values

<span class="text-pink-300 font-semibold">Disadvantages:</span>
â€¢ Limited value range (constrained by instruction size)
â€¢ Cannot be used for variable data
â€¢ Increases instruction size`,
    },
    {
      title: '2ï¸âƒ£ Register Addressing Mode',
      icon: <FiCpu className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Register Addressing</span> uses a CPU register as the operand. The register contains the data value.

<span class="text-amber-300 font-semibold">How it Works:</span>

â€¢ Register name is specified in instruction
â€¢ Data is stored in the register
â€¢ Effective Address = Not applicable (register, not memory)
â€¢ Operand value = Contents of specified register

<pre class="bg-black/30 p-4 rounded-lg mt-3 text-sm text-gray-100 font-mono overflow-x-auto">
Instruction Format:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Opcode  â”‚ Register â”‚ Register â”‚
â”‚          â”‚  (src)   â”‚  (dest)  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Example: ADD R1, R2, R3
â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
â”‚ ADD  â”‚  R1  â”‚  R2  â”‚  R3  â”‚
â”‚(op)  â”‚(dest)â”‚(src1)â”‚(src2)â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜
        R1 = R2 + R3
</pre>

<span class="text-lime-300 font-semibold">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
MOV  R1, R2         ; R1 = R2 (copy register)
ADD  R3, R1, R2     ; R3 = R1 + R2
SUB  ACC, R5        ; ACC = ACC - R5
MUL  R4, R2         ; R4 = R4 Ã— R2
</pre>

<span class="text-pink-300 font-semibold">Advantages:</span>
â€¢ Fastest access (registers are in CPU)
â€¢ Short instruction encoding
â€¢ Efficient for frequently used data

<span class="text-pink-300 font-semibold">Disadvantages:</span>
â€¢ Limited number of registers
â€¢ Cannot access large data structures directly`,
    },
    {
      title: '3ï¸âƒ£ Direct Addressing Mode',
      icon: <FiDatabase className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Direct Addressing</span> specifies the memory address directly in the instruction. The address is part of the instruction.

<span class="text-amber-300 font-semibold">How it Works:</span>

â€¢ Memory address is embedded in instruction
â€¢ Effective Address = Address specified in instruction
â€¢ Operand value = Memory[Effective Address]
â€¢ Requires one memory access to get operand

<pre class="bg-black/30 p-4 rounded-lg mt-3 text-sm text-gray-100 font-mono overflow-x-auto">
Instruction Format:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Opcode  â”‚ Memory Addressâ”‚
â”‚          â”‚   (direct)   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Example: LOAD R1, [1000]
â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ LOAD â”‚  R1  â”‚   1000   â”‚
â”‚(op)  â”‚(dest)â”‚ (address) â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        R1 = Memory[1000]

Memory:
Address  Value
  1000     42  â† Operand
</pre>

<span class="text-lime-300 font-semibold">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
LOAD  R1, [1000]      ; R1 = Memory[1000]
STORE R2, [2000]      ; Memory[2000] = R2
ADD   R3, [3000]      ; R3 = R3 + Memory[3000]
MOV   [4000], #50     ; Memory[4000] = 50
</pre>

<span class="text-pink-300 font-semibold">Advantages:</span>
â€¢ Simple and straightforward
â€¢ Direct access to any memory location
â€¢ Easy to understand

<span class="text-pink-300 font-semibold">Disadvantages:</span>
â€¢ Limited address range (constrained by instruction size)
â€¢ Instruction size increases with address size
â€¢ Not suitable for relocatable code`,
    },
    {
      title: '4ï¸âƒ£ Indirect Addressing Mode',
      icon: <FiDatabase className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Indirect Addressing</span> uses a register that contains the memory address. The register points to the actual operand location.

<span class="text-amber-300 font-semibold">How it Works:</span>

â€¢ Register contains the address of the operand
â€¢ Effective Address = Contents of specified register
â€¢ Operand value = Memory[Effective Address]
â€¢ Requires two memory accesses: one to get address, one to get data

<pre class="bg-black/30 p-4 rounded-lg mt-3 text-sm text-gray-100 font-mono overflow-x-auto">
Instruction Format:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Opcode  â”‚ Register â”‚
â”‚          â”‚ (points  â”‚
â”‚          â”‚ to addr) â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Example: LOAD R1, [R2]
â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
â”‚ LOAD â”‚  R1  â”‚  R2  â”‚
â”‚(op)  â”‚(dest)â”‚(addr)â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜

Step 1: EA = R2 (get address from register)
Step 2: R1 = Memory[EA] (get data from memory)

Memory:
Address  Value
  2000     75  â† Operand
  1000   2000  â† R2 contains address 2000

Register:
R2 = 2000 (points to address)
</pre>

<span class="text-lime-300 font-semibold">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
LOAD  R1, [R2]       ; R1 = Memory[R2]
STORE R3, [R4]       ; Memory[R4] = R3
ADD   R5, [R6]       ; R5 = R5 + Memory[R6]
MOV   [R1], R2       ; Memory[R1] = R2
</pre>

<span class="text-pink-300 font-semibold">Advantages:</span>
â€¢ Flexible - can access different addresses using same instruction
â€¢ Useful for pointers and dynamic addressing
â€¢ Enables efficient array access
â€¢ Supports relocatable code

<span class="text-pink-300 font-semibold">Disadvantages:</span>
â€¢ Slower (requires two memory accesses)
â€¢ More complex than direct addressing`,
    },
    {
      title: '5ï¸âƒ£ Indexed Addressing Mode',
      icon: <FiTarget className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Indexed Addressing</span> adds an index value to a base address. The base address is in a register, and the index is specified in the instruction.

<span class="text-amber-300 font-semibold">How it Works:</span>

â€¢ Base address stored in register
â€¢ Index value specified in instruction
â€¢ Effective Address = Base Register + Index
â€¢ Operand value = Memory[Effective Address]

<pre class="bg-black/30 p-4 rounded-lg mt-3 text-sm text-gray-100 font-mono overflow-x-auto">
Instruction Format:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Opcode  â”‚ Register â”‚  Index   â”‚
â”‚          â”‚  (base)  â”‚  (offset)â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Example: LOAD R1, [R2 + 10]
â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
â”‚ LOAD â”‚  R1  â”‚  R2  â”‚  10  â”‚
â”‚(op)  â”‚(dest)â”‚(base)â”‚(index)â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜

EA = R2 + 10
R1 = Memory[EA]

If R2 = 1000:
EA = 1000 + 10 = 1010
R1 = Memory[1010]
</pre>

<span class="text-lime-300 font-semibold">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
LOAD  R1, [R2 + 5]     ; R1 = Memory[R2 + 5]
STORE R3, [R4 + 8]     ; Memory[R4 + 8] = R3
ADD   R5, [R6 + 12]    ; R5 = R5 + Memory[R6 + 12]

; Array access example:
; R2 = base address of array
; Access array[5]: LOAD R1, [R2 + 5]
</pre>

<span class="text-pink-300 font-semibold">Advantages:</span>
â€¢ Excellent for array and structure access
â€¢ Efficient for sequential data access
â€¢ Base register can be modified for different arrays
â€¢ Index can be a constant or variable

<span class="text-pink-300 font-semibold">Disadvantages:</span>
â€¢ Requires addition operation (slight overhead)
â€¢ More complex than direct addressing`,
    },
    {
      title: '6ï¸âƒ£ Based Addressing Mode',
      icon: <FiTarget className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Based Addressing</span> is similar to indexed, but uses a base register plus an offset. The base register typically points to the start of a data structure.

<span class="text-amber-300 font-semibold">How it Works:</span>

â€¢ Base register contains base address
â€¢ Offset specified in instruction
â€¢ Effective Address = Base Register + Offset
â€¢ Operand value = Memory[Effective Address]

<pre class="bg-black/30 p-4 rounded-lg mt-3 text-sm text-gray-100 font-mono overflow-x-auto">
Instruction Format:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Opcode  â”‚ Register â”‚  Offset â”‚
â”‚          â”‚  (base)  â”‚         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Example: LOAD R1, [BP + 4]
â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
â”‚ LOAD â”‚  R1  â”‚  BP  â”‚   4  â”‚
â”‚(op)  â”‚(dest)â”‚(base)â”‚(offset)â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜

EA = BP + 4
R1 = Memory[EA]

If BP (Base Pointer) = 2000:
EA = 2000 + 4 = 2004
R1 = Memory[2004]
</pre>

<span class="text-lime-300 font-semibold">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
LOAD  R1, [BP + 4]      ; Access local variable at offset 4
STORE R2, [SP + 8]      ; Store at stack offset 8
ADD   R3, [FP + 12]     ; Add frame pointer offset 12

; Stack frame access:
; BP points to base of current stack frame
; Local variables accessed via BP + offset
</pre>

<span class="text-pink-300 font-semibold">Advantages:</span>
â€¢ Ideal for stack frames and local variables
â€¢ Supports relocatable code segments
â€¢ Efficient for accessing structured data
â€¢ Base register can be changed for different contexts

<span class="text-pink-300 font-semibold">Disadvantages:</span>
â€¢ Requires base register setup
â€¢ Similar to indexed addressing`,
    },
    {
      title: '7ï¸âƒ£ PC-Relative Addressing Mode',
      icon: <FiCpu className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">PC-Relative Addressing</span> calculates the effective address relative to the Program Counter (PC). Used primarily for branch instructions.

<span class="text-amber-300 font-semibold">How it Works:</span>

â€¢ Offset specified in instruction
â€¢ Effective Address = PC + Offset
â€¢ Operand value = Memory[Effective Address] (for data) or target address (for branches)
â€¢ PC points to current instruction

<pre class="bg-black/30 p-4 rounded-lg mt-3 text-sm text-gray-100 font-mono overflow-x-auto">
Instruction Format:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Opcode  â”‚  Offset  â”‚
â”‚          â”‚ (relativeâ”‚
â”‚          â”‚  to PC)  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Example: JMP PC + 20
â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ JMP  â”‚    20    â”‚
â”‚(op)  â”‚ (offset) â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

If PC = 1000:
Target Address = 1000 + 20 = 1020
Jump to address 1020

Memory Layout:
Address  Instruction
  1000    JMP +20
  1002    ...
  1020    (target) â† Jump here
</pre>

<span class="text-lime-300 font-semibold">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
JMP  PC + 20         ; Jump forward 20 bytes
BEQ  PC - 10         ; Branch if equal, backward 10 bytes
LOAD R1, [PC + 8]    ; Load data 8 bytes ahead
CALL PC + 50         ; Call subroutine 50 bytes ahead
</pre>

<span class="text-pink-300 font-semibold">Advantages:</span>
â€¢ Position-independent code (relocatable)
â€¢ Shorter instruction encoding (small offset)
â€¢ Efficient for local branches
â€¢ Supports code sharing

<span class="text-pink-300 font-semibold">Disadvantages:</span>
â€¢ Limited range (offset size constraint)
â€¢ Cannot access distant addresses directly`,
    },
    {
      title: '8ï¸âƒ£ Auto-Increment Addressing Mode',
      icon: <FiSettings className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Auto-Increment Addressing</span> uses a register as a pointer, accesses the data, then automatically increments the register. Useful for sequential data access.

<span class="text-amber-300 font-semibold">How it Works:</span>

â€¢ Register contains address
â€¢ Effective Address = Contents of register
â€¢ Operand value = Memory[Effective Address]
â€¢ After access: Register = Register + 1 (or +n)

<pre class="bg-black/30 p-4 rounded-lg mt-3 text-sm text-gray-100 font-mono overflow-x-auto">
Instruction Format:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Opcode  â”‚ Register â”‚
â”‚          â”‚   (auto  â”‚
â”‚          â”‚ increment)â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Example: LOAD R1, [R2]+
â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
â”‚ LOAD â”‚  R1  â”‚  R2  â”‚
â”‚(op)  â”‚(dest)â”‚(ptr+)â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜

Before: R2 = 1000
Step 1: EA = R2 = 1000
Step 2: R1 = Memory[1000]
Step 3: R2 = R2 + 1 = 1001 (auto-increment)

After: R1 = Memory[1000], R2 = 1001
</pre>

<span class="text-lime-300 font-semibold">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
LOAD  R1, [R2]+       ; Load from R2, then R2 = R2 + 1
STORE R3, [R4]+       ; Store to R4, then R4 = R4 + 1
LOAD  R5, [R6]+2      ; Load from R6, then R6 = R6 + 2

; Array traversal:
; R2 points to array start
; Loop: LOAD R1, [R2]+  ; Process each element
</pre>

<span class="text-pink-300 font-semibold">Advantages:</span>
â€¢ Efficient for sequential access (arrays, strings)
â€¢ Automatic pointer advancement
â€¢ Reduces instruction count in loops
â€¢ Common in stack operations

<span class="text-pink-300 font-semibold">Disadvantages:</span>
â€¢ Modifies register (side effect)
â€¢ Must be careful with register reuse
â€¢ Not suitable for random access`,
    },
    {
      title: '9ï¸âƒ£ Auto-Decrement Addressing Mode',
      icon: <FiSettings className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Auto-Decrement Addressing</span> first decrements the register, then uses it as a pointer. Useful for stack operations and reverse traversal.

<span class="text-amber-300 font-semibold">How it Works:</span>

â€¢ First: Register = Register - 1 (or -n)
â€¢ Then: Effective Address = Contents of register
â€¢ Operand value = Memory[Effective Address]

<pre class="bg-black/30 p-4 rounded-lg mt-3 text-sm text-gray-100 font-mono overflow-x-auto">
Instruction Format:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Opcode  â”‚ Register â”‚
â”‚          â”‚   (auto  â”‚
â”‚          â”‚ decrement)â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Example: LOAD R1, -[R2]
â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
â”‚ LOAD â”‚  R1  â”‚  R2  â”‚
â”‚(op)  â”‚(dest)â”‚(-ptr)â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜

Before: R2 = 1000
Step 1: R2 = R2 - 1 = 999 (auto-decrement first)
Step 2: EA = R2 = 999
Step 3: R1 = Memory[999]

After: R1 = Memory[999], R2 = 999
</pre>

<span class="text-lime-300 font-semibold">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
LOAD  R1, -[R2]       ; R2 = R2 - 1, then load from R2
STORE R3, -[SP]       ; SP = SP - 1, then store to SP (push)
POP   R4, -[SP]       ; Pop from stack (decrement then load)

; Stack push operation:
; STORE R1, -[SP]  ; Decrement stack pointer, then store
</pre>

<span class="text-pink-300 font-semibold">Advantages:</span>
â€¢ Perfect for stack operations (push/pop)
â€¢ Efficient for reverse array traversal
â€¢ Automatic pointer management
â€¢ Common in LIFO data structures

<span class="text-pink-300 font-semibold">Disadvantages:</span>
â€¢ Modifies register before use
â€¢ Must ensure register is initialized correctly
â€¢ Can cause errors if register wraps around`,
    },
    {
      title: 'ğŸ“Š Addressing Modes Comparison Table',
      icon: <FiTarget className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Comparison Table</span> of all addressing modes with descriptions, examples, and effective address calculations.

<table class="w-full mt-3 border-collapse text-sm">
<thead>
<tr class="bg-blue-600/30">
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Addressing Mode</th>
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Description</th>
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Example</th>
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Effective Address Calculation</th>
</tr>
</thead>
<tbody>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300 font-semibold">Immediate</span></td>
<td class="border border-gray-600 px-3 py-2">Operand value is in instruction</td>
<td class="border border-gray-600 px-3 py-2 font-mono">MOV R1, #25</td>
<td class="border border-gray-600 px-3 py-2">EA = N/A (no memory access)<br/>Value = 25</td>
</tr>
<tr class="bg-gray-800/30">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300 font-semibold">Register</span></td>
<td class="border border-gray-600 px-3 py-2">Operand is in CPU register</td>
<td class="border border-gray-600 px-3 py-2 font-mono">ADD R1, R2</td>
<td class="border border-gray-600 px-3 py-2">EA = N/A (register access)<br/>Value = R2</td>
</tr>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300 font-semibold">Direct</span></td>
<td class="border border-gray-600 px-3 py-2">Address is in instruction</td>
<td class="border border-gray-600 px-3 py-2 font-mono">LOAD R1, [1000]</td>
<td class="border border-gray-600 px-3 py-2">EA = 1000<br/>Value = Memory[1000]</td>
</tr>
<tr class="bg-gray-800/30">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300 font-semibold">Indirect</span></td>
<td class="border border-gray-600 px-3 py-2">Register contains address</td>
<td class="border border-gray-600 px-3 py-2 font-mono">LOAD R1, [R2]</td>
<td class="border border-gray-600 px-3 py-2">EA = R2<br/>Value = Memory[R2]</td>
</tr>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300 font-semibold">Indexed</span></td>
<td class="border border-gray-600 px-3 py-2">Base register + index</td>
<td class="border border-gray-600 px-3 py-2 font-mono">LOAD R1, [R2 + 10]</td>
<td class="border border-gray-600 px-3 py-2">EA = R2 + 10<br/>Value = Memory[R2 + 10]</td>
</tr>
<tr class="bg-gray-800/30">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300 font-semibold">Based</span></td>
<td class="border border-gray-600 px-3 py-2">Base register + offset</td>
<td class="border border-gray-600 px-3 py-2 font-mono">LOAD R1, [BP + 4]</td>
<td class="border border-gray-600 px-3 py-2">EA = BP + 4<br/>Value = Memory[BP + 4]</td>
</tr>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300 font-semibold">PC-Relative</span></td>
<td class="border border-gray-600 px-3 py-2">PC + offset</td>
<td class="border border-gray-600 px-3 py-2 font-mono">JMP PC + 20</td>
<td class="border border-gray-600 px-3 py-2">EA = PC + 20<br/>Target = PC + 20</td>
</tr>
<tr class="bg-gray-800/30">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300 font-semibold">Auto-Increment</span></td>
<td class="border border-gray-600 px-3 py-2">Use register, then increment</td>
<td class="border border-gray-600 px-3 py-2 font-mono">LOAD R1, [R2]+</td>
<td class="border border-gray-600 px-3 py-2">EA = R2<br/>Then: R2 = R2 + 1<br/>Value = Memory[R2]</td>
</tr>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300 font-semibold">Auto-Decrement</span></td>
<td class="border border-gray-600 px-3 py-2">Decrement register, then use</td>
<td class="border border-gray-600 px-3 py-2 font-mono">LOAD R1, -[R2]</td>
<td class="border border-gray-600 px-3 py-2">First: R2 = R2 - 1<br/>Then: EA = R2<br/>Value = Memory[R2]</td>
</tr>
</tbody>
</table>

<span class="text-lime-300 font-semibold">Memory Access Summary:</span>

<table class="w-full mt-3 border-collapse text-sm">
<thead>
<tr class="bg-blue-600/30">
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Addressing Mode</th>
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Memory Accesses</th>
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Speed</th>
</tr>
</thead>
<tbody>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-3 py-2">Immediate</td>
<td class="border border-gray-600 px-3 py-2">0</td>
<td class="border border-gray-600 px-3 py-2">Fastest</td>
</tr>
<tr class="bg-gray-800/30">
<td class="border border-gray-600 px-3 py-2">Register</td>
<td class="border border-gray-600 px-3 py-2">0</td>
<td class="border border-gray-600 px-3 py-2">Fastest</td>
</tr>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-3 py-2">Direct</td>
<td class="border border-gray-600 px-3 py-2">1</td>
<td class="border border-gray-600 px-3 py-2">Fast</td>
</tr>
<tr class="bg-gray-800/30">
<td class="border border-gray-600 px-3 py-2">Indirect</td>
<td class="border border-gray-600 px-3 py-2">2</td>
<td class="border border-gray-600 px-3 py-2">Slower</td>
</tr>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-3 py-2">Indexed/Based</td>
<td class="border border-gray-600 px-3 py-2">1</td>
<td class="border border-gray-600 px-3 py-2">Fast</td>
</tr>
<tr class="bg-gray-800/30">
<td class="border border-gray-600 px-3 py-2">PC-Relative</td>
<td class="border border-gray-600 px-3 py-2">1</td>
<td class="border border-gray-600 px-3 py-2">Fast</td>
</tr>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-3 py-2">Auto-Increment/Decrement</td>
<td class="border border-gray-600 px-3 py-2">1</td>
<td class="border border-gray-600 px-3 py-2">Fast</td>
</tr>
</tbody>
</table>`,
    },
    {
      title: 'ğŸ“˜ Learning Outcome',
      icon: <FiBook className="w-6 h-6" />,
      content: `After studying this topic, students will be able to:

âœ“ <span class="text-cyan-300">Identify</span> different types of operands (Immediate, Register, Memory, Constant)
âœ“ <span class="text-cyan-300">Understand</span> the concept of addressing modes and effective address
âœ“ <span class="text-cyan-300">Explain</span> each addressing mode with examples
âœ“ <span class="text-cyan-300">Calculate</span> effective addresses for different addressing modes
âœ“ <span class="text-cyan-300">Compare</span> addressing modes in terms of speed, flexibility, and use cases
âœ“ <span class="text-cyan-300">Select</span> appropriate addressing mode for given scenarios
âœ“ <span class="text-cyan-300">Apply</span> addressing modes in assembly language programming
âœ“ <span class="text-cyan-300">Understand</span> the relationship between addressing modes and instruction encoding

This topic is fundamental for understanding how processors access data and execute instructions efficiently.`,
    },
  ],
  practiceQuestions: [
    {
      question: 'What is the difference between immediate and direct addressing modes? Give examples.',
      solution: `<span class="text-cyan-300 font-semibold">Answer:</span>

<span class="text-yellow-300">Immediate Addressing Mode:</span>
â€¢ The operand value is embedded directly in the instruction
â€¢ No memory access required
â€¢ Example: <span class="font-mono">MOV R1, #25</span>
  - The value 25 is part of the instruction
  - R1 receives the value 25 directly

<span class="text-yellow-300">Direct Addressing Mode:</span>
â€¢ The memory address is embedded in the instruction
â€¢ One memory access required to get the operand
â€¢ Example: <span class="font-mono">LOAD R1, [1000]</span>
  - The address 1000 is part of the instruction
  - CPU accesses Memory[1000] to get the actual value
  - R1 receives the value stored at address 1000

<span class="text-lime-300">Key Difference:</span>
â€¢ Immediate: Value is in instruction (no memory access)
â€¢ Direct: Address is in instruction (one memory access to get value)`,
    },
    {
      question: 'Calculate the effective address for the instruction: LOAD R1, [R2 + 15] where R2 = 2000.',
      solution: `<span class="text-cyan-300 font-semibold">Answer:</span>

This is <span class="text-yellow-300">Indexed Addressing Mode</span>.

<span class="text-cyan-300">Given:</span>
â€¢ Instruction: <span class="font-mono">LOAD R1, [R2 + 15]</span>
â€¢ R2 = 2000
â€¢ Index = 15

<span class="text-cyan-300">Effective Address Calculation:</span>
EA = Base Register + Index
EA = R2 + 15
EA = 2000 + 15
EA = 2015

<span class="text-cyan-300">Result:</span>
â€¢ Effective Address = 2015
â€¢ R1 will be loaded with the value stored at Memory[2015]

<span class="text-lime-300">Note:</span> This addressing mode is useful for array access where R2 points to the base of the array and 15 is the index.`,
    },
    {
      question: 'Explain how auto-increment addressing mode works with an example.',
      solution: `<span class="text-cyan-300 font-semibold">Answer:</span>

<span class="text-yellow-300">Auto-Increment Addressing Mode</span> uses a register as a pointer, accesses the data at that address, then automatically increments the register.

<span class="text-cyan-300">Example:</span> <span class="font-mono">LOAD R1, [R2]+</span>

<span class="text-lime-300">Step-by-Step Process:</span>

<span class="text-yellow-300">Before execution:</span>
â€¢ R2 = 1000 (points to memory address 1000)

<span class="text-yellow-300">Step 1: Calculate Effective Address</span>
â€¢ EA = R2 = 1000

<span class="text-yellow-300">Step 2: Access Memory</span>
â€¢ R1 = Memory[1000]
â€¢ Assume Memory[1000] = 42
â€¢ So R1 = 42

<span class="text-yellow-300">Step 3: Auto-Increment</span>
â€¢ R2 = R2 + 1
â€¢ R2 = 1000 + 1 = 1001

<span class="text-yellow-300">After execution:</span>
â€¢ R1 = 42 (loaded value)
â€¢ R2 = 1001 (incremented pointer)

<span class="text-pink-300">Use Case:</span>
This is perfect for sequential array access:
<pre class="bg-black/30 p-2 rounded mt-2 text-xs font-mono">
; R2 points to start of array
Loop:
  LOAD R1, [R2]+    ; Load element, advance pointer
  ; Process R1
  ; R2 now points to next element
</pre>`,
    },
    {
      question: 'What is the effective address for PC-relative addressing if PC = 5000 and offset = -100?',
      solution: `<span class="text-cyan-300 font-semibold">Answer:</span>

This is <span class="text-yellow-300">PC-Relative Addressing Mode</span>.

<span class="text-cyan-300">Given:</span>
â€¢ PC = 5000
â€¢ Offset = -100

<span class="text-cyan-300">Effective Address Calculation:</span>
EA = PC + Offset
EA = 5000 + (-100)
EA = 5000 - 100
EA = 4900

<span class="text-cyan-300">Result:</span>
â€¢ Effective Address = 4900
â€¢ This allows branching backward 100 bytes from the current instruction

<span class="text-lime-300">Note:</span> PC-relative addressing is commonly used for:
â€¢ Branch instructions (forward and backward jumps)
â€¢ Position-independent code
â€¢ Local jumps within a program segment`,
    },
    {
      question: 'Compare indirect addressing with indexed addressing. When would you use each?',
      solution: `<span class="text-cyan-300 font-semibold">Answer:</span>

<span class="text-yellow-300">Indirect Addressing:</span>
â€¢ Effective Address = Contents of register
â€¢ Example: <span class="font-mono">LOAD R1, [R2]</span>
â€¢ EA = R2 (register contains the address)
â€¢ Requires 2 memory accesses (get address, then get data)

<span class="text-yellow-300">Indexed Addressing:</span>
â€¢ Effective Address = Base Register + Index
â€¢ Example: <span class="font-mono">LOAD R1, [R2 + 10]</span>
â€¢ EA = R2 + 10 (register + constant)
â€¢ Requires 1 memory access (after address calculation)

<span class="text-lime-300">Comparison:</span>

<table class="w-full mt-2 border-collapse text-xs">
<thead>
<tr class="bg-blue-600/30">
<th class="border border-gray-600 px-2 py-1 text-left">Aspect</th>
<th class="border border-gray-600 px-2 py-1 text-left">Indirect</th>
<th class="border border-gray-600 px-2 py-1 text-left">Indexed</th>
</tr>
</thead>
<tbody>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-2 py-1">Speed</td>
<td class="border border-gray-600 px-2 py-1">Slower (2 memory accesses)</td>
<td class="border border-gray-600 px-2 py-1">Faster (1 memory access)</td>
</tr>
<tr class="bg-gray-800/30">
<td class="border border-gray-600 px-2 py-1">Flexibility</td>
<td class="border border-gray-600 px-2 py-1">High (pointer can point anywhere)</td>
<td class="border border-gray-600 px-2 py-1">High (base + offset)</td>
</tr>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-2 py-1">Use Case</td>
<td class="border border-gray-600 px-2 py-1">Pointers, dynamic addressing</td>
<td class="border border-gray-600 px-2 py-1">Arrays, structures</td>
</tr>
</tbody>
</table>

<span class="text-pink-300">When to Use:</span>

<span class="text-cyan-300">Use Indirect Addressing when:</span>
â€¢ Working with pointers
â€¢ Address is stored in a variable
â€¢ Dynamic memory allocation
â€¢ Linked data structures

<span class="text-cyan-300">Use Indexed Addressing when:</span>
â€¢ Accessing array elements
â€¢ Accessing structure fields
â€¢ Sequential data access
â€¢ Base address is known, offset is constant`,
    },
  ],
}

export default function OperandsAddressingModesPage() {
  return <DSDTopicPage content={content} />
}


