
*** Running vivado
    with args -log base_mb_clk_wiz_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_mb_clk_wiz_1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source base_mb_clk_wiz_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1345.488 ; gain = 71.996 ; free physical = 8351 ; free virtual = 19935
INFO: [Synth 8-638] synthesizing module 'base_mb_clk_wiz_1_0' [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.v:70]
INFO: [Synth 8-638] synthesizing module 'base_mb_clk_wiz_1_0_clk_wiz' [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/afs/ece/support/xilinx/xilinx.release/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [/afs/ece/support/xilinx/xilinx.release/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/afs/ece/support/xilinx/xilinx.release/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/afs/ece/support/xilinx/xilinx.release/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/afs/ece/support/xilinx/xilinx.release/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/afs/ece/support/xilinx/xilinx.release/Vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'base_mb_clk_wiz_1_0_clk_wiz' (4#1) [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'base_mb_clk_wiz_1_0' (5#1) [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.v:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1385.996 ; gain = 112.504 ; free physical = 8283 ; free virtual = 19868
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1385.996 ; gain = 112.504 ; free physical = 8273 ; free virtual = 19858
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1794.969 ; gain = 0.004 ; free physical = 7157 ; free virtual = 18967
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1794.969 ; gain = 521.477 ; free physical = 7231 ; free virtual = 19028
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1794.969 ; gain = 521.477 ; free physical = 7234 ; free virtual = 19030
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1794.969 ; gain = 521.477 ; free physical = 7235 ; free virtual = 19032
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1794.969 ; gain = 521.477 ; free physical = 7235 ; free virtual = 19031
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1794.969 ; gain = 521.477 ; free physical = 7226 ; free virtual = 19022
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1794.969 ; gain = 521.477 ; free physical = 7115 ; free virtual = 18702
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1794.969 ; gain = 521.477 ; free physical = 7115 ; free virtual = 18702
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1794.969 ; gain = 521.477 ; free physical = 7114 ; free virtual = 18700
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1794.969 ; gain = 521.477 ; free physical = 7104 ; free virtual = 18691
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1794.969 ; gain = 521.477 ; free physical = 7104 ; free virtual = 18691
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1794.969 ; gain = 521.477 ; free physical = 7104 ; free virtual = 18691
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1794.969 ; gain = 521.477 ; free physical = 7104 ; free virtual = 18691
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1794.969 ; gain = 521.477 ; free physical = 7104 ; free virtual = 18691
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1794.969 ; gain = 521.477 ; free physical = 7104 ; free virtual = 18691

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |IBUFDS     |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1794.969 ; gain = 521.477 ; free physical = 7104 ; free virtual = 18691
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1806.969 ; gain = 588.773 ; free physical = 7068 ; free virtual = 18655
