/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for XBAR2
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file XBAR2.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for XBAR2
 *
 * CMSIS Peripheral Access Layer for XBAR2
 */

#if !defined(XBAR2_H_)
#define XBAR2_H_                                 /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Mapping Information
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Mapping_Information Mapping Information
 * @{
 */

/** Mapping Information */
#if !defined(XBAR_INPUT_SIGNAL_T_)
#define XBAR_INPUT_SIGNAL_T_
typedef enum _xbar_input_signal
{
    kXBAR1_InputLogicLow            = 0|0x10000U,  /**< LOGIC_LOW output assigned to XBAR1_IN0 input. */
    kXBAR1_InputLogicHigh           = 1|0x10000U,  /**< LOGIC_HIGH output assigned to XBAR1_IN1 input. */
    kXBAR1_InputLogicLow1           = 2|0x10000U,  /**< LOGIC_LOW1 output assigned to XBAR1_IN2 input. */
    kXBAR1_InputLogicHigh1          = 3|0x10000U,  /**< LOGIC_HIGH1 output assigned to XBAR1_IN3 input. */
    kXBAR1_InputIomuxXbarIn04       = 4|0x10000U,  /**< IOMUX_XBAR_IN04 output assigned to XBAR1_IN4 input. */
    kXBAR1_InputIomuxXbarIn05       = 5|0x10000U,  /**< IOMUX_XBAR_IN05 output assigned to XBAR1_IN5 input. */
    kXBAR1_InputIomuxXbarIn06       = 6|0x10000U,  /**< IOMUX_XBAR_IN06 output assigned to XBAR1_IN6 input. */
    kXBAR1_InputIomuxXbarIn07       = 7|0x10000U,  /**< IOMUX_XBAR_IN07 output assigned to XBAR1_IN7 input. */
    kXBAR1_InputIomuxXbarIn08       = 8|0x10000U,  /**< IOMUX_XBAR_IN08 output assigned to XBAR1_IN8 input. */
    kXBAR1_InputIomuxXbarIn09       = 9|0x10000U,  /**< IOMUX_XBAR_IN09 output assigned to XBAR1_IN9 input. */
    kXBAR1_InputIomuxXbarIn10       = 10|0x10000U, /**< IOMUX_XBAR_IN10 output assigned to XBAR1_IN10 input. */
    kXBAR1_InputIomuxXbarIn11       = 11|0x10000U, /**< IOMUX_XBAR_IN11 output assigned to XBAR1_IN11 input. */
    kXBAR1_InputIomuxXbarIn12       = 12|0x10000U, /**< IOMUX_XBAR_IN12 output assigned to XBAR1_IN12 input. */
    kXBAR1_InputIomuxXbarIn13       = 13|0x10000U, /**< IOMUX_XBAR_IN13 output assigned to XBAR1_IN13 input. */
    kXBAR1_InputIomuxXbarIn14       = 14|0x10000U, /**< IOMUX_XBAR_IN14 output assigned to XBAR1_IN14 input. */
    kXBAR1_InputIomuxXbarIn15       = 15|0x10000U, /**< IOMUX_XBAR_IN15 output assigned to XBAR1_IN15 input. */
    kXBAR1_InputIomuxXbarIn16       = 16|0x10000U, /**< IOMUX_XBAR_IN16 output assigned to XBAR1_IN16 input. */
    kXBAR1_InputIomuxXbarIn17       = 17|0x10000U, /**< IOMUX_XBAR_IN17 output assigned to XBAR1_IN17 input. */
    kXBAR1_InputIomuxXbarIn18       = 18|0x10000U, /**< IOMUX_XBAR_IN18 output assigned to XBAR1_IN18 input. */
    kXBAR1_InputIomuxXbarIn19       = 19|0x10000U, /**< IOMUX_XBAR_IN19 output assigned to XBAR1_IN19 input. */
    kXBAR1_InputIomuxXbarIn20       = 20|0x10000U, /**< IOMUX_XBAR_IN20 output assigned to XBAR1_IN20 input. */
    kXBAR1_InputIomuxXbarIn21       = 21|0x10000U, /**< IOMUX_XBAR_IN21 output assigned to XBAR1_IN21 input. */
    kXBAR1_InputIomuxXbarIn22       = 22|0x10000U, /**< IOMUX_XBAR_IN22 output assigned to XBAR1_IN22 input. */
    kXBAR1_InputIomuxXbarIn23       = 23|0x10000U, /**< IOMUX_XBAR_IN23 output assigned to XBAR1_IN23 input. */
    kXBAR1_InputIomuxXbarIn24       = 24|0x10000U, /**< IOMUX_XBAR_IN24 output assigned to XBAR1_IN24 input. */
    kXBAR1_InputIomuxXbarIn25       = 25|0x10000U, /**< IOMUX_XBAR_IN25 output assigned to XBAR1_IN25 input. */
    kXBAR1_InputIomuxXbarIn26       = 26|0x10000U, /**< IOMUX_XBAR_IN26 output assigned to XBAR1_IN26 input. */
    kXBAR1_InputIomuxXbarIn27       = 27|0x10000U, /**< IOMUX_XBAR_IN27 output assigned to XBAR1_IN27 input. */
    kXBAR1_InputIomuxXbarIn28       = 28|0x10000U, /**< IOMUX_XBAR_IN28 output assigned to XBAR1_IN28 input. */
    kXBAR1_InputIomuxXbarIn29       = 29|0x10000U, /**< IOMUX_XBAR_IN29 output assigned to XBAR1_IN29 input. */
    kXBAR1_InputIomuxXbarIn30       = 30|0x10000U, /**< IOMUX_XBAR_IN30 output assigned to XBAR1_IN30 input. */
    kXBAR1_InputIomuxXbarIn31       = 31|0x10000U, /**< IOMUX_XBAR_IN31 output assigned to XBAR1_IN31 input. */
    kXBAR1_InputIomuxXbarIn32       = 32|0x10000U, /**< IOMUX_XBAR_IN32 output assigned to XBAR1_IN32 input. */
    kXBAR1_InputIomuxXbarIn33       = 33|0x10000U, /**< IOMUX_XBAR_IN33 output assigned to XBAR1_IN33 input. */
    kXBAR1_InputIomuxXbarIn34       = 34|0x10000U, /**< IOMUX_XBAR_IN34 output assigned to XBAR1_IN34 input. */
    kXBAR1_InputIomuxXbarIn35       = 35|0x10000U, /**< IOMUX_XBAR_IN35 output assigned to XBAR1_IN35 input. */
    kXBAR1_InputIomuxXbarIn36       = 36|0x10000U, /**< IOMUX_XBAR_IN36 output assigned to XBAR1_IN36 input. */
    kXBAR1_InputIomuxXbarIn37       = 37|0x10000U, /**< IOMUX_XBAR_IN37 output assigned to XBAR1_IN37 input. */
    kXBAR1_InputIomuxXbarIn38       = 38|0x10000U, /**< IOMUX_XBAR_IN38 output assigned to XBAR1_IN38 input. */
    kXBAR1_InputIomuxXbarIn39       = 39|0x10000U, /**< IOMUX_XBAR_IN39 output assigned to XBAR1_IN39 input. */
    kXBAR1_InputIomuxXbarIn40       = 40|0x10000U, /**< IOMUX_XBAR_IN40 output assigned to XBAR1_IN40 input. */
    kXBAR1_InputIomuxXbarIn41       = 41|0x10000U, /**< IOMUX_XBAR_IN41 output assigned to XBAR1_IN41 input. */
    kXBAR1_InputIomuxXbarIn42       = 42|0x10000U, /**< IOMUX_XBAR_IN42 output assigned to XBAR1_IN42 input. */
    kXBAR1_InputIomuxXbarIn43       = 43|0x10000U, /**< IOMUX_XBAR_IN43 output assigned to XBAR1_IN43 input. */
    kXBAR1_InputIomuxXbarIn44       = 44|0x10000U, /**< IOMUX_XBAR_IN44 output assigned to XBAR1_IN44 input. */
    kXBAR1_InputIomuxXbarIn45       = 45|0x10000U, /**< IOMUX_XBAR_IN45 output assigned to XBAR1_IN45 input. */
    kXBAR1_InputIomuxXbarIn46       = 46|0x10000U, /**< IOMUX_XBAR_IN46 output assigned to XBAR1_IN46 input. */
    kXBAR1_InputIomuxXbarIn47       = 47|0x10000U, /**< IOMUX_XBAR_IN47 output assigned to XBAR1_IN47 input. */
    kXBAR1_InputIomuxXbarIn48       = 48|0x10000U, /**< IOMUX_XBAR_IN48 output assigned to XBAR1_IN48 input. */
    kXBAR1_InputQtimer1Timer0       = 49|0x10000U, /**< QTIMER1_TIMER0 output assigned to XBAR1_IN49 input. */
    kXBAR1_InputQtimer1Timer1       = 50|0x10000U, /**< QTIMER1_TIMER1 output assigned to XBAR1_IN50 input. */
    kXBAR1_InputQtimer1Timer2       = 51|0x10000U, /**< QTIMER1_TIMER2 output assigned to XBAR1_IN51 input. */
    kXBAR1_InputQtimer1Timer3       = 52|0x10000U, /**< QTIMER1_TIMER3 output assigned to XBAR1_IN52 input. */
    kXBAR1_InputQtimer2Timer0       = 53|0x10000U, /**< QTIMER2_TIMER0 output assigned to XBAR1_IN53 input. */
    kXBAR1_InputQtimer2Timer1       = 54|0x10000U, /**< QTIMER2_TIMER1 output assigned to XBAR1_IN54 input. */
    kXBAR1_InputQtimer2Timer2       = 55|0x10000U, /**< QTIMER2_TIMER2 output assigned to XBAR1_IN55 input. */
    kXBAR1_InputQtimer2Timer3       = 56|0x10000U, /**< QTIMER2_TIMER3 output assigned to XBAR1_IN56 input. */
    kXBAR1_InputQtimer3Timer0       = 57|0x10000U, /**< QTIMER3_TIMER0 output assigned to XBAR1_IN57 input. */
    kXBAR1_InputQtimer3Timer1       = 58|0x10000U, /**< QTIMER3_TIMER1 output assigned to XBAR1_IN58 input. */
    kXBAR1_InputQtimer3Timer2       = 59|0x10000U, /**< QTIMER3_TIMER2 output assigned to XBAR1_IN59 input. */
    kXBAR1_InputQtimer3Timer3       = 60|0x10000U, /**< QTIMER3_TIMER3 output assigned to XBAR1_IN60 input. */
    kXBAR1_InputQtimer4Timer0       = 61|0x10000U, /**< QTIMER4_TIMER0 output assigned to XBAR1_IN61 input. */
    kXBAR1_InputQtimer4Timer1       = 62|0x10000U, /**< QTIMER4_TIMER1 output assigned to XBAR1_IN62 input. */
    kXBAR1_InputQtimer4Timer2       = 63|0x10000U, /**< QTIMER4_TIMER2 output assigned to XBAR1_IN63 input. */
    kXBAR1_InputQtimer4Timer3       = 64|0x10000U, /**< QTIMER4_TIMER3 output assigned to XBAR1_IN64 input. */
    kXBAR1_InputQtimer5Timer0       = 65|0x10000U, /**< QTIMER5_TIMER0 output assigned to XBAR1_IN65 input. */
    kXBAR1_InputQtimer5Timer1       = 66|0x10000U, /**< QTIMER5_TIMER1 output assigned to XBAR1_IN66 input. */
    kXBAR1_InputQtimer5Timer2       = 67|0x10000U, /**< QTIMER5_TIMER2 output assigned to XBAR1_IN67 input. */
    kXBAR1_InputQtimer5Timer3       = 68|0x10000U, /**< QTIMER5_TIMER3 output assigned to XBAR1_IN68 input. */
    kXBAR1_InputQtimer6Timer0       = 69|0x10000U, /**< QTIMER6_TIMER0 output assigned to XBAR1_IN69 input. */
    kXBAR1_InputQtimer6Timer1       = 70|0x10000U, /**< QTIMER6_TIMER1 output assigned to XBAR1_IN70 input. */
    kXBAR1_InputQtimer6Timer2       = 71|0x10000U, /**< QTIMER6_TIMER2 output assigned to XBAR1_IN71 input. */
    kXBAR1_InputQtimer6Timer3       = 72|0x10000U, /**< QTIMER6_TIMER3 output assigned to XBAR1_IN72 input. */
    kXBAR1_InputQtimer7Timer0       = 73|0x10000U, /**< QTIMER7_TIMER0 output assigned to XBAR1_IN73 input. */
    kXBAR1_InputQtimer7Timer1       = 74|0x10000U, /**< QTIMER7_TIMER1 output assigned to XBAR1_IN74 input. */
    kXBAR1_InputQtimer7Timer2       = 75|0x10000U, /**< QTIMER7_TIMER2 output assigned to XBAR1_IN75 input. */
    kXBAR1_InputQtimer7Timer3       = 76|0x10000U, /**< QTIMER7_TIMER3 output assigned to XBAR1_IN76 input. */
    kXBAR1_InputQtimer8Timer0       = 77|0x10000U, /**< QTIMER8_TIMER0 output assigned to XBAR1_IN77 input. */
    kXBAR1_InputQtimer8Timer1       = 78|0x10000U, /**< QTIMER8_TIMER1 output assigned to XBAR1_IN78 input. */
    kXBAR1_InputQtimer8Timer2       = 79|0x10000U, /**< QTIMER8_TIMER2 output assigned to XBAR1_IN79 input. */
    kXBAR1_InputQtimer8Timer3       = 80|0x10000U, /**< QTIMER8_TIMER3 output assigned to XBAR1_IN80 input. */
    kXBAR1_InputFlexpwm1Mux0Trigger0 = 81|0x10000U, /**< FLEXPWM1_MUX0_TRIGGER0 output assigned to XBAR1_IN81 input. */
    kXBAR1_InputFlexpwm1Mux1Trigger0 = 82|0x10000U, /**< FLEXPWM1_MUX1_TRIGGER0 output assigned to XBAR1_IN82 input. */
    kXBAR1_InputFlexpwm1Mux0Trigger1 = 83|0x10000U, /**< FLEXPWM1_MUX0_TRIGGER1 output assigned to XBAR1_IN83 input. */
    kXBAR1_InputFlexpwm1Mux1Trigger1 = 84|0x10000U, /**< FLEXPWM1_MUX1_TRIGGER1 output assigned to XBAR1_IN84 input. */
    kXBAR1_InputFlexpwm1Mux0Trigger2 = 85|0x10000U, /**< FLEXPWM1_MUX0_TRIGGER2 output assigned to XBAR1_IN85 input. */
    kXBAR1_InputFlexpwm1Mux1Trigger2 = 86|0x10000U, /**< FLEXPWM1_MUX1_TRIGGER2 output assigned to XBAR1_IN86 input. */
    kXBAR1_InputFlexpwm1Mux0Trigger3 = 87|0x10000U, /**< FLEXPWM1_MUX0_TRIGGER3 output assigned to XBAR1_IN87 input. */
    kXBAR1_InputFlexpwm1Mux1Trigger3 = 88|0x10000U, /**< FLEXPWM1_MUX1_TRIGGER3 output assigned to XBAR1_IN88 input. */
    kXBAR1_InputFlexpwm2Mux0Trigger0 = 89|0x10000U, /**< FLEXPWM2_MUX0_TRIGGER0 output assigned to XBAR1_IN89 input. */
    kXBAR1_InputFlexpwm2Mux1Trigger0 = 90|0x10000U, /**< FLEXPWM2_MUX1_TRIGGER0 output assigned to XBAR1_IN90 input. */
    kXBAR1_InputFlexpwm2Mux0Trigger1 = 91|0x10000U, /**< FLEXPWM2_MUX0_TRIGGER1 output assigned to XBAR1_IN91 input. */
    kXBAR1_InputFlexpwm2Mux1Trigger1 = 92|0x10000U, /**< FLEXPWM2_MUX1_TRIGGER1 output assigned to XBAR1_IN92 input. */
    kXBAR1_InputFlexpwm2Mux0Trigger2 = 93|0x10000U, /**< FLEXPWM2_MUX0_TRIGGER2 output assigned to XBAR1_IN93 input. */
    kXBAR1_InputFlexpwm2Mux1Trigger2 = 94|0x10000U, /**< FLEXPWM2_MUX1_TRIGGER2 output assigned to XBAR1_IN94 input. */
    kXBAR1_InputFlexpwm2Mux0Trigger3 = 95|0x10000U, /**< FLEXPWM2_MUX0_TRIGGER3 output assigned to XBAR1_IN95 input. */
    kXBAR1_InputFlexpwm2Mux1Trigger3 = 96|0x10000U, /**< FLEXPWM2_MUX1_TRIGGER3 output assigned to XBAR1_IN96 input. */
    kXBAR1_InputFlexpwm3Mux0Trigger0 = 97|0x10000U, /**< FLEXPWM3_MUX0_TRIGGER0 output assigned to XBAR1_IN97 input. */
    kXBAR1_InputFlexpwm3Mux1Trigger0 = 98|0x10000U, /**< FLEXPWM3_MUX1_TRIGGER0 output assigned to XBAR1_IN98 input. */
    kXBAR1_InputFlexpwm3Mux0Trigger1 = 99|0x10000U, /**< FLEXPWM3_MUX0_TRIGGER1 output assigned to XBAR1_IN99 input. */
    kXBAR1_InputFlexpwm3Mux1Trigger1 = 100|0x10000U, /**< FLEXPWM3_MUX1_TRIGGER1 output assigned to XBAR1_IN100 input. */
    kXBAR1_InputFlexpwm3Mux0Trigger2 = 101|0x10000U, /**< FLEXPWM3_MUX0_TRIGGER2 output assigned to XBAR1_IN101 input. */
    kXBAR1_InputFlexpwm3Mux1Trigger2 = 102|0x10000U, /**< FLEXPWM3_MUX1_TRIGGER2 output assigned to XBAR1_IN102 input. */
    kXBAR1_InputFlexpwm3Mux0Trigger3 = 103|0x10000U, /**< FLEXPWM3_MUX0_TRIGGER3 output assigned to XBAR1_IN103 input. */
    kXBAR1_InputFlexpwm3Mux1Trigger3 = 104|0x10000U, /**< FLEXPWM3_MUX1_TRIGGER3 output assigned to XBAR1_IN104 input. */
    kXBAR1_InputFlexpwm4Mux0Trigger0 = 105|0x10000U, /**< FLEXPWM4_MUX0_TRIGGER0 output assigned to XBAR1_IN105 input. */
    kXBAR1_InputFlexpwm4Mux1Trigger0 = 106|0x10000U, /**< FLEXPWM4_MUX1_TRIGGER0 output assigned to XBAR1_IN106 input. */
    kXBAR1_InputFlexpwm4Mux0Trigger1 = 107|0x10000U, /**< FLEXPWM4_MUX0_TRIGGER1 output assigned to XBAR1_IN107 input. */
    kXBAR1_InputFlexpwm4Mux1Trigger1 = 108|0x10000U, /**< FLEXPWM4_MUX1_TRIGGER1 output assigned to XBAR1_IN108 input. */
    kXBAR1_InputFlexpwm4Mux0Trigger2 = 109|0x10000U, /**< FLEXPWM4_MUX0_TRIGGER2 output assigned to XBAR1_IN109 input. */
    kXBAR1_InputFlexpwm4Mux1Trigger2 = 110|0x10000U, /**< FLEXPWM4_MUX1_TRIGGER2 output assigned to XBAR1_IN110 input. */
    kXBAR1_InputFlexpwm4Mux0Trigger3 = 111|0x10000U, /**< FLEXPWM4_MUX0_TRIGGER3 output assigned to XBAR1_IN111 input. */
    kXBAR1_InputFlexpwm4Mux1Trigger3 = 112|0x10000U, /**< FLEXPWM4_MUX1_TRIGGER3 output assigned to XBAR1_IN112 input. */
    kXBAR1_InputLpit1LpitTrigOut0   = 113|0x10000U, /**< LPIT1_LPIT_TRIG_OUT0 output assigned to XBAR1_IN113 input. */
    kXBAR1_InputLpit1LpitTrigOut1   = 114|0x10000U, /**< LPIT1_LPIT_TRIG_OUT1 output assigned to XBAR1_IN114 input. */
    kXBAR1_InputLpit1LpitTrigOut2   = 115|0x10000U, /**< LPIT1_LPIT_TRIG_OUT2 output assigned to XBAR1_IN115 input. */
    kXBAR1_InputLpit1LpitTrigOut3   = 116|0x10000U, /**< LPIT1_LPIT_TRIG_OUT3 output assigned to XBAR1_IN116 input. */
    kXBAR1_InputLpit2LpitTrigOut0   = 117|0x10000U, /**< LPIT2_LPIT_TRIG_OUT0 output assigned to XBAR1_IN117 input. */
    kXBAR1_InputLpit2LpitTrigOut1   = 118|0x10000U, /**< LPIT2_LPIT_TRIG_OUT1 output assigned to XBAR1_IN118 input. */
    kXBAR1_InputLpit2LpitTrigOut2   = 119|0x10000U, /**< LPIT2_LPIT_TRIG_OUT2 output assigned to XBAR1_IN119 input. */
    kXBAR1_InputLpit2LpitTrigOut3   = 120|0x10000U, /**< LPIT2_LPIT_TRIG_OUT3 output assigned to XBAR1_IN120 input. */
    kXBAR1_InputLpit3LpitTrigOut0   = 121|0x10000U, /**< LPIT3_LPIT_TRIG_OUT0 output assigned to XBAR1_IN121 input. */
    kXBAR1_InputLpit3LpitTrigOut1   = 122|0x10000U, /**< LPIT3_LPIT_TRIG_OUT1 output assigned to XBAR1_IN122 input. */
    kXBAR1_InputLpit3LpitTrigOut2   = 123|0x10000U, /**< LPIT3_LPIT_TRIG_OUT2 output assigned to XBAR1_IN123 input. */
    kXBAR1_InputLpit3LpitTrigOut3   = 124|0x10000U, /**< LPIT3_LPIT_TRIG_OUT3 output assigned to XBAR1_IN124 input. */
    kXBAR1_InputTriggerSyncSyncOut0 = 125|0x10000U, /**< TRIGGER_SYNC_SYNC_OUT0 output assigned to XBAR1_IN125 input. */
    kXBAR1_InputTriggerSyncSyncOut1 = 126|0x10000U, /**< TRIGGER_SYNC_SYNC_OUT1 output assigned to XBAR1_IN126 input. */
    kXBAR1_InputTriggerSyncSyncOut2 = 127|0x10000U, /**< TRIGGER_SYNC_SYNC_OUT2 output assigned to XBAR1_IN127 input. */
    kXBAR1_InputTriggerSyncSyncOut3 = 128|0x10000U, /**< TRIGGER_SYNC_SYNC_OUT3 output assigned to XBAR1_IN128 input. */
    kXBAR1_InputEdma2DmaTriggerOut0 = 129|0x10000U, /**< EDMA2_DMA_TRIGGER_OUT0 output assigned to XBAR1_IN129 input. */
    kXBAR1_InputEdma2DmaTriggerOut1 = 130|0x10000U, /**< EDMA2_DMA_TRIGGER_OUT1 output assigned to XBAR1_IN130 input. */
    kXBAR1_InputEdma2DmaTriggerOut2 = 131|0x10000U, /**< EDMA2_DMA_TRIGGER_OUT2 output assigned to XBAR1_IN131 input. */
    kXBAR1_InputEdma2DmaTriggerOut3 = 132|0x10000U, /**< EDMA2_DMA_TRIGGER_OUT3 output assigned to XBAR1_IN132 input. */
    kXBAR1_InputEdma2DmaTriggerOut4 = 133|0x10000U, /**< EDMA2_DMA_TRIGGER_OUT4 output assigned to XBAR1_IN133 input. */
    kXBAR1_InputEdma2DmaTriggerOut5 = 134|0x10000U, /**< EDMA2_DMA_TRIGGER_OUT5 output assigned to XBAR1_IN134 input. */
    kXBAR1_InputEdma2DmaTriggerOut6 = 135|0x10000U, /**< EDMA2_DMA_TRIGGER_OUT6 output assigned to XBAR1_IN135 input. */
    kXBAR1_InputEdma2DmaTriggerOut7 = 136|0x10000U, /**< EDMA2_DMA_TRIGGER_OUT7 output assigned to XBAR1_IN136 input. */
    kXBAR1_InputEdma1DmaTriggerOut0 = 137|0x10000U, /**< EDMA1_DMA_TRIGGER_OUT0 output assigned to XBAR1_IN137 input. */
    kXBAR1_InputEdma1DmaTriggerOut1 = 138|0x10000U, /**< EDMA1_DMA_TRIGGER_OUT1 output assigned to XBAR1_IN138 input. */
    kXBAR1_InputEdma1DmaTriggerOut2 = 139|0x10000U, /**< EDMA1_DMA_TRIGGER_OUT2 output assigned to XBAR1_IN139 input. */
    kXBAR1_InputEdma1DmaTriggerOut3 = 140|0x10000U, /**< EDMA1_DMA_TRIGGER_OUT3 output assigned to XBAR1_IN140 input. */
    kXBAR1_InputEdma1DmaTriggerOut4 = 141|0x10000U, /**< EDMA1_DMA_TRIGGER_OUT4 output assigned to XBAR1_IN141 input. */
    kXBAR1_InputEdma1DmaTriggerOut5 = 142|0x10000U, /**< EDMA1_DMA_TRIGGER_OUT5 output assigned to XBAR1_IN142 input. */
    kXBAR1_InputEdma1DmaTriggerOut6 = 143|0x10000U, /**< EDMA1_DMA_TRIGGER_OUT6 output assigned to XBAR1_IN143 input. */
    kXBAR1_InputEdma1DmaTriggerOut7 = 144|0x10000U, /**< EDMA1_DMA_TRIGGER_OUT7 output assigned to XBAR1_IN144 input. */
    kXBAR1_InputEdma3DmaTriggerOut0 = 145|0x10000U, /**< EDMA3_DMA_TRIGGER_OUT0 output assigned to XBAR1_IN145 input. */
    kXBAR1_InputEdma3DmaTriggerOut1 = 146|0x10000U, /**< EDMA3_DMA_TRIGGER_OUT1 output assigned to XBAR1_IN146 input. */
    kXBAR1_InputEdma3DmaTriggerOut2 = 147|0x10000U, /**< EDMA3_DMA_TRIGGER_OUT2 output assigned to XBAR1_IN147 input. */
    kXBAR1_InputEdma3DmaTriggerOut3 = 148|0x10000U, /**< EDMA3_DMA_TRIGGER_OUT3 output assigned to XBAR1_IN148 input. */
    kXBAR1_InputEdma3DmaTriggerOut4 = 149|0x10000U, /**< EDMA3_DMA_TRIGGER_OUT4 output assigned to XBAR1_IN149 input. */
    kXBAR1_InputEdma3DmaTriggerOut5 = 150|0x10000U, /**< EDMA3_DMA_TRIGGER_OUT5 output assigned to XBAR1_IN150 input. */
    kXBAR1_InputEdma3DmaTriggerOut6 = 151|0x10000U, /**< EDMA3_DMA_TRIGGER_OUT6 output assigned to XBAR1_IN151 input. */
    kXBAR1_InputEdma3DmaTriggerOut7 = 152|0x10000U, /**< EDMA3_DMA_TRIGGER_OUT7 output assigned to XBAR1_IN152 input. */
    kXBAR1_InputEdma4DmaTriggerOut0 = 153|0x10000U, /**< EDMA4_DMA_TRIGGER_OUT0 output assigned to XBAR1_IN153 input. */
    kXBAR1_InputEdma4DmaTriggerOut1 = 154|0x10000U, /**< EDMA4_DMA_TRIGGER_OUT1 output assigned to XBAR1_IN154 input. */
    kXBAR1_InputEdma4DmaTriggerOut2 = 155|0x10000U, /**< EDMA4_DMA_TRIGGER_OUT2 output assigned to XBAR1_IN155 input. */
    kXBAR1_InputEdma4DmaTriggerOut3 = 156|0x10000U, /**< EDMA4_DMA_TRIGGER_OUT3 output assigned to XBAR1_IN156 input. */
    kXBAR1_InputEdma4DmaTriggerOut4 = 157|0x10000U, /**< EDMA4_DMA_TRIGGER_OUT4 output assigned to XBAR1_IN157 input. */
    kXBAR1_InputEdma4DmaTriggerOut5 = 158|0x10000U, /**< EDMA4_DMA_TRIGGER_OUT5 output assigned to XBAR1_IN158 input. */
    kXBAR1_InputEdma4DmaTriggerOut6 = 159|0x10000U, /**< EDMA4_DMA_TRIGGER_OUT6 output assigned to XBAR1_IN159 input. */
    kXBAR1_InputEdma4DmaTriggerOut7 = 160|0x10000U, /**< EDMA4_DMA_TRIGGER_OUT7 output assigned to XBAR1_IN160 input. */
    kXBAR1_InputAdc1IpiIntEoc       = 161|0x10000U, /**< ADC1_IPI_INT_EOC output assigned to XBAR1_IN161 input. */
    kXBAR1_InputAdc1IpiIntWd        = 162|0x10000U, /**< ADC1_IPI_INT_WD output assigned to XBAR1_IN162 input. */
    kXBAR1_InputTpm1LptpmChTrigger0 = 163|0x10000U, /**< TPM1_LPTPM_CH_TRIGGER0 output assigned to XBAR1_IN163 input. */
    kXBAR1_InputTpm1LptpmChTrigger1 = 164|0x10000U, /**< TPM1_LPTPM_CH_TRIGGER1 output assigned to XBAR1_IN164 input. */
    kXBAR1_InputTpm1LptpmChTrigger2 = 165|0x10000U, /**< TPM1_LPTPM_CH_TRIGGER2 output assigned to XBAR1_IN165 input. */
    kXBAR1_InputTpm1LptpmChTrigger3 = 166|0x10000U, /**< TPM1_LPTPM_CH_TRIGGER3 output assigned to XBAR1_IN166 input. */
    kXBAR1_InputTpm1LptpmTrigger    = 167|0x10000U, /**< TPM1_LPTPM_TRIGGER output assigned to XBAR1_IN167 input. */
    kXBAR1_InputTpm2LptpmChTrigger0 = 168|0x10000U, /**< TPM2_LPTPM_CH_TRIGGER0 output assigned to XBAR1_IN168 input. */
    kXBAR1_InputTpm2LptpmChTrigger1 = 169|0x10000U, /**< TPM2_LPTPM_CH_TRIGGER1 output assigned to XBAR1_IN169 input. */
    kXBAR1_InputTpm2LptpmChTrigger2 = 170|0x10000U, /**< TPM2_LPTPM_CH_TRIGGER2 output assigned to XBAR1_IN170 input. */
    kXBAR1_InputTpm2LptpmChTrigger3 = 171|0x10000U, /**< TPM2_LPTPM_CH_TRIGGER3 output assigned to XBAR1_IN171 input. */
    kXBAR1_InputTpm2LptpmTrigger    = 172|0x10000U, /**< TPM2_LPTPM_TRIGGER output assigned to XBAR1_IN172 input. */
    kXBAR1_InputTpm3LptpmChTrigger0 = 173|0x10000U, /**< TPM3_LPTPM_CH_TRIGGER0 output assigned to XBAR1_IN173 input. */
    kXBAR1_InputTpm3LptpmChTrigger1 = 174|0x10000U, /**< TPM3_LPTPM_CH_TRIGGER1 output assigned to XBAR1_IN174 input. */
    kXBAR1_InputTpm3LptpmChTrigger2 = 175|0x10000U, /**< TPM3_LPTPM_CH_TRIGGER2 output assigned to XBAR1_IN175 input. */
    kXBAR1_InputTpm3LptpmChTrigger3 = 176|0x10000U, /**< TPM3_LPTPM_CH_TRIGGER3 output assigned to XBAR1_IN176 input. */
    kXBAR1_InputTpm3LptpmTrigger    = 177|0x10000U, /**< TPM3_LPTPM_TRIGGER output assigned to XBAR1_IN177 input. */
    kXBAR1_InputTpm4LptpmChTrigger0 = 178|0x10000U, /**< TPM4_LPTPM_CH_TRIGGER0 output assigned to XBAR1_IN178 input. */
    kXBAR1_InputTpm4LptpmChTrigger1 = 179|0x10000U, /**< TPM4_LPTPM_CH_TRIGGER1 output assigned to XBAR1_IN179 input. */
    kXBAR1_InputTpm4LptpmChTrigger2 = 180|0x10000U, /**< TPM4_LPTPM_CH_TRIGGER2 output assigned to XBAR1_IN180 input. */
    kXBAR1_InputTpm4LptpmChTrigger3 = 181|0x10000U, /**< TPM4_LPTPM_CH_TRIGGER3 output assigned to XBAR1_IN181 input. */
    kXBAR1_InputTpm4LptpmTrigger    = 182|0x10000U, /**< TPM4_LPTPM_TRIGGER output assigned to XBAR1_IN182 input. */
    kXBAR1_InputTpm5LptpmChTrigger0 = 183|0x10000U, /**< TPM5_LPTPM_CH_TRIGGER0 output assigned to XBAR1_IN183 input. */
    kXBAR1_InputTpm5LptpmChTrigger1 = 184|0x10000U, /**< TPM5_LPTPM_CH_TRIGGER1 output assigned to XBAR1_IN184 input. */
    kXBAR1_InputTpm5LptpmChTrigger2 = 185|0x10000U, /**< TPM5_LPTPM_CH_TRIGGER2 output assigned to XBAR1_IN185 input. */
    kXBAR1_InputTpm5LptpmChTrigger3 = 186|0x10000U, /**< TPM5_LPTPM_CH_TRIGGER3 output assigned to XBAR1_IN186 input. */
    kXBAR1_InputTpm5LptpmTrigger    = 187|0x10000U, /**< TPM5_LPTPM_TRIGGER output assigned to XBAR1_IN187 input. */
    kXBAR1_InputTpm6LptpmChTrigger0 = 188|0x10000U, /**< TPM6_LPTPM_CH_TRIGGER0 output assigned to XBAR1_IN188 input. */
    kXBAR1_InputTpm6LptpmChTrigger1 = 189|0x10000U, /**< TPM6_LPTPM_CH_TRIGGER1 output assigned to XBAR1_IN189 input. */
    kXBAR1_InputTpm6LptpmChTrigger2 = 190|0x10000U, /**< TPM6_LPTPM_CH_TRIGGER2 output assigned to XBAR1_IN190 input. */
    kXBAR1_InputTpm6LptpmChTrigger3 = 191|0x10000U, /**< TPM6_LPTPM_CH_TRIGGER3 output assigned to XBAR1_IN191 input. */
    kXBAR1_InputTpm6LptpmTrigger    = 192|0x10000U, /**< TPM6_LPTPM_TRIGGER output assigned to XBAR1_IN192 input. */
    kXBAR1_InputLptmr1LptimerTriggerDelay = 193|0x10000U, /**< LPTMR1_LPTIMER_TRIGGER_DELAY output assigned to XBAR1_IN193 input. */
    kXBAR1_InputLptmr2LptimerTriggerDelay = 194|0x10000U, /**< LPTMR2_LPTIMER_TRIGGER_DELAY output assigned to XBAR1_IN194 input. */
    kXBAR1_InputLogicLow2           = 195|0x10000U, /**< LOGIC_LOW2 output assigned to XBAR1_IN195 input. */
    kXBAR1_InputNetcTmr11588Pp1     = 196|0x10000U, /**< NETC_TMR1_1588_PP1 output assigned to XBAR1_IN196 input. */
    kXBAR1_InputNetcTmr11588Pp2     = 197|0x10000U, /**< NETC_TMR1_1588_PP2 output assigned to XBAR1_IN197 input. */
    kXBAR1_InputNetcTmr11588Pp3     = 198|0x10000U, /**< NETC_TMR1_1588_PP3 output assigned to XBAR1_IN198 input. */
    kXBAR1_InputNetcTmr11588Alarm1  = 199|0x10000U, /**< NETC_TMR1_1588_ALARM1 output assigned to XBAR1_IN199 input. */
    kXBAR1_InputNetcTmr11588Alarm2  = 200|0x10000U, /**< NETC_TMR1_1588_ALARM2 output assigned to XBAR1_IN200 input. */
    kXBAR1_InputNetcTmr21588Pp1     = 201|0x10000U, /**< NETC_TMR2_1588_PP1 output assigned to XBAR1_IN201 input. */
    kXBAR1_InputNetcTmr21588Pp2     = 202|0x10000U, /**< NETC_TMR2_1588_PP2 output assigned to XBAR1_IN202 input. */
    kXBAR1_InputNetcTmr21588Pp3     = 203|0x10000U, /**< NETC_TMR2_1588_PP3 output assigned to XBAR1_IN203 input. */
    kXBAR1_InputNetcTmr21588Alarm1  = 204|0x10000U, /**< NETC_TMR2_1588_ALARM1 output assigned to XBAR1_IN204 input. */
    kXBAR1_InputNetcTmr21588Alarm2  = 205|0x10000U, /**< NETC_TMR2_1588_ALARM2 output assigned to XBAR1_IN205 input. */
    kXBAR1_InputNetcTmr31588Pp1     = 206|0x10000U, /**< NETC_TMR3_1588_PP1 output assigned to XBAR1_IN206 input. */
    kXBAR1_InputNetcTmr31588Pp2     = 207|0x10000U, /**< NETC_TMR3_1588_PP2 output assigned to XBAR1_IN207 input. */
    kXBAR1_InputNetcTmr31588Pp3     = 208|0x10000U, /**< NETC_TMR3_1588_PP3 output assigned to XBAR1_IN208 input. */
    kXBAR1_InputNetcTmr31588Alarm1  = 209|0x10000U, /**< NETC_TMR3_1588_ALARM1 output assigned to XBAR1_IN209 input. */
    kXBAR1_InputNetcTmr31588Alarm2  = 210|0x10000U, /**< NETC_TMR3_1588_ALARM2 output assigned to XBAR1_IN210 input. */
    kXBAR1_InputSincFilterGlue1IppDoBreak0 = 211|0x10000U, /**< SINC_FILTER_GLUE1_IPP_DO_BREAK0 output assigned to XBAR1_IN211 input. */
    kXBAR1_InputSincFilterGlue1IppDoBreak1 = 212|0x10000U, /**< SINC_FILTER_GLUE1_IPP_DO_BREAK1 output assigned to XBAR1_IN212 input. */
    kXBAR1_InputSincFilterGlue1IppDoBreak2 = 213|0x10000U, /**< SINC_FILTER_GLUE1_IPP_DO_BREAK2 output assigned to XBAR1_IN213 input. */
    kXBAR1_InputSincFilterGlue1IppDoBreak3 = 214|0x10000U, /**< SINC_FILTER_GLUE1_IPP_DO_BREAK3 output assigned to XBAR1_IN214 input. */
    kXBAR1_InputSincFilterGlue2IppDoBreak0 = 215|0x10000U, /**< SINC_FILTER_GLUE2_IPP_DO_BREAK0 output assigned to XBAR1_IN215 input. */
    kXBAR1_InputSincFilterGlue2IppDoBreak1 = 216|0x10000U, /**< SINC_FILTER_GLUE2_IPP_DO_BREAK1 output assigned to XBAR1_IN216 input. */
    kXBAR1_InputSincFilterGlue2IppDoBreak2 = 217|0x10000U, /**< SINC_FILTER_GLUE2_IPP_DO_BREAK2 output assigned to XBAR1_IN217 input. */
    kXBAR1_InputSincFilterGlue2IppDoBreak3 = 218|0x10000U, /**< SINC_FILTER_GLUE2_IPP_DO_BREAK3 output assigned to XBAR1_IN218 input. */
    kXBAR1_InputSincFilterGlue3IppDoBreak0 = 219|0x10000U, /**< SINC_FILTER_GLUE3_IPP_DO_BREAK0 output assigned to XBAR1_IN219 input. */
    kXBAR1_InputSincFilterGlue3IppDoBreak1 = 220|0x10000U, /**< SINC_FILTER_GLUE3_IPP_DO_BREAK1 output assigned to XBAR1_IN220 input. */
    kXBAR1_InputSincFilterGlue3IppDoBreak2 = 221|0x10000U, /**< SINC_FILTER_GLUE3_IPP_DO_BREAK2 output assigned to XBAR1_IN221 input. */
    kXBAR1_InputSincFilterGlue3IppDoBreak3 = 222|0x10000U, /**< SINC_FILTER_GLUE3_IPP_DO_BREAK3 output assigned to XBAR1_IN222 input. */
    kXBAR1_InputSincFilterGlue4IppDoBreak0 = 223|0x10000U, /**< SINC_FILTER_GLUE4_IPP_DO_BREAK0 output assigned to XBAR1_IN223 input. */
    kXBAR1_InputSincFilterGlue4IppDoBreak1 = 224|0x10000U, /**< SINC_FILTER_GLUE4_IPP_DO_BREAK1 output assigned to XBAR1_IN224 input. */
    kXBAR1_InputSincFilterGlue4IppDoBreak2 = 225|0x10000U, /**< SINC_FILTER_GLUE4_IPP_DO_BREAK2 output assigned to XBAR1_IN225 input. */
    kXBAR1_InputSincFilterGlue4IppDoBreak3 = 226|0x10000U, /**< SINC_FILTER_GLUE4_IPP_DO_BREAK3 output assigned to XBAR1_IN226 input. */
    kXBAR1_InputAoi1AoiOut0         = 227|0x10000U, /**< AOI1_AOI_OUT0 output assigned to XBAR1_IN227 input. */
    kXBAR1_InputAoi1AoiOut1         = 228|0x10000U, /**< AOI1_AOI_OUT1 output assigned to XBAR1_IN228 input. */
    kXBAR1_InputAoi1AoiOut2         = 229|0x10000U, /**< AOI1_AOI_OUT2 output assigned to XBAR1_IN229 input. */
    kXBAR1_InputAoi1AoiOut3         = 230|0x10000U, /**< AOI1_AOI_OUT3 output assigned to XBAR1_IN230 input. */
    kXBAR1_InputAoi2AoiOut0         = 231|0x10000U, /**< AOI2_AOI_OUT0 output assigned to XBAR1_IN231 input. */
    kXBAR1_InputAoi2AoiOut1         = 232|0x10000U, /**< AOI2_AOI_OUT1 output assigned to XBAR1_IN232 input. */
    kXBAR1_InputAoi2AoiOut2         = 233|0x10000U, /**< AOI2_AOI_OUT2 output assigned to XBAR1_IN233 input. */
    kXBAR1_InputAoi2AoiOut3         = 234|0x10000U, /**< AOI2_AOI_OUT3 output assigned to XBAR1_IN234 input. */
    kXBAR1_InputTriggerSyncSyncOut4 = 235|0x10000U, /**< TRIGGER_SYNC_SYNC_OUT4 output assigned to XBAR1_IN235 input. */
    kXBAR1_InputTriggerSyncSyncOut5 = 236|0x10000U, /**< TRIGGER_SYNC_SYNC_OUT5 output assigned to XBAR1_IN236 input. */
    kXBAR1_InputTriggerSyncSyncOut6 = 237|0x10000U, /**< TRIGGER_SYNC_SYNC_OUT6 output assigned to XBAR1_IN237 input. */
    kXBAR1_InputTriggerSyncSyncOut7 = 238|0x10000U, /**< TRIGGER_SYNC_SYNC_OUT7 output assigned to XBAR1_IN238 input. */
    kXBAR1_InputAoi3AoiOut0         = 239|0x10000U, /**< AOI3_AOI_OUT0 output assigned to XBAR1_IN239 input. */
    kXBAR1_InputAoi3AoiOut1         = 240|0x10000U, /**< AOI3_AOI_OUT1 output assigned to XBAR1_IN240 input. */
    kXBAR1_InputAoi3AoiOut2         = 241|0x10000U, /**< AOI3_AOI_OUT2 output assigned to XBAR1_IN241 input. */
    kXBAR1_InputAoi3AoiOut3         = 242|0x10000U, /**< AOI3_AOI_OUT3 output assigned to XBAR1_IN242 input. */
    kXBAR1_InputAoi4AoiOut0         = 243|0x10000U, /**< AOI4_AOI_OUT0 output assigned to XBAR1_IN243 input. */
    kXBAR1_InputAoi4AoiOut1         = 244|0x10000U, /**< AOI4_AOI_OUT1 output assigned to XBAR1_IN244 input. */
    kXBAR1_InputAoi4AoiOut2         = 245|0x10000U, /**< AOI4_AOI_OUT2 output assigned to XBAR1_IN245 input. */
    kXBAR1_InputAoi4AoiOut3         = 246|0x10000U, /**< AOI4_AOI_OUT3 output assigned to XBAR1_IN246 input. */
    kXBAR1_InputEcatSyncOut0        = 247|0x10000U, /**< ECAT_SYNC_OUT0 output assigned to XBAR1_IN247 input. */
    kXBAR1_InputEcatSyncOut1        = 248|0x10000U, /**< ECAT_SYNC_OUT1 output assigned to XBAR1_IN248 input. */
    kXBAR1_InputFccuVfccuReactionsOut11 = 249|0x10000U, /**< FCCU_VFCCU_REACTIONS_OUT11 output assigned to XBAR1_IN249 input. */
    kXBAR1_InputGpt1IppDoCmpout1    = 250|0x10000U, /**< GPT1_IPP_DO_CMPOUT1 output assigned to XBAR1_IN250 input. */
    kXBAR1_InputGpt1IppDoCmpout2    = 251|0x10000U, /**< GPT1_IPP_DO_CMPOUT2 output assigned to XBAR1_IN251 input. */
    kXBAR1_InputGpt1IppDoCmpout3    = 252|0x10000U, /**< GPT1_IPP_DO_CMPOUT3 output assigned to XBAR1_IN252 input. */
    kXBAR1_InputGpt2IppDoCmpout1    = 253|0x10000U, /**< GPT2_IPP_DO_CMPOUT1 output assigned to XBAR1_IN253 input. */
    kXBAR1_InputGpt2IppDoCmpout2    = 254|0x10000U, /**< GPT2_IPP_DO_CMPOUT2 output assigned to XBAR1_IN254 input. */
    kXBAR1_InputGpt2IppDoCmpout3    = 255|0x10000U, /**< GPT2_IPP_DO_CMPOUT3 output assigned to XBAR1_IN255 input. */
    kXBAR1_InputGpt3IppDoCmpout1    = 256|0x10000U, /**< GPT3_IPP_DO_CMPOUT1 output assigned to XBAR1_IN256 input. */
    kXBAR1_InputGpt3IppDoCmpout2    = 257|0x10000U, /**< GPT3_IPP_DO_CMPOUT2 output assigned to XBAR1_IN257 input. */
    kXBAR1_InputGpt3IppDoCmpout3    = 258|0x10000U, /**< GPT3_IPP_DO_CMPOUT3 output assigned to XBAR1_IN258 input. */
    kXBAR1_InputGpt4IppDoCmpout1    = 259|0x10000U, /**< GPT4_IPP_DO_CMPOUT1 output assigned to XBAR1_IN259 input. */
    kXBAR1_InputGpt4IppDoCmpout2    = 260|0x10000U, /**< GPT4_IPP_DO_CMPOUT2 output assigned to XBAR1_IN260 input. */
    kXBAR1_InputGpt4IppDoCmpout3    = 261|0x10000U, /**< GPT4_IPP_DO_CMPOUT3 output assigned to XBAR1_IN261 input. */
    kXBAR1_InputFlexio1FlexioTriggerOut0 = 262|0x10000U, /**< FLEXIO1_FLEXIO_TRIGGER_OUT0 output assigned to XBAR1_IN262 input. */
    kXBAR1_InputFlexio2FlexioTriggerOut0 = 263|0x10000U, /**< FLEXIO2_FLEXIO_TRIGGER_OUT0 output assigned to XBAR1_IN263 input. */
    kXBAR1_InputFlexio3FlexioTriggerOut0 = 264|0x10000U, /**< FLEXIO3_FLEXIO_TRIGGER_OUT0 output assigned to XBAR1_IN264 input. */
    kXBAR1_InputFlexio4FlexioTriggerOut0 = 265|0x10000U, /**< FLEXIO4_FLEXIO_TRIGGER_OUT0 output assigned to XBAR1_IN265 input. */
    kXBAR1_InputGpio1IpiIntRgpio0   = 266|0x10000U, /**< GPIO1_IPI_INT_RGPIO0 output assigned to XBAR1_IN266 input. */
    kXBAR1_InputGpio2IpiIntRgpio0   = 267|0x10000U, /**< GPIO2_IPI_INT_RGPIO0 output assigned to XBAR1_IN267 input. */
    kXBAR1_InputGpio3IpiIntRgpio0   = 268|0x10000U, /**< GPIO3_IPI_INT_RGPIO0 output assigned to XBAR1_IN268 input. */
    kXBAR1_InputGpio4IpiIntRgpio0   = 269|0x10000U, /**< GPIO4_IPI_INT_RGPIO0 output assigned to XBAR1_IN269 input. */
    kXBAR1_InputGpio5IpiIntRgpio0   = 270|0x10000U, /**< GPIO5_IPI_INT_RGPIO0 output assigned to XBAR1_IN270 input. */
    kXBAR1_InputGpio6IpiIntRgpio0   = 271|0x10000U, /**< GPIO6_IPI_INT_RGPIO0 output assigned to XBAR1_IN271 input. */
    kXBAR1_InputGpio7IpiIntRgpio0   = 272|0x10000U, /**< GPIO7_IPI_INT_RGPIO0 output assigned to XBAR1_IN272 input. */
    kXBAR1_InputCm33Txev            = 273|0x10000U, /**< CM33_TXEV output assigned to XBAR1_IN273 input. */
    kXBAR1_InputCm33SyncTxev        = 274|0x10000U, /**< CM33_SYNC_TXEV output assigned to XBAR1_IN274 input. */
    kXBAR1_InputEndat21SiN          = 275|0x10000U, /**< ENDAT2_1_SI_N output assigned to XBAR1_IN275 input. */
    kXBAR1_InputEndat21TimerN       = 276|0x10000U, /**< ENDAT2_1_TIMER_N output assigned to XBAR1_IN276 input. */
    kXBAR1_InputEndat22SiN          = 277|0x10000U, /**< ENDAT2_2_SI_N output assigned to XBAR1_IN277 input. */
    kXBAR1_InputEndat22TimerN       = 278|0x10000U, /**< ENDAT2_2_TIMER_N output assigned to XBAR1_IN278 input. */
    kXBAR1_InputBissEot             = 279|0x10000U, /**< BISS_EOT output assigned to XBAR1_IN279 input. */
    kXBAR1_InputTriggerSyncSyncOut8 = 280|0x10000U, /**< TRIGGER_SYNC_SYNC_OUT8 output assigned to XBAR1_IN280 input. */
    kXBAR1_InputTriggerSyncSyncOut9 = 281|0x10000U, /**< TRIGGER_SYNC_SYNC_OUT9 output assigned to XBAR1_IN281 input. */
    kXBAR1_InputTriggerSyncSyncOut10 = 282|0x10000U, /**< TRIGGER_SYNC_SYNC_OUT10 output assigned to XBAR1_IN282 input. */
    kXBAR1_InputTriggerSyncSyncOut11 = 283|0x10000U, /**< TRIGGER_SYNC_SYNC_OUT11 output assigned to XBAR1_IN283 input. */
    kXBAR1_InputTriggerSyncSyncOut12 = 284|0x10000U, /**< TRIGGER_SYNC_SYNC_OUT12 output assigned to XBAR1_IN284 input. */
    kXBAR1_InputTriggerSyncSyncOut13 = 285|0x10000U, /**< TRIGGER_SYNC_SYNC_OUT13 output assigned to XBAR1_IN285 input. */
    kXBAR1_InputTriggerSyncSyncOut14 = 286|0x10000U, /**< TRIGGER_SYNC_SYNC_OUT14 output assigned to XBAR1_IN286 input. */
    kXBAR1_InputTriggerSyncSyncOut15 = 287|0x10000U, /**< TRIGGER_SYNC_SYNC_OUT15 output assigned to XBAR1_IN287 input. */
    kXBAR1_InputEcatResetOut        = 288|0x10000U, /**< ECAT_RESET_OUT output assigned to XBAR1_IN288 input. */
    kXBAR1_InputHiperface1FastPosRcvdEvt = 289|0x10000U, /**< HIPERFACE1_FAST_POS_RCVD_EVT output assigned to XBAR1_IN289 input. */
    kXBAR1_InputHiperface2FastPosRcvdEvt = 290|0x10000U, /**< HIPERFACE2_FAST_POS_RCVD_EVT output assigned to XBAR1_IN290 input. */
    kXBAR2_InputLogicLow            = 0|0x20000U,  /**< LOGIC_LOW output assigned to XBAR2_IN0 input. */
    kXBAR2_InputLogicHigh           = 1|0x20000U,  /**< LOGIC_HIGH output assigned to XBAR2_IN1 input. */
    kXBAR2_InputLogicLow1           = 2|0x20000U,  /**< LOGIC_LOW1 output assigned to XBAR2_IN2 input. */
    kXBAR2_InputLogicHigh1          = 3|0x20000U,  /**< LOGIC_HIGH1 output assigned to XBAR2_IN3 input. */
    kXBAR2_InputQtimer1Timer0       = 4|0x20000U,  /**< QTIMER1_TIMER0 output assigned to XBAR2_IN4 input. */
    kXBAR2_InputQtimer1Timer1       = 5|0x20000U,  /**< QTIMER1_TIMER1 output assigned to XBAR2_IN5 input. */
    kXBAR2_InputQtimer1Timer2       = 6|0x20000U,  /**< QTIMER1_TIMER2 output assigned to XBAR2_IN6 input. */
    kXBAR2_InputQtimer1Timer3       = 7|0x20000U,  /**< QTIMER1_TIMER3 output assigned to XBAR2_IN7 input. */
    kXBAR2_InputQtimer2Timer0       = 8|0x20000U,  /**< QTIMER2_TIMER0 output assigned to XBAR2_IN8 input. */
    kXBAR2_InputQtimer2Timer1       = 9|0x20000U,  /**< QTIMER2_TIMER1 output assigned to XBAR2_IN9 input. */
    kXBAR2_InputQtimer2Timer2       = 10|0x20000U, /**< QTIMER2_TIMER2 output assigned to XBAR2_IN10 input. */
    kXBAR2_InputQtimer2Timer3       = 11|0x20000U, /**< QTIMER2_TIMER3 output assigned to XBAR2_IN11 input. */
    kXBAR2_InputQtimer3Timer0       = 12|0x20000U, /**< QTIMER3_TIMER0 output assigned to XBAR2_IN12 input. */
    kXBAR2_InputQtimer3Timer1       = 13|0x20000U, /**< QTIMER3_TIMER1 output assigned to XBAR2_IN13 input. */
    kXBAR2_InputQtimer3Timer2       = 14|0x20000U, /**< QTIMER3_TIMER2 output assigned to XBAR2_IN14 input. */
    kXBAR2_InputQtimer3Timer3       = 15|0x20000U, /**< QTIMER3_TIMER3 output assigned to XBAR2_IN15 input. */
    kXBAR2_InputQtimer4Timer0       = 16|0x20000U, /**< QTIMER4_TIMER0 output assigned to XBAR2_IN16 input. */
    kXBAR2_InputQtimer4Timer1       = 17|0x20000U, /**< QTIMER4_TIMER1 output assigned to XBAR2_IN17 input. */
    kXBAR2_InputQtimer4Timer2       = 18|0x20000U, /**< QTIMER4_TIMER2 output assigned to XBAR2_IN18 input. */
    kXBAR2_InputQtimer4Timer3       = 19|0x20000U, /**< QTIMER4_TIMER3 output assigned to XBAR2_IN19 input. */
    kXBAR2_InputQtimer5Timer0       = 20|0x20000U, /**< QTIMER5_TIMER0 output assigned to XBAR2_IN20 input. */
    kXBAR2_InputQtimer5Timer1       = 21|0x20000U, /**< QTIMER5_TIMER1 output assigned to XBAR2_IN21 input. */
    kXBAR2_InputQtimer5Timer2       = 22|0x20000U, /**< QTIMER5_TIMER2 output assigned to XBAR2_IN22 input. */
    kXBAR2_InputQtimer5Timer3       = 23|0x20000U, /**< QTIMER5_TIMER3 output assigned to XBAR2_IN23 input. */
    kXBAR2_InputQtimer6Timer0       = 24|0x20000U, /**< QTIMER6_TIMER0 output assigned to XBAR2_IN24 input. */
    kXBAR2_InputQtimer6Timer1       = 25|0x20000U, /**< QTIMER6_TIMER1 output assigned to XBAR2_IN25 input. */
    kXBAR2_InputQtimer6Timer2       = 26|0x20000U, /**< QTIMER6_TIMER2 output assigned to XBAR2_IN26 input. */
    kXBAR2_InputQtimer6Timer3       = 27|0x20000U, /**< QTIMER6_TIMER3 output assigned to XBAR2_IN27 input. */
    kXBAR2_InputQtimer7Timer0       = 28|0x20000U, /**< QTIMER7_TIMER0 output assigned to XBAR2_IN28 input. */
    kXBAR2_InputQtimer7Timer1       = 29|0x20000U, /**< QTIMER7_TIMER1 output assigned to XBAR2_IN29 input. */
    kXBAR2_InputQtimer7Timer2       = 30|0x20000U, /**< QTIMER7_TIMER2 output assigned to XBAR2_IN30 input. */
    kXBAR2_InputQtimer7Timer3       = 31|0x20000U, /**< QTIMER7_TIMER3 output assigned to XBAR2_IN31 input. */
    kXBAR2_InputQtimer8Timer0       = 32|0x20000U, /**< QTIMER8_TIMER0 output assigned to XBAR2_IN32 input. */
    kXBAR2_InputQtimer8Timer1       = 33|0x20000U, /**< QTIMER8_TIMER1 output assigned to XBAR2_IN33 input. */
    kXBAR2_InputQtimer8Timer2       = 34|0x20000U, /**< QTIMER8_TIMER2 output assigned to XBAR2_IN34 input. */
    kXBAR2_InputQtimer8Timer3       = 35|0x20000U, /**< QTIMER8_TIMER3 output assigned to XBAR2_IN35 input. */
    kXBAR2_InputFlexpwm1Mux0Trigger0 = 36|0x20000U, /**< FLEXPWM1_MUX0_TRIGGER0 output assigned to XBAR2_IN36 input. */
    kXBAR2_InputFlexpwm1Mux0Trigger1 = 37|0x20000U, /**< FLEXPWM1_MUX0_TRIGGER1 output assigned to XBAR2_IN37 input. */
    kXBAR2_InputFlexpwm1Mux0Trigger2 = 38|0x20000U, /**< FLEXPWM1_MUX0_TRIGGER2 output assigned to XBAR2_IN38 input. */
    kXBAR2_InputFlexpwm1Mux0Trigger3 = 39|0x20000U, /**< FLEXPWM1_MUX0_TRIGGER3 output assigned to XBAR2_IN39 input. */
    kXBAR2_InputFlexpwm2Mux0Trigger0 = 40|0x20000U, /**< FLEXPWM2_MUX0_TRIGGER0 output assigned to XBAR2_IN40 input. */
    kXBAR2_InputFlexpwm2Mux0Trigger1 = 41|0x20000U, /**< FLEXPWM2_MUX0_TRIGGER1 output assigned to XBAR2_IN41 input. */
    kXBAR2_InputFlexpwm2Mux0Trigger2 = 42|0x20000U, /**< FLEXPWM2_MUX0_TRIGGER2 output assigned to XBAR2_IN42 input. */
    kXBAR2_InputFlexpwm2Mux0Trigger3 = 43|0x20000U, /**< FLEXPWM2_MUX0_TRIGGER3 output assigned to XBAR2_IN43 input. */
    kXBAR2_InputFlexpwm3Mux0Trigger0 = 44|0x20000U, /**< FLEXPWM3_MUX0_TRIGGER0 output assigned to XBAR2_IN44 input. */
    kXBAR2_InputFlexpwm3Mux0Trigger1 = 45|0x20000U, /**< FLEXPWM3_MUX0_TRIGGER1 output assigned to XBAR2_IN45 input. */
    kXBAR2_InputFlexpwm3Mux0Trigger2 = 46|0x20000U, /**< FLEXPWM3_MUX0_TRIGGER2 output assigned to XBAR2_IN46 input. */
    kXBAR2_InputFlexpwm3Mux0Trigger3 = 47|0x20000U, /**< FLEXPWM3_MUX0_TRIGGER3 output assigned to XBAR2_IN47 input. */
    kXBAR2_InputFlexpwm4Mux0Trigger0 = 48|0x20000U, /**< FLEXPWM4_MUX0_TRIGGER0 output assigned to XBAR2_IN48 input. */
    kXBAR2_InputFlexpwm4Mux0Trigger1 = 49|0x20000U, /**< FLEXPWM4_MUX0_TRIGGER1 output assigned to XBAR2_IN49 input. */
    kXBAR2_InputFlexpwm4Mux0Trigger2 = 50|0x20000U, /**< FLEXPWM4_MUX0_TRIGGER2 output assigned to XBAR2_IN50 input. */
    kXBAR2_InputFlexpwm4Mux0Trigger3 = 51|0x20000U, /**< FLEXPWM4_MUX0_TRIGGER3 output assigned to XBAR2_IN51 input. */
    kXBAR2_InputLpit1LpitTrigOut0   = 52|0x20000U, /**< LPIT1_LPIT_TRIG_OUT0 output assigned to XBAR2_IN52 input. */
    kXBAR2_InputLpit1LpitTrigOut1   = 53|0x20000U, /**< LPIT1_LPIT_TRIG_OUT1 output assigned to XBAR2_IN53 input. */
    kXBAR2_InputLpit1LpitTrigOut2   = 54|0x20000U, /**< LPIT1_LPIT_TRIG_OUT2 output assigned to XBAR2_IN54 input. */
    kXBAR2_InputLpit1LpitTrigOut3   = 55|0x20000U, /**< LPIT1_LPIT_TRIG_OUT3 output assigned to XBAR2_IN55 input. */
    kXBAR2_InputLpit2LpitTrigOut0   = 56|0x20000U, /**< LPIT2_LPIT_TRIG_OUT0 output assigned to XBAR2_IN56 input. */
    kXBAR2_InputLpit2LpitTrigOut1   = 57|0x20000U, /**< LPIT2_LPIT_TRIG_OUT1 output assigned to XBAR2_IN57 input. */
    kXBAR2_InputLpit2LpitTrigOut2   = 58|0x20000U, /**< LPIT2_LPIT_TRIG_OUT2 output assigned to XBAR2_IN58 input. */
    kXBAR2_InputLpit2LpitTrigOut3   = 59|0x20000U, /**< LPIT2_LPIT_TRIG_OUT3 output assigned to XBAR2_IN59 input. */
    kXBAR2_InputLpit3LpitTrigOut0   = 60|0x20000U, /**< LPIT3_LPIT_TRIG_OUT0 output assigned to XBAR2_IN60 input. */
    kXBAR2_InputLpit3LpitTrigOut1   = 61|0x20000U, /**< LPIT3_LPIT_TRIG_OUT1 output assigned to XBAR2_IN61 input. */
    kXBAR2_InputLpit3LpitTrigOut2   = 62|0x20000U, /**< LPIT3_LPIT_TRIG_OUT2 output assigned to XBAR2_IN62 input. */
    kXBAR2_InputLpit3LpitTrigOut3   = 63|0x20000U, /**< LPIT3_LPIT_TRIG_OUT3 output assigned to XBAR2_IN63 input. */
    kXBAR2_InputEdma2DmaTriggerOut0 = 64|0x20000U, /**< EDMA2_DMA_TRIGGER_OUT0 output assigned to XBAR2_IN64 input. */
    kXBAR2_InputEdma2DmaTriggerOut1 = 65|0x20000U, /**< EDMA2_DMA_TRIGGER_OUT1 output assigned to XBAR2_IN65 input. */
    kXBAR2_InputEdma2DmaTriggerOut2 = 66|0x20000U, /**< EDMA2_DMA_TRIGGER_OUT2 output assigned to XBAR2_IN66 input. */
    kXBAR2_InputEdma2DmaTriggerOut3 = 67|0x20000U, /**< EDMA2_DMA_TRIGGER_OUT3 output assigned to XBAR2_IN67 input. */
    kXBAR2_InputEdma2DmaTriggerOut4 = 68|0x20000U, /**< EDMA2_DMA_TRIGGER_OUT4 output assigned to XBAR2_IN68 input. */
    kXBAR2_InputEdma2DmaTriggerOut5 = 69|0x20000U, /**< EDMA2_DMA_TRIGGER_OUT5 output assigned to XBAR2_IN69 input. */
    kXBAR2_InputEdma2DmaTriggerOut6 = 70|0x20000U, /**< EDMA2_DMA_TRIGGER_OUT6 output assigned to XBAR2_IN70 input. */
    kXBAR2_InputEdma2DmaTriggerOut7 = 71|0x20000U, /**< EDMA2_DMA_TRIGGER_OUT7 output assigned to XBAR2_IN71 input. */
    kXBAR2_InputEdma1DmaTriggerOut0 = 72|0x20000U, /**< EDMA1_DMA_TRIGGER_OUT0 output assigned to XBAR2_IN72 input. */
    kXBAR2_InputEdma1DmaTriggerOut1 = 73|0x20000U, /**< EDMA1_DMA_TRIGGER_OUT1 output assigned to XBAR2_IN73 input. */
    kXBAR2_InputEdma1DmaTriggerOut2 = 74|0x20000U, /**< EDMA1_DMA_TRIGGER_OUT2 output assigned to XBAR2_IN74 input. */
    kXBAR2_InputEdma1DmaTriggerOut3 = 75|0x20000U, /**< EDMA1_DMA_TRIGGER_OUT3 output assigned to XBAR2_IN75 input. */
    kXBAR2_InputEdma1DmaTriggerOut4 = 76|0x20000U, /**< EDMA1_DMA_TRIGGER_OUT4 output assigned to XBAR2_IN76 input. */
    kXBAR2_InputEdma1DmaTriggerOut5 = 77|0x20000U, /**< EDMA1_DMA_TRIGGER_OUT5 output assigned to XBAR2_IN77 input. */
    kXBAR2_InputEdma1DmaTriggerOut6 = 78|0x20000U, /**< EDMA1_DMA_TRIGGER_OUT6 output assigned to XBAR2_IN78 input. */
    kXBAR2_InputEdma1DmaTriggerOut7 = 79|0x20000U, /**< EDMA1_DMA_TRIGGER_OUT7 output assigned to XBAR2_IN79 input. */
    kXBAR2_InputEdma3DmaTriggerOut0 = 80|0x20000U, /**< EDMA3_DMA_TRIGGER_OUT0 output assigned to XBAR2_IN80 input. */
    kXBAR2_InputEdma3DmaTriggerOut1 = 81|0x20000U, /**< EDMA3_DMA_TRIGGER_OUT1 output assigned to XBAR2_IN81 input. */
    kXBAR2_InputEdma3DmaTriggerOut2 = 82|0x20000U, /**< EDMA3_DMA_TRIGGER_OUT2 output assigned to XBAR2_IN82 input. */
    kXBAR2_InputEdma3DmaTriggerOut3 = 83|0x20000U, /**< EDMA3_DMA_TRIGGER_OUT3 output assigned to XBAR2_IN83 input. */
    kXBAR2_InputEdma3DmaTriggerOut4 = 84|0x20000U, /**< EDMA3_DMA_TRIGGER_OUT4 output assigned to XBAR2_IN84 input. */
    kXBAR2_InputEdma3DmaTriggerOut5 = 85|0x20000U, /**< EDMA3_DMA_TRIGGER_OUT5 output assigned to XBAR2_IN85 input. */
    kXBAR2_InputEdma3DmaTriggerOut6 = 86|0x20000U, /**< EDMA3_DMA_TRIGGER_OUT6 output assigned to XBAR2_IN86 input. */
    kXBAR2_InputEdma3DmaTriggerOut7 = 87|0x20000U, /**< EDMA3_DMA_TRIGGER_OUT7 output assigned to XBAR2_IN87 input. */
    kXBAR2_InputEdma4DmaTriggerOut0 = 88|0x20000U, /**< EDMA4_DMA_TRIGGER_OUT0 output assigned to XBAR2_IN88 input. */
    kXBAR2_InputEdma4DmaTriggerOut1 = 89|0x20000U, /**< EDMA4_DMA_TRIGGER_OUT1 output assigned to XBAR2_IN89 input. */
    kXBAR2_InputEdma4DmaTriggerOut2 = 90|0x20000U, /**< EDMA4_DMA_TRIGGER_OUT2 output assigned to XBAR2_IN90 input. */
    kXBAR2_InputEdma4DmaTriggerOut3 = 91|0x20000U, /**< EDMA4_DMA_TRIGGER_OUT3 output assigned to XBAR2_IN91 input. */
    kXBAR2_InputEdma4DmaTriggerOut4 = 92|0x20000U, /**< EDMA4_DMA_TRIGGER_OUT4 output assigned to XBAR2_IN92 input. */
    kXBAR2_InputEdma4DmaTriggerOut5 = 93|0x20000U, /**< EDMA4_DMA_TRIGGER_OUT5 output assigned to XBAR2_IN93 input. */
    kXBAR2_InputEdma4DmaTriggerOut6 = 94|0x20000U, /**< EDMA4_DMA_TRIGGER_OUT6 output assigned to XBAR2_IN94 input. */
    kXBAR2_InputEdma4DmaTriggerOut7 = 95|0x20000U, /**< EDMA4_DMA_TRIGGER_OUT7 output assigned to XBAR2_IN95 input. */
    kXBAR2_InputAdc1IpiIntEoc       = 96|0x20000U, /**< ADC1_IPI_INT_EOC output assigned to XBAR2_IN96 input. */
    kXBAR2_InputAdc1IpiIntWd        = 97|0x20000U, /**< ADC1_IPI_INT_WD output assigned to XBAR2_IN97 input. */
    kXBAR2_InputTpm1LptpmChTrigger0 = 98|0x20000U, /**< TPM1_LPTPM_CH_TRIGGER0 output assigned to XBAR2_IN98 input. */
    kXBAR2_InputTpm1LptpmChTrigger1 = 99|0x20000U, /**< TPM1_LPTPM_CH_TRIGGER1 output assigned to XBAR2_IN99 input. */
    kXBAR2_InputTpm1LptpmChTrigger2 = 100|0x20000U, /**< TPM1_LPTPM_CH_TRIGGER2 output assigned to XBAR2_IN100 input. */
    kXBAR2_InputTpm1LptpmChTrigger3 = 101|0x20000U, /**< TPM1_LPTPM_CH_TRIGGER3 output assigned to XBAR2_IN101 input. */
    kXBAR2_InputTpm1LptpmTrigger    = 102|0x20000U, /**< TPM1_LPTPM_TRIGGER output assigned to XBAR2_IN102 input. */
    kXBAR2_InputTpm2LptpmChTrigger0 = 103|0x20000U, /**< TPM2_LPTPM_CH_TRIGGER0 output assigned to XBAR2_IN103 input. */
    kXBAR2_InputTpm2LptpmChTrigger1 = 104|0x20000U, /**< TPM2_LPTPM_CH_TRIGGER1 output assigned to XBAR2_IN104 input. */
    kXBAR2_InputTpm2LptpmChTrigger2 = 105|0x20000U, /**< TPM2_LPTPM_CH_TRIGGER2 output assigned to XBAR2_IN105 input. */
    kXBAR2_InputTpm2LptpmChTrigger3 = 106|0x20000U, /**< TPM2_LPTPM_CH_TRIGGER3 output assigned to XBAR2_IN106 input. */
    kXBAR2_InputTpm2LptpmTrigger    = 107|0x20000U, /**< TPM2_LPTPM_TRIGGER output assigned to XBAR2_IN107 input. */
    kXBAR2_InputTpm3LptpmChTrigger0 = 108|0x20000U, /**< TPM3_LPTPM_CH_TRIGGER0 output assigned to XBAR2_IN108 input. */
    kXBAR2_InputTpm3LptpmChTrigger1 = 109|0x20000U, /**< TPM3_LPTPM_CH_TRIGGER1 output assigned to XBAR2_IN109 input. */
    kXBAR2_InputTpm3LptpmChTrigger2 = 110|0x20000U, /**< TPM3_LPTPM_CH_TRIGGER2 output assigned to XBAR2_IN110 input. */
    kXBAR2_InputTpm3LptpmChTrigger3 = 111|0x20000U, /**< TPM3_LPTPM_CH_TRIGGER3 output assigned to XBAR2_IN111 input. */
    kXBAR2_InputTpm3LptpmTrigger    = 112|0x20000U, /**< TPM3_LPTPM_TRIGGER output assigned to XBAR2_IN112 input. */
    kXBAR2_InputTpm4LptpmChTrigger0 = 113|0x20000U, /**< TPM4_LPTPM_CH_TRIGGER0 output assigned to XBAR2_IN113 input. */
    kXBAR2_InputTpm4LptpmChTrigger1 = 114|0x20000U, /**< TPM4_LPTPM_CH_TRIGGER1 output assigned to XBAR2_IN114 input. */
    kXBAR2_InputTpm4LptpmChTrigger2 = 115|0x20000U, /**< TPM4_LPTPM_CH_TRIGGER2 output assigned to XBAR2_IN115 input. */
    kXBAR2_InputTpm4LptpmChTrigger3 = 116|0x20000U, /**< TPM4_LPTPM_CH_TRIGGER3 output assigned to XBAR2_IN116 input. */
    kXBAR2_InputTpm4LptpmTrigger    = 117|0x20000U, /**< TPM4_LPTPM_TRIGGER output assigned to XBAR2_IN117 input. */
    kXBAR2_InputTpm5LptpmChTrigger0 = 118|0x20000U, /**< TPM5_LPTPM_CH_TRIGGER0 output assigned to XBAR2_IN118 input. */
    kXBAR2_InputTpm5LptpmChTrigger1 = 119|0x20000U, /**< TPM5_LPTPM_CH_TRIGGER1 output assigned to XBAR2_IN119 input. */
    kXBAR2_InputTpm5LptpmChTrigger2 = 120|0x20000U, /**< TPM5_LPTPM_CH_TRIGGER2 output assigned to XBAR2_IN120 input. */
    kXBAR2_InputTpm5LptpmChTrigger3 = 121|0x20000U, /**< TPM5_LPTPM_CH_TRIGGER3 output assigned to XBAR2_IN121 input. */
    kXBAR2_InputTpm5LptpmTrigger    = 122|0x20000U, /**< TPM5_LPTPM_TRIGGER output assigned to XBAR2_IN122 input. */
    kXBAR2_InputTpm6LptpmChTrigger0 = 123|0x20000U, /**< TPM6_LPTPM_CH_TRIGGER0 output assigned to XBAR2_IN123 input. */
    kXBAR2_InputTpm6LptpmChTrigger1 = 124|0x20000U, /**< TPM6_LPTPM_CH_TRIGGER1 output assigned to XBAR2_IN124 input. */
    kXBAR2_InputTpm6LptpmChTrigger2 = 125|0x20000U, /**< TPM6_LPTPM_CH_TRIGGER2 output assigned to XBAR2_IN125 input. */
    kXBAR2_InputTpm6LptpmChTrigger3 = 126|0x20000U, /**< TPM6_LPTPM_CH_TRIGGER3 output assigned to XBAR2_IN126 input. */
    kXBAR2_InputTpm6LptpmTrigger    = 127|0x20000U, /**< TPM6_LPTPM_TRIGGER output assigned to XBAR2_IN127 input. */
    kXBAR2_InputLptmr1LptimerTriggerDelay = 128|0x20000U, /**< LPTMR1_LPTIMER_TRIGGER_DELAY output assigned to XBAR2_IN128 input. */
    kXBAR2_InputLptmr2LptimerTriggerDelay = 129|0x20000U, /**< LPTMR2_LPTIMER_TRIGGER_DELAY output assigned to XBAR2_IN129 input. */
    kXBAR2_InputLogicLow2           = 130|0x20000U, /**< LOGIC_LOW2 output assigned to XBAR2_IN130 input. */
    kXBAR2_InputNetcTmr11588Pp1     = 131|0x20000U, /**< NETC_TMR1_1588_PP1 output assigned to XBAR2_IN131 input. */
    kXBAR2_InputNetcTmr11588Pp2     = 132|0x20000U, /**< NETC_TMR1_1588_PP2 output assigned to XBAR2_IN132 input. */
    kXBAR2_InputNetcTmr11588Pp3     = 133|0x20000U, /**< NETC_TMR1_1588_PP3 output assigned to XBAR2_IN133 input. */
    kXBAR2_InputNetcTmr11588Alarm1  = 134|0x20000U, /**< NETC_TMR1_1588_ALARM1 output assigned to XBAR2_IN134 input. */
    kXBAR2_InputNetcTmr11588Alarm2  = 135|0x20000U, /**< NETC_TMR1_1588_ALARM2 output assigned to XBAR2_IN135 input. */
    kXBAR2_InputNetcTmr21588Pp1     = 136|0x20000U, /**< NETC_TMR2_1588_PP1 output assigned to XBAR2_IN136 input. */
    kXBAR2_InputNetcTmr21588Pp2     = 137|0x20000U, /**< NETC_TMR2_1588_PP2 output assigned to XBAR2_IN137 input. */
    kXBAR2_InputNetcTmr21588Pp3     = 138|0x20000U, /**< NETC_TMR2_1588_PP3 output assigned to XBAR2_IN138 input. */
    kXBAR2_InputNetcTmr21588Alarm1  = 139|0x20000U, /**< NETC_TMR2_1588_ALARM1 output assigned to XBAR2_IN139 input. */
    kXBAR2_InputNetcTmr21588Alarm2  = 140|0x20000U, /**< NETC_TMR2_1588_ALARM2 output assigned to XBAR2_IN140 input. */
    kXBAR2_InputNetcTmr31588Pp1     = 141|0x20000U, /**< NETC_TMR3_1588_PP1 output assigned to XBAR2_IN141 input. */
    kXBAR2_InputNetcTmr31588Pp2     = 142|0x20000U, /**< NETC_TMR3_1588_PP2 output assigned to XBAR2_IN142 input. */
    kXBAR2_InputNetcTmr31588Pp3     = 143|0x20000U, /**< NETC_TMR3_1588_PP3 output assigned to XBAR2_IN143 input. */
    kXBAR2_InputNetcTmr31588Alarm1  = 144|0x20000U, /**< NETC_TMR3_1588_ALARM1 output assigned to XBAR2_IN144 input. */
    kXBAR2_InputNetcTmr31588Alarm2  = 145|0x20000U, /**< NETC_TMR3_1588_ALARM2 output assigned to XBAR2_IN145 input. */
    kXBAR2_InputSincFilterGlue1IppDoBreak0 = 146|0x20000U, /**< SINC_FILTER_GLUE1_IPP_DO_BREAK0 output assigned to XBAR2_IN146 input. */
    kXBAR2_InputSincFilterGlue1IppDoBreak1 = 147|0x20000U, /**< SINC_FILTER_GLUE1_IPP_DO_BREAK1 output assigned to XBAR2_IN147 input. */
    kXBAR2_InputSincFilterGlue1IppDoBreak2 = 148|0x20000U, /**< SINC_FILTER_GLUE1_IPP_DO_BREAK2 output assigned to XBAR2_IN148 input. */
    kXBAR2_InputSincFilterGlue1IppDoBreak3 = 149|0x20000U, /**< SINC_FILTER_GLUE1_IPP_DO_BREAK3 output assigned to XBAR2_IN149 input. */
    kXBAR2_InputSincFilterGlue2IppDoBreak0 = 150|0x20000U, /**< SINC_FILTER_GLUE2_IPP_DO_BREAK0 output assigned to XBAR2_IN150 input. */
    kXBAR2_InputSincFilterGlue2IppDoBreak1 = 151|0x20000U, /**< SINC_FILTER_GLUE2_IPP_DO_BREAK1 output assigned to XBAR2_IN151 input. */
    kXBAR2_InputSincFilterGlue2IppDoBreak2 = 152|0x20000U, /**< SINC_FILTER_GLUE2_IPP_DO_BREAK2 output assigned to XBAR2_IN152 input. */
    kXBAR2_InputSincFilterGlue2IppDoBreak3 = 153|0x20000U, /**< SINC_FILTER_GLUE2_IPP_DO_BREAK3 output assigned to XBAR2_IN153 input. */
    kXBAR2_InputSincFilterGlue3IppDoBreak0 = 154|0x20000U, /**< SINC_FILTER_GLUE3_IPP_DO_BREAK0 output assigned to XBAR2_IN154 input. */
    kXBAR2_InputSincFilterGlue3IppDoBreak1 = 155|0x20000U, /**< SINC_FILTER_GLUE3_IPP_DO_BREAK1 output assigned to XBAR2_IN155 input. */
    kXBAR2_InputSincFilterGlue3IppDoBreak2 = 156|0x20000U, /**< SINC_FILTER_GLUE3_IPP_DO_BREAK2 output assigned to XBAR2_IN156 input. */
    kXBAR2_InputSincFilterGlue3IppDoBreak3 = 157|0x20000U, /**< SINC_FILTER_GLUE3_IPP_DO_BREAK3 output assigned to XBAR2_IN157 input. */
    kXBAR2_InputSincFilterGlue4IppDoBreak0 = 158|0x20000U, /**< SINC_FILTER_GLUE4_IPP_DO_BREAK0 output assigned to XBAR2_IN158 input. */
    kXBAR2_InputSincFilterGlue4IppDoBreak1 = 159|0x20000U, /**< SINC_FILTER_GLUE4_IPP_DO_BREAK1 output assigned to XBAR2_IN159 input. */
    kXBAR2_InputSincFilterGlue4IppDoBreak2 = 160|0x20000U, /**< SINC_FILTER_GLUE4_IPP_DO_BREAK2 output assigned to XBAR2_IN160 input. */
    kXBAR2_InputSincFilterGlue4IppDoBreak3 = 161|0x20000U, /**< SINC_FILTER_GLUE4_IPP_DO_BREAK3 output assigned to XBAR2_IN161 input. */
    kXBAR2_InputSinc1PulseTrg0      = 162|0x20000U, /**< SINC1_PULSE_TRG0 output assigned to XBAR2_IN162 input. */
    kXBAR2_InputSinc1PulseTrg1      = 163|0x20000U, /**< SINC1_PULSE_TRG1 output assigned to XBAR2_IN163 input. */
    kXBAR2_InputSinc1PulseTrg2      = 164|0x20000U, /**< SINC1_PULSE_TRG2 output assigned to XBAR2_IN164 input. */
    kXBAR2_InputSinc1PulseTrg3      = 165|0x20000U, /**< SINC1_PULSE_TRG3 output assigned to XBAR2_IN165 input. */
    kXBAR2_InputSinc3PulseTrg0      = 166|0x20000U, /**< SINC3_PULSE_TRG0 output assigned to XBAR2_IN166 input. */
    kXBAR2_InputSinc3PulseTrg1      = 167|0x20000U, /**< SINC3_PULSE_TRG1 output assigned to XBAR2_IN167 input. */
    kXBAR2_InputSinc3PulseTrg2      = 168|0x20000U, /**< SINC3_PULSE_TRG2 output assigned to XBAR2_IN168 input. */
    kXBAR2_InputSinc3PulseTrg3      = 169|0x20000U, /**< SINC3_PULSE_TRG3 output assigned to XBAR2_IN169 input. */
    kXBAR2_InputEcatSyncOut0        = 170|0x20000U, /**< ECAT_SYNC_OUT0 output assigned to XBAR2_IN170 input. */
    kXBAR2_InputEcatSyncOut1        = 171|0x20000U, /**< ECAT_SYNC_OUT1 output assigned to XBAR2_IN171 input. */
    kXBAR2_InputFccuVfccuReactionsOut11 = 172|0x20000U, /**< FCCU_VFCCU_REACTIONS_OUT11 output assigned to XBAR2_IN172 input. */
    kXBAR2_InputGpt1IppDoCmpout1    = 173|0x20000U, /**< GPT1_IPP_DO_CMPOUT1 output assigned to XBAR2_IN173 input. */
    kXBAR2_InputGpt1IppDoCmpout2    = 174|0x20000U, /**< GPT1_IPP_DO_CMPOUT2 output assigned to XBAR2_IN174 input. */
    kXBAR2_InputGpt1IppDoCmpout3    = 175|0x20000U, /**< GPT1_IPP_DO_CMPOUT3 output assigned to XBAR2_IN175 input. */
    kXBAR2_InputGpt2IppDoCmpout1    = 176|0x20000U, /**< GPT2_IPP_DO_CMPOUT1 output assigned to XBAR2_IN176 input. */
    kXBAR2_InputGpt2IppDoCmpout2    = 177|0x20000U, /**< GPT2_IPP_DO_CMPOUT2 output assigned to XBAR2_IN177 input. */
    kXBAR2_InputGpt2IppDoCmpout3    = 178|0x20000U, /**< GPT2_IPP_DO_CMPOUT3 output assigned to XBAR2_IN178 input. */
    kXBAR2_InputGpt3IppDoCmpout1    = 179|0x20000U, /**< GPT3_IPP_DO_CMPOUT1 output assigned to XBAR2_IN179 input. */
    kXBAR2_InputGpt3IppDoCmpout2    = 180|0x20000U, /**< GPT3_IPP_DO_CMPOUT2 output assigned to XBAR2_IN180 input. */
    kXBAR2_InputGpt3IppDoCmpout3    = 181|0x20000U, /**< GPT3_IPP_DO_CMPOUT3 output assigned to XBAR2_IN181 input. */
    kXBAR2_InputGpt4IppDoCmpout1    = 182|0x20000U, /**< GPT4_IPP_DO_CMPOUT1 output assigned to XBAR2_IN182 input. */
    kXBAR2_InputGpt4IppDoCmpout2    = 183|0x20000U, /**< GPT4_IPP_DO_CMPOUT2 output assigned to XBAR2_IN183 input. */
    kXBAR2_InputGpt4IppDoCmpout3    = 184|0x20000U, /**< GPT4_IPP_DO_CMPOUT3 output assigned to XBAR2_IN184 input. */
    kXBAR2_InputFlexio1FlexioTriggerOut0 = 185|0x20000U, /**< FLEXIO1_FLEXIO_TRIGGER_OUT0 output assigned to XBAR2_IN185 input. */
    kXBAR2_InputFlexio2FlexioTriggerOut0 = 186|0x20000U, /**< FLEXIO2_FLEXIO_TRIGGER_OUT0 output assigned to XBAR2_IN186 input. */
    kXBAR2_InputFlexio3FlexioTriggerOut0 = 187|0x20000U, /**< FLEXIO3_FLEXIO_TRIGGER_OUT0 output assigned to XBAR2_IN187 input. */
    kXBAR2_InputFlexio4FlexioTriggerOut0 = 188|0x20000U, /**< FLEXIO4_FLEXIO_TRIGGER_OUT0 output assigned to XBAR2_IN188 input. */
    kXBAR2_InputGpio1IpiIntRgpio0   = 189|0x20000U, /**< GPIO1_IPI_INT_RGPIO0 output assigned to XBAR2_IN189 input. */
    kXBAR2_InputGpio2IpiIntRgpio0   = 190|0x20000U, /**< GPIO2_IPI_INT_RGPIO0 output assigned to XBAR2_IN190 input. */
    kXBAR2_InputGpio3IpiIntRgpio0   = 191|0x20000U, /**< GPIO3_IPI_INT_RGPIO0 output assigned to XBAR2_IN191 input. */
    kXBAR2_InputGpio4IpiIntRgpio0   = 192|0x20000U, /**< GPIO4_IPI_INT_RGPIO0 output assigned to XBAR2_IN192 input. */
    kXBAR2_InputGpio5IpiIntRgpio0   = 193|0x20000U, /**< GPIO5_IPI_INT_RGPIO0 output assigned to XBAR2_IN193 input. */
    kXBAR2_InputGpio6IpiIntRgpio0   = 194|0x20000U, /**< GPIO6_IPI_INT_RGPIO0 output assigned to XBAR2_IN194 input. */
    kXBAR2_InputGpio7IpiIntRgpio0   = 195|0x20000U, /**< GPIO7_IPI_INT_RGPIO0 output assigned to XBAR2_IN195 input. */
    kXBAR2_InputCm33Txev            = 196|0x20000U, /**< CM33_TXEV output assigned to XBAR2_IN196 input. */
    kXBAR2_InputCm33SyncTxev        = 197|0x20000U, /**< CM33_SYNC_TXEV output assigned to XBAR2_IN197 input. */
    kXBAR2_InputEndat21SiN          = 198|0x20000U, /**< ENDAT2_1_SI_N output assigned to XBAR2_IN198 input. */
    kXBAR2_InputEndat21TimerN       = 199|0x20000U, /**< ENDAT2_1_TIMER_N output assigned to XBAR2_IN199 input. */
    kXBAR2_InputEndat22SiN          = 200|0x20000U, /**< ENDAT2_2_SI_N output assigned to XBAR2_IN200 input. */
    kXBAR2_InputEndat22TimerN       = 201|0x20000U, /**< ENDAT2_2_TIMER_N output assigned to XBAR2_IN201 input. */
    kXBAR2_InputBissEot             = 202|0x20000U, /**< BISS_EOT output assigned to XBAR2_IN202 input. */
    kXBAR2_InputEnc1PosMatch0       = 203|0x20000U, /**< ENC1_POS_MATCH0 output assigned to XBAR2_IN203 input. */
    kXBAR2_InputEnc1PosMatch1       = 204|0x20000U, /**< ENC1_POS_MATCH1 output assigned to XBAR2_IN204 input. */
    kXBAR2_InputEnc1PosMatch2       = 205|0x20000U, /**< ENC1_POS_MATCH2 output assigned to XBAR2_IN205 input. */
    kXBAR2_InputEnc1PosMatch3       = 206|0x20000U, /**< ENC1_POS_MATCH3 output assigned to XBAR2_IN206 input. */
    kXBAR2_InputEnc1CompFlg0        = 207|0x20000U, /**< ENC1_COMP_FLG0 output assigned to XBAR2_IN207 input. */
    kXBAR2_InputEnc1CompFlg1        = 208|0x20000U, /**< ENC1_COMP_FLG1 output assigned to XBAR2_IN208 input. */
    kXBAR2_InputEnc1CompFlg2        = 209|0x20000U, /**< ENC1_COMP_FLG2 output assigned to XBAR2_IN209 input. */
    kXBAR2_InputEnc1CompFlg3        = 210|0x20000U, /**< ENC1_COMP_FLG3 output assigned to XBAR2_IN210 input. */
    kXBAR2_InputEnc1CntDn           = 211|0x20000U, /**< ENC1_CNT_DN output assigned to XBAR2_IN211 input. */
    kXBAR2_InputEnc1CntUp           = 212|0x20000U, /**< ENC1_CNT_UP output assigned to XBAR2_IN212 input. */
    kXBAR2_InputEnc1Dir             = 213|0x20000U, /**< ENC1_DIR output assigned to XBAR2_IN213 input. */
    kXBAR2_InputEnc3PosMatch0       = 214|0x20000U, /**< ENC3_POS_MATCH0 output assigned to XBAR2_IN214 input. */
    kXBAR2_InputEnc3PosMatch1       = 215|0x20000U, /**< ENC3_POS_MATCH1 output assigned to XBAR2_IN215 input. */
    kXBAR2_InputEnc3PosMatch2       = 216|0x20000U, /**< ENC3_POS_MATCH2 output assigned to XBAR2_IN216 input. */
    kXBAR2_InputEnc3PosMatch3       = 217|0x20000U, /**< ENC3_POS_MATCH3 output assigned to XBAR2_IN217 input. */
    kXBAR2_InputEnc3CompFlg0        = 218|0x20000U, /**< ENC3_COMP_FLG0 output assigned to XBAR2_IN218 input. */
    kXBAR2_InputEnc3CompFlg1        = 219|0x20000U, /**< ENC3_COMP_FLG1 output assigned to XBAR2_IN219 input. */
    kXBAR2_InputEnc3CompFlg2        = 220|0x20000U, /**< ENC3_COMP_FLG2 output assigned to XBAR2_IN220 input. */
    kXBAR2_InputEnc3CompFlg3        = 221|0x20000U, /**< ENC3_COMP_FLG3 output assigned to XBAR2_IN221 input. */
    kXBAR2_InputEnc3CntDn           = 222|0x20000U, /**< ENC3_CNT_DN output assigned to XBAR2_IN222 input. */
    kXBAR2_InputEnc3CntUp           = 223|0x20000U, /**< ENC3_CNT_UP output assigned to XBAR2_IN223 input. */
    kXBAR2_InputEnc3Dir             = 224|0x20000U, /**< ENC3_DIR output assigned to XBAR2_IN224 input. */
    kXBAR2_InputHiperface1FastPosRcvdEvt = 225|0x20000U, /**< HIPERFACE1_FAST_POS_RCVD_EVT output assigned to XBAR2_IN225 input. */
    kXBAR2_InputHiperface2FastPosRcvdEvt = 226|0x20000U, /**< HIPERFACE2_FAST_POS_RCVD_EVT output assigned to XBAR2_IN226 input. */
    kXBAR3_InputLogicLow            = 0|0x30000U,  /**< LOGIC_LOW output assigned to XBAR3_IN0 input. */
    kXBAR3_InputLogicHigh           = 1|0x30000U,  /**< LOGIC_HIGH output assigned to XBAR3_IN1 input. */
    kXBAR3_InputLogicLow1           = 2|0x30000U,  /**< LOGIC_LOW1 output assigned to XBAR3_IN2 input. */
    kXBAR3_InputLogicHigh1          = 3|0x30000U,  /**< LOGIC_HIGH1 output assigned to XBAR3_IN3 input. */
    kXBAR3_InputQtimer1Timer0       = 4|0x30000U,  /**< QTIMER1_TIMER0 output assigned to XBAR3_IN4 input. */
    kXBAR3_InputQtimer1Timer1       = 5|0x30000U,  /**< QTIMER1_TIMER1 output assigned to XBAR3_IN5 input. */
    kXBAR3_InputQtimer1Timer2       = 6|0x30000U,  /**< QTIMER1_TIMER2 output assigned to XBAR3_IN6 input. */
    kXBAR3_InputQtimer1Timer3       = 7|0x30000U,  /**< QTIMER1_TIMER3 output assigned to XBAR3_IN7 input. */
    kXBAR3_InputQtimer2Timer0       = 8|0x30000U,  /**< QTIMER2_TIMER0 output assigned to XBAR3_IN8 input. */
    kXBAR3_InputQtimer2Timer1       = 9|0x30000U,  /**< QTIMER2_TIMER1 output assigned to XBAR3_IN9 input. */
    kXBAR3_InputQtimer2Timer2       = 10|0x30000U, /**< QTIMER2_TIMER2 output assigned to XBAR3_IN10 input. */
    kXBAR3_InputQtimer2Timer3       = 11|0x30000U, /**< QTIMER2_TIMER3 output assigned to XBAR3_IN11 input. */
    kXBAR3_InputQtimer3Timer0       = 12|0x30000U, /**< QTIMER3_TIMER0 output assigned to XBAR3_IN12 input. */
    kXBAR3_InputQtimer3Timer1       = 13|0x30000U, /**< QTIMER3_TIMER1 output assigned to XBAR3_IN13 input. */
    kXBAR3_InputQtimer3Timer2       = 14|0x30000U, /**< QTIMER3_TIMER2 output assigned to XBAR3_IN14 input. */
    kXBAR3_InputQtimer3Timer3       = 15|0x30000U, /**< QTIMER3_TIMER3 output assigned to XBAR3_IN15 input. */
    kXBAR3_InputQtimer4Timer0       = 16|0x30000U, /**< QTIMER4_TIMER0 output assigned to XBAR3_IN16 input. */
    kXBAR3_InputQtimer4Timer1       = 17|0x30000U, /**< QTIMER4_TIMER1 output assigned to XBAR3_IN17 input. */
    kXBAR3_InputQtimer4Timer2       = 18|0x30000U, /**< QTIMER4_TIMER2 output assigned to XBAR3_IN18 input. */
    kXBAR3_InputQtimer4Timer3       = 19|0x30000U, /**< QTIMER4_TIMER3 output assigned to XBAR3_IN19 input. */
    kXBAR3_InputQtimer5Timer0       = 20|0x30000U, /**< QTIMER5_TIMER0 output assigned to XBAR3_IN20 input. */
    kXBAR3_InputQtimer5Timer1       = 21|0x30000U, /**< QTIMER5_TIMER1 output assigned to XBAR3_IN21 input. */
    kXBAR3_InputQtimer5Timer2       = 22|0x30000U, /**< QTIMER5_TIMER2 output assigned to XBAR3_IN22 input. */
    kXBAR3_InputQtimer5Timer3       = 23|0x30000U, /**< QTIMER5_TIMER3 output assigned to XBAR3_IN23 input. */
    kXBAR3_InputQtimer6Timer0       = 24|0x30000U, /**< QTIMER6_TIMER0 output assigned to XBAR3_IN24 input. */
    kXBAR3_InputQtimer6Timer1       = 25|0x30000U, /**< QTIMER6_TIMER1 output assigned to XBAR3_IN25 input. */
    kXBAR3_InputQtimer6Timer2       = 26|0x30000U, /**< QTIMER6_TIMER2 output assigned to XBAR3_IN26 input. */
    kXBAR3_InputQtimer6Timer3       = 27|0x30000U, /**< QTIMER6_TIMER3 output assigned to XBAR3_IN27 input. */
    kXBAR3_InputQtimer7Timer0       = 28|0x30000U, /**< QTIMER7_TIMER0 output assigned to XBAR3_IN28 input. */
    kXBAR3_InputQtimer7Timer1       = 29|0x30000U, /**< QTIMER7_TIMER1 output assigned to XBAR3_IN29 input. */
    kXBAR3_InputQtimer7Timer2       = 30|0x30000U, /**< QTIMER7_TIMER2 output assigned to XBAR3_IN30 input. */
    kXBAR3_InputQtimer7Timer3       = 31|0x30000U, /**< QTIMER7_TIMER3 output assigned to XBAR3_IN31 input. */
    kXBAR3_InputQtimer8Timer0       = 32|0x30000U, /**< QTIMER8_TIMER0 output assigned to XBAR3_IN32 input. */
    kXBAR3_InputQtimer8Timer1       = 33|0x30000U, /**< QTIMER8_TIMER1 output assigned to XBAR3_IN33 input. */
    kXBAR3_InputQtimer8Timer2       = 34|0x30000U, /**< QTIMER8_TIMER2 output assigned to XBAR3_IN34 input. */
    kXBAR3_InputQtimer8Timer3       = 35|0x30000U, /**< QTIMER8_TIMER3 output assigned to XBAR3_IN35 input. */
    kXBAR3_InputFlexpwm1Mux0Trigger0 = 36|0x30000U, /**< FLEXPWM1_MUX0_TRIGGER0 output assigned to XBAR3_IN36 input. */
    kXBAR3_InputFlexpwm1Mux0Trigger1 = 37|0x30000U, /**< FLEXPWM1_MUX0_TRIGGER1 output assigned to XBAR3_IN37 input. */
    kXBAR3_InputFlexpwm1Mux0Trigger2 = 38|0x30000U, /**< FLEXPWM1_MUX0_TRIGGER2 output assigned to XBAR3_IN38 input. */
    kXBAR3_InputFlexpwm1Mux0Trigger3 = 39|0x30000U, /**< FLEXPWM1_MUX0_TRIGGER3 output assigned to XBAR3_IN39 input. */
    kXBAR3_InputFlexpwm2Mux0Trigger0 = 40|0x30000U, /**< FLEXPWM2_MUX0_TRIGGER0 output assigned to XBAR3_IN40 input. */
    kXBAR3_InputFlexpwm2Mux0Trigger1 = 41|0x30000U, /**< FLEXPWM2_MUX0_TRIGGER1 output assigned to XBAR3_IN41 input. */
    kXBAR3_InputFlexpwm2Mux0Trigger2 = 42|0x30000U, /**< FLEXPWM2_MUX0_TRIGGER2 output assigned to XBAR3_IN42 input. */
    kXBAR3_InputFlexpwm2Mux0Trigger3 = 43|0x30000U, /**< FLEXPWM2_MUX0_TRIGGER3 output assigned to XBAR3_IN43 input. */
    kXBAR3_InputFlexpwm3Mux0Trigger0 = 44|0x30000U, /**< FLEXPWM3_MUX0_TRIGGER0 output assigned to XBAR3_IN44 input. */
    kXBAR3_InputFlexpwm3Mux0Trigger1 = 45|0x30000U, /**< FLEXPWM3_MUX0_TRIGGER1 output assigned to XBAR3_IN45 input. */
    kXBAR3_InputFlexpwm3Mux0Trigger2 = 46|0x30000U, /**< FLEXPWM3_MUX0_TRIGGER2 output assigned to XBAR3_IN46 input. */
    kXBAR3_InputFlexpwm3Mux0Trigger3 = 47|0x30000U, /**< FLEXPWM3_MUX0_TRIGGER3 output assigned to XBAR3_IN47 input. */
    kXBAR3_InputFlexpwm4Mux0Trigger0 = 48|0x30000U, /**< FLEXPWM4_MUX0_TRIGGER0 output assigned to XBAR3_IN48 input. */
    kXBAR3_InputFlexpwm4Mux0Trigger1 = 49|0x30000U, /**< FLEXPWM4_MUX0_TRIGGER1 output assigned to XBAR3_IN49 input. */
    kXBAR3_InputFlexpwm4Mux0Trigger2 = 50|0x30000U, /**< FLEXPWM4_MUX0_TRIGGER2 output assigned to XBAR3_IN50 input. */
    kXBAR3_InputFlexpwm4Mux0Trigger3 = 51|0x30000U, /**< FLEXPWM4_MUX0_TRIGGER3 output assigned to XBAR3_IN51 input. */
    kXBAR3_InputLpit1LpitTrigOut0   = 52|0x30000U, /**< LPIT1_LPIT_TRIG_OUT0 output assigned to XBAR3_IN52 input. */
    kXBAR3_InputLpit1LpitTrigOut1   = 53|0x30000U, /**< LPIT1_LPIT_TRIG_OUT1 output assigned to XBAR3_IN53 input. */
    kXBAR3_InputLpit1LpitTrigOut2   = 54|0x30000U, /**< LPIT1_LPIT_TRIG_OUT2 output assigned to XBAR3_IN54 input. */
    kXBAR3_InputLpit1LpitTrigOut3   = 55|0x30000U, /**< LPIT1_LPIT_TRIG_OUT3 output assigned to XBAR3_IN55 input. */
    kXBAR3_InputLpit2LpitTrigOut0   = 56|0x30000U, /**< LPIT2_LPIT_TRIG_OUT0 output assigned to XBAR3_IN56 input. */
    kXBAR3_InputLpit2LpitTrigOut1   = 57|0x30000U, /**< LPIT2_LPIT_TRIG_OUT1 output assigned to XBAR3_IN57 input. */
    kXBAR3_InputLpit2LpitTrigOut2   = 58|0x30000U, /**< LPIT2_LPIT_TRIG_OUT2 output assigned to XBAR3_IN58 input. */
    kXBAR3_InputLpit2LpitTrigOut3   = 59|0x30000U, /**< LPIT2_LPIT_TRIG_OUT3 output assigned to XBAR3_IN59 input. */
    kXBAR3_InputLpit3LpitTrigOut0   = 60|0x30000U, /**< LPIT3_LPIT_TRIG_OUT0 output assigned to XBAR3_IN60 input. */
    kXBAR3_InputLpit3LpitTrigOut1   = 61|0x30000U, /**< LPIT3_LPIT_TRIG_OUT1 output assigned to XBAR3_IN61 input. */
    kXBAR3_InputLpit3LpitTrigOut2   = 62|0x30000U, /**< LPIT3_LPIT_TRIG_OUT2 output assigned to XBAR3_IN62 input. */
    kXBAR3_InputLpit3LpitTrigOut3   = 63|0x30000U, /**< LPIT3_LPIT_TRIG_OUT3 output assigned to XBAR3_IN63 input. */
    kXBAR3_InputEdma2DmaTriggerOut0 = 64|0x30000U, /**< EDMA2_DMA_TRIGGER_OUT0 output assigned to XBAR3_IN64 input. */
    kXBAR3_InputEdma2DmaTriggerOut1 = 65|0x30000U, /**< EDMA2_DMA_TRIGGER_OUT1 output assigned to XBAR3_IN65 input. */
    kXBAR3_InputEdma2DmaTriggerOut2 = 66|0x30000U, /**< EDMA2_DMA_TRIGGER_OUT2 output assigned to XBAR3_IN66 input. */
    kXBAR3_InputEdma2DmaTriggerOut3 = 67|0x30000U, /**< EDMA2_DMA_TRIGGER_OUT3 output assigned to XBAR3_IN67 input. */
    kXBAR3_InputEdma2DmaTriggerOut4 = 68|0x30000U, /**< EDMA2_DMA_TRIGGER_OUT4 output assigned to XBAR3_IN68 input. */
    kXBAR3_InputEdma2DmaTriggerOut5 = 69|0x30000U, /**< EDMA2_DMA_TRIGGER_OUT5 output assigned to XBAR3_IN69 input. */
    kXBAR3_InputEdma2DmaTriggerOut6 = 70|0x30000U, /**< EDMA2_DMA_TRIGGER_OUT6 output assigned to XBAR3_IN70 input. */
    kXBAR3_InputEdma2DmaTriggerOut7 = 71|0x30000U, /**< EDMA2_DMA_TRIGGER_OUT7 output assigned to XBAR3_IN71 input. */
    kXBAR3_InputEdma1DmaTriggerOut0 = 72|0x30000U, /**< EDMA1_DMA_TRIGGER_OUT0 output assigned to XBAR3_IN72 input. */
    kXBAR3_InputEdma1DmaTriggerOut1 = 73|0x30000U, /**< EDMA1_DMA_TRIGGER_OUT1 output assigned to XBAR3_IN73 input. */
    kXBAR3_InputEdma1DmaTriggerOut2 = 74|0x30000U, /**< EDMA1_DMA_TRIGGER_OUT2 output assigned to XBAR3_IN74 input. */
    kXBAR3_InputEdma1DmaTriggerOut3 = 75|0x30000U, /**< EDMA1_DMA_TRIGGER_OUT3 output assigned to XBAR3_IN75 input. */
    kXBAR3_InputEdma1DmaTriggerOut4 = 76|0x30000U, /**< EDMA1_DMA_TRIGGER_OUT4 output assigned to XBAR3_IN76 input. */
    kXBAR3_InputEdma1DmaTriggerOut5 = 77|0x30000U, /**< EDMA1_DMA_TRIGGER_OUT5 output assigned to XBAR3_IN77 input. */
    kXBAR3_InputEdma1DmaTriggerOut6 = 78|0x30000U, /**< EDMA1_DMA_TRIGGER_OUT6 output assigned to XBAR3_IN78 input. */
    kXBAR3_InputEdma1DmaTriggerOut7 = 79|0x30000U, /**< EDMA1_DMA_TRIGGER_OUT7 output assigned to XBAR3_IN79 input. */
    kXBAR3_InputEdma3DmaTriggerOut0 = 80|0x30000U, /**< EDMA3_DMA_TRIGGER_OUT0 output assigned to XBAR3_IN80 input. */
    kXBAR3_InputEdma3DmaTriggerOut1 = 81|0x30000U, /**< EDMA3_DMA_TRIGGER_OUT1 output assigned to XBAR3_IN81 input. */
    kXBAR3_InputEdma3DmaTriggerOut2 = 82|0x30000U, /**< EDMA3_DMA_TRIGGER_OUT2 output assigned to XBAR3_IN82 input. */
    kXBAR3_InputEdma3DmaTriggerOut3 = 83|0x30000U, /**< EDMA3_DMA_TRIGGER_OUT3 output assigned to XBAR3_IN83 input. */
    kXBAR3_InputEdma3DmaTriggerOut4 = 84|0x30000U, /**< EDMA3_DMA_TRIGGER_OUT4 output assigned to XBAR3_IN84 input. */
    kXBAR3_InputEdma3DmaTriggerOut5 = 85|0x30000U, /**< EDMA3_DMA_TRIGGER_OUT5 output assigned to XBAR3_IN85 input. */
    kXBAR3_InputEdma3DmaTriggerOut6 = 86|0x30000U, /**< EDMA3_DMA_TRIGGER_OUT6 output assigned to XBAR3_IN86 input. */
    kXBAR3_InputEdma3DmaTriggerOut7 = 87|0x30000U, /**< EDMA3_DMA_TRIGGER_OUT7 output assigned to XBAR3_IN87 input. */
    kXBAR3_InputEdma4DmaTriggerOut0 = 88|0x30000U, /**< EDMA4_DMA_TRIGGER_OUT0 output assigned to XBAR3_IN88 input. */
    kXBAR3_InputEdma4DmaTriggerOut1 = 89|0x30000U, /**< EDMA4_DMA_TRIGGER_OUT1 output assigned to XBAR3_IN89 input. */
    kXBAR3_InputEdma4DmaTriggerOut2 = 90|0x30000U, /**< EDMA4_DMA_TRIGGER_OUT2 output assigned to XBAR3_IN90 input. */
    kXBAR3_InputEdma4DmaTriggerOut3 = 91|0x30000U, /**< EDMA4_DMA_TRIGGER_OUT3 output assigned to XBAR3_IN91 input. */
    kXBAR3_InputEdma4DmaTriggerOut4 = 92|0x30000U, /**< EDMA4_DMA_TRIGGER_OUT4 output assigned to XBAR3_IN92 input. */
    kXBAR3_InputEdma4DmaTriggerOut5 = 93|0x30000U, /**< EDMA4_DMA_TRIGGER_OUT5 output assigned to XBAR3_IN93 input. */
    kXBAR3_InputEdma4DmaTriggerOut6 = 94|0x30000U, /**< EDMA4_DMA_TRIGGER_OUT6 output assigned to XBAR3_IN94 input. */
    kXBAR3_InputEdma4DmaTriggerOut7 = 95|0x30000U, /**< EDMA4_DMA_TRIGGER_OUT7 output assigned to XBAR3_IN95 input. */
    kXBAR3_InputAdc1IpiIntEoc       = 96|0x30000U, /**< ADC1_IPI_INT_EOC output assigned to XBAR3_IN96 input. */
    kXBAR3_InputAdc1IpiIntWd        = 97|0x30000U, /**< ADC1_IPI_INT_WD output assigned to XBAR3_IN97 input. */
    kXBAR3_InputTpm1LptpmChTrigger0 = 98|0x30000U, /**< TPM1_LPTPM_CH_TRIGGER0 output assigned to XBAR3_IN98 input. */
    kXBAR3_InputTpm1LptpmChTrigger1 = 99|0x30000U, /**< TPM1_LPTPM_CH_TRIGGER1 output assigned to XBAR3_IN99 input. */
    kXBAR3_InputTpm1LptpmChTrigger2 = 100|0x30000U, /**< TPM1_LPTPM_CH_TRIGGER2 output assigned to XBAR3_IN100 input. */
    kXBAR3_InputTpm1LptpmChTrigger3 = 101|0x30000U, /**< TPM1_LPTPM_CH_TRIGGER3 output assigned to XBAR3_IN101 input. */
    kXBAR3_InputTpm1LptpmTrigger    = 102|0x30000U, /**< TPM1_LPTPM_TRIGGER output assigned to XBAR3_IN102 input. */
    kXBAR3_InputTpm2LptpmChTrigger0 = 103|0x30000U, /**< TPM2_LPTPM_CH_TRIGGER0 output assigned to XBAR3_IN103 input. */
    kXBAR3_InputTpm2LptpmChTrigger1 = 104|0x30000U, /**< TPM2_LPTPM_CH_TRIGGER1 output assigned to XBAR3_IN104 input. */
    kXBAR3_InputTpm2LptpmChTrigger2 = 105|0x30000U, /**< TPM2_LPTPM_CH_TRIGGER2 output assigned to XBAR3_IN105 input. */
    kXBAR3_InputTpm2LptpmChTrigger3 = 106|0x30000U, /**< TPM2_LPTPM_CH_TRIGGER3 output assigned to XBAR3_IN106 input. */
    kXBAR3_InputTpm2LptpmTrigger    = 107|0x30000U, /**< TPM2_LPTPM_TRIGGER output assigned to XBAR3_IN107 input. */
    kXBAR3_InputTpm3LptpmChTrigger0 = 108|0x30000U, /**< TPM3_LPTPM_CH_TRIGGER0 output assigned to XBAR3_IN108 input. */
    kXBAR3_InputTpm3LptpmChTrigger1 = 109|0x30000U, /**< TPM3_LPTPM_CH_TRIGGER1 output assigned to XBAR3_IN109 input. */
    kXBAR3_InputTpm3LptpmChTrigger2 = 110|0x30000U, /**< TPM3_LPTPM_CH_TRIGGER2 output assigned to XBAR3_IN110 input. */
    kXBAR3_InputTpm3LptpmChTrigger3 = 111|0x30000U, /**< TPM3_LPTPM_CH_TRIGGER3 output assigned to XBAR3_IN111 input. */
    kXBAR3_InputTpm3LptpmTrigger    = 112|0x30000U, /**< TPM3_LPTPM_TRIGGER output assigned to XBAR3_IN112 input. */
    kXBAR3_InputTpm4LptpmChTrigger0 = 113|0x30000U, /**< TPM4_LPTPM_CH_TRIGGER0 output assigned to XBAR3_IN113 input. */
    kXBAR3_InputTpm4LptpmChTrigger1 = 114|0x30000U, /**< TPM4_LPTPM_CH_TRIGGER1 output assigned to XBAR3_IN114 input. */
    kXBAR3_InputTpm4LptpmChTrigger2 = 115|0x30000U, /**< TPM4_LPTPM_CH_TRIGGER2 output assigned to XBAR3_IN115 input. */
    kXBAR3_InputTpm4LptpmChTrigger3 = 116|0x30000U, /**< TPM4_LPTPM_CH_TRIGGER3 output assigned to XBAR3_IN116 input. */
    kXBAR3_InputTpm4LptpmTrigger    = 117|0x30000U, /**< TPM4_LPTPM_TRIGGER output assigned to XBAR3_IN117 input. */
    kXBAR3_InputTpm5LptpmChTrigger0 = 118|0x30000U, /**< TPM5_LPTPM_CH_TRIGGER0 output assigned to XBAR3_IN118 input. */
    kXBAR3_InputTpm5LptpmChTrigger1 = 119|0x30000U, /**< TPM5_LPTPM_CH_TRIGGER1 output assigned to XBAR3_IN119 input. */
    kXBAR3_InputTpm5LptpmChTrigger2 = 120|0x30000U, /**< TPM5_LPTPM_CH_TRIGGER2 output assigned to XBAR3_IN120 input. */
    kXBAR3_InputTpm5LptpmChTrigger3 = 121|0x30000U, /**< TPM5_LPTPM_CH_TRIGGER3 output assigned to XBAR3_IN121 input. */
    kXBAR3_InputTpm5LptpmTrigger    = 122|0x30000U, /**< TPM5_LPTPM_TRIGGER output assigned to XBAR3_IN122 input. */
    kXBAR3_InputTpm6LptpmChTrigger0 = 123|0x30000U, /**< TPM6_LPTPM_CH_TRIGGER0 output assigned to XBAR3_IN123 input. */
    kXBAR3_InputTpm6LptpmChTrigger1 = 124|0x30000U, /**< TPM6_LPTPM_CH_TRIGGER1 output assigned to XBAR3_IN124 input. */
    kXBAR3_InputTpm6LptpmChTrigger2 = 125|0x30000U, /**< TPM6_LPTPM_CH_TRIGGER2 output assigned to XBAR3_IN125 input. */
    kXBAR3_InputTpm6LptpmChTrigger3 = 126|0x30000U, /**< TPM6_LPTPM_CH_TRIGGER3 output assigned to XBAR3_IN126 input. */
    kXBAR3_InputTpm6LptpmTrigger    = 127|0x30000U, /**< TPM6_LPTPM_TRIGGER output assigned to XBAR3_IN127 input. */
    kXBAR3_InputLptmr1LptimerTriggerDelay = 128|0x30000U, /**< LPTMR1_LPTIMER_TRIGGER_DELAY output assigned to XBAR3_IN128 input. */
    kXBAR3_InputLptmr2LptimerTriggerDelay = 129|0x30000U, /**< LPTMR2_LPTIMER_TRIGGER_DELAY output assigned to XBAR3_IN129 input. */
    kXBAR3_InputLogicLow2           = 130|0x30000U, /**< LOGIC_LOW2 output assigned to XBAR3_IN130 input. */
    kXBAR3_InputNetcTmr11588Pp1     = 131|0x30000U, /**< NETC_TMR1_1588_PP1 output assigned to XBAR3_IN131 input. */
    kXBAR3_InputNetcTmr11588Pp2     = 132|0x30000U, /**< NETC_TMR1_1588_PP2 output assigned to XBAR3_IN132 input. */
    kXBAR3_InputNetcTmr11588Pp3     = 133|0x30000U, /**< NETC_TMR1_1588_PP3 output assigned to XBAR3_IN133 input. */
    kXBAR3_InputNetcTmr11588Alarm1  = 134|0x30000U, /**< NETC_TMR1_1588_ALARM1 output assigned to XBAR3_IN134 input. */
    kXBAR3_InputNetcTmr11588Alarm2  = 135|0x30000U, /**< NETC_TMR1_1588_ALARM2 output assigned to XBAR3_IN135 input. */
    kXBAR3_InputNetcTmr21588Pp1     = 136|0x30000U, /**< NETC_TMR2_1588_PP1 output assigned to XBAR3_IN136 input. */
    kXBAR3_InputNetcTmr21588Pp2     = 137|0x30000U, /**< NETC_TMR2_1588_PP2 output assigned to XBAR3_IN137 input. */
    kXBAR3_InputNetcTmr21588Pp3     = 138|0x30000U, /**< NETC_TMR2_1588_PP3 output assigned to XBAR3_IN138 input. */
    kXBAR3_InputNetcTmr21588Alarm1  = 139|0x30000U, /**< NETC_TMR2_1588_ALARM1 output assigned to XBAR3_IN139 input. */
    kXBAR3_InputNetcTmr21588Alarm2  = 140|0x30000U, /**< NETC_TMR2_1588_ALARM2 output assigned to XBAR3_IN140 input. */
    kXBAR3_InputNetcTmr31588Pp1     = 141|0x30000U, /**< NETC_TMR3_1588_PP1 output assigned to XBAR3_IN141 input. */
    kXBAR3_InputNetcTmr31588Pp2     = 142|0x30000U, /**< NETC_TMR3_1588_PP2 output assigned to XBAR3_IN142 input. */
    kXBAR3_InputNetcTmr31588Pp3     = 143|0x30000U, /**< NETC_TMR3_1588_PP3 output assigned to XBAR3_IN143 input. */
    kXBAR3_InputNetcTmr31588Alarm1  = 144|0x30000U, /**< NETC_TMR3_1588_ALARM1 output assigned to XBAR3_IN144 input. */
    kXBAR3_InputNetcTmr31588Alarm2  = 145|0x30000U, /**< NETC_TMR3_1588_ALARM2 output assigned to XBAR3_IN145 input. */
    kXBAR3_InputSincFilterGlue1IppDoBreak0 = 146|0x30000U, /**< SINC_FILTER_GLUE1_IPP_DO_BREAK0 output assigned to XBAR3_IN146 input. */
    kXBAR3_InputSincFilterGlue1IppDoBreak1 = 147|0x30000U, /**< SINC_FILTER_GLUE1_IPP_DO_BREAK1 output assigned to XBAR3_IN147 input. */
    kXBAR3_InputSincFilterGlue1IppDoBreak2 = 148|0x30000U, /**< SINC_FILTER_GLUE1_IPP_DO_BREAK2 output assigned to XBAR3_IN148 input. */
    kXBAR3_InputSincFilterGlue1IppDoBreak3 = 149|0x30000U, /**< SINC_FILTER_GLUE1_IPP_DO_BREAK3 output assigned to XBAR3_IN149 input. */
    kXBAR3_InputSincFilterGlue2IppDoBreak0 = 150|0x30000U, /**< SINC_FILTER_GLUE2_IPP_DO_BREAK0 output assigned to XBAR3_IN150 input. */
    kXBAR3_InputSincFilterGlue2IppDoBreak1 = 151|0x30000U, /**< SINC_FILTER_GLUE2_IPP_DO_BREAK1 output assigned to XBAR3_IN151 input. */
    kXBAR3_InputSincFilterGlue2IppDoBreak2 = 152|0x30000U, /**< SINC_FILTER_GLUE2_IPP_DO_BREAK2 output assigned to XBAR3_IN152 input. */
    kXBAR3_InputSincFilterGlue2IppDoBreak3 = 153|0x30000U, /**< SINC_FILTER_GLUE2_IPP_DO_BREAK3 output assigned to XBAR3_IN153 input. */
    kXBAR3_InputSincFilterGlue3IppDoBreak0 = 154|0x30000U, /**< SINC_FILTER_GLUE3_IPP_DO_BREAK0 output assigned to XBAR3_IN154 input. */
    kXBAR3_InputSincFilterGlue3IppDoBreak1 = 155|0x30000U, /**< SINC_FILTER_GLUE3_IPP_DO_BREAK1 output assigned to XBAR3_IN155 input. */
    kXBAR3_InputSincFilterGlue3IppDoBreak2 = 156|0x30000U, /**< SINC_FILTER_GLUE3_IPP_DO_BREAK2 output assigned to XBAR3_IN156 input. */
    kXBAR3_InputSincFilterGlue3IppDoBreak3 = 157|0x30000U, /**< SINC_FILTER_GLUE3_IPP_DO_BREAK3 output assigned to XBAR3_IN157 input. */
    kXBAR3_InputSincFilterGlue4IppDoBreak0 = 158|0x30000U, /**< SINC_FILTER_GLUE4_IPP_DO_BREAK0 output assigned to XBAR3_IN158 input. */
    kXBAR3_InputSincFilterGlue4IppDoBreak1 = 159|0x30000U, /**< SINC_FILTER_GLUE4_IPP_DO_BREAK1 output assigned to XBAR3_IN159 input. */
    kXBAR3_InputSincFilterGlue4IppDoBreak2 = 160|0x30000U, /**< SINC_FILTER_GLUE4_IPP_DO_BREAK2 output assigned to XBAR3_IN160 input. */
    kXBAR3_InputSincFilterGlue4IppDoBreak3 = 161|0x30000U, /**< SINC_FILTER_GLUE4_IPP_DO_BREAK3 output assigned to XBAR3_IN161 input. */
    kXBAR3_InputSinc2PulseTrg0      = 162|0x30000U, /**< SINC2_PULSE_TRG0 output assigned to XBAR3_IN162 input. */
    kXBAR3_InputSinc2PulseTrg1      = 163|0x30000U, /**< SINC2_PULSE_TRG1 output assigned to XBAR3_IN163 input. */
    kXBAR3_InputSinc2PulseTrg2      = 164|0x30000U, /**< SINC2_PULSE_TRG2 output assigned to XBAR3_IN164 input. */
    kXBAR3_InputSinc2PulseTrg3      = 165|0x30000U, /**< SINC2_PULSE_TRG3 output assigned to XBAR3_IN165 input. */
    kXBAR3_InputSinc4PulseTrg0      = 166|0x30000U, /**< SINC4_PULSE_TRG0 output assigned to XBAR3_IN166 input. */
    kXBAR3_InputSinc4PulseTrg1      = 167|0x30000U, /**< SINC4_PULSE_TRG1 output assigned to XBAR3_IN167 input. */
    kXBAR3_InputSinc4PulseTrg2      = 168|0x30000U, /**< SINC4_PULSE_TRG2 output assigned to XBAR3_IN168 input. */
    kXBAR3_InputSinc4PulseTrg3      = 169|0x30000U, /**< SINC4_PULSE_TRG3 output assigned to XBAR3_IN169 input. */
    kXBAR3_InputEcatSyncOut0        = 170|0x30000U, /**< ECAT_SYNC_OUT0 output assigned to XBAR3_IN170 input. */
    kXBAR3_InputEcatSyncOut1        = 171|0x30000U, /**< ECAT_SYNC_OUT1 output assigned to XBAR3_IN171 input. */
    kXBAR3_InputFccuVfccuReactionsOut11 = 172|0x30000U, /**< FCCU_VFCCU_REACTIONS_OUT11 output assigned to XBAR3_IN172 input. */
    kXBAR3_InputGpt1IppDoCmpout1    = 173|0x30000U, /**< GPT1_IPP_DO_CMPOUT1 output assigned to XBAR3_IN173 input. */
    kXBAR3_InputGpt1IppDoCmpout2    = 174|0x30000U, /**< GPT1_IPP_DO_CMPOUT2 output assigned to XBAR3_IN174 input. */
    kXBAR3_InputGpt1IppDoCmpout3    = 175|0x30000U, /**< GPT1_IPP_DO_CMPOUT3 output assigned to XBAR3_IN175 input. */
    kXBAR3_InputGpt2IppDoCmpout1    = 176|0x30000U, /**< GPT2_IPP_DO_CMPOUT1 output assigned to XBAR3_IN176 input. */
    kXBAR3_InputGpt2IppDoCmpout2    = 177|0x30000U, /**< GPT2_IPP_DO_CMPOUT2 output assigned to XBAR3_IN177 input. */
    kXBAR3_InputGpt2IppDoCmpout3    = 178|0x30000U, /**< GPT2_IPP_DO_CMPOUT3 output assigned to XBAR3_IN178 input. */
    kXBAR3_InputGpt3IppDoCmpout1    = 179|0x30000U, /**< GPT3_IPP_DO_CMPOUT1 output assigned to XBAR3_IN179 input. */
    kXBAR3_InputGpt3IppDoCmpout2    = 180|0x30000U, /**< GPT3_IPP_DO_CMPOUT2 output assigned to XBAR3_IN180 input. */
    kXBAR3_InputGpt3IppDoCmpout3    = 181|0x30000U, /**< GPT3_IPP_DO_CMPOUT3 output assigned to XBAR3_IN181 input. */
    kXBAR3_InputGpt4IppDoCmpout1    = 182|0x30000U, /**< GPT4_IPP_DO_CMPOUT1 output assigned to XBAR3_IN182 input. */
    kXBAR3_InputGpt4IppDoCmpout2    = 183|0x30000U, /**< GPT4_IPP_DO_CMPOUT2 output assigned to XBAR3_IN183 input. */
    kXBAR3_InputGpt4IppDoCmpout3    = 184|0x30000U, /**< GPT4_IPP_DO_CMPOUT3 output assigned to XBAR3_IN184 input. */
    kXBAR3_InputFlexio1FlexioTriggerOut0 = 185|0x30000U, /**< FLEXIO1_FLEXIO_TRIGGER_OUT0 output assigned to XBAR3_IN185 input. */
    kXBAR3_InputFlexio2FlexioTriggerOut0 = 186|0x30000U, /**< FLEXIO2_FLEXIO_TRIGGER_OUT0 output assigned to XBAR3_IN186 input. */
    kXBAR3_InputFlexio3FlexioTriggerOut0 = 187|0x30000U, /**< FLEXIO3_FLEXIO_TRIGGER_OUT0 output assigned to XBAR3_IN187 input. */
    kXBAR3_InputFlexio4FlexioTriggerOut0 = 188|0x30000U, /**< FLEXIO4_FLEXIO_TRIGGER_OUT0 output assigned to XBAR3_IN188 input. */
    kXBAR3_InputGpio1IpiIntRgpio0   = 189|0x30000U, /**< GPIO1_IPI_INT_RGPIO0 output assigned to XBAR3_IN189 input. */
    kXBAR3_InputGpio2IpiIntRgpio0   = 190|0x30000U, /**< GPIO2_IPI_INT_RGPIO0 output assigned to XBAR3_IN190 input. */
    kXBAR3_InputGpio3IpiIntRgpio0   = 191|0x30000U, /**< GPIO3_IPI_INT_RGPIO0 output assigned to XBAR3_IN191 input. */
    kXBAR3_InputGpio4IpiIntRgpio0   = 192|0x30000U, /**< GPIO4_IPI_INT_RGPIO0 output assigned to XBAR3_IN192 input. */
    kXBAR3_InputGpio5IpiIntRgpio0   = 193|0x30000U, /**< GPIO5_IPI_INT_RGPIO0 output assigned to XBAR3_IN193 input. */
    kXBAR3_InputGpio6IpiIntRgpio0   = 194|0x30000U, /**< GPIO6_IPI_INT_RGPIO0 output assigned to XBAR3_IN194 input. */
    kXBAR3_InputGpio7IpiIntRgpio0   = 195|0x30000U, /**< GPIO7_IPI_INT_RGPIO0 output assigned to XBAR3_IN195 input. */
    kXBAR3_InputCm33Txev            = 196|0x30000U, /**< CM33_TXEV output assigned to XBAR3_IN196 input. */
    kXBAR3_InputCm33SyncTxev        = 197|0x30000U, /**< CM33_SYNC_TXEV output assigned to XBAR3_IN197 input. */
    kXBAR3_InputEndat21SiN          = 198|0x30000U, /**< ENDAT2_1_SI_N output assigned to XBAR3_IN198 input. */
    kXBAR3_InputEndat21TimerN       = 199|0x30000U, /**< ENDAT2_1_TIMER_N output assigned to XBAR3_IN199 input. */
    kXBAR3_InputEndat22SiN          = 200|0x30000U, /**< ENDAT2_2_SI_N output assigned to XBAR3_IN200 input. */
    kXBAR3_InputEndat22TimerN       = 201|0x30000U, /**< ENDAT2_2_TIMER_N output assigned to XBAR3_IN201 input. */
    kXBAR3_InputBissEot             = 202|0x30000U, /**< BISS_EOT output assigned to XBAR3_IN202 input. */
    kXBAR3_InputEnc2PosMatch0       = 203|0x30000U, /**< ENC2_POS_MATCH0 output assigned to XBAR3_IN203 input. */
    kXBAR3_InputEnc2PosMatch1       = 204|0x30000U, /**< ENC2_POS_MATCH1 output assigned to XBAR3_IN204 input. */
    kXBAR3_InputEnc2PosMatch2       = 205|0x30000U, /**< ENC2_POS_MATCH2 output assigned to XBAR3_IN205 input. */
    kXBAR3_InputEnc2PosMatch3       = 206|0x30000U, /**< ENC2_POS_MATCH3 output assigned to XBAR3_IN206 input. */
    kXBAR3_InputEnc2CompFlg0        = 207|0x30000U, /**< ENC2_COMP_FLG0 output assigned to XBAR3_IN207 input. */
    kXBAR3_InputEnc2CompFlg1        = 208|0x30000U, /**< ENC2_COMP_FLG1 output assigned to XBAR3_IN208 input. */
    kXBAR3_InputEnc2CompFlg2        = 209|0x30000U, /**< ENC2_COMP_FLG2 output assigned to XBAR3_IN209 input. */
    kXBAR3_InputEnc2CompFlg3        = 210|0x30000U, /**< ENC2_COMP_FLG3 output assigned to XBAR3_IN210 input. */
    kXBAR3_InputEnc2CntDn           = 211|0x30000U, /**< ENC2_CNT_DN output assigned to XBAR3_IN211 input. */
    kXBAR3_InputEnc2CntUp           = 212|0x30000U, /**< ENC2_CNT_UP output assigned to XBAR3_IN212 input. */
    kXBAR3_InputEnc2Dir             = 213|0x30000U, /**< ENC2_DIR output assigned to XBAR3_IN213 input. */
    kXBAR3_InputEnc4PosMatch0       = 214|0x30000U, /**< ENC4_POS_MATCH0 output assigned to XBAR3_IN214 input. */
    kXBAR3_InputEnc4PosMatch1       = 215|0x30000U, /**< ENC4_POS_MATCH1 output assigned to XBAR3_IN215 input. */
    kXBAR3_InputEnc4PosMatch2       = 216|0x30000U, /**< ENC4_POS_MATCH2 output assigned to XBAR3_IN216 input. */
    kXBAR3_InputEnc4PosMatch3       = 217|0x30000U, /**< ENC4_POS_MATCH3 output assigned to XBAR3_IN217 input. */
    kXBAR3_InputEnc4CompFlg0        = 218|0x30000U, /**< ENC4_COMP_FLG0 output assigned to XBAR3_IN218 input. */
    kXBAR3_InputEnc4CompFlg1        = 219|0x30000U, /**< ENC4_COMP_FLG1 output assigned to XBAR3_IN219 input. */
    kXBAR3_InputEnc4CompFlg2        = 220|0x30000U, /**< ENC4_COMP_FLG2 output assigned to XBAR3_IN220 input. */
    kXBAR3_InputEnc4CompFlg3        = 221|0x30000U, /**< ENC4_COMP_FLG3 output assigned to XBAR3_IN221 input. */
    kXBAR3_InputEnc4CntDn           = 222|0x30000U, /**< ENC4_CNT_DN output assigned to XBAR3_IN222 input. */
    kXBAR3_InputEnc4CntUp           = 223|0x30000U, /**< ENC4_CNT_UP output assigned to XBAR3_IN223 input. */
    kXBAR3_InputEnc4Dir             = 224|0x30000U, /**< ENC4_DIR output assigned to XBAR3_IN224 input. */
    kXBAR3_InputHiperface1FastPosRcvdEvt  = 225|0x30000U, /**< HIPERFACE1_FAST_POS_RCVD_EVT  output assigned to XBAR3_IN225 input. */
    kXBAR3_InputHiperface2FastPosRcvdEvt  = 226|0x30000U, /**< HIPERFACE2_FAST_POS_RCVD_EVT  output assigned to XBAR3_IN226 input. */
} xbar_input_signal_t;
#endif /* XBAR_INPUT_SIGNAL_T_ */

#if !defined(XBAR_OUTPUT_SIGNAL_T_)
#define XBAR_OUTPUT_SIGNAL_T_
typedef enum _xbar_output_signal
{
    kXBAR1_OutputEdma4IpdReq76      = 0|0x10000U,  /**< XBAR1_OUT0 output assigned to EDMA4_IPD_REQ76 */
    kXBAR1_OutputEdma4IpdReq77      = 1|0x10000U,  /**< XBAR1_OUT1 output assigned to EDMA4_IPD_REQ77 */
    kXBAR1_OutputEdma4IpdReq78      = 2|0x10000U,  /**< XBAR1_OUT2 output assigned to EDMA4_IPD_REQ78 */
    kXBAR1_OutputEdma4IpdReq79      = 3|0x10000U,  /**< XBAR1_OUT3 output assigned to EDMA4_IPD_REQ79 */
    kXBAR1_OutputIomuxXbarOut04     = 4|0x10000U,  /**< XBAR1_OUT4 output assigned to IOMUX_XBAR_OUT04 */
    kXBAR1_OutputIomuxXbarOut05     = 5|0x10000U,  /**< XBAR1_OUT5 output assigned to IOMUX_XBAR_OUT05 */
    kXBAR1_OutputIomuxXbarOut06     = 6|0x10000U,  /**< XBAR1_OUT6 output assigned to IOMUX_XBAR_OUT06 */
    kXBAR1_OutputIomuxXbarOut07     = 7|0x10000U,  /**< XBAR1_OUT7 output assigned to IOMUX_XBAR_OUT07 */
    kXBAR1_OutputIomuxXbarOut08     = 8|0x10000U,  /**< XBAR1_OUT8 output assigned to IOMUX_XBAR_OUT08 */
    kXBAR1_OutputIomuxXbarOut09     = 9|0x10000U,  /**< XBAR1_OUT9 output assigned to IOMUX_XBAR_OUT09 */
    kXBAR1_OutputIomuxXbarOut10     = 10|0x10000U, /**< XBAR1_OUT10 output assigned to IOMUX_XBAR_OUT10 */
    kXBAR1_OutputIomuxXbarOut11     = 11|0x10000U, /**< XBAR1_OUT11 output assigned to IOMUX_XBAR_OUT11 */
    kXBAR1_OutputIomuxXbarOut12     = 12|0x10000U, /**< XBAR1_OUT12 output assigned to IOMUX_XBAR_OUT12 */
    kXBAR1_OutputIomuxXbarOut13     = 13|0x10000U, /**< XBAR1_OUT13 output assigned to IOMUX_XBAR_OUT13 */
    kXBAR1_OutputIomuxXbarOut14     = 14|0x10000U, /**< XBAR1_OUT14 output assigned to IOMUX_XBAR_OUT14 */
    kXBAR1_OutputIomuxXbarOut15     = 15|0x10000U, /**< XBAR1_OUT15 output assigned to IOMUX_XBAR_OUT15 */
    kXBAR1_OutputIomuxXbarOut16     = 16|0x10000U, /**< XBAR1_OUT16 output assigned to IOMUX_XBAR_OUT16 */
    kXBAR1_OutputIomuxXbarOut17     = 17|0x10000U, /**< XBAR1_OUT17 output assigned to IOMUX_XBAR_OUT17 */
    kXBAR1_OutputIomuxXbarOut18     = 18|0x10000U, /**< XBAR1_OUT18 output assigned to IOMUX_XBAR_OUT18 */
    kXBAR1_OutputIomuxXbarOut19     = 19|0x10000U, /**< XBAR1_OUT19 output assigned to IOMUX_XBAR_OUT19 */
    kXBAR1_OutputIomuxXbarOut20     = 20|0x10000U, /**< XBAR1_OUT20 output assigned to IOMUX_XBAR_OUT20 */
    kXBAR1_OutputIomuxXbarOut21     = 21|0x10000U, /**< XBAR1_OUT21 output assigned to IOMUX_XBAR_OUT21 */
    kXBAR1_OutputIomuxXbarOut22     = 22|0x10000U, /**< XBAR1_OUT22 output assigned to IOMUX_XBAR_OUT22 */
    kXBAR1_OutputIomuxXbarOut23     = 23|0x10000U, /**< XBAR1_OUT23 output assigned to IOMUX_XBAR_OUT23 */
    kXBAR1_OutputIomuxXbarOut24     = 24|0x10000U, /**< XBAR1_OUT24 output assigned to IOMUX_XBAR_OUT24 */
    kXBAR1_OutputIomuxXbarOut25     = 25|0x10000U, /**< XBAR1_OUT25 output assigned to IOMUX_XBAR_OUT25 */
    kXBAR1_OutputIomuxXbarOut26     = 26|0x10000U, /**< XBAR1_OUT26 output assigned to IOMUX_XBAR_OUT26 */
    kXBAR1_OutputIomuxXbarOut27     = 27|0x10000U, /**< XBAR1_OUT27 output assigned to IOMUX_XBAR_OUT27 */
    kXBAR1_OutputIomuxXbarOut28     = 28|0x10000U, /**< XBAR1_OUT28 output assigned to IOMUX_XBAR_OUT28 */
    kXBAR1_OutputIomuxXbarOut29     = 29|0x10000U, /**< XBAR1_OUT29 output assigned to IOMUX_XBAR_OUT29 */
    kXBAR1_OutputIomuxXbarOut30     = 30|0x10000U, /**< XBAR1_OUT30 output assigned to IOMUX_XBAR_OUT30 */
    kXBAR1_OutputIomuxXbarOut31     = 31|0x10000U, /**< XBAR1_OUT31 output assigned to IOMUX_XBAR_OUT31 */
    kXBAR1_OutputIomuxXbarOut32     = 32|0x10000U, /**< XBAR1_OUT32 output assigned to IOMUX_XBAR_OUT32 */
    kXBAR1_OutputIomuxXbarOut33     = 33|0x10000U, /**< XBAR1_OUT33 output assigned to IOMUX_XBAR_OUT33 */
    kXBAR1_OutputIomuxXbarOut34     = 34|0x10000U, /**< XBAR1_OUT34 output assigned to IOMUX_XBAR_OUT34 */
    kXBAR1_OutputIomuxXbarOut35     = 35|0x10000U, /**< XBAR1_OUT35 output assigned to IOMUX_XBAR_OUT35 */
    kXBAR1_OutputIomuxXbarOut36     = 36|0x10000U, /**< XBAR1_OUT36 output assigned to IOMUX_XBAR_OUT36 */
    kXBAR1_OutputIomuxXbarOut37     = 37|0x10000U, /**< XBAR1_OUT37 output assigned to IOMUX_XBAR_OUT37 */
    kXBAR1_OutputIomuxXbarOut38     = 38|0x10000U, /**< XBAR1_OUT38 output assigned to IOMUX_XBAR_OUT38 */
    kXBAR1_OutputIomuxXbarOut39     = 39|0x10000U, /**< XBAR1_OUT39 output assigned to IOMUX_XBAR_OUT39 */
    kXBAR1_OutputIomuxXbarOut40     = 40|0x10000U, /**< XBAR1_OUT40 output assigned to IOMUX_XBAR_OUT40 */
    kXBAR1_OutputTriggerSyncAsyncIn0 = 41|0x10000U, /**< XBAR1_OUT41 output assigned to TRIGGER_SYNC_ASYNC_IN0 */
    kXBAR1_OutputTriggerSyncAsyncIn1 = 42|0x10000U, /**< XBAR1_OUT42 output assigned to TRIGGER_SYNC_ASYNC_IN1 */
    kXBAR1_OutputTriggerSyncAsyncIn2 = 43|0x10000U, /**< XBAR1_OUT43 output assigned to TRIGGER_SYNC_ASYNC_IN2 */
    kXBAR1_OutputTriggerSyncAsyncIn3 = 44|0x10000U, /**< XBAR1_OUT44 output assigned to TRIGGER_SYNC_ASYNC_IN3 */
    kXBAR1_OutputTriggerSyncAsyncIn4 = 45|0x10000U, /**< XBAR1_OUT45 output assigned to TRIGGER_SYNC_ASYNC_IN4 */
    kXBAR1_OutputTriggerSyncAsyncIn5 = 46|0x10000U, /**< XBAR1_OUT46 output assigned to TRIGGER_SYNC_ASYNC_IN5 */
    kXBAR1_OutputTriggerSyncAsyncIn6 = 47|0x10000U, /**< XBAR1_OUT47 output assigned to TRIGGER_SYNC_ASYNC_IN6 */
    kXBAR1_OutputTriggerSyncAsyncIn7 = 48|0x10000U, /**< XBAR1_OUT48 output assigned to TRIGGER_SYNC_ASYNC_IN7 */
    kXBAR1_OutputFlexpwm1Exta0      = 49|0x10000U, /**< XBAR1_OUT49 output assigned to FLEXPWM1_EXTA0 */
    kXBAR1_OutputFlexpwm1Exta1      = 50|0x10000U, /**< XBAR1_OUT50 output assigned to FLEXPWM1_EXTA1 */
    kXBAR1_OutputFlexpwm1Exta2      = 51|0x10000U, /**< XBAR1_OUT51 output assigned to FLEXPWM1_EXTA2 */
    kXBAR1_OutputFlexpwm1Exta3      = 52|0x10000U, /**< XBAR1_OUT52 output assigned to FLEXPWM1_EXTA3 */
    kXBAR1_OutputFlexpwm1ExtSync0   = 53|0x10000U, /**< XBAR1_OUT53 output assigned to FLEXPWM1_EXT_SYNC0 */
    kXBAR1_OutputFlexpwm1ExtSync1   = 54|0x10000U, /**< XBAR1_OUT54 output assigned to FLEXPWM1_EXT_SYNC1 */
    kXBAR1_OutputFlexpwm1ExtSync2   = 55|0x10000U, /**< XBAR1_OUT55 output assigned to FLEXPWM1_EXT_SYNC2 */
    kXBAR1_OutputFlexpwm1ExtSync3   = 56|0x10000U, /**< XBAR1_OUT56 output assigned to FLEXPWM1_EXT_SYNC3 */
    kXBAR1_OutputFlexpwm1ExtClk     = 57|0x10000U, /**< XBAR1_OUT57 output assigned to FLEXPWM1_EXT_CLK */
    kXBAR1_OutputFlexpwm1IppIndFault0 = 58|0x10000U, /**< XBAR1_OUT58 output assigned to FLEXPWM1_IPP_IND_FAULT0 */
    kXBAR1_OutputFlexpwm1IppIndFault1 = 59|0x10000U, /**< XBAR1_OUT59 output assigned to FLEXPWM1_IPP_IND_FAULT1 */
    kXBAR1_OutputFlexpwm1IppIndFault2 = 60|0x10000U, /**< XBAR1_OUT60 output assigned to FLEXPWM1_IPP_IND_FAULT2 */
    kXBAR1_OutputFlexpwm1IppIndFault3 = 61|0x10000U, /**< XBAR1_OUT61 output assigned to FLEXPWM1_IPP_IND_FAULT3 */
    kXBAR1_OutputFlexpwm1ExtForce   = 62|0x10000U, /**< XBAR1_OUT62 output assigned to FLEXPWM1_EXT_FORCE */
    kXBAR1_OutputFlexpwm2Exta0      = 63|0x10000U, /**< XBAR1_OUT63 output assigned to FLEXPWM2_EXTA0 */
    kXBAR1_OutputFlexpwm2Exta1      = 64|0x10000U, /**< XBAR1_OUT64 output assigned to FLEXPWM2_EXTA1 */
    kXBAR1_OutputFlexpwm2Exta2      = 65|0x10000U, /**< XBAR1_OUT65 output assigned to FLEXPWM2_EXTA2 */
    kXBAR1_OutputFlexpwm2Exta3      = 66|0x10000U, /**< XBAR1_OUT66 output assigned to FLEXPWM2_EXTA3 */
    kXBAR1_OutputFlexpwm2ExtSync0   = 67|0x10000U, /**< XBAR1_OUT67 output assigned to FLEXPWM2_EXT_SYNC0 */
    kXBAR1_OutputFlexpwm2ExtSync1   = 68|0x10000U, /**< XBAR1_OUT68 output assigned to FLEXPWM2_EXT_SYNC1 */
    kXBAR1_OutputFlexpwm2ExtSync2   = 69|0x10000U, /**< XBAR1_OUT69 output assigned to FLEXPWM2_EXT_SYNC2 */
    kXBAR1_OutputFlexpwm2ExtSync3   = 70|0x10000U, /**< XBAR1_OUT70 output assigned to FLEXPWM2_EXT_SYNC3 */
    kXBAR1_OutputFlexpwm2ExtClk     = 71|0x10000U, /**< XBAR1_OUT71 output assigned to FLEXPWM2_EXT_CLK */
    kXBAR1_OutputFlexpwm2IppIndFault0 = 72|0x10000U, /**< XBAR1_OUT72 output assigned to FLEXPWM2_IPP_IND_FAULT0 */
    kXBAR1_OutputFlexpwm2IppIndFault1 = 73|0x10000U, /**< XBAR1_OUT73 output assigned to FLEXPWM2_IPP_IND_FAULT1 */
    kXBAR1_OutputFlexpwm2ExtForce   = 74|0x10000U, /**< XBAR1_OUT74 output assigned to FLEXPWM2_EXT_FORCE */
    kXBAR1_OutputFlexpwm3Exta0      = 75|0x10000U, /**< XBAR1_OUT75 output assigned to FLEXPWM3_EXTA0 */
    kXBAR1_OutputFlexpwm3Exta1      = 76|0x10000U, /**< XBAR1_OUT76 output assigned to FLEXPWM3_EXTA1 */
    kXBAR1_OutputFlexpwm3Exta2      = 77|0x10000U, /**< XBAR1_OUT77 output assigned to FLEXPWM3_EXTA2 */
    kXBAR1_OutputFlexpwm3Exta3      = 78|0x10000U, /**< XBAR1_OUT78 output assigned to FLEXPWM3_EXTA3 */
    kXBAR1_OutputFlexpwm3ExtClk     = 79|0x10000U, /**< XBAR1_OUT79 output assigned to FLEXPWM3_EXT_CLK */
    kXBAR1_OutputFlexpwm3ExtSync0   = 80|0x10000U, /**< XBAR1_OUT80 output assigned to FLEXPWM3_EXT_SYNC0 */
    kXBAR1_OutputFlexpwm3ExtSync1   = 81|0x10000U, /**< XBAR1_OUT81 output assigned to FLEXPWM3_EXT_SYNC1 */
    kXBAR1_OutputFlexpwm3ExtSync2   = 82|0x10000U, /**< XBAR1_OUT82 output assigned to FLEXPWM3_EXT_SYNC2 */
    kXBAR1_OutputFlexpwm3ExtSync3   = 83|0x10000U, /**< XBAR1_OUT83 output assigned to FLEXPWM3_EXT_SYNC3 */
    kXBAR1_OutputFlexpwm3IppIndFault0 = 84|0x10000U, /**< XBAR1_OUT84 output assigned to FLEXPWM3_IPP_IND_FAULT0 */
    kXBAR1_OutputFlexpwm3IppIndFault1 = 85|0x10000U, /**< XBAR1_OUT85 output assigned to FLEXPWM3_IPP_IND_FAULT1 */
    kXBAR1_OutputFlexpwm3ExtForce   = 86|0x10000U, /**< XBAR1_OUT86 output assigned to FLEXPWM3_EXT_FORCE */
    kXBAR1_OutputFlexpwm4ExtSync0   = 87|0x10000U, /**< XBAR1_OUT87 output assigned to FLEXPWM4_EXT_SYNC0 */
    kXBAR1_OutputFlexpwm4ExtSync1   = 88|0x10000U, /**< XBAR1_OUT88 output assigned to FLEXPWM4_EXT_SYNC1 */
    kXBAR1_OutputFlexpwm4ExtSync2   = 89|0x10000U, /**< XBAR1_OUT89 output assigned to FLEXPWM4_EXT_SYNC2 */
    kXBAR1_OutputFlexpwm4ExtSync3   = 90|0x10000U, /**< XBAR1_OUT90 output assigned to FLEXPWM4_EXT_SYNC3 */
    kXBAR1_OutputFlexpwm4IppIndFault0 = 91|0x10000U, /**< XBAR1_OUT91 output assigned to FLEXPWM4_IPP_IND_FAULT0 */
    kXBAR1_OutputFlexpwm4IppIndFault1 = 92|0x10000U, /**< XBAR1_OUT92 output assigned to FLEXPWM4_IPP_IND_FAULT1 */
    kXBAR1_OutputFlexpwm4ExtForce   = 93|0x10000U, /**< XBAR1_OUT93 output assigned to FLEXPWM4_EXT_FORCE */
    kXBAR1_OutputEnc1PhaseAInput    = 94|0x10000U, /**< XBAR1_OUT94 output assigned to ENC1_PHASE_A_INPUT */
    kXBAR1_OutputEnc1PhaseBInput    = 95|0x10000U, /**< XBAR1_OUT95 output assigned to ENC1_PHASE_B_INPUT */
    kXBAR1_OutputEnc1Index          = 96|0x10000U, /**< XBAR1_OUT96 output assigned to ENC1_INDEX */
    kXBAR1_OutputEnc1Home           = 97|0x10000U, /**< XBAR1_OUT97 output assigned to ENC1_HOME */
    kXBAR1_OutputEnc1Trigger        = 98|0x10000U, /**< XBAR1_OUT98 output assigned to ENC1_TRIGGER */
    kXBAR1_OutputEnc2PhaseAInput    = 99|0x10000U, /**< XBAR1_OUT99 output assigned to ENC2_PHASE_A_INPUT */
    kXBAR1_OutputEnc2PhaseBInput    = 100|0x10000U, /**< XBAR1_OUT100 output assigned to ENC2_PHASE_B_INPUT */
    kXBAR1_OutputEnc2Index          = 101|0x10000U, /**< XBAR1_OUT101 output assigned to ENC2_INDEX */
    kXBAR1_OutputEnc2Home           = 102|0x10000U, /**< XBAR1_OUT102 output assigned to ENC2_HOME */
    kXBAR1_OutputEnc2Trigger        = 103|0x10000U, /**< XBAR1_OUT103 output assigned to ENC2_TRIGGER */
    kXBAR1_OutputEnc3PhaseAInput    = 104|0x10000U, /**< XBAR1_OUT104 output assigned to ENC3_PHASE_A_INPUT */
    kXBAR1_OutputEnc3PhaseBInput    = 105|0x10000U, /**< XBAR1_OUT105 output assigned to ENC3_PHASE_B_INPUT */
    kXBAR1_OutputEnc3Index          = 106|0x10000U, /**< XBAR1_OUT106 output assigned to ENC3_INDEX */
    kXBAR1_OutputEnc3Home           = 107|0x10000U, /**< XBAR1_OUT107 output assigned to ENC3_HOME */
    kXBAR1_OutputEnc3Trigger        = 108|0x10000U, /**< XBAR1_OUT108 output assigned to ENC3_TRIGGER */
    kXBAR1_OutputEnc4PhaseAInput    = 109|0x10000U, /**< XBAR1_OUT109 output assigned to ENC4_PHASE_A_INPUT */
    kXBAR1_OutputEnc4PhaseBInput    = 110|0x10000U, /**< XBAR1_OUT110 output assigned to ENC4_PHASE_B_INPUT */
    kXBAR1_OutputEnc4Index          = 111|0x10000U, /**< XBAR1_OUT111 output assigned to ENC4_INDEX */
    kXBAR1_OutputEnc4Home           = 112|0x10000U, /**< XBAR1_OUT112 output assigned to ENC4_HOME */
    kXBAR1_OutputEnc4Trigger        = 113|0x10000U, /**< XBAR1_OUT113 output assigned to ENC4_TRIGGER */
    kXBAR1_OutputQtimer1Tmr0Input   = 114|0x10000U, /**< XBAR1_OUT114 output assigned to QTIMER1_TMR0_INPUT */
    kXBAR1_OutputQtimer1Tmr1Input   = 115|0x10000U, /**< XBAR1_OUT115 output assigned to QTIMER1_TMR1_INPUT */
    kXBAR1_OutputQtimer1Tmr2Input   = 116|0x10000U, /**< XBAR1_OUT116 output assigned to QTIMER1_TMR2_INPUT */
    kXBAR1_OutputQtimer1Tmr3Input   = 117|0x10000U, /**< XBAR1_OUT117 output assigned to QTIMER1_TMR3_INPUT */
    kXBAR1_OutputQtimer2Tmr0Input   = 118|0x10000U, /**< XBAR1_OUT118 output assigned to QTIMER2_TMR0_INPUT */
    kXBAR1_OutputQtimer2Tmr1Input   = 119|0x10000U, /**< XBAR1_OUT119 output assigned to QTIMER2_TMR1_INPUT */
    kXBAR1_OutputQtimer2Tmr2Input   = 120|0x10000U, /**< XBAR1_OUT120 output assigned to QTIMER2_TMR2_INPUT */
    kXBAR1_OutputQtimer2Tmr3Input   = 121|0x10000U, /**< XBAR1_OUT121 output assigned to QTIMER2_TMR3_INPUT */
    kXBAR1_OutputQtimer3Tmr0Input   = 122|0x10000U, /**< XBAR1_OUT122 output assigned to QTIMER3_TMR0_INPUT */
    kXBAR1_OutputQtimer3Tmr1Input   = 123|0x10000U, /**< XBAR1_OUT123 output assigned to QTIMER3_TMR1_INPUT */
    kXBAR1_OutputQtimer3Tmr2Input   = 124|0x10000U, /**< XBAR1_OUT124 output assigned to QTIMER3_TMR2_INPUT */
    kXBAR1_OutputQtimer3Tmr3Input   = 125|0x10000U, /**< XBAR1_OUT125 output assigned to QTIMER3_TMR3_INPUT */
    kXBAR1_OutputQtimer4Tmr0Input   = 126|0x10000U, /**< XBAR1_OUT126 output assigned to QTIMER4_TMR0_INPUT */
    kXBAR1_OutputQtimer4Tmr1Input   = 127|0x10000U, /**< XBAR1_OUT127 output assigned to QTIMER4_TMR1_INPUT */
    kXBAR1_OutputQtimer4Tmr2Input   = 128|0x10000U, /**< XBAR1_OUT128 output assigned to QTIMER4_TMR2_INPUT */
    kXBAR1_OutputQtimer4Tmr3Input   = 129|0x10000U, /**< XBAR1_OUT129 output assigned to QTIMER4_TMR3_INPUT */
    kXBAR1_OutputQtimer5Tmr0Input   = 130|0x10000U, /**< XBAR1_OUT130 output assigned to QTIMER5_TMR0_INPUT */
    kXBAR1_OutputQtimer5Tmr1Input   = 131|0x10000U, /**< XBAR1_OUT131 output assigned to QTIMER5_TMR1_INPUT */
    kXBAR1_OutputQtimer5Tmr2Input   = 132|0x10000U, /**< XBAR1_OUT132 output assigned to QTIMER5_TMR2_INPUT */
    kXBAR1_OutputQtimer5Tmr3Input   = 133|0x10000U, /**< XBAR1_OUT133 output assigned to QTIMER5_TMR3_INPUT */
    kXBAR1_OutputQtimer6Tmr0Input   = 134|0x10000U, /**< XBAR1_OUT134 output assigned to QTIMER6_TMR0_INPUT */
    kXBAR1_OutputQtimer6Tmr1Input   = 135|0x10000U, /**< XBAR1_OUT135 output assigned to QTIMER6_TMR1_INPUT */
    kXBAR1_OutputQtimer6Tmr2Input   = 136|0x10000U, /**< XBAR1_OUT136 output assigned to QTIMER6_TMR2_INPUT */
    kXBAR1_OutputQtimer6Tmr3Input   = 137|0x10000U, /**< XBAR1_OUT137 output assigned to QTIMER6_TMR3_INPUT */
    kXBAR1_OutputQtimer7Tmr0Input   = 138|0x10000U, /**< XBAR1_OUT138 output assigned to QTIMER7_TMR0_INPUT */
    kXBAR1_OutputQtimer7Tmr1Input   = 139|0x10000U, /**< XBAR1_OUT139 output assigned to QTIMER7_TMR1_INPUT */
    kXBAR1_OutputQtimer7Tmr2Input   = 140|0x10000U, /**< XBAR1_OUT140 output assigned to QTIMER7_TMR2_INPUT */
    kXBAR1_OutputQtimer7Tmr3Input   = 141|0x10000U, /**< XBAR1_OUT141 output assigned to QTIMER7_TMR3_INPUT */
    kXBAR1_OutputQtimer8Tmr0Input   = 142|0x10000U, /**< XBAR1_OUT142 output assigned to QTIMER8_TMR0_INPUT */
    kXBAR1_OutputQtimer8Tmr1Input   = 143|0x10000U, /**< XBAR1_OUT143 output assigned to QTIMER8_TMR1_INPUT */
    kXBAR1_OutputQtimer8Tmr2Input   = 144|0x10000U, /**< XBAR1_OUT144 output assigned to QTIMER8_TMR2_INPUT */
    kXBAR1_OutputQtimer8Tmr3Input   = 145|0x10000U, /**< XBAR1_OUT145 output assigned to QTIMER8_TMR3_INPUT */
    kXBAR1_OutputEwmEwmIn           = 146|0x10000U, /**< XBAR1_OUT146 output assigned to EWM_EWM_IN */
    kXBAR1_OutputAnamixGlueTrgmuxInjectionTrg = 147|0x10000U, /**< XBAR1_OUT147 output assigned to ANAMIX_GLUE_TRGMUX_INJECTION_TRG */
    kXBAR1_OutputAnamixGlueTrgmuxStartTrg = 148|0x10000U, /**< XBAR1_OUT148 output assigned to ANAMIX_GLUE_TRGMUX_START_TRG */
    kXBAR1_OutputSinc1ExtTrigger0   = 149|0x10000U, /**< XBAR1_OUT149 output assigned to SINC1_EXT_TRIGGER0 */
    kXBAR1_OutputSinc1ExtTrigger1   = 150|0x10000U, /**< XBAR1_OUT150 output assigned to SINC1_EXT_TRIGGER1 */
    kXBAR1_OutputSinc1ExtTrigger2   = 151|0x10000U, /**< XBAR1_OUT151 output assigned to SINC1_EXT_TRIGGER2 */
    kXBAR1_OutputSinc1ExtTrigger3   = 152|0x10000U, /**< XBAR1_OUT152 output assigned to SINC1_EXT_TRIGGER3 */
    kXBAR1_OutputFlexio1FlexioTriggerIn0 = 153|0x10000U, /**< XBAR1_OUT153 output assigned to FLEXIO1_FLEXIO_TRIGGER_IN0 */
    kXBAR1_OutputFlexio1FlexioTriggerIn1 = 154|0x10000U, /**< XBAR1_OUT154 output assigned to FLEXIO1_FLEXIO_TRIGGER_IN1 */
    kXBAR1_OutputFlexio2FlexioTriggerIn0 = 155|0x10000U, /**< XBAR1_OUT155 output assigned to FLEXIO2_FLEXIO_TRIGGER_IN0 */
    kXBAR1_OutputFlexio2FlexioTriggerIn1 = 156|0x10000U, /**< XBAR1_OUT156 output assigned to FLEXIO2_FLEXIO_TRIGGER_IN1 */
    kXBAR1_OutputFlexio3FlexioTriggerIn0 = 157|0x10000U, /**< XBAR1_OUT157 output assigned to FLEXIO3_FLEXIO_TRIGGER_IN0 */
    kXBAR1_OutputFlexio3FlexioTriggerIn1 = 158|0x10000U, /**< XBAR1_OUT158 output assigned to FLEXIO3_FLEXIO_TRIGGER_IN1 */
    kXBAR1_OutputFlexio4FlexioTriggerIn0 = 159|0x10000U, /**< XBAR1_OUT159 output assigned to FLEXIO4_FLEXIO_TRIGGER_IN0 */
    kXBAR1_OutputFlexio4FlexioTriggerIn1 = 160|0x10000U, /**< XBAR1_OUT160 output assigned to FLEXIO4_FLEXIO_TRIGGER_IN1 */
    kXBAR1_OutputLpi2c1Lpi2cTrgInput = 161|0x10000U, /**< XBAR1_OUT161 output assigned to LPI2C1_LPI2C_TRG_INPUT */
    kXBAR1_OutputLpi2c2Lpi2cTrgInput = 162|0x10000U, /**< XBAR1_OUT162 output assigned to LPI2C2_LPI2C_TRG_INPUT */
    kXBAR1_OutputLpi2c3Lpi2cTrgInput = 163|0x10000U, /**< XBAR1_OUT163 output assigned to LPI2C3_LPI2C_TRG_INPUT */
    kXBAR1_OutputLpi2c4Lpi2cTrgInput = 164|0x10000U, /**< XBAR1_OUT164 output assigned to LPI2C4_LPI2C_TRG_INPUT */
    kXBAR1_OutputLpi2c5Lpi2cTrgInput = 165|0x10000U, /**< XBAR1_OUT165 output assigned to LPI2C5_LPI2C_TRG_INPUT */
    kXBAR1_OutputLpi2c6Lpi2cTrgInput = 166|0x10000U, /**< XBAR1_OUT166 output assigned to LPI2C6_LPI2C_TRG_INPUT */
    kXBAR1_OutputLpi2c7Lpi2cTrgInput = 167|0x10000U, /**< XBAR1_OUT167 output assigned to LPI2C7_LPI2C_TRG_INPUT */
    kXBAR1_OutputLpi2c8Lpi2cTrgInput = 168|0x10000U, /**< XBAR1_OUT168 output assigned to LPI2C8_LPI2C_TRG_INPUT */
    kXBAR1_OutputLpspi1LpspiTrgInput = 169|0x10000U, /**< XBAR1_OUT169 output assigned to LPSPI1_LPSPI_TRG_INPUT */
    kXBAR1_OutputLpspi2LpspiTrgInput = 170|0x10000U, /**< XBAR1_OUT170 output assigned to LPSPI2_LPSPI_TRG_INPUT */
    kXBAR1_OutputLpspi3LpspiTrgInput = 171|0x10000U, /**< XBAR1_OUT171 output assigned to LPSPI3_LPSPI_TRG_INPUT */
    kXBAR1_OutputLpspi4LpspiTrgInput = 172|0x10000U, /**< XBAR1_OUT172 output assigned to LPSPI4_LPSPI_TRG_INPUT */
    kXBAR1_OutputLpspi5LpspiTrgInput = 173|0x10000U, /**< XBAR1_OUT173 output assigned to LPSPI5_LPSPI_TRG_INPUT */
    kXBAR1_OutputLpspi6LpspiTrgInput = 174|0x10000U, /**< XBAR1_OUT174 output assigned to LPSPI6_LPSPI_TRG_INPUT */
    kXBAR1_OutputLpspi7LpspiTrgInput = 175|0x10000U, /**< XBAR1_OUT175 output assigned to LPSPI7_LPSPI_TRG_INPUT */
    kXBAR1_OutputLpspi8LpspiTrgInput = 176|0x10000U, /**< XBAR1_OUT176 output assigned to LPSPI8_LPSPI_TRG_INPUT */
    kXBAR1_OutputLpuart1LpuartTrgInput = 177|0x10000U, /**< XBAR1_OUT177 output assigned to LPUART1_LPUART_TRG_INPUT */
    kXBAR1_OutputLpuart2LpuartTrgInput = 178|0x10000U, /**< XBAR1_OUT178 output assigned to LPUART2_LPUART_TRG_INPUT */
    kXBAR1_OutputLpuart3LpuartTrgInput = 179|0x10000U, /**< XBAR1_OUT179 output assigned to LPUART3_LPUART_TRG_INPUT */
    kXBAR1_OutputLpuart4LpuartTrgInput = 180|0x10000U, /**< XBAR1_OUT180 output assigned to LPUART4_LPUART_TRG_INPUT */
    kXBAR1_OutputLpuart5LpuartTrgInput = 181|0x10000U, /**< XBAR1_OUT181 output assigned to LPUART5_LPUART_TRG_INPUT */
    kXBAR1_OutputLpuart6LpuartTrgInput = 182|0x10000U, /**< XBAR1_OUT182 output assigned to LPUART6_LPUART_TRG_INPUT */
    kXBAR1_OutputLpuart7LpuartTrgInput = 183|0x10000U, /**< XBAR1_OUT183 output assigned to LPUART7_LPUART_TRG_INPUT */
    kXBAR1_OutputLpuart8LpuartTrgInput = 184|0x10000U, /**< XBAR1_OUT184 output assigned to LPUART8_LPUART_TRG_INPUT */
    kXBAR1_OutputLpuart9LpuartTrgInput = 185|0x10000U, /**< XBAR1_OUT185 output assigned to LPUART9_LPUART_TRG_INPUT */
    kXBAR1_OutputLpuart10LpuartTrgInput = 186|0x10000U, /**< XBAR1_OUT186 output assigned to LPUART10_LPUART_TRG_INPUT */
    kXBAR1_OutputLpuart11LpuartTrgInput = 187|0x10000U, /**< XBAR1_OUT187 output assigned to LPUART11_LPUART_TRG_INPUT */
    kXBAR1_OutputLpuart12LpuartTrgInput = 188|0x10000U, /**< XBAR1_OUT188 output assigned to LPUART12_LPUART_TRG_INPUT */
    kXBAR1_OutputLpit1LpitExtTrigIn0 = 189|0x10000U, /**< XBAR1_OUT189 output assigned to LPIT1_LPIT_EXT_TRIG_IN0 */
    kXBAR1_OutputLpit1LpitExtTrigIn1 = 190|0x10000U, /**< XBAR1_OUT190 output assigned to LPIT1_LPIT_EXT_TRIG_IN1 */
    kXBAR1_OutputLpit1LpitExtTrigIn2 = 191|0x10000U, /**< XBAR1_OUT191 output assigned to LPIT1_LPIT_EXT_TRIG_IN2 */
    kXBAR1_OutputLpit1LpitExtTrigIn3 = 192|0x10000U, /**< XBAR1_OUT192 output assigned to LPIT1_LPIT_EXT_TRIG_IN3 */
    kXBAR1_OutputTpm1LptpmTriggerIn0 = 193|0x10000U, /**< XBAR1_OUT193 output assigned to TPM1_LPTPM_TRIGGER_IN0 */
    kXBAR1_OutputTpm1LptpmTriggerIn1 = 194|0x10000U, /**< XBAR1_OUT194 output assigned to TPM1_LPTPM_TRIGGER_IN1 */
    kXBAR1_OutputTpm2LptpmTriggerIn1 = 195|0x10000U, /**< XBAR1_OUT195 output assigned to TPM2_LPTPM_TRIGGER_IN1 */
    kXBAR1_OutputTpm3LptpmTriggerIn1 = 196|0x10000U, /**< XBAR1_OUT196 output assigned to TPM3_LPTPM_TRIGGER_IN1 */
    kXBAR1_OutputTpm1LptpmTriggerIn2 = 197|0x10000U, /**< XBAR1_OUT197 output assigned to TPM1_LPTPM_TRIGGER_IN2 */
    kXBAR1_OutputTpm1LptpmTriggerIn3 = 198|0x10000U, /**< XBAR1_OUT198 output assigned to TPM1_LPTPM_TRIGGER_IN3 */
    kXBAR1_OutputTpm2LptpmTriggerIn3 = 199|0x10000U, /**< XBAR1_OUT199 output assigned to TPM2_LPTPM_TRIGGER_IN3 */
    kXBAR1_OutputTpm3LptpmTriggerIn3 = 200|0x10000U, /**< XBAR1_OUT200 output assigned to TPM3_LPTPM_TRIGGER_IN3 */
    kXBAR1_OutputTpm4LptpmTriggerIn0 = 201|0x10000U, /**< XBAR1_OUT201 output assigned to TPM4_LPTPM_TRIGGER_IN0 */
    kXBAR1_OutputTpm4LptpmTriggerIn1 = 202|0x10000U, /**< XBAR1_OUT202 output assigned to TPM4_LPTPM_TRIGGER_IN1 */
    kXBAR1_OutputTpm5LptpmTriggerIn1 = 203|0x10000U, /**< XBAR1_OUT203 output assigned to TPM5_LPTPM_TRIGGER_IN1 */
    kXBAR1_OutputTpm6LptpmTriggerIn1 = 204|0x10000U, /**< XBAR1_OUT204 output assigned to TPM6_LPTPM_TRIGGER_IN1 */
    kXBAR1_OutputTpm4LptpmTriggerIn2 = 205|0x10000U, /**< XBAR1_OUT205 output assigned to TPM4_LPTPM_TRIGGER_IN2 */
    kXBAR1_OutputTpm4LptpmTriggerIn3 = 206|0x10000U, /**< XBAR1_OUT206 output assigned to TPM4_LPTPM_TRIGGER_IN3 */
    kXBAR1_OutputTpm5LptpmTriggerIn3 = 207|0x10000U, /**< XBAR1_OUT207 output assigned to TPM5_LPTPM_TRIGGER_IN3 */
    kXBAR1_OutputTpm6LptpmTriggerIn3 = 208|0x10000U, /**< XBAR1_OUT208 output assigned to TPM6_LPTPM_TRIGGER_IN3 */
    kXBAR1_OutputNetcTmr11588Trig1  = 209|0x10000U, /**< XBAR1_OUT209 output assigned to NETC_TMR1_1588_TRIG1 */
    kXBAR1_OutputNetcTmr11588Trig2  = 210|0x10000U, /**< XBAR1_OUT210 output assigned to NETC_TMR1_1588_TRIG2 */
    kXBAR1_OutputNetcTmr21588Trig1  = 211|0x10000U, /**< XBAR1_OUT211 output assigned to NETC_TMR2_1588_TRIG1 */
    kXBAR1_OutputNetcTmr21588Trig2  = 212|0x10000U, /**< XBAR1_OUT212 output assigned to NETC_TMR2_1588_TRIG2 */
    kXBAR1_OutputNetcTmr31588Trig1  = 213|0x10000U, /**< XBAR1_OUT213 output assigned to NETC_TMR3_1588_TRIG1 */
    kXBAR1_OutputNetcTmr31588Trig2  = 214|0x10000U, /**< XBAR1_OUT214 output assigned to NETC_TMR3_1588_TRIG2 */
    kXBAR1_OutputEnc1Icap1          = 215|0x10000U, /**< XBAR1_OUT215 output assigned to ENC1_ICAP1 */
    kXBAR1_OutputEnc1Icap2          = 216|0x10000U, /**< XBAR1_OUT216 output assigned to ENC1_ICAP2 */
    kXBAR1_OutputEnc1Icap3          = 217|0x10000U, /**< XBAR1_OUT217 output assigned to ENC1_ICAP3 */
    kXBAR1_OutputEnc2Icap1          = 218|0x10000U, /**< XBAR1_OUT218 output assigned to ENC2_ICAP1 */
    kXBAR1_OutputEnc2Icap2          = 219|0x10000U, /**< XBAR1_OUT219 output assigned to ENC2_ICAP2 */
    kXBAR1_OutputEnc2Icap3          = 220|0x10000U, /**< XBAR1_OUT220 output assigned to ENC2_ICAP3 */
    kXBAR1_OutputEnc3Icap1          = 221|0x10000U, /**< XBAR1_OUT221 output assigned to ENC3_ICAP1 */
    kXBAR1_OutputEnc3Icap2          = 222|0x10000U, /**< XBAR1_OUT222 output assigned to ENC3_ICAP2 */
    kXBAR1_OutputEnc3Icap3          = 223|0x10000U, /**< XBAR1_OUT223 output assigned to ENC3_ICAP3 */
    kXBAR1_OutputEnc4Icap1          = 224|0x10000U, /**< XBAR1_OUT224 output assigned to ENC4_ICAP1 */
    kXBAR1_OutputEnc4Icap2          = 225|0x10000U, /**< XBAR1_OUT225 output assigned to ENC4_ICAP2 */
    kXBAR1_OutputEnc4Icap3          = 226|0x10000U, /**< XBAR1_OUT226 output assigned to ENC4_ICAP3 */
    kXBAR1_OutputEcatLatchIn0       = 227|0x10000U, /**< XBAR1_OUT227 output assigned to ECAT_LATCH_IN0 */
    kXBAR1_OutputEcatLatchIn1       = 228|0x10000U, /**< XBAR1_OUT228 output assigned to ECAT_LATCH_IN1 */
    kXBAR1_OutputSafetyClkMonDutClk = 229|0x10000U, /**< XBAR1_OUT229 output assigned to SAFETY_CLK_MON_DUT_CLK */
    kXBAR1_OutputEndat21StrN        = 230|0x10000U, /**< XBAR1_OUT230 output assigned to ENDAT2_1_STR_N */
    kXBAR1_OutputEndat21Ir6N        = 231|0x10000U, /**< XBAR1_OUT231 output assigned to ENDAT2_1_IR6_N */
    kXBAR1_OutputEndat21Ir7N        = 232|0x10000U, /**< XBAR1_OUT232 output assigned to ENDAT2_1_IR7_N */
    kXBAR1_OutputEndat22StrN        = 233|0x10000U, /**< XBAR1_OUT233 output assigned to ENDAT2_2_STR_N */
    kXBAR1_OutputEndat22Ir6N        = 234|0x10000U, /**< XBAR1_OUT234 output assigned to ENDAT2_2_IR6_N */
    kXBAR1_OutputEndat22Ir7N        = 235|0x10000U, /**< XBAR1_OUT235 output assigned to ENDAT2_2_IR7_N */
    kXBAR1_OutputEndat3HwStrobe     = 236|0x10000U, /**< XBAR1_OUT236 output assigned to ENDAT3_HW_STROBE */
    kXBAR1_OutputBissGetsens        = 237|0x10000U, /**< XBAR1_OUT237 output assigned to BISS_GETSENS */
    kXBAR1_OutputSinc3ExtTrigger2   = 238|0x10000U, /**< XBAR1_OUT238 output assigned to SINC3_EXT_TRIGGER2 */
    kXBAR1_OutputSinc3ExtTrigger3   = 239|0x10000U, /**< XBAR1_OUT239 output assigned to SINC3_EXT_TRIGGER3 */
    kXBAR1_OutputHiperface1SyncXbar = 240|0x10000U, /**< XBAR1_OUT240 output assigned to HIPERFACE1_SYNC_XBAR */
    kXBAR1_OutputHiperface2SyncXbar = 241|0x10000U, /**< XBAR1_OUT241 output assigned to HIPERFACE2_SYNC_XBAR */
    kXBAR1_OutputTriggerSyncAsyncIn8 = 242|0x10000U, /**< XBAR1_OUT242 output assigned to TRIGGER_SYNC_ASYNC_IN8 */
    kXBAR1_OutputTriggerSyncAsyncIn9 = 243|0x10000U, /**< XBAR1_OUT243 output assigned to TRIGGER_SYNC_ASYNC_IN9 */
    kXBAR1_OutputTriggerSyncAsyncIn10 = 244|0x10000U, /**< XBAR1_OUT244 output assigned to TRIGGER_SYNC_ASYNC_IN10 */
    kXBAR1_OutputTriggerSyncAsyncIn11 = 245|0x10000U, /**< XBAR1_OUT245 output assigned to TRIGGER_SYNC_ASYNC_IN11 */
    kXBAR1_OutputTriggerSyncAsyncIn12 = 246|0x10000U, /**< XBAR1_OUT246 output assigned to TRIGGER_SYNC_ASYNC_IN12 */
    kXBAR1_OutputTriggerSyncAsyncIn13 = 247|0x10000U, /**< XBAR1_OUT247 output assigned to TRIGGER_SYNC_ASYNC_IN13 */
    kXBAR1_OutputTriggerSyncAsyncIn14 = 248|0x10000U, /**< XBAR1_OUT248 output assigned to TRIGGER_SYNC_ASYNC_IN14 */
    kXBAR1_OutputTriggerSyncAsyncIn15 = 249|0x10000U, /**< XBAR1_OUT249 output assigned to TRIGGER_SYNC_ASYNC_IN15 */
    kXBAR1_OutputSinc2ExtTrigger0   = 250|0x10000U, /**< XBAR1_OUT250 output assigned to SINC2_EXT_TRIGGER0 */
    kXBAR1_OutputSinc2ExtTrigger1   = 251|0x10000U, /**< XBAR1_OUT251 output assigned to SINC2_EXT_TRIGGER1 */
    kXBAR1_OutputSinc2ExtTrigger2   = 252|0x10000U, /**< XBAR1_OUT252 output assigned to SINC2_EXT_TRIGGER2 */
    kXBAR1_OutputSinc2ExtTrigger3   = 253|0x10000U, /**< XBAR1_OUT253 output assigned to SINC2_EXT_TRIGGER3 */
    kXBAR1_OutputSinc3ExtTrigger0   = 254|0x10000U, /**< XBAR1_OUT254 output assigned to SINC3_EXT_TRIGGER0 */
    kXBAR1_OutputSinc3ExtTrigger1   = 255|0x10000U, /**< XBAR1_OUT255 output assigned to SINC3_EXT_TRIGGER1 */
    kXBAR2_OutputAoi1In00           = 0|0x20000U,  /**< XBAR2_OUT0 output assigned to AOI1_IN00 */
    kXBAR2_OutputAoi1In01           = 1|0x20000U,  /**< XBAR2_OUT1 output assigned to AOI1_IN01 */
    kXBAR2_OutputAoi1In02           = 2|0x20000U,  /**< XBAR2_OUT2 output assigned to AOI1_IN02 */
    kXBAR2_OutputAoi1In03           = 3|0x20000U,  /**< XBAR2_OUT3 output assigned to AOI1_IN03 */
    kXBAR2_OutputAoi1In04           = 4|0x20000U,  /**< XBAR2_OUT4 output assigned to AOI1_IN04 */
    kXBAR2_OutputAoi1In05           = 5|0x20000U,  /**< XBAR2_OUT5 output assigned to AOI1_IN05 */
    kXBAR2_OutputAoi1In06           = 6|0x20000U,  /**< XBAR2_OUT6 output assigned to AOI1_IN06 */
    kXBAR2_OutputAoi1In07           = 7|0x20000U,  /**< XBAR2_OUT7 output assigned to AOI1_IN07 */
    kXBAR2_OutputAoi1In08           = 8|0x20000U,  /**< XBAR2_OUT8 output assigned to AOI1_IN08 */
    kXBAR2_OutputAoi1In09           = 9|0x20000U,  /**< XBAR2_OUT9 output assigned to AOI1_IN09 */
    kXBAR2_OutputAoi1In10           = 10|0x20000U, /**< XBAR2_OUT10 output assigned to AOI1_IN10 */
    kXBAR2_OutputAoi1In11           = 11|0x20000U, /**< XBAR2_OUT11 output assigned to AOI1_IN11 */
    kXBAR2_OutputAoi1In12           = 12|0x20000U, /**< XBAR2_OUT12 output assigned to AOI1_IN12 */
    kXBAR2_OutputAoi1In13           = 13|0x20000U, /**< XBAR2_OUT13 output assigned to AOI1_IN13 */
    kXBAR2_OutputAoi1In14           = 14|0x20000U, /**< XBAR2_OUT14 output assigned to AOI1_IN14 */
    kXBAR2_OutputAoi1In15           = 15|0x20000U, /**< XBAR2_OUT15 output assigned to AOI1_IN15 */
    kXBAR2_OutputAoi3In00           = 16|0x20000U, /**< XBAR2_OUT16 output assigned to AOI3_IN00 */
    kXBAR2_OutputAoi3In01           = 17|0x20000U, /**< XBAR2_OUT17 output assigned to AOI3_IN01 */
    kXBAR2_OutputAoi3In02           = 18|0x20000U, /**< XBAR2_OUT18 output assigned to AOI3_IN02 */
    kXBAR2_OutputAoi3In03           = 19|0x20000U, /**< XBAR2_OUT19 output assigned to AOI3_IN03 */
    kXBAR2_OutputAoi3In04           = 20|0x20000U, /**< XBAR2_OUT20 output assigned to AOI3_IN04 */
    kXBAR2_OutputAoi3In05           = 21|0x20000U, /**< XBAR2_OUT21 output assigned to AOI3_IN05 */
    kXBAR2_OutputAoi3In06           = 22|0x20000U, /**< XBAR2_OUT22 output assigned to AOI3_IN06 */
    kXBAR2_OutputAoi3In07           = 23|0x20000U, /**< XBAR2_OUT23 output assigned to AOI3_IN07 */
    kXBAR2_OutputAoi3In08           = 24|0x20000U, /**< XBAR2_OUT24 output assigned to AOI3_IN08 */
    kXBAR2_OutputAoi3In09           = 25|0x20000U, /**< XBAR2_OUT25 output assigned to AOI3_IN09 */
    kXBAR2_OutputAoi3In10           = 26|0x20000U, /**< XBAR2_OUT26 output assigned to AOI3_IN10 */
    kXBAR2_OutputAoi3In11           = 27|0x20000U, /**< XBAR2_OUT27 output assigned to AOI3_IN11 */
    kXBAR2_OutputAoi3In12           = 28|0x20000U, /**< XBAR2_OUT28 output assigned to AOI3_IN12 */
    kXBAR2_OutputAoi3In13           = 29|0x20000U, /**< XBAR2_OUT29 output assigned to AOI3_IN13 */
    kXBAR2_OutputAoi3In14           = 30|0x20000U, /**< XBAR2_OUT30 output assigned to AOI3_IN14 */
    kXBAR2_OutputAoi3In15           = 31|0x20000U, /**< XBAR2_OUT31 output assigned to AOI3_IN15 */
    kXBAR3_OutputAoi2In00           = 0|0x30000U,  /**< XBAR3_OUT0 output assigned to AOI2_IN00 */
    kXBAR3_OutputAoi2In01           = 1|0x30000U,  /**< XBAR3_OUT1 output assigned to AOI2_IN01 */
    kXBAR3_OutputAoi2In02           = 2|0x30000U,  /**< XBAR3_OUT2 output assigned to AOI2_IN02 */
    kXBAR3_OutputAoi2In03           = 3|0x30000U,  /**< XBAR3_OUT3 output assigned to AOI2_IN03 */
    kXBAR3_OutputAoi2In04           = 4|0x30000U,  /**< XBAR3_OUT4 output assigned to AOI2_IN04 */
    kXBAR3_OutputAoi2In05           = 5|0x30000U,  /**< XBAR3_OUT5 output assigned to AOI2_IN05 */
    kXBAR3_OutputAoi2In06           = 6|0x30000U,  /**< XBAR3_OUT6 output assigned to AOI2_IN06 */
    kXBAR3_OutputAoi2In07           = 7|0x30000U,  /**< XBAR3_OUT7 output assigned to AOI2_IN07 */
    kXBAR3_OutputAoi2In08           = 8|0x30000U,  /**< XBAR3_OUT8 output assigned to AOI2_IN08 */
    kXBAR3_OutputAoi2In09           = 9|0x30000U,  /**< XBAR3_OUT9 output assigned to AOI2_IN09 */
    kXBAR3_OutputAoi2In10           = 10|0x30000U, /**< XBAR3_OUT10 output assigned to AOI2_IN10 */
    kXBAR3_OutputAoi2In11           = 11|0x30000U, /**< XBAR3_OUT11 output assigned to AOI2_IN11 */
    kXBAR3_OutputAoi2In12           = 12|0x30000U, /**< XBAR3_OUT12 output assigned to AOI2_IN12 */
    kXBAR3_OutputAoi2In13           = 13|0x30000U, /**< XBAR3_OUT13 output assigned to AOI2_IN13 */
    kXBAR3_OutputAoi2In14           = 14|0x30000U, /**< XBAR3_OUT14 output assigned to AOI2_IN14 */
    kXBAR3_OutputAoi2In15           = 15|0x30000U, /**< XBAR3_OUT15 output assigned to AOI2_IN15 */
    kXBAR3_OutputAoi4In00           = 16|0x30000U, /**< XBAR3_OUT16 output assigned to AOI4_IN00 */
    kXBAR3_OutputAoi4In01           = 17|0x30000U, /**< XBAR3_OUT17 output assigned to AOI4_IN01 */
    kXBAR3_OutputAoi4In02           = 18|0x30000U, /**< XBAR3_OUT18 output assigned to AOI4_IN02 */
    kXBAR3_OutputAoi4In03           = 19|0x30000U, /**< XBAR3_OUT19 output assigned to AOI4_IN03 */
    kXBAR3_OutputAoi4In04           = 20|0x30000U, /**< XBAR3_OUT20 output assigned to AOI4_IN04 */
    kXBAR3_OutputAoi4In05           = 21|0x30000U, /**< XBAR3_OUT21 output assigned to AOI4_IN05 */
    kXBAR3_OutputAoi4In06           = 22|0x30000U, /**< XBAR3_OUT22 output assigned to AOI4_IN06 */
    kXBAR3_OutputAoi4In07           = 23|0x30000U, /**< XBAR3_OUT23 output assigned to AOI4_IN07 */
    kXBAR3_OutputAoi4In08           = 24|0x30000U, /**< XBAR3_OUT24 output assigned to AOI4_IN08 */
    kXBAR3_OutputAoi4In09           = 25|0x30000U, /**< XBAR3_OUT25 output assigned to AOI4_IN09 */
    kXBAR3_OutputAoi4In10           = 26|0x30000U, /**< XBAR3_OUT26 output assigned to AOI4_IN10 */
    kXBAR3_OutputAoi4In11           = 27|0x30000U, /**< XBAR3_OUT27 output assigned to AOI4_IN11 */
    kXBAR3_OutputAoi4In12           = 28|0x30000U, /**< XBAR3_OUT28 output assigned to AOI4_IN12 */
    kXBAR3_OutputAoi4In13           = 29|0x30000U, /**< XBAR3_OUT29 output assigned to AOI4_IN13 */
    kXBAR3_OutputAoi4In14           = 30|0x30000U, /**< XBAR3_OUT30 output assigned to AOI4_IN14 */
    kXBAR3_OutputAoi4In15           = 31|0x30000U, /**< XBAR3_OUT31 output assigned to AOI4_IN15 */
} xbar_output_signal_t;
#endif /* XBAR_OUTPUT_SIGNAL_T_ */


/*!
 * @}
 */ /* end of group Mapping_Information */


/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- XBAR2 Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup XBAR2_Peripheral_Access_Layer XBAR2 Peripheral Access Layer
 * @{
 */

/** XBAR2 - Size of Registers Arrays */
#define XBAR2_SEL_COUNT                           32u
#define XBAR2_CTRL_COUNT                          1u

/** XBAR2 - Register Layout Typedef */
typedef struct {
  __IO uint32_t SEL[XBAR2_SEL_COUNT];              /**< Crossbar Select Register, array offset: 0x0, array step: 0x4 */
  __IO uint32_t CTRL[XBAR2_CTRL_COUNT];            /**< Crossbar Control Register, array offset: 0x80, array step: 0x4 */
} XBAR2_Type;

/* ----------------------------------------------------------------------------
   -- XBAR2 Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup XBAR2_Register_Masks XBAR2 Register Masks
 * @{
 */

/*! @name SEL - Crossbar Select Register */
/*! @{ */

#define XBAR2_SEL_SEL_MASK                       (0xFFU)
#define XBAR2_SEL_SEL_SHIFT                      (0U)
/*! SEL - SEL */
#define XBAR2_SEL_SEL(x)                         (((uint32_t)(((uint32_t)(x)) << XBAR2_SEL_SEL_SHIFT)) & XBAR2_SEL_SEL_MASK)

#define XBAR2_SEL_WP_MASK                        (0x80000000U)
#define XBAR2_SEL_WP_SHIFT                       (31U)
/*! WP - Write Protect
 *  0b0..Writing to this register is allowed.
 *  0b1..No further writing to this register is allowed.
 */
#define XBAR2_SEL_WP(x)                          (((uint32_t)(((uint32_t)(x)) << XBAR2_SEL_WP_SHIFT)) & XBAR2_SEL_WP_MASK)
/*! @} */

/*! @name CTRL - Crossbar Control Register */
/*! @{ */

#define XBAR2_CTRL_DEN_MASK                      (0x1U)
#define XBAR2_CTRL_DEN_SHIFT                     (0U)
/*! DEN - DMA Enable for XBAR_OUTn
 *  0b0..DMA disabled
 *  0b1..DMA enabled
 */
#define XBAR2_CTRL_DEN(x)                        (((uint32_t)(((uint32_t)(x)) << XBAR2_CTRL_DEN_SHIFT)) & XBAR2_CTRL_DEN_MASK)

#define XBAR2_CTRL_IEN_MASK                      (0x2U)
#define XBAR2_CTRL_IEN_SHIFT                     (1U)
/*! IEN - Interrupt Enable for XBAR_OUTn
 *  0b0..Interrupt disabled
 *  0b1..Interrupt enabled
 */
#define XBAR2_CTRL_IEN(x)                        (((uint32_t)(((uint32_t)(x)) << XBAR2_CTRL_IEN_SHIFT)) & XBAR2_CTRL_IEN_MASK)

#define XBAR2_CTRL_EDGE_MASK                     (0xCU)
#define XBAR2_CTRL_EDGE_SHIFT                    (2U)
/*! EDGE - Active edge for edge detection on XBAR_OUTn
 *  0b00..STSn never asserts
 *  0b01..STSn asserts on rising edges of XBAR_OUTn
 *  0b10..STSn asserts on falling edges of XBAR_OUTn
 *  0b11..STSn asserts on rising and falling edges of XBAR_OUTn
 */
#define XBAR2_CTRL_EDGE(x)                       (((uint32_t)(((uint32_t)(x)) << XBAR2_CTRL_EDGE_SHIFT)) & XBAR2_CTRL_EDGE_MASK)

#define XBAR2_CTRL_STS_MASK                      (0x10U)
#define XBAR2_CTRL_STS_SHIFT                     (4U)
/*! STS - Edge detection status for XBAR_OUTn
 *  0b0..Active edge not yet detected on XBAR_OUTn
 *  0b1..Active edge detected on XBAR_OUTn
 */
#define XBAR2_CTRL_STS(x)                        (((uint32_t)(((uint32_t)(x)) << XBAR2_CTRL_STS_SHIFT)) & XBAR2_CTRL_STS_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group XBAR2_Register_Masks */


/*!
 * @}
 */ /* end of group XBAR2_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* XBAR2_H_ */

