# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../proyecto_final_PSD.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl" \
"../../../../proyecto_final_PSD.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v" \
"../../../../proyecto_final_PSD.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v" \
"../../../../proyecto_final_PSD.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v" \
"../../../../proyecto_final_PSD.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/sim/design_1_axis_broadcaster_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
