--- !Missed
Pass:            inline
Name:            NeverInline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                   Line: 51, Column: 9 }
Function:        _Z15run_single_headR7HeadCtxib
Args:            
  - Callee:          'init_head_ctx(HeadCtx&, int)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                       Line: 5, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          'run_single_head(HeadCtx&, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                       Line: 44, Column: 0 }
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Missed
Pass:            inline
Name:            NeverInline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                   Line: 219, Column: 36 }
Function:        _Z22drive_group_head_phaseRA2_7HeadCtxiib
Args:            
  - Callee:          'run_single_head(HeadCtx&, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                       Line: 44, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          'drive_group_head_phase(HeadCtx (&) [2], int, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                       Line: 196, Column: 0 }
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Passed
Pass:            reflow-pragma-loop-unroll
Name:            PragmaFullyUnroll
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                   Line: 196, Column: 0 }
Function:        _Z22drive_group_head_phaseRA2_7HeadCtxiib
Args:            
  - String:          'Unrolling loop '''
  - LoopName:        VITIS_LOOP_209_1
  - String:          ''' ('
  - LoopLoc:         '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:209:23'
  - String:          ') '
  - String:          'in function '''
  - String:          drive_group_head_phase
  - String:          ''' completely with a factor of '
  - Factor:          '2'
...
--- !Missed
Pass:            inline
Name:            NeverInline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                   Line: 51, Column: 9 }
Function:        _Z15run_single_headR7HeadCtxib
Args:            
  - Callee:          'init_head_ctx(HeadCtx&, int)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                       Line: 5, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          'run_single_head(HeadCtx&, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                       Line: 44, Column: 0 }
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Missed
Pass:            inline
Name:            NeverInline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                   Line: 219, Column: 36 }
Function:        _Z22drive_group_head_phaseRA2_7HeadCtxiib
Args:            
  - Callee:          'run_single_head(HeadCtx&, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                       Line: 44, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          'drive_group_head_phase(HeadCtx (&) [2], int, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                       Line: 196, Column: 0 }
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Missed
Pass:            inline
Name:            NeverInline
Function:        apatb_drive_group_head_phase_ir
Args:            
  - Callee:          'drive_group_head_phase(HeadCtx (&) [2], int, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                       Line: 196, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          apatb_drive_group_head_phase_ir
  - String:          ' because it should never be inlined (cost=never)'
...
--- !Passed
Pass:            reflow-inliner
Name:            Inline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                   Line: 44, Column: 0 }
Function:        _Z15run_single_headR7HeadCtxib
Args:            
  - String:          'Inlining function '''
  - Callee:          'init_head_ctx(HeadCtx&, int)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                       Line: 5, Column: 0 }
  - String:          ''' into '''
  - Caller:          'run_single_head(HeadCtx&, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                       Line: 44, Column: 0 }
  - String:          ''''
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                   Line: 196, Column: 0 }
Function:        _Z22drive_group_head_phaseRA2_7HeadCtxiib
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          head_ctx_ref
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-aggr
Name:            AggrSucc
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                   Line: 196, Column: 0 }
Function:        _Z22drive_group_head_phaseRA2_7HeadCtxiib
Args:            
  - String:          'Aggregating '
  - HwTyName:        scalar
  - String:          ' variable '''
  - Name:            head_ctx_ref_1
  - String:          ''' with '
  - AggregateTypeName: 'compact=bit'
  - String:          ' mode in '
  - Bitwidth:        '66'
  - String:          '-bits'
...
--- !Passed
Pass:            reflow-aggr
Name:            AggrSucc
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                   Line: 196, Column: 0 }
Function:        _Z22drive_group_head_phaseRA2_7HeadCtxiib
Args:            
  - String:          'Aggregating '
  - HwTyName:        scalar
  - String:          ' variable '''
  - Name:            head_ctx_ref_0
  - String:          ''' with '
  - AggregateTypeName: 'compact=bit'
  - String:          ' mode in '
  - Bitwidth:        '66'
  - String:          '-bits'
...
--- !Missed
Pass:            inline
Name:            NeverInline
DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                   Line: 219, Column: 36 }
Function:        _Z22drive_group_head_phaseRA2_7HeadCtxiib
Args:            
  - Callee:          'run_single_head(HeadCtx&, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                       Line: 44, Column: 0 }
  - String:          ' not inlined into '
  - Caller:          'drive_group_head_phase(HeadCtx (&) [2], int, int, bool)'
    DebugLoc:        { File: /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp, 
                       Line: 196, Column: 0 }
  - String:          ' because it should never be inlined (cost=never)'
...
