{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../clock_divider.gen/sources_1/bd/clock_divider",
      "name": "clock_divider",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1"
    },
    "design_tree": {
      "clk_wiz_0": ""
    },
    "ports": {
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "reset_rtl_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "clock_divider_clk_wiz_0_0",
        "xci_path": "ip\\clock_divider_clk_wiz_0_0\\clock_divider_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "218.754"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "125.000"
          }
        }
      }
    },
    "nets": {
      "clk_100MHz_1": {
        "ports": [
          "clk_100MHz",
          "clk_wiz_0/clk_in1"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "reset_rtl_0",
          "clk_wiz_0/reset"
        ]
      }
    }
  }
}