{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667863899867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667863899867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 20:31:39 2022 " "Processing started: Mon Nov 07 20:31:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667863899867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667863899867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667863899867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667863900104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667863900104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905335 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667863905335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905336 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667863905336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/ROMMIPS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905337 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667863905337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905339 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667863905339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-arquitetura " "Found design unit 1: MIPS-arquitetura" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905340 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667863905340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905341 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667863905341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905342 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667863905342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905343 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667863905343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905344 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667863905344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodergenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodergenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderGenerico-comportamento " "Found design unit 1: decoderGenerico-comportamento" {  } { { "decoderGenerico.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/decoderGenerico.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905345 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderGenerico " "Found entity 1: decoderGenerico" {  } { { "decoderGenerico.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/decoderGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667863905345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocadorGenerico-comportamento " "Found design unit 1: deslocadorGenerico-comportamento" {  } { { "deslocadorGenerico.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/deslocadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905346 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocadorGenerico " "Found entity 1: deslocadorGenerico" {  } { { "deslocadorGenerico.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/deslocadorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667863905346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905347 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667863905347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667863905347 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667863905369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "MIPS.vhd" "PC" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667863905380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:somaConstante " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:somaConstante\"" {  } { { "MIPS.vhd" "somaConstante" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667863905381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "MIPS.vhd" "ROM" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667863905382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BANCOREG " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BANCOREG\"" {  } { { "MIPS.vhd" "BANCOREG" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667863905387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA\"" {  } { { "MIPS.vhd" "ULA" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667863905393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "MIPS.vhd" "RAM" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667863905394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocadorGenerico deslocadorGenerico:DSLCDR " "Elaborating entity \"deslocadorGenerico\" for hierarchy \"deslocadorGenerico:DSLCDR\"" {  } { { "MIPS.vhd" "DSLCDR" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667863905395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:somador " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:somador\"" {  } { { "MIPS.vhd" "somador" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667863905396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUXEND " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUXEND\"" {  } { { "MIPS.vhd" "MUXEND" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667863905397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderGenerico decoderGenerico:DECODER " "Elaborating entity \"decoderGenerico\" for hierarchy \"decoderGenerico:DECODER\"" {  } { { "MIPS.vhd" "DECODER" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667863905399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:EXTSR " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:EXTSR\"" {  } { { "MIPS.vhd" "EXTSR" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667863905399 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1667863905586 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:BANCOREG\|registrador " "RAM logic \"bancoReg:BANCOREG\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/bancoReg.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1667863905586 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/ROMMIPS.vhd" 33 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1667863905586 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1667863905586 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[0\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[0\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[1\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[1\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[2\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[2\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[3\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[3\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[4\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[4\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[5\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[5\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[6\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[6\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[7\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[7\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[8\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[8\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[9\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[9\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[10\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[10\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[11\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[11\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[12\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[12\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[13\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[13\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[14\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[14\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[15\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[15\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[16\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[16\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[17\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[17\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[18\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[18\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[19\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[19\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[20\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[20\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[21\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[21\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[22\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[22\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[23\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[23\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[24\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[24\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[25\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[25\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[26\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[26\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[27\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[27\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[28\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[28\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[29\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[29\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[30\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[30\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[31\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[31\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667863906130 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1667863906130 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[0\] GND " "Pin \"PC_OUT\[0\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|PC_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[1\] GND " "Pin \"PC_OUT\[1\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|PC_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[1\] GND " "Pin \"ULA_OUT_Sim\[1\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[3\] GND " "Pin \"ULA_OUT_Sim\[3\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[4\] GND " "Pin \"ULA_OUT_Sim\[4\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[5\] GND " "Pin \"ULA_OUT_Sim\[5\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[6\] GND " "Pin \"ULA_OUT_Sim\[6\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[7\] GND " "Pin \"ULA_OUT_Sim\[7\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[8\] GND " "Pin \"ULA_OUT_Sim\[8\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[9\] GND " "Pin \"ULA_OUT_Sim\[9\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[10\] GND " "Pin \"ULA_OUT_Sim\[10\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[11\] GND " "Pin \"ULA_OUT_Sim\[11\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[12\] GND " "Pin \"ULA_OUT_Sim\[12\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[13\] GND " "Pin \"ULA_OUT_Sim\[13\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[14\] GND " "Pin \"ULA_OUT_Sim\[14\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[15\] GND " "Pin \"ULA_OUT_Sim\[15\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[16\] GND " "Pin \"ULA_OUT_Sim\[16\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[17\] GND " "Pin \"ULA_OUT_Sim\[17\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[18\] GND " "Pin \"ULA_OUT_Sim\[18\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[19\] GND " "Pin \"ULA_OUT_Sim\[19\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[20\] GND " "Pin \"ULA_OUT_Sim\[20\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[21\] GND " "Pin \"ULA_OUT_Sim\[21\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[22\] GND " "Pin \"ULA_OUT_Sim\[22\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[23\] GND " "Pin \"ULA_OUT_Sim\[23\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[24\] GND " "Pin \"ULA_OUT_Sim\[24\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[25\] GND " "Pin \"ULA_OUT_Sim\[25\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[26\] GND " "Pin \"ULA_OUT_Sim\[26\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[27\] GND " "Pin \"ULA_OUT_Sim\[27\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[28\] GND " "Pin \"ULA_OUT_Sim\[28\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[29\] GND " "Pin \"ULA_OUT_Sim\[29\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[30\] GND " "Pin \"ULA_OUT_Sim\[30\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_OUT_Sim\[31\] GND " "Pin \"ULA_OUT_Sim\[31\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|ULA_OUT_Sim[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "endRegS_Sim\[0\] GND " "Pin \"endRegS_Sim\[0\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|endRegS_Sim[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "endRegS_Sim\[1\] GND " "Pin \"endRegS_Sim\[1\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|endRegS_Sim[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "endRegS_Sim\[2\] GND " "Pin \"endRegS_Sim\[2\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|endRegS_Sim[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "endRegS_Sim\[4\] GND " "Pin \"endRegS_Sim\[4\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|endRegS_Sim[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "endRegT_Sim\[1\] GND " "Pin \"endRegT_Sim\[1\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|endRegT_Sim[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "endRegT_Sim\[2\] GND " "Pin \"endRegT_Sim\[2\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|endRegT_Sim[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "endRegD_Sim\[0\] GND " "Pin \"endRegD_Sim\[0\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|endRegD_Sim[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "endRegD_Sim\[1\] GND " "Pin \"endRegD_Sim\[1\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|endRegD_Sim[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "endRegD_Sim\[2\] GND " "Pin \"endRegD_Sim\[2\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|endRegD_Sim[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "endRegD_Sim\[3\] GND " "Pin \"endRegD_Sim\[3\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|endRegD_Sim[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "endRegD_Sim\[4\] GND " "Pin \"endRegD_Sim\[4\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|endRegD_Sim[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[1\] GND " "Pin \"regS_OUT_Sim\[1\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[3\] GND " "Pin \"regS_OUT_Sim\[3\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[4\] GND " "Pin \"regS_OUT_Sim\[4\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[5\] GND " "Pin \"regS_OUT_Sim\[5\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[6\] GND " "Pin \"regS_OUT_Sim\[6\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[7\] GND " "Pin \"regS_OUT_Sim\[7\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[8\] GND " "Pin \"regS_OUT_Sim\[8\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[9\] GND " "Pin \"regS_OUT_Sim\[9\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[10\] GND " "Pin \"regS_OUT_Sim\[10\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[11\] GND " "Pin \"regS_OUT_Sim\[11\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[12\] GND " "Pin \"regS_OUT_Sim\[12\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[13\] GND " "Pin \"regS_OUT_Sim\[13\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[14\] GND " "Pin \"regS_OUT_Sim\[14\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[15\] GND " "Pin \"regS_OUT_Sim\[15\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[16\] GND " "Pin \"regS_OUT_Sim\[16\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[17\] GND " "Pin \"regS_OUT_Sim\[17\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[18\] GND " "Pin \"regS_OUT_Sim\[18\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[19\] GND " "Pin \"regS_OUT_Sim\[19\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[20\] GND " "Pin \"regS_OUT_Sim\[20\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[21\] GND " "Pin \"regS_OUT_Sim\[21\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[22\] GND " "Pin \"regS_OUT_Sim\[22\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[23\] GND " "Pin \"regS_OUT_Sim\[23\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[24\] GND " "Pin \"regS_OUT_Sim\[24\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[25\] GND " "Pin \"regS_OUT_Sim\[25\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[26\] GND " "Pin \"regS_OUT_Sim\[26\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[27\] GND " "Pin \"regS_OUT_Sim\[27\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[28\] GND " "Pin \"regS_OUT_Sim\[28\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[29\] GND " "Pin \"regS_OUT_Sim\[29\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[30\] GND " "Pin \"regS_OUT_Sim\[30\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regS_OUT_Sim\[31\] GND " "Pin \"regS_OUT_Sim\[31\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667863906200 "|MIPS|regS_OUT_Sim[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667863906200 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667863906250 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2374 " "2374 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667863906374 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667863906504 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667863906504 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Habilita_WR " "No output dependent on input pin \"Habilita_WR\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/rapha/OneDrive - Insper - Institudo de Ensino e Pesquisa/Insper/6 SEM/DesignComp/Projetos-Descomp/Projeto-MIPS-I/MIPS.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667863906607 "|MIPS|Habilita_WR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667863906607 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "342 " "Implemented 342 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667863906608 ""} { "Info" "ICUT_CUT_TM_OPINS" "175 " "Implemented 175 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667863906608 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667863906608 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667863906608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667863906627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 20:31:46 2022 " "Processing ended: Mon Nov 07 20:31:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667863906627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667863906627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667863906627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667863906627 ""}
