#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Mar  9 16:42:40 2022
# Process ID: 155420
# Current directory: C:/Users/user/Documents/GitHub/Tut-5/myProject1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent154112 C:\Users\user\Documents\GitHub\Tut-5\myProject1\myProject1.xpr
# Log file: C:/Users/user/Documents/GitHub/Tut-5/myProject1/vivado.log
# Journal file: C:/Users/user/Documents/GitHub/Tut-5/myProject1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Documents/GitHub/Tut-5/myProject1/myProject1.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_simulation
source top_sim.tcl
run all
close_sim
launch_simulation
source top_sim.tcl
run all
synth_design -rtl -rtl_skip_mlo -name rtl_1
open_run synth_1 -name synth_1
report_power -name {power_1}
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
add_files -fileset constrs_1 -norecurse C:/Users/user/Documents/GitHub/constraints.xdc
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
current_design synth_1
current_design impl_1
refresh_design
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
launch_simulation
source top_sim.tcl
run all
close_design
launch_simulation -mode post-synthesis -type functional
source top_sim.tcl
run all
current_design rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
current_sim simulation_3
close_sim
launch_simulation
launch_simulation
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation
launch_simulation
run all
launch_simulation
close_sim
