
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    width:68%;
    height:30%;
    display:block;  
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3, h4 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 95%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:black;
  }
  #descriptions{
    width: 90%;
    margin-left:5.5%;
    margin-right:3%;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:2px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=fifo_cc_got_tempput><h1 id="entity-fifo_cc_got_tempput">Entity: fifo_cc_got_tempput</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 1225 310"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="395,0 410,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="250" height="150" fill="black" x="410" y="0"></rect><rect id="SvgjsRect1007" width="246" height="145" fill="#bdecb6" x="412" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="390" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   positive </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="425" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   D_BITS </tspan></text><line id="SvgjsLine1012" x1="395" y1="15" x2="410" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="390" y="14.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   positive </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="425" y="14.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   MIN_DEPTH </tspan></text><line id="SvgjsLine1017" x1="395" y1="35" x2="410" y2="35" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="390" y="34.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="425" y="34.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   DATA_REG </tspan></text><line id="SvgjsLine1022" x1="395" y1="55" x2="410" y2="55" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="390" y="54.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="425" y="54.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   STATE_REG </tspan></text><line id="SvgjsLine1027" x1="395" y1="75" x2="410" y2="75" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1028" font-family="Helvetica" x="390" y="74.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1029" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1030" font-family="Helvetica" x="425" y="74.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   OUTPUT_REG </tspan></text><line id="SvgjsLine1032" x1="395" y1="95" x2="410" y2="95" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1033" font-family="Helvetica" x="390" y="94.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1034" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   natural </tspan></text><text id="SvgjsText1035" font-family="Helvetica" x="425" y="94.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   ESTATE_WR_BITS </tspan></text><line id="SvgjsLine1037" x1="395" y1="115" x2="410" y2="115" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1038" font-family="Helvetica" x="390" y="114.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1039" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   natural </tspan></text><text id="SvgjsText1040" font-family="Helvetica" x="425" y="114.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   FSTATE_RD_BITS </tspan></text><line id="SvgjsLine1042" x1="395" y1="135" x2="410" y2="135" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1043" width="250" height="150" fill="black" x="410" y="155"></rect><rect id="SvgjsRect1044" width="246" height="145" fill="#fdfd96" x="412" y="157"></rect><text id="SvgjsText1045" font-family="Helvetica" x="390" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1047" font-family="Helvetica" x="425" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1048" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   rst </tspan></text><line id="SvgjsLine1049" x1="395" y1="170" x2="410" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1050" font-family="Helvetica" x="390" y="169.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1052" font-family="Helvetica" x="425" y="169.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1053" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   clk </tspan></text><line id="SvgjsLine1054" x1="395" y1="190" x2="410" y2="190" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1055" font-family="Helvetica" x="390" y="189.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1057" font-family="Helvetica" x="425" y="189.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1058" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   put </tspan></text><line id="SvgjsLine1059" x1="395" y1="210" x2="410" y2="210" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1060" font-family="Helvetica" x="390" y="209.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1061" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   std_logic_vector(D_BITS-1 downto 0) </tspan></text><text id="SvgjsText1062" font-family="Helvetica" x="425" y="209.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1063" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   din </tspan></text><line id="SvgjsLine1064" x1="395" y1="230" x2="410" y2="230" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1065" font-family="Helvetica" x="390" y="229.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1066" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1067" font-family="Helvetica" x="425" y="229.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1068" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   commit </tspan></text><line id="SvgjsLine1069" x1="395" y1="250" x2="410" y2="250" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1070" font-family="Helvetica" x="390" y="249.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1071" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1072" font-family="Helvetica" x="425" y="249.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1073" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   rollback </tspan></text><line id="SvgjsLine1074" x1="395" y1="270" x2="410" y2="270" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1075" font-family="Helvetica" x="390" y="269.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1076" dy="26" x="390" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1077" font-family="Helvetica" x="425" y="269.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1078" dy="26" x="425" svgjs:data="{&quot;newLined&quot;:true}">   got </tspan></text><line id="SvgjsLine1079" x1="395" y1="290" x2="410" y2="290" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1080" font-family="Helvetica" x="680" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1081" dy="26" x="680" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1082" font-family="Helvetica" x="645" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1083" dy="26" x="645" svgjs:data="{&quot;newLined&quot;:true}">   full </tspan></text><line id="SvgjsLine1084" x1="660" y1="170" x2="675" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1085" font-family="Helvetica" x="680" y="169.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1086" dy="26" x="680" svgjs:data="{&quot;newLined&quot;:true}">   std_logic_vector(imax(0, ESTATE_WR_BITS-1) downto 0) </tspan></text><text id="SvgjsText1087" font-family="Helvetica" x="645" y="169.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1088" dy="26" x="645" svgjs:data="{&quot;newLined&quot;:true}">   estate_wr </tspan></text><line id="SvgjsLine1089" x1="660" y1="190" x2="675" y2="190" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1090" font-family="Helvetica" x="680" y="189.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1091" dy="26" x="680" svgjs:data="{&quot;newLined&quot;:true}">   std_logic_vector(D_BITS-1 downto 0) </tspan></text><text id="SvgjsText1092" font-family="Helvetica" x="645" y="189.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1093" dy="26" x="645" svgjs:data="{&quot;newLined&quot;:true}">   dout </tspan></text><line id="SvgjsLine1094" x1="660" y1="210" x2="675" y2="210" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1095" font-family="Helvetica" x="680" y="209.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1096" dy="26" x="680" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1097" font-family="Helvetica" x="645" y="209.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1098" dy="26" x="645" svgjs:data="{&quot;newLined&quot;:true}">   valid </tspan></text><line id="SvgjsLine1099" x1="660" y1="230" x2="675" y2="230" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1100" font-family="Helvetica" x="680" y="229.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1101" dy="26" x="680" svgjs:data="{&quot;newLined&quot;:true}">   std_logic_vector(imax(0, FSTATE_RD_BITS-1) downto 0) </tspan></text><text id="SvgjsText1102" font-family="Helvetica" x="645" y="229.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1103" dy="26" x="645" svgjs:data="{&quot;newLined&quot;:true}">   fstate_rd </tspan></text><line id="SvgjsLine1104" x1="660" y1="250" x2="675" y2="250" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>EMACS settings: -<em>-  tab-width: 2; indent-tabs-mode: t -</em>- vim: tabstop=2:shiftwidth=2:noexpandtab kate: tab-width 2; replace-tabs off; indent-width 2; ============================================================================= Authors:                    Thomas B. Preusser Entity:                    FIFO, common clock (cc), pipelined interface, writes only become effective after explicit commit Description:</p><hr /><p>The specified depth (<code>MIN_DEPTH</code>) is rounded up to the next suitable value. As uncommitted writes populate FIFO space that is not yet available for reading, an instance of this FIFO can, indeed, report <code>full</code> and <code>not vld</code> at the same time. While a <code>commit</code> would eventually make data available for reading (<code>vld</code>), a <code>rollback</code> would free the space for subsequent writing (<code>not ful</code>). <code>commit</code> and <code>rollback</code> are inclusive and apply to all writes (<code>put</code>) since the previous 'commit' or 'rollback' up to and including a potentially simultaneous write. The FIFO state upon a simultaneous assertion of <code>commit</code> and <code>rollback</code> is <em>undefined</em>. <code>*STATE_*_BITS</code> defines the granularity of the fill state indicator <code>*state_*</code>. <code>fstate_rd</code> is associated with the read clock domain and outputs the guaranteed number of words available in the FIFO. <code>estate_wr</code> is associated with the write clock domain and outputs the number of words that is guaranteed to be accepted by the FIFO without a capacity overflow. Note that both these indicators cannot replace the <code>full</code> or <code>valid</code> outputs as they may be implemented as giving pessimistic bounds that are minimally off the true fill state. If a fill state is not of interest, set <code>*STATE_*_BITS = 0</code>. <code>fstate_rd</code> and <code>estate_wr</code> are combinatorial outputs and include an address comparator (subtractor) in their path. <strong>Examples:</strong></p><ul><li>FSTATE_RD_BITS = 1:</li><li>fstate_rd == 0 =&gt; 0/2 full</li><li>fstate_rd == 1 =&gt; 1/2 full (half full)</li><li>FSTATE_RD_BITS = 2:</li><li>fstate_rd == 0 =&gt; 0/4 full</li><li>fstate_rd == 1 =&gt; 1/4 full</li><li>fstate_rd == 2 =&gt; 2/4 full</li><li>fstate_rd == 3 =&gt; 3/4 fullLicense:=============================================================================Copyright 2007-2014 Technische Universitaet Dresden - Germany,Licensed under the Apache License, Version 2.0 (the "License");you may not use this file except in compliance with the License.You may obtain a copy of the License atUnless required by applicable law or agreed to in writing, softwaredistributed under the License is distributed on an "AS IS" BASIS,WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.See the License for the specific language governing permissions andlimitations under the License.=============================================================================</li></ul></div><h2 id="generics">Generics</h2>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D_BITS</td>
<td>positive</td>
<td></td>
<td>Data Width</td>
</tr>
<tr>
<td>MIN_DEPTH</td>
<td>positive</td>
<td></td>
<td>Minimum FIFO Depth</td>
</tr>
<tr>
<td>DATA_REG</td>
<td>boolean</td>
<td>false</td>
<td>Store Data Content in Registers</td>
</tr>
<tr>
<td>STATE_REG</td>
<td>boolean</td>
<td>false</td>
<td>Registered Full/Empty Indicators</td>
</tr>
<tr>
<td>OUTPUT_REG</td>
<td>boolean</td>
<td>false</td>
<td>Registered FIFO Output</td>
</tr>
<tr>
<td>ESTATE_WR_BITS</td>
<td>natural</td>
<td>0</td>
<td>Empty State Bits</td>
</tr>
<tr>
<td>FSTATE_RD_BITS</td>
<td>natural</td>
<td>0</td>
<td>Full State Bits</td>
</tr>
</tbody>
</table>
<h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>rst</td>
<td>in</td>
<td>std_logic</td>
<td>Global Reset and Clock</td>
</tr>
<tr>
<td>clk</td>
<td>in</td>
<td>std_logic</td>
<td>Global Reset and Clock</td>
</tr>
<tr>
<td>put</td>
<td>in</td>
<td>std_logic</td>
<td>Write Request</td>
</tr>
<tr>
<td>din</td>
<td>in</td>
<td>std_logic_vector(D_BITS-1 downto 0)</td>
<td>Input Data</td>
</tr>
<tr>
<td>full</td>
<td>out</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>estate_wr</td>
<td>out</td>
<td>std_logic_vector(imax(0, ESTATE_WR_BITS-1) downto 0)</td>
<td></td>
</tr>
<tr>
<td>commit</td>
<td>in</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>rollback</td>
<td>in</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>got</td>
<td>in</td>
<td>std_logic</td>
<td>Read Completed</td>
</tr>
<tr>
<td>dout</td>
<td>out</td>
<td>std_logic_vector(D_BITS-1 downto 0)</td>
<td>Output Data</td>
</tr>
<tr>
<td>valid</td>
<td>out</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>fstate_rd</td>
<td>out</td>
<td>std_logic_vector(imax(0, FSTATE_RD_BITS-1) downto 0)</td>
<td></td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>IP0</td>
<td>unsigned(A_BITS-1 downto 0)</td>
<td>Memory PointersActual Input and Output Pointers</td>
</tr>
<tr>
<td>OP0</td>
<td>unsigned(A_BITS-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>IP1</td>
<td>unsigned(A_BITS-1 downto 0)</td>
<td>Incremented Input and Output Pointers</td>
</tr>
<tr>
<td>OP1</td>
<td>unsigned(A_BITS-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>IPm</td>
<td>unsigned(A_BITS-1 downto 0)</td>
<td>Committed Write Pointer (Commit Marker)</td>
</tr>
<tr>
<td>wa</td>
<td>unsigned(A_BITS-1 downto 0)</td>
<td>Backing Memory ConnectivityWrite Port</td>
</tr>
<tr>
<td>we</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>ra</td>
<td>unsigned(A_BITS-1 downto 0)</td>
<td>Read Port</td>
</tr>
<tr>
<td>re</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>fulli</td>
<td>std_logic</td>
<td>Internal full and empty indicators</td>
</tr>
<tr>
<td>empti</td>
<td>std_logic</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A_BITS</td>
<td>natural</td>
<td>log2ceil(MIN_DEPTH)</td>
<td></td>
</tr>
<tr>
<td>FORCE_XILCY</td>
<td>boolean</td>
<td>(not SIMULATION) and (VENDOR = VENDOR_XILINX) and STATE_REG and (A_BITS &gt; 4)</td>
<td>Force Carry-Chain Use for Pointer Increments on Xilinx Architectures</td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2><ul>
<li>unnamed: ( clk )</li>
</ul><ul>
<li>unnamed: ( fulli, IP0, IPm, OP0 )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Fill State Computation (soft indicators)</p></div><br><br><br><br><br><br>