# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# vsim -gui . 
# Start time: 10:32:20 on Jun 04,2024
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 10:32:20 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
do simuprocesseur.do
# Cannot open macro file: simuprocesseur.do
cd C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/simu
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:57 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 10:32:57 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:57 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 10:32:57 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:57 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# -- Loading entity Mux2v1
# ** Error: ../src/Decodeur.vhd(39): (vcom-1484) Unknown formal identifier "Y".
# ** Error: ../src/Decodeur.vhd(45): near "=": syntax error
# ** Error: ../src/Decodeur.vhd(48): near "=": syntax error
# End time: 10:32:57 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 6
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Decodeur.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:34:24 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 10:34:24 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:34:24 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 10:34:24 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:34:24 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# -- Loading entity Mux2v1
# ** Error: ../src/Decodeur.vhd(40): Cannot read output "Rd".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Decodeur.vhd(40): Cannot read output "RegSel".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Decodeur.vhd(44): near "=": syntax error
# End time: 10:34:24 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 6
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Decodeur.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:42 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 10:35:43 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:43 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 10:35:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:43 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# -- Loading entity Mux2v1
# ** Error: ../src/Decodeur.vhd(40): Cannot read output "Rd".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Decodeur.vhd(40): Cannot read output "RegSel".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Decodeur.vhd(45): near "=": syntax error
# ** Error: ../src/Decodeur.vhd(48): near "=": syntax error
# End time: 10:35:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 6
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Decodeur.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 10:36:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 10:36:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# -- Loading entity Mux2v1
# ** Error: ../src/Decodeur.vhd(40): Cannot read output "Rd".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Decodeur.vhd(40): Cannot read output "RegSel".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Decodeur.vhd(58): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: ../src/Decodeur.vhd(58): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: ../src/Decodeur.vhd(66): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 7 is not equal to right length 8).
# ** Error: ../src/Decodeur.vhd(78): Illegal sequential statement.
# ** Error: ../src/Decodeur.vhd(193): near "RTL": (vcom-1576) expecting PROCESS.
# End time: 10:36:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 1
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 6
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Decodeur.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:45 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 10:36:45 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:45 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 10:36:45 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:45 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# -- Loading entity Mux2v1
# ** Error: ../src/Decodeur.vhd(40): Cannot read output "Rd".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Decodeur.vhd(40): Cannot read output "RegSel".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Warning: ../src/Decodeur.vhd(66): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 7 is not equal to right length 8).
# ** Error: ../src/Decodeur.vhd(78): Illegal sequential statement.
# ** Error: ../src/Decodeur.vhd(193): near "RTL": (vcom-1576) expecting PROCESS.
# End time: 10:36:45 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 6
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Decodeur.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:23 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 10:38:23 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:23 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 10:38:23 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:23 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# -- Loading entity Mux2v1
# ** Error: ../src/Decodeur.vhd(40): Cannot read output "Rd".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Decodeur.vhd(40): Cannot read output "RegSel".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Decodeur.vhd(78): Illegal sequential statement.
# ** Error: ../src/Decodeur.vhd(193): near "RTL": (vcom-1576) expecting PROCESS.
# End time: 10:38:24 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 6
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Decodeur.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:43 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 10:40:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:43 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 10:40:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:43 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture behavioral of Decodeur
# -- Loading entity Mux2v1
# ** Error: ../src/Decodeur.vhd(40): Cannot read output "Rd".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Decodeur.vhd(40): Cannot read output "RegSel".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Decodeur.vhd(78): Illegal sequential statement.
# ** Error: ../src/Decodeur.vhd(193): near "behavioral": (vcom-1576) expecting PROCESS.
# End time: 10:40:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 6
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Decodeur.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:43 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 10:41:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:43 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 10:41:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:44 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture behavioral of Decodeur
# -- Loading entity Mux2v1
# ** Error: ../src/Decodeur.vhd(40): Cannot read output "Rd".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Decodeur.vhd(40): Cannot read output "RegSel".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Decodeur.vhd(78): Illegal sequential statement.
# ** Error: ../src/Decodeur.vhd(192): near "behavioral": (vcom-1576) expecting PROCESS.
# End time: 10:41:44 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 6
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Decodeur.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:20 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 10:42:21 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:21 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 10:42:21 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:21 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture behavioral of Decodeur
# -- Loading entity Mux2v1
# ** Error: ../src/Decodeur.vhd(40): Cannot read output "Rd".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Decodeur.vhd(40): Cannot read output "RegSel".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Decodeur.vhd(193): VHDL Compiler exiting
# End time: 10:42:21 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 6
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Decodeur.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:56 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 10:43:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:56 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 10:43:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:56 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture behavioral of Decodeur
# -- Loading entity Mux2v1
# End time: 10:43:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:56 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:43:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:56 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 10:43:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:56 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 10:43:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:56 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 10:43:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:56 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre_PSR
# ** Error: (vcom-11) Could not find work.registre_psr.
# ** Error: ../src/Registre.vhd(17): VHDL Compiler exiting
# End time: 10:43:57 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 11
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Registre.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:32 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 10:44:32 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:32 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 10:44:32 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:32 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture behavioral of Decodeur
# -- Loading entity Mux2v1
# End time: 10:44:32 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:32 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:44:32 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:32 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 10:44:32 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:32 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 10:44:32 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:32 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 10:44:32 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:32 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# ** Error: ../src/Registre.vhd(28): Signal "DATAIN" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.SIGNED.
# ** Error: ../src/Registre.vhd(32): Signal "d_out" is type ieee.NUMERIC_STD.SIGNED; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../src/Registre.vhd(33): VHDL Compiler exiting
# End time: 10:44:33 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 11
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Registre.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:04 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 10:45:04 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:04 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 10:45:04 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:04 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture behavioral of Decodeur
# -- Loading entity Mux2v1
# End time: 10:45:04 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:04 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:45:04 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:04 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 10:45:04 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:04 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 10:45:04 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:05 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 10:45:05 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:05 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 10:45:05 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:05 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 10:45:05 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:05 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 10:45:05 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:05 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# ** Error: ../src/Processeur.vhd(13): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 10:45:05 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 15
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Processeur.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:21 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 10:45:21 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 10:45:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture behavioral of Decodeur
# -- Loading entity Mux2v1
# End time: 10:45:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:45:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 10:45:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 10:45:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 10:45:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 10:45:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 10:45:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 10:45:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# ** Error: ../src/Processeur.vhd(31): near "signal": (vcom-1576) expecting ';'.
# -- Loading entity Unite_de_Traitement
# ** Error: ../src/Processeur.vhd(43): (vcom-1136) Unknown identifier "RA".
# ** Error: ../src/Processeur.vhd(44): (vcom-1136) Unknown identifier "RB".
# ** Error: ../src/Processeur.vhd(45): (vcom-1136) Unknown identifier "RW".
# ** Error: ../src/Processeur.vhd(55): (vcom-1136) Unknown identifier "RegAff".
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# ** Error: ../src/Processeur.vhd(74): (vcom-1136) Unknown identifier "RA".
# ** Error: ../src/Processeur.vhd(75): (vcom-1136) Unknown identifier "RW".
# ** Error: ../src/Processeur.vhd(76): (vcom-1136) Unknown identifier "RB".
# ** Error: ../src/Processeur.vhd(85): (vcom-1136) Unknown identifier "RegAff".
# -- Loading entity Registre
# ** Error: ../src/Processeur.vhd(98): VHDL Compiler exiting
# End time: 10:45:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 15
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Processeur.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:42 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 10:45:42 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:42 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 10:45:42 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:42 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture behavioral of Decodeur
# -- Loading entity Mux2v1
# End time: 10:45:42 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:42 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:45:43 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:43 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 10:45:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:43 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 10:45:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:43 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 10:45:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:43 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 10:45:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:43 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 10:45:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:43 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 10:45:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:43 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 10:45:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:43 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 10:45:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt tb_Processeur 
# Start time: 10:45:44 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# Loading work.decodeur(behavioral)
# ** Error: (vish-4014) No objects found matching '/tb_Processeur/Processeur/Decodeur/insr_courante'.
# Error in macro ./simuprocesseur.do line 27
# (vish-4014) No objects found matching '/tb_Processeur/Processeur/Decodeur/insr_courante'.
#     while executing
# "add wave /tb_Processeur/Processeur/Decodeur/insr_courante"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:27 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 10:46:27 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:27 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 10:46:27 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:27 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture behavioral of Decodeur
# -- Loading entity Mux2v1
# End time: 10:46:27 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:27 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:46:27 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:27 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 10:46:27 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:27 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 10:46:28 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:28 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 10:46:28 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:28 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 10:46:28 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:28 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 10:46:28 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:28 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 10:46:28 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:28 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 10:46:28 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:28 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 10:46:28 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:46:30 on Jun 04,2024, Elapsed time: 0:00:46
# Errors: 3, Warnings: 0
# vsim -novopt tb_Processeur 
# Start time: 10:46:30 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# Loading work.decodeur(behavioral)
# ** Error: (vish-4014) No objects found matching '/tb_Processeur/Processeur/Decodeur/insr_courante'.
# Error in macro ./simuprocesseur.do line 27
# (vish-4014) No objects found matching '/tb_Processeur/Processeur/Decodeur/insr_courante'.
#     while executing
# "add wave /tb_Processeur/Processeur/Decodeur/insr_courante"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:55 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 10:46:55 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:55 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 10:46:55 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:55 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture behavioral of Decodeur
# -- Loading entity Mux2v1
# End time: 10:46:55 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:56 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:46:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:56 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 10:46:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:56 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 10:46:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:56 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 10:46:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:56 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 10:46:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:56 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 10:46:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:56 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 10:46:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:56 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 10:46:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:56 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 10:46:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:46:58 on Jun 04,2024, Elapsed time: 0:00:28
# Errors: 3, Warnings: 0
# vsim -novopt tb_Processeur 
# Start time: 10:46:58 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# Loading work.decodeur(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 6 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 6 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 6 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 14 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 22 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 22 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 34 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 34 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 38 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 42 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 42 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 54 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 54 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 58 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 62 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 62 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 74 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 74 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 78 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 82 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 82 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Note: End of test. Verify that no error was reported.
#    Time: 84 ns  Iteration: 0  Instance: /tb_processeur
# 0 ps
# 90300 ps
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:18 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 10:55:18 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:18 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 10:55:18 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:18 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture behavioral of Decodeur
# -- Loading entity Mux2v1
# End time: 10:55:18 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:19 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:55:19 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:19 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# ** Error: ../src/Memoire_Data.vhd(29): Target type ieee.std_logic_1164.STD_LOGIC_VECTOR in variable assignment is different from expression type.
# ** Error: ../src/Memoire_Data.vhd(31): Target type ieee.std_logic_1164.STD_LOGIC_VECTOR in variable assignment is different from expression type.
# ** Error: ../src/Memoire_Data.vhd(53): VHDL Compiler exiting
# End time: 10:55:19 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 8
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Memoire_Data.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:35 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 10:56:35 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:35 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 10:56:35 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:35 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture behavioral of Decodeur
# -- Loading entity Mux2v1
# End time: 10:56:35 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:36 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 10:56:36 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:36 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 10:56:36 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:36 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 10:56:36 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:36 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 10:56:36 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:36 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 10:56:36 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:36 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 10:56:36 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:36 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 10:56:36 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:36 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 10:56:36 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:36 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 10:56:37 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:56:38 on Jun 04,2024, Elapsed time: 0:09:40
# Errors: 6, Warnings: 30
# vsim -novopt tb_Processeur 
# Start time: 10:56:38 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# Loading work.decodeur(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 6 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 6 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 6 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 14 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 22 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 22 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 34 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 34 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 38 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 42 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 42 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 54 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 54 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 58 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 62 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 62 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 74 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 74 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 78 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 82 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 82 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Note: End of test. Verify that no error was reported.
#    Time: 84 ns  Iteration: 0  Instance: /tb_processeur
# 0 ps
# 90300 ps
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:13 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 11:46:13 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:13 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 11:46:13 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:13 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 11:46:13 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:13 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:46:13 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:13 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 11:46:13 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:13 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 11:46:13 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:13 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:46:13 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:13 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 11:46:14 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:14 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 11:46:14 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:14 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 11:46:14 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:14 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processe
# -- Compiling architecture RTL of Processe
# ** Error: (vcom-11) Could not find work.unite_de_controle.
# ** Error (suppressible): ../src/Processe.vhd(37): (vcom-1195) Cannot find expanded name "work.Unite_de_Controle".
# ** Error: ../src/Processe.vhd(37): Unknown expanded name.
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# ** Error: ../src/Processe.vhd(94): VHDL Compiler exiting
# End time: 11:46:14 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 15
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Processe.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:30 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 11:47:30 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:30 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 11:47:30 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:30 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 11:47:30 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:30 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:47:30 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:30 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 11:47:30 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:30 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 11:47:30 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:30 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:47:30 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:30 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 11:47:30 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:30 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 11:47:31 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:31 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 11:47:31 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:31 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Controle
# ** Error: ../src/Unite_de_Controle.vhd(18): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 11:47:31 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 14
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Unite_de_Controle.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:45 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 11:47:46 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:46 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 11:47:46 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:46 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 11:47:46 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:46 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:47:46 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:46 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 11:47:46 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:46 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 11:47:46 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:46 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:47:47 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:47 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 11:47:47 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:47 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 11:47:47 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:47 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 11:47:47 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:47 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Controle
# -- Compiling architecture RTL of Unite_de_Controle
# -- Loading entity Mux2v1
# ** Error: ../src/Unite_de_Controle.vhd(39): near ")": syntax error
# ** Error: ../src/Unite_de_Controle.vhd(41): Statement cannot be labeled.
# -- Loading entity Decodeur
# ** Error: ../src/Unite_de_Controle.vhd(51): (vcom-1136) Unknown identifier "ALUCtrl".
# -- Loading entity Registre
# ** Error: ../src/Unite_de_Controle.vhd(65): Cannot read output "PSREn".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Unite_de_Controle.vhd(71): VHDL Compiler exiting
# End time: 11:47:47 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 14
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Unite_de_Controle.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:05 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 11:48:05 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:05 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 11:48:05 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:06 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 11:48:06 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:06 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:48:06 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:06 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 11:48:06 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:06 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 11:48:06 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:06 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:48:06 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:06 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 11:48:06 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:06 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 11:48:06 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:06 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 11:48:06 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:06 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Controle
# -- Compiling architecture RTL of Unite_de_Controle
# -- Loading entity Mux2v1
# ** Error: ../src/Unite_de_Controle.vhd(39): Cannot read output "Rd".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Unite_de_Controle.vhd(39): Cannot read output "RegSel".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# -- Loading entity Decodeur
# ** Error: ../src/Unite_de_Controle.vhd(51): (vcom-1136) Unknown identifier "ALUCtrl".
# -- Loading entity Registre
# ** Error: ../src/Unite_de_Controle.vhd(65): Cannot read output "PSREn".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Unite_de_Controle.vhd(71): VHDL Compiler exiting
# End time: 11:48:07 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 14
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Unite_de_Controle.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:21 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 11:49:21 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:21 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 11:49:21 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:21 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 11:49:21 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:49:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 11:49:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 11:49:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:49:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 11:49:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 11:49:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 11:49:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Controle
# -- Compiling architecture RTL of Unite_de_Controle
# -- Loading entity Mux2v1
# ** Error: ../src/Unite_de_Controle.vhd(39): Cannot read output "Rd".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Unite_de_Controle.vhd(39): Cannot read output "RegSel".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# -- Loading entity Decodeur
# ** Error: ../src/Unite_de_Controle.vhd(51): Signal "ALUCtrl" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# -- Loading entity Registre
# ** Error: ../src/Unite_de_Controle.vhd(65): Cannot read output "PSREn".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Unite_de_Controle.vhd(71): VHDL Compiler exiting
# End time: 11:49:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 14
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Unite_de_Controle.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:06 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 11:50:06 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:06 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 11:50:06 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:06 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 11:50:06 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:06 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:50:06 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:07 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 11:50:07 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:07 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 11:50:07 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:07 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:50:07 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:07 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 11:50:07 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:07 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 11:50:07 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:07 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 11:50:07 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:07 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Controle
# -- Compiling architecture RTL of Unite_de_Controle
# -- Loading entity Mux2v1
# ** Error: ../src/Unite_de_Controle.vhd(40): Cannot read output "Rd".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Unite_de_Controle.vhd(40): Cannot read output "RegSel".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# -- Loading entity Decodeur
# -- Loading entity Registre
# ** Error: ../src/Unite_de_Controle.vhd(66): Cannot read output "PSREn".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../src/Unite_de_Controle.vhd(72): VHDL Compiler exiting
# End time: 11:50:07 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 14
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Unite_de_Controle.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:57 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 11:52:57 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:57 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 11:52:57 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:57 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 11:52:57 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:57 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:52:57 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:57 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 11:52:57 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:57 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 11:52:57 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:57 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:52:58 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:58 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 11:52:58 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:58 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 11:52:58 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:58 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 11:52:58 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:58 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Controle
# -- Compiling architecture RTL of Unite_de_Controle
# -- Loading entity Mux2v1
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 11:52:58 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:58 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processe
# -- Compiling architecture RTL of Processe
# -- Loading entity Unite_de_Controle
# ** Error: ../src/Processe.vhd(50): (vcom-1484) Unknown formal identifier "ALUCtr".
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# ** Error: ../src/Processe.vhd(94): VHDL Compiler exiting
# End time: 11:52:58 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 15
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Processe.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:20 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 11:53:20 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:21 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 11:53:21 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:21 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 11:53:21 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:21 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 11:53:21 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:21 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 11:53:21 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:21 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 11:53:21 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:21 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 11:53:21 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:21 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 11:53:21 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:21 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 11:53:22 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 11:53:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Controle
# -- Compiling architecture RTL of Unite_de_Controle
# -- Loading entity Mux2v1
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 11:53:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processe
# -- Compiling architecture RTL of Processe
# -- Loading entity Unite_de_Controle
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# End time: 11:53:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:22 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processe
# End time: 11:53:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:53:24 on Jun 04,2024, Elapsed time: 0:56:46
# Errors: 46, Warnings: 30
# vsim -novopt tb_Processeur 
# Start time: 11:53:24 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processe(rtl)
# Loading work.unite_de_controle(rtl)
# Loading work.mux2v1(behavioral)
# Loading work.decodeur(rtl)
# Loading work.registre(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 6 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 6 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 6  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 14 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 14 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18 ns  Iteration: 7  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 22 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 22 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 34 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 34 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 38 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udi/entity_instruction
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 38 ns  Iteration: 6  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 42 ns  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 42 ns  Iteration: 1  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Note: End of test. Verify that no error was reported.
#    Time: 44 ns  Iteration: 0  Instance: /tb_processeur
# 0 ps
# 48300 ps
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:49 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 12:22:49 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:49 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 12:22:49 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:49 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 12:22:49 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:49 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:22:49 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:49 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 12:22:50 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:50 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 12:22:50 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:50 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:22:50 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:50 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 12:22:50 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:50 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 12:22:50 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:50 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 12:22:50 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:50 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 12:22:50 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:50 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 12:22:50 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:22:52 on Jun 04,2024, Elapsed time: 0:29:28
# Errors: 0, Warnings: 21
# vsim -novopt tb_Processeur 
# Start time: 12:22:53 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# Loading work.decodeur(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Note: End of test. Verify that no error was reported.
#    Time: 44 ns  Iteration: 0  Instance: /tb_processeur
# 0 ps
# 48300 ps
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:24 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 12:23:24 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:24 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 12:23:24 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:24 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 12:23:24 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:24 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:23:24 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:25 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 12:23:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:25 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 12:23:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:25 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:23:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:25 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 12:23:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:25 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 12:23:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:25 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 12:23:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:25 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 12:23:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:25 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 12:23:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:23:27 on Jun 04,2024, Elapsed time: 0:00:34
# Errors: 0, Warnings: 5
# vsim -novopt tb_Processeur 
# Start time: 12:23:27 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# Loading work.decodeur(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Note: End of test. Verify that no error was reported.
#    Time: 64 ns  Iteration: 0  Instance: /tb_processeur
# 0 ps
# 69300 ps
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:24 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 12:24:24 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:24 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 12:24:24 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:24 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 12:24:24 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:24 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:24:24 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:24 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 12:24:24 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:24 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 12:24:24 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:24 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:24:25 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:25 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 12:24:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:25 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 12:24:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:25 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 12:24:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:25 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 12:24:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:25 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 12:24:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:24:27 on Jun 04,2024, Elapsed time: 0:01:00
# Errors: 0, Warnings: 5
# vsim -novopt tb_Processeur 
# Start time: 12:24:27 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# Loading work.decodeur(rtl)
# ** Error: (vish-4014) No objects found matching '/tb_Processeur/Processeur/Decodeur/insr_courante'.
# Error in macro ./simuprocesseur.do line 27
# (vish-4014) No objects found matching '/tb_Processeur/Processeur/Decodeur/insr_courante'.
#     while executing
# "add wave /tb_Processeur/Processeur/Decodeur/insr_courante"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:10 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 12:25:10 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:10 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 12:25:10 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:10 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 12:25:10 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:10 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:25:10 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:10 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 12:25:10 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:10 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 12:25:10 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:10 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:25:10 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:11 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 12:25:11 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:11 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 12:25:11 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:11 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 12:25:11 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:11 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 12:25:11 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:11 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 12:25:11 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:25:12 on Jun 04,2024, Elapsed time: 0:00:45
# Errors: 3, Warnings: 0
# vsim -novopt tb_Processeur 
# Start time: 12:25:12 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# Loading work.decodeur(rtl)
# ** Error: (vish-4014) No objects found matching '/tb_Processeur/Processeur/Unite_de_Traitement/Banc_Registres/Banc'.
# Error in macro ./simuprocesseur.do line 28
# (vish-4014) No objects found matching '/tb_Processeur/Processeur/Unite_de_Traitement/Banc_Registres/Banc'.
#     while executing
# "add wave -radix hexadecimal /tb_Processeur/Processeur/Unite_de_Traitement/Banc_Registres/Banc"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:27:31 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 12:27:31 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:27:31 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 12:27:31 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:27:31 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 12:27:31 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:27:31 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:27:31 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:27:31 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 12:27:31 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:27:31 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 12:27:31 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:27:31 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:27:32 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:27:32 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 12:27:32 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:27:32 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 12:27:32 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:27:32 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 12:27:32 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:27:32 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 12:27:32 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:27:32 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 12:27:32 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:27:34 on Jun 04,2024, Elapsed time: 0:02:22
# Errors: 3, Warnings: 0
# vsim -novopt tb_Processeur 
# Start time: 12:27:34 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# Loading work.decodeur(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Note: End of test. Verify that no error was reported.
#    Time: 64 ns  Iteration: 0  Instance: /tb_processeur
# 0 ps
# 69300 ps
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:48 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 12:29:48 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:48 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 12:29:48 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:48 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 12:29:48 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:48 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:29:48 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:48 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 12:29:48 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:48 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 12:29:48 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:48 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:29:48 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:48 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 12:29:48 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:49 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 12:29:49 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:49 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 12:29:49 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:49 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 12:29:49 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:49 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 12:29:49 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:29:50 on Jun 04,2024, Elapsed time: 0:02:16
# Errors: 0, Warnings: 5
# vsim -novopt tb_Processeur 
# Start time: 12:29:51 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# Loading work.decodeur(rtl)
# ** Error: (vish-4014) No objects found matching '/tb_Processeur/entity_processeur/entity_decodeur/insr_courante'.
# Error in macro ./simuprocesseur.do line 27
# (vish-4014) No objects found matching '/tb_Processeur/entity_processeur/entity_decodeur/insr_courante'.
#     while executing
# "add wave /tb_Processeur/entity_processeur/entity_decodeur/insr_courante"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:42 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 12:30:42 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:42 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 12:30:42 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:42 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 12:30:42 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:42 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:30:42 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:42 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 12:30:42 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:42 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 12:30:42 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:42 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:30:43 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:43 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 12:30:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:43 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 12:30:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:43 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 12:30:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:43 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 12:30:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:43 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 12:30:43 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:30:45 on Jun 04,2024, Elapsed time: 0:00:54
# Errors: 3, Warnings: 0
# vsim -novopt tb_Processeur 
# Start time: 12:30:45 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# Loading work.decodeur(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Note: End of test. Verify that no error was reported.
#    Time: 64 ns  Iteration: 0  Instance: /tb_processeur
# 0 ps
# 69300 ps
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:24 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 12:32:25 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:25 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 12:32:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:25 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 12:32:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:25 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:32:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:25 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 12:32:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:25 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 12:32:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:25 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:32:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:25 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 12:32:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:25 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 12:32:25 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:26 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 12:32:26 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:26 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 12:32:26 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:26 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 12:32:26 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:32:27 on Jun 04,2024, Elapsed time: 0:01:42
# Errors: 0, Warnings: 5
# vsim -novopt tb_Processeur 
# Start time: 12:32:27 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# Loading work.decodeur(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Note: End of test. Verify that no error was reported.
#    Time: 804 ns  Iteration: 0  Instance: /tb_processeur
# 0 ps
# 846300 ps
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:01 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 12:35:01 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:01 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 12:35:01 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:01 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 12:35:01 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:01 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:35:01 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:01 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# ** Error: ../src/Memoire_Data.vhd(28): near "=": syntax error
# End time: 12:35:01 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuprocesseur.do line 8
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/Memoire_Data.vhd"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:16 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 12:35:16 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:16 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 12:35:16 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:16 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 12:35:17 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:35:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 12:35:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 12:35:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:35:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 12:35:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 12:35:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 12:35:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 12:35:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:18 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 12:35:18 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:35:19 on Jun 04,2024, Elapsed time: 0:02:52
# Errors: 4, Warnings: 5
# vsim -novopt tb_Processeur 
# Start time: 12:35:19 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# Loading work.decodeur(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Note: End of test. Verify that no error was reported.
#    Time: 804 ns  Iteration: 0  Instance: /tb_processeur
# 0 ps
# 846300 ps
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:44 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 12:38:44 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:44 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 12:38:44 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:44 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 12:38:44 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:44 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:38:44 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:45 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 12:38:45 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:45 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 12:38:45 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:45 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:38:45 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:45 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 12:38:45 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:45 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 12:38:45 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:45 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 12:38:45 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:45 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 12:38:45 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:45 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 12:38:45 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:38:47 on Jun 04,2024, Elapsed time: 0:03:28
# Errors: 0, Warnings: 5
# vsim -novopt tb_Processeur 
# Start time: 12:38:47 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# Loading work.decodeur(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Note: End of test. Verify that no error was reported.
#    Time: 804 ns  Iteration: 0  Instance: /tb_processeur
# 0 ps
# 846300 ps
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:47:16 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 12:47:16 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:47:16 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 12:47:16 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:47:16 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 12:47:16 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:47:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:47:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:47:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 12:47:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:47:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 12:47:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:47:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:47:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:47:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 12:47:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:47:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 12:47:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:47:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 12:47:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:47:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 12:47:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:47:17 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 12:47:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:47:19 on Jun 04,2024, Elapsed time: 0:08:32
# Errors: 0, Warnings: 5
# vsim -novopt tb_Processeur 
# Start time: 12:47:19 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# Loading work.decodeur(rtl)
# ** Error: (vish-4014) No objects found matching '/processeur_tb/processeur/entity_udt/entity_Memory/Memory'.
# Error in macro ./simuprocesseur.do line 30
# (vish-4014) No objects found matching '/processeur_tb/processeur/entity_udt/entity_Memory/Memory'.
#     while executing
# "add wave -radix hexadecimal /processeur_tb/processeur/entity_udt/entity_Memory/Memory"
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:15 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 12:48:15 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:16 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 12:48:16 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:16 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 12:48:16 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:16 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 12:48:16 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:16 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 12:48:16 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:16 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 12:48:16 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:16 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 12:48:16 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:16 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 12:48:16 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:16 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 12:48:16 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 12:48:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 12:48:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:17 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 12:48:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:48:18 on Jun 04,2024, Elapsed time: 0:00:59
# Errors: 3, Warnings: 0
# vsim -novopt tb_Processeur 
# Start time: 12:48:18 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# Loading work.decodeur(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Note: End of test. Verify that no error was reported.
#    Time: 804 ns  Iteration: 0  Instance: /tb_processeur
# 0 ps
# 846300 ps
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:32 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 14:19:32 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:32 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 14:19:32 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:32 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 14:19:32 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:32 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 14:19:33 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:33 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 14:19:33 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:33 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 14:19:33 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:33 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 14:19:33 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:33 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 14:19:33 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:33 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 14:19:33 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:33 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 14:19:33 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:33 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 14:19:33 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:33 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 14:19:33 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:19:36 on Jun 04,2024, Elapsed time: 1:31:18
# Errors: 0, Warnings: 5
# vsim -novopt tb_Processeur 
# Start time: 14:19:36 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# Loading work.decodeur(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Note: End of test. Verify that no error was reported.
#    Time: 804 ns  Iteration: 0  Instance: /tb_processeur
# 0 ps
# 846300 ps
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:21 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 14:32:21 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:21 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 14:32:22 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 14:32:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 14:32:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 14:32:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 14:32:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 14:32:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 14:32:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 14:32:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:22 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 14:32:22 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:23 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 14:32:23 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:23 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 14:32:23 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:32:25 on Jun 04,2024, Elapsed time: 0:12:49
# Errors: 0, Warnings: 5
# vsim -novopt tb_Processeur 
# Start time: 14:32:25 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# Loading work.decodeur(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Note: End of test. Verify that no error was reported.
#    Time: 804 ns  Iteration: 0  Instance: /tb_processeur
# 0 ps
# 846300 ps
do simuprocesseur.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:13 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIORAL of ALU
# End time: 14:51:13 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:13 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Banc_Registres.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banc_Registres
# -- Compiling architecture RTL of Banc_Registres
# End time: 14:51:13 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:13 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Decodeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodeur
# -- Compiling architecture RTL of Decodeur
# End time: 14:51:13 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:13 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Extension.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Extension
# -- Compiling architecture BEHAVIORAL of Extension
# End time: 14:51:13 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:13 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 14:51:13 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:13 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Instruction.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Instruction
# -- Compiling architecture RTL of Memoire_Instruction
# End time: 14:51:14 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:14 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Mux2v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux2v1
# -- Compiling architecture BEHAVIORAL of Mux2v1
# End time: 14:51:14 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:14 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registre
# -- Compiling architecture RTL of Registre
# End time: 14:51:14 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:14 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_de_Traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_de_Traitement
# -- Compiling architecture RTL of Unite_de_Traitement
# -- Loading entity Banc_Registres
# -- Loading entity Extension
# -- Loading entity Mux2v1
# -- Loading entity ALU
# -- Loading entity Memoire_Data
# -- Loading entity Registre
# End time: 14:51:14 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:14 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Unite_des_Instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Unite_des_Instructions
# -- Compiling architecture RTL of Unite_des_Instructions
# -- Loading entity Extension
# -- Loading entity Memoire_Instruction
# End time: 14:51:14 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:14 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processeur
# -- Compiling architecture RTL of Processeur
# -- Loading entity Unite_de_Traitement
# -- Loading entity Unite_des_Instructions
# -- Loading entity Decodeur
# -- Loading entity Registre
# End time: 14:51:14 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:14 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_Processeur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Processeur
# -- Compiling architecture TEST of tb_Processeur
# -- Loading entity Processeur
# End time: 14:51:14 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:51:16 on Jun 04,2024, Elapsed time: 0:18:51
# Errors: 0, Warnings: 5
# vsim -novopt tb_Processeur 
# Start time: 14:51:16 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_processeur(test)
# Loading work.processeur(rtl)
# Loading work.unite_de_traitement(rtl)
# Loading work.banc_registres(rtl)
# Loading work.extension(behavioral)
# Loading work.mux2v1(behavioral)
# Loading work.alu(behavioral)
# Loading work.memoire_data(rtl)
# Loading work.registre(rtl)
# Loading work.unite_des_instructions(rtl)
# Loading work.memoire_instruction(rtl)
# Loading work.decodeur(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Banc_Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /tb_processeur/entity_processeur/entity_udt/entity_Memory
# ** Note: End of test. Verify that no error was reported.
#    Time: 804 ns  Iteration: 0  Instance: /tb_processeur
# 0 ps
# 846300 ps
quit -sim
# End time: 16:57:46 on Jun 04,2024, Elapsed time: 2:06:30
# Errors: 0, Warnings: 5
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:54 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# ** Error: ../src/VIC.vhd(17): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 16:57:54 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuvic.do line 4
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/VIC.vhd"
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:10 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# ** Warning: ../src/VIC.vhd(52): (vcom-1272) Length of expected is 33; length of actual is 32.
# ** Warning: ../src/VIC.vhd(54): (vcom-1272) Length of expected is 33; length of actual is 32.
# End time: 16:58:10 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:10 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# ** Error: tb_VIC.vhd(21): near "OUT": (vcom-1576) expecting STRING or IDENTIFIER or << or '('.
# -- Loading entity VIC
# ** Error: tb_VIC.vhd(38): (vcom-1136) Unknown identifier "tb_VICPC".
# ** Error: tb_VIC.vhd(72): VHDL Compiler exiting
# End time: 16:58:10 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuvic.do line 7
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 tb_VIC.vhd"
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:56 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# ** Warning: ../src/VIC.vhd(51): (vcom-1272) Length of expected is 33; length of actual is 32.
# ** Warning: ../src/VIC.vhd(53): (vcom-1272) Length of expected is 33; length of actual is 32.
# End time: 16:58:57 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:57 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# -- Loading entity VIC
# End time: 16:58:57 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt tb_VIC 
# Start time: 16:58:57 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_vic(test)
# Loading work.vic(rtl)
# ** Error: (vish-4014) No objects found matching 'VICPC'.
# Error in macro ./simuvic.do line 18
# (vish-4014) No objects found matching 'VICPC'.
#     while executing
# "add wave -radix hexadecimal VICPC"
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:07 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# ** Warning: ../src/VIC.vhd(51): (vcom-1272) Length of expected is 33; length of actual is 32.
# ** Warning: ../src/VIC.vhd(53): (vcom-1272) Length of expected is 33; length of actual is 32.
# End time: 17:00:07 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:07 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# -- Loading entity VIC
# End time: 17:00:08 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:00:09 on Jun 04,2024, Elapsed time: 0:01:12
# Errors: 3, Warnings: 2
# vsim -novopt tb_VIC 
# Start time: 17:00:09 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_vic(test)
# Loading work.vic(rtl)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 33 (32 downto 0). Right is 32 (32 downto 1).
#    Time: 46 ns  Iteration: 0  Process: /tb_vic/entity_VIC/line__25 File: ../src/VIC.vhd
# Fatal error in Process line__25 at ../src/VIC.vhd line 51
# 
# HDL call sequence:
# Stopped at ../src/VIC.vhd 51 Process line__25
# 
# 0 ps
# 48300 ps
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:29 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# ** Warning: ../src/VIC.vhd(51): (vcom-1272) Length of expected is 33; length of actual is 32.
# ** Warning: ../src/VIC.vhd(53): (vcom-1272) Length of expected is 33; length of actual is 32.
# End time: 17:00:29 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:29 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# -- Loading entity VIC
# ** Error (suppressible): tb_VIC.vhd(38): (vcom-1272) Length of formal "VICPC" is 33; length of actual is 32.
# ** Error: tb_VIC.vhd(72): VHDL Compiler exiting
# End time: 17:00:30 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuvic.do line 7
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 tb_VIC.vhd"
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:55 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# End time: 17:00:55 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:56 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# -- Loading entity VIC
# End time: 17:00:56 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:00:58 on Jun 04,2024, Elapsed time: 0:00:49
# Errors: 6, Warnings: 2
# vsim -novopt tb_VIC 
# Start time: 17:00:58 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_vic(test)
# Loading work.vic(rtl)
# 0 ps
# 107100 ps
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:28 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# End time: 17:02:28 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:28 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# -- Loading entity VIC
# End time: 17:02:28 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:02:30 on Jun 04,2024, Elapsed time: 0:01:32
# Errors: 0, Warnings: 0
# vsim -novopt tb_VIC 
# Start time: 17:02:30 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_vic(test)
# Loading work.vic(rtl)
# 0 ps
# 107100 ps
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:44 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# End time: 17:08:44 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:44 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# -- Loading entity VIC
# End time: 17:08:44 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:08:46 on Jun 04,2024, Elapsed time: 0:06:16
# Errors: 0, Warnings: 0
# vsim -novopt tb_VIC 
# Start time: 17:08:46 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_vic(test)
# Loading work.vic(rtl)
# 0 ps
# 107100 ps
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:32 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# End time: 17:09:32 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:32 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# -- Loading entity VIC
# End time: 17:09:32 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:09:34 on Jun 04,2024, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim -novopt tb_VIC 
# Start time: 17:09:34 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_vic(test)
# Loading work.vic(rtl)
# 0 ps
# 107100 ps
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:53 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# End time: 17:09:53 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:53 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# -- Loading entity VIC
# End time: 17:09:53 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:09:55 on Jun 04,2024, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
# vsim -novopt tb_VIC 
# Start time: 17:09:55 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_vic(test)
# Loading work.vic(rtl)
# 0 ps
# 107100 ps
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:06 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# End time: 17:12:06 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:06 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# -- Loading entity VIC
# End time: 17:12:06 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:12:08 on Jun 04,2024, Elapsed time: 0:02:13
# Errors: 0, Warnings: 0
# vsim -novopt tb_VIC 
# Start time: 17:12:08 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_vic(test)
# Loading work.vic(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 80 ns  Iteration: 0  Instance: /tb_vic
# 0 ps
# 86100 ps
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:28 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# End time: 17:12:28 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:28 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# -- Loading entity VIC
# End time: 17:12:28 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:12:30 on Jun 04,2024, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
# vsim -novopt tb_VIC 
# Start time: 17:12:30 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_vic(test)
# Loading work.vic(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 80 ns  Iteration: 0  Instance: /tb_vic
# 0 ps
# 86100 ps
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:17 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# End time: 17:15:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:17 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# -- Loading entity VIC
# End time: 17:15:17 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:15:19 on Jun 04,2024, Elapsed time: 0:02:49
# Errors: 0, Warnings: 0
# vsim -novopt tb_VIC 
# Start time: 17:15:19 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_vic(test)
# Loading work.vic(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 80 ns  Iteration: 0  Instance: /tb_vic
# 0 ps
# 86100 ps
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:37 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vic
# -- Compiling architecture Behaviour of vic
# ** Error: ../src/VIC.vhd(90): near "if": syntax error
# ** Error: ../src/VIC.vhd(112): near "if": (vcom-1576) expecting ';'.
# End time: 17:21:37 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuvic.do line 4
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/VIC.vhd"
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:11 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vic
# -- Compiling architecture Behaviour of vic
# ** Error: ../src/VIC.vhd(94): Length field for bit string literal is not defined until VHDL 2008.
# ** Error: ../src/VIC.vhd(100): Length field for bit string literal is not defined until VHDL 2008.
# ** Error: ../src/VIC.vhd(100): (vcom-1449) Truncated bit string literal (length 0) has deleted character '1'; all deleted characters must be '0'.
# ** Error: ../src/VIC.vhd(103): Length field for bit string literal is not defined until VHDL 2008.
# ** Error: ../src/VIC.vhd(103): (vcom-1449) Truncated bit string literal (length 0) has deleted character '1'; all deleted characters must be '0'.
# ** Error: ../src/VIC.vhd(105): Length field for bit string literal is not defined until VHDL 2008.
# ** Warning: ../src/VIC.vhd(94): (vcom-1272) Length of expected is 32; length of actual is 0.
# ** Warning: ../src/VIC.vhd(100): (vcom-1272) Length of expected is 32; length of actual is 0.
# ** Warning: ../src/VIC.vhd(103): (vcom-1272) Length of expected is 32; length of actual is 0.
# ** Warning: ../src/VIC.vhd(105): (vcom-1272) Length of expected is 32; length of actual is 0.
# ** Error: ../src/VIC.vhd(116): VHDL Compiler exiting
# End time: 17:22:11 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 7, Warnings: 4
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./simuvic.do line 4
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../src/VIC.vhd"
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:54 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vic
# -- Compiling architecture Behaviour of vic
# ** Warning: ../src/VIC.vhd(94): (vcom-1272) Length of expected is 32; length of actual is 8.
# End time: 17:22:54 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:54 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# -- Loading entity vic
# End time: 17:22:54 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:22:56 on Jun 04,2024, Elapsed time: 0:07:37
# Errors: 15, Warnings: 5
# vsim -novopt tb_VIC 
# Start time: 17:22:56 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_vic(test)
# Loading work.vic(behaviour)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 8 (31 downto 24).
#    Time: 0 ps  Iteration: 1  Process: /tb_vic/entity_VIC/line__88 File: ../src/VIC.vhd
# Fatal error in Process line__88 at ../src/VIC.vhd line 94
# 
# HDL call sequence:
# Stopped at ../src/VIC.vhd 94 Process line__88
# 
# 0 ps
# 14500 ps
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:14 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vic
# -- Compiling architecture Behaviour of vic
# End time: 17:23:14 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:14 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# -- Loading entity vic
# End time: 17:23:14 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:23:16 on Jun 04,2024, Elapsed time: 0:00:20
# Errors: 2, Warnings: 0
# vsim -novopt tb_VIC 
# Start time: 17:23:16 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_vic(test)
# Loading work.vic(behaviour)
# ** Note: End of test. Verify that no error was reported.
#    Time: 80 ns  Iteration: 0  Instance: /tb_vic
# 0 ps
# 86100 ps
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:29:55 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# End time: 17:29:55 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:29:55 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# -- Loading entity VIC
# End time: 17:29:55 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:29:57 on Jun 04,2024, Elapsed time: 0:06:41
# Errors: 0, Warnings: 0
# vsim -novopt tb_VIC 
# Start time: 17:29:57 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_vic(test)
# Loading work.vic(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 80 ns  Iteration: 0  Instance: /tb_vic
# 0 ps
# 86100 ps
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:48 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# End time: 17:30:48 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:48 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# -- Loading entity VIC
# End time: 17:30:48 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:30:50 on Jun 04,2024, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
# vsim -novopt tb_VIC 
# Start time: 17:30:50 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_vic(test)
# Loading work.vic(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 80 ns  Iteration: 0  Instance: /tb_vic
# 0 ps
# 86100 ps
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:01 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# End time: 17:44:01 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:01 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# -- Loading entity VIC
# End time: 17:44:01 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:44:03 on Jun 04,2024, Elapsed time: 0:13:13
# Errors: 0, Warnings: 0
# vsim -novopt tb_VIC 
# Start time: 17:44:03 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_vic(test)
# Loading work.vic(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 28 ns  Iteration: 0  Instance: /tb_vic
# 0 ps
# 31500 ps
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:26 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# End time: 17:46:26 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:26 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# -- Loading entity VIC
# End time: 17:46:26 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:46:28 on Jun 04,2024, Elapsed time: 0:02:25
# Errors: 0, Warnings: 0
# vsim -novopt tb_VIC 
# Start time: 17:46:28 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_vic(test)
# Loading work.vic(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 16 ns  Iteration: 0  Instance: /tb_vic
# 0 ps
# 18900 ps
do simuvic.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:18 on Jun 04,2024
# vcom -reportprogress 300 -93 ../src/VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
# End time: 17:47:18 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:18 on Jun 04,2024
# vcom -reportprogress 300 -93 tb_VIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_VIC
# -- Compiling architecture TEST of tb_VIC
# -- Loading entity VIC
# End time: 17:47:18 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:47:20 on Jun 04,2024, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
# vsim -novopt tb_VIC 
# Start time: 17:47:20 on Jun 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_vic(test)
# Loading work.vic(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 16 ns  Iteration: 0  Instance: /tb_vic
# 0 ps
# 18900 ps
# End time: 18:09:43 on Jun 04,2024, Elapsed time: 0:22:23
# Errors: 0, Warnings: 0
