library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity alu3 is port(
  a : in std_logic_vector(15 downto 0);
  b : in std_logic_vector(15 downto 0);
  alu3out : out std_logic_vectot(15 downto 0);
);
end entity;

architecture behave3 of alu3 is
  begin
  variable temp : std_logic_vector(15 downto 0);
  process(a,b)
    begin
      temp := std_logic_vector(unsigned(b) * 2);
      alu3out <= std_logic_vector(unsigned(a) + unsigned(temp));
  end process;
end architecture;