<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">AArch64InstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">llvm::AArch64InstrInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">AArch64InstrInfo</a>(const AArch64Subtarget &amp;STI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aa61674464afddf4b2a24ab65f3833233">analyzeBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ae80230a4b9e9f1c100db75b57ef331b2">analyzeCompare</a>(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;CmpMask, int &amp;CmpValue) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a23fc03605ab508eb40a5fb968a78e139">areMemAccessesTriviallyDisjoint</a>(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9b0a622dbae74cb8a4b9b87a8b559b25">buildOutlinedFrame</a>(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF, const outliner::OutlinedFunction &amp;OF) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a498c4f2831126b5c190a9383bb7055e7">canInsertSelect</a>(const MachineBasicBlock &amp;, ArrayRef&lt; MachineOperand &gt; Cond, unsigned, unsigned, int &amp;, int &amp;, int &amp;) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a6effe3eb87233c936c9045b64d717b3a">convertToFlagSettingOpc</a>(unsigned Opc, bool &amp;Is64Bit)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">copyGPRRegTuple</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc, unsigned Opcode, unsigned ZeroReg, llvm::ArrayRef&lt; unsigned &gt; Indices) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a298be1031f30bb6d33dda81a8fc572fc">copyPhysReg</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">copyPhysRegTuple</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc, unsigned Opcode, llvm::ArrayRef&lt; unsigned &gt; Indices) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#acb8985e96f5a8a270fc9d57fc8c99920">decomposeMachineOperandsTargetFlags</a>(unsigned TF) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a86f1c1272defde9d16425ad0a169bb98">describeLoadedValue</a>(const MachineInstr &amp;MI, Register Reg) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a8997d907b1de0e1b433c59102335b06a">expandPostRAPseudo</a>(MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a64505b70265bcadc4993631d532a5fd5">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a12088ac7637b3d28f5de4b630a48f53e">genAlternativeCodeSequence</a>(MachineInstr &amp;Root, MachineCombinerPattern Pattern, SmallVectorImpl&lt; MachineInstr *&gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr *&gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a15b71869ae17ba55cfb477020eaadc19">getBranchDestBlock</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">getInstSizeInBytes</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3">getLoadStoreImmIdx</a>(unsigned Opc)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ad2daef917016dd53e03812923e65f728">getMachineCombinerPatterns</a>(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;Patterns) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01">getMemOpBaseRegImmOfsOffsetOperand</a>(MachineInstr &amp;LdSt) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#afdd56180b2e41499346807b9e9cb88e0">getMemOperandWithOffset</a>(const MachineInstr &amp;MI, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a0c43809149057dffbf66267b7f9e02c6">getMemOperandWithOffsetWidth</a>(const MachineInstr &amp;MI, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, unsigned &amp;Width, const TargetRegisterInfo *TRI) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a90a4ab08ffab80a46e6d828f10c49105">getMemOpInfo</a>(unsigned Opcode, unsigned &amp;Scale, unsigned &amp;Width, int64_t &amp;MinOffset, int64_t &amp;MaxOffset)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">getMemScale</a>(unsigned Opc)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a11e0c0c1465e563be81d564f2ba60abb">getMemScale</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a6ded0a85b004be3aabc164799210a125">getNoop</a>(MCInst &amp;NopInst) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ac091833891ee8d22563063570f1cfad0">getOutliningCandidateInfo</a>(std::vector&lt; outliner::Candidate &gt; &amp;RepeatedSequenceLocs) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a7b66755cbe9d309216c9cba0088132e2">getOutliningType</a>(MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aedb4c96bbe231a3c622b06e15fdb05cb">getSerializableBitmaskMachineOperandTargetFlags</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9e7195b691e065ac34568c1b3340a3f8">getSerializableDirectMachineOperandTargetFlags</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a74f4174a5d158b611050cdf7abd04b58">getSerializableMachineMemOperandTargetFlags</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a66319864880e0ab3ae40570927171410">getUnscaledLdSt</a>(unsigned Opc)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ab8903896a25679d038ebd3e8769233f6">insertBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a1bebf2efd349fef461e2b5cf865d4d97">insertOutlinedCall</a>(Module &amp;M, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF, const outliner::Candidate &amp;C) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a5976149d8063e018b3accf248f463310">insertSelect</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, unsigned DstReg, ArrayRef&lt; MachineOperand &gt; Cond, unsigned TrueReg, unsigned FalseReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ac0d6e98e9e62fcea7cbd5b74cf3ce915">isAddImmediate</a>(const MachineInstr &amp;MI, Register Reg) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ade267f03d50e04004e9ef2019ce25738">isAsCheapAsAMove</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a87b656660a62cefd44342a4909d88dfd">isAssociativeAndCommutative</a>(const MachineInstr &amp;Inst) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a2d997a80040d5eea603cf8ca302c2dbc">isBranchOffsetInRange</a>(unsigned BranchOpc, int64_t BrOffset) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">isCandidateToMergeOrPair</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a3f27d3892d89ca416f664d02e209605c">isCoalescableExtInstr</a>(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9b3dff1d6a474cf694125bccc4b03ea0">isCopyInstrImpl</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a796a2f531a01a5d72a58920fa8ec61b9">isFalkorShiftExtFast</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a0f025e2cec1b7eb026b572b2d12800fd">isFPRCopy</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a8e7ea4a37a21caeb8c336ef3e95f8ee0">isFunctionSafeToOutlineFrom</a>(MachineFunction &amp;MF, bool OutlineFromLinkOnceODRs) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a2a037132ef2f33daa0522efe92a983ed">isGPRCopy</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#acb53158b2fba2683ec41c5873eb16a2f">isGPRZero</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42">isLdStPairSuppressed</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9577820d8006811afa3d9713624c1e01">isLoadFromStackSlot</a>(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a0d93655abe7a956170573a09a78814ff">isMBBSafeToOutlineFrom</a>(MachineBasicBlock &amp;MBB, unsigned &amp;Flags) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">isPairableLdStInst</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ab46fe6f7eb24fe0268c273a28452ecba">isSchedulingBoundary</a>(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a52619cc1f9c5c3029a03a6c956b32595">isSEHInstruction</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#abb85cb5e394d43767d67d067075a7b4f">isStoreToStackSlot</a>(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a801e90197138f0d232f8efcf2426dd81">isStridedAccess</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a1990769eead413855ac08a24140f3175">isSubregFoldable</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a10ff9c7b29be1debe32fa6ba92256068">isThroughputPattern</a>(MachineCombinerPattern Pattern) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aaf6a746794da53626b45e8869bf9dac5">isUnscaledLdSt</a>(unsigned Opc)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a1bd5895683e2ea4630c241c94f8050f0">isUnscaledLdSt</a>(MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a783649795e22d8f4318137834040398f">loadRegFromStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a3cab32a9230ae7c8600e56e739e0ebe6">optimizeCompareInstr</a>(MachineInstr &amp;CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, int CmpValue, const MachineRegisterInfo *MRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af0bbac5dd9f698f2c73477c4e5f36b60">optimizeCondBranch</a>(MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a94cd6ca17535844dc42503cc7b6f32ef">removeBranch</a>(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a7cca5afbdfdcb468161ffe0b888668d0">reverseBranchCondition</a>(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ae29e16211e91898b24ff90048741d79c">shouldClusterMemOps</a>(const MachineOperand &amp;BaseOp1, const MachineOperand &amp;BaseOp2, unsigned NumLoads) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a944bf3cc625b6bf05e52bc6daa2cc47f">shouldOutlineFromFunctionByDefault</a>(MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a5345b53b58d2462c6986d22e7d7f4686">storeRegToStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ae2f38a334980a3888a4fc55b8e9542ac">suppressLdStPair</a>(MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a74804e3c6e291fe90c0cb697632dcf0e">useMachineCombiner</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:16:07 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
