============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Tue Oct 25 00:28:36 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.347096s wall, 0.281250s user + 0.343750s system = 0.625000s CPU (9.8%)

RUN-1004 : used memory is 86 MB, reserved memory is 151 MB, peak memory is 145 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.661704s wall, 0.375000s user + 0.359375s system = 0.734375s CPU (11.0%)

RUN-1004 : used memory is 86 MB, reserved memory is 151 MB, peak memory is 145 MB
GUI-1001 : Download success!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : 48 feed throughs used by 23 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  4.651378s wall, 4.625000s user + 0.062500s system = 4.687500s CPU (100.8%)

RUN-1004 : used memory is 420 MB, reserved memory is 481 MB, peak memory is 451 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.371657s wall, 0.156250s user + 0.140625s system = 0.296875s CPU (4.7%)

RUN-1004 : used memory is 479 MB, reserved memory is 505 MB, peak memory is 495 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.672391s wall, 0.265625s user + 0.140625s system = 0.406250s CPU (6.1%)

RUN-1004 : used memory is 479 MB, reserved memory is 505 MB, peak memory is 495 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : 48 feed throughs used by 23 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  1.348889s wall, 1.296875s user + 0.093750s system = 1.390625s CPU (103.1%)

RUN-1004 : used memory is 469 MB, reserved memory is 496 MB, peak memory is 495 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.363150s wall, 0.234375s user + 0.218750s system = 0.453125s CPU (7.1%)

RUN-1004 : used memory is 502 MB, reserved memory is 527 MB, peak memory is 517 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.666745s wall, 0.343750s user + 0.234375s system = 0.578125s CPU (8.7%)

RUN-1004 : used memory is 502 MB, reserved memory is 527 MB, peak memory is 517 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : 48 feed throughs used by 23 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  1.400592s wall, 1.281250s user + 0.156250s system = 1.437500s CPU (102.6%)

RUN-1004 : used memory is 398 MB, reserved memory is 522 MB, peak memory is 517 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.375262s wall, 0.109375s user + 0.093750s system = 0.203125s CPU (3.2%)

RUN-1004 : used memory is 450 MB, reserved memory is 535 MB, peak memory is 517 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.697657s wall, 0.218750s user + 0.109375s system = 0.328125s CPU (4.9%)

RUN-1004 : used memory is 450 MB, reserved memory is 535 MB, peak memory is 517 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-8007 ERROR: syntax error near '/' in RTL/RGBYCbCr.v(13)
HDL-1007 : undeclared symbol 'post_frame_vsync', assumed default net type 'wire' in RTL/RGBYCbCr.v(41)
HDL-1007 : undeclared symbol 'post_frame_hsync', assumed default net type 'wire' in RTL/RGBYCbCr.v(42)
HDL-1007 : undeclared symbol 'post_frame_de', assumed default net type 'wire' in RTL/RGBYCbCr.v(43)
HDL-1007 : undeclared symbol 'img_cb', assumed default net type 'wire' in RTL/RGBYCbCr.v(45)
HDL-1007 : undeclared symbol 'img_cr', assumed default net type 'wire' in RTL/RGBYCbCr.v(46)
HDL-8007 ERROR: concurrent assignment to a non-net 'img_y' is not permitted in RTL/RGBYCbCr.v(44)
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(67)
HDL-5007 WARNING: 'rgb_r_m0' is not declared in RTL/RGBYCbCr.v(69)
HDL-5007 WARNING: 'rgb_r_m0' is not declared in RTL/RGBYCbCr.v(80)
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(93)
HDL-5007 WARNING: 'rgb_r_m0' is not declared in RTL/RGBYCbCr.v(100)
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(109)
HDL-5007 WARNING: 'out_a' is not declared in RTL/RGBYCbCr.v(117)
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(137)
HDL-5007 WARNING: 'pre_frame_vsync' is not declared in RTL/RGBYCbCr.v(144)
HDL-5007 WARNING: 'pre_frame_hsync' is not declared in RTL/RGBYCbCr.v(145)
HDL-5007 Similar messages will be suppressed.
HDL-8007 ERROR: ignore module module due to previous errors in RTL/RGBYCbCr.v(1)
HDL-8007 ERROR: syntax error near 'endmodule' in RTL/RGBYCbCr.v(153)
HDL-8007 ERROR: Verilog 2000 keyword 'endmodule' used in incorrect context in RTL/RGBYCbCr.v(153)
HDL-1007 : Verilog file 'RTL/RGBYCbCr.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-8007 ERROR: syntax error near '/' in RTL/RGBYCbCr.v(13)
HDL-1007 : undeclared symbol 'post_frame_vsync', assumed default net type 'wire' in RTL/RGBYCbCr.v(41)
HDL-1007 : undeclared symbol 'post_frame_hsync', assumed default net type 'wire' in RTL/RGBYCbCr.v(42)
HDL-1007 : undeclared symbol 'post_frame_de', assumed default net type 'wire' in RTL/RGBYCbCr.v(43)
HDL-1007 : undeclared symbol 'img_cb', assumed default net type 'wire' in RTL/RGBYCbCr.v(45)
HDL-1007 : undeclared symbol 'img_cr', assumed default net type 'wire' in RTL/RGBYCbCr.v(46)
HDL-8007 ERROR: concurrent assignment to a non-net 'img_y' is not permitted in RTL/RGBYCbCr.v(44)
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(67)
HDL-5007 WARNING: 'rgb_r_m0' is not declared in RTL/RGBYCbCr.v(69)
HDL-5007 WARNING: 'rgb_r_m0' is not declared in RTL/RGBYCbCr.v(80)
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(93)
HDL-5007 WARNING: 'rgb_r_m0' is not declared in RTL/RGBYCbCr.v(100)
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(109)
HDL-5007 WARNING: 'out_a' is not declared in RTL/RGBYCbCr.v(117)
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(137)
HDL-5007 WARNING: 'pre_frame_vsync' is not declared in RTL/RGBYCbCr.v(144)
HDL-5007 WARNING: 'pre_frame_hsync' is not declared in RTL/RGBYCbCr.v(145)
HDL-5007 Similar messages will be suppressed.
HDL-8007 ERROR: ignore module module due to previous errors in RTL/RGBYCbCr.v(1)
HDL-1007 : Verilog file 'RTL/RGBYCbCr.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-8007 ERROR: syntax error near '/' in RTL/RGBYCbCr.v(13)
HDL-1007 : undeclared symbol 'post_frame_vsync', assumed default net type 'wire' in RTL/RGBYCbCr.v(41)
HDL-1007 : undeclared symbol 'post_frame_hsync', assumed default net type 'wire' in RTL/RGBYCbCr.v(42)
HDL-1007 : undeclared symbol 'post_frame_de', assumed default net type 'wire' in RTL/RGBYCbCr.v(43)
HDL-1007 : undeclared symbol 'img_cb', assumed default net type 'wire' in RTL/RGBYCbCr.v(45)
HDL-1007 : undeclared symbol 'img_cr', assumed default net type 'wire' in RTL/RGBYCbCr.v(46)
HDL-8007 ERROR: concurrent assignment to a non-net 'img_y' is not permitted in RTL/RGBYCbCr.v(44)
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(67)
HDL-5007 WARNING: 'rgb_r_m0' is not declared in RTL/RGBYCbCr.v(69)
HDL-5007 WARNING: 'rgb_r_m0' is not declared in RTL/RGBYCbCr.v(80)
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(93)
HDL-5007 WARNING: 'rgb_r_m0' is not declared in RTL/RGBYCbCr.v(100)
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(109)
HDL-5007 WARNING: 'out_a' is not declared in RTL/RGBYCbCr.v(117)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/RGBYCbCr.v(1)
HDL-1007 : Verilog file 'RTL/RGBYCbCr.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : undeclared symbol 'post_frame_vsync', assumed default net type 'wire' in RTL/RGBYCbCr.v(40)
HDL-1007 : undeclared symbol 'post_frame_hsync', assumed default net type 'wire' in RTL/RGBYCbCr.v(41)
HDL-1007 : undeclared symbol 'post_frame_de', assumed default net type 'wire' in RTL/RGBYCbCr.v(42)
HDL-1007 : undeclared symbol 'img_cb', assumed default net type 'wire' in RTL/RGBYCbCr.v(44)
HDL-1007 : undeclared symbol 'img_cr', assumed default net type 'wire' in RTL/RGBYCbCr.v(45)
HDL-8007 ERROR: concurrent assignment to a non-net 'img_y' is not permitted in RTL/RGBYCbCr.v(43)
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(66)
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(92)
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(108)
HDL-5007 WARNING: 'out_a' is not declared in RTL/RGBYCbCr.v(116)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/RGBYCbCr.v(1)
HDL-1007 : Verilog file 'RTL/RGBYCbCr.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(59)
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(85)
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(101)
HDL-5007 WARNING: 'out_a' is not declared in RTL/RGBYCbCr.v(109)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(59)
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(85)
HDL-5007 WARNING: 'clk' is not declared in RTL/RGBYCbCr.v(101)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
