<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF108-586-028  </DOCNO><DOCID>08 586 028.andO;</DOCID><JOURNAL>IEEE Design andamp; Test of Computers  June 1990 v7 n3 p42(7).andM;</JOURNAL><TITLE>Transparent logic modeling in VHDL. (VHSIC Hardware DescriptionLanguage) (technical)</TITLE><AUTHOR>DeGroat, Joanne E.andM;</AUTHOR><TEXT><ABSTRACT>A method for transparently mapping one multivalue logic system toanother without modifying the model is developed that uses namingconventions and VHSIC Hardware Description Language (VHDL) librarytechniques.andP;  Efficient use of VHDL for digital circuit designrequires use of existing component models and multivalue logicsystem packages in the VHDL library and standardized modelingconventions.andP;  The VHDL library consists of primary and secondarydesign units (the basic unit of information management) and amultivariate logic system and related functions for performingoperations on the types of declarations in a package declarationdesign unit, including the interfacing of models.andP;  Modelingconventions include standardizing library and use context clausesto reflect one modeling style and completing the requirements fortransparent modeling.andM;</ABSTRACT></TEXT><DESCRIPT>Product:   VHSIC Hardware Description Language (usage).andO;Topic:     ModelingHardware Description LanguagesInterfaceLogic CircuitryCircuit Components.andO;Feature:   illustrationchartprogram.andO;Caption:   The default scope of visibility in the work environment. (chart)A model of combinational logic. (program)Mapping libraries of the multivalue logic system. (chart)andM;</DESCRIPT></DOC>