// Seed: 1846693819
module module_0 ();
  id_1(
      id_1
  );
  assign module_2.id_1 = 0;
  wire id_3;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    output tri1  id_2,
    output logic id_3,
    input  wire  id_4,
    input  wire  id_5,
    input  tri   id_6,
    output tri1  id_7,
    output tri   id_8
);
  always id_3 <= 1;
  always id_2 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor id_0,
    input tri1 id_1,
    output wand id_2,
    input supply0 id_3,
    output wor id_4,
    output wire id_5,
    input uwire id_6,
    input wor id_7,
    input wor id_8
);
  id_10(
      id_5, 1
  ); id_11 :
  assert property (@(1 or posedge 1) 1)
  else id_4.id_3 = id_1;
  module_0 modCall_1 ();
  wire id_12;
endmodule
