# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../Sources" \
"../../../../AXI_Convolution_Controller.ip_user_files/bd/BRAM_HIER/ip/BRAM_HIER_blk_mem_gen_0_0/sim/BRAM_HIER_blk_mem_gen_0_0.v" \
"../../../../AXI_Convolution_Controller.ip_user_files/bd/BRAM_HIER/ip/BRAM_HIER_blk_mem_gen_0_1/sim/BRAM_HIER_blk_mem_gen_0_1.v" \
"../../../../AXI_Convolution_Controller.ip_user_files/bd/BRAM_HIER/ip/BRAM_HIER_blk_mem_gen_0_2/sim/BRAM_HIER_blk_mem_gen_0_2.v" \
"../../../../AXI_Convolution_Controller.ip_user_files/bd/BRAM_HIER/sim/BRAM_HIER.v" \
"../../../../../../Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v" \
"../../../../../../Sources/IP_Source/Convolution_Controller_v1.0/src/BRAM_HIER/hdl/BRAM_HIER_wrapper.v" \
"../../../../../../Sources/IP_Source/Convolution_Controller_v1.0/src/bram_coupler.v" \
"../../../../../../Sources/General/matrixAccelerator.v" \
"../../../../../../Sources/Multiplier/multiplyComputePynq.v" \
"../../../../../../Sources/Adder/param_int_adder.v" \
"../../../../../../Sources/TB/General/Controller_w_BRAM_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
