<?xml version='1.0' encoding='utf-8'?>
<ns0:feed xmlns:ns0="http://www.w3.org/2005/Atom" xml:lang="en">
  <ns0:id>https://aazw.github.io/github-trending-feeds/feeds/vhdl/daily.atom</ns0:id>
  <ns0:title>GitHub Trending - vhdl (daily)</ns0:title>
  <ns0:link href="https://aazw.github.io/github-trending-feeds/feeds/vhdl/daily.atom" rel="self"/>
  <ns0:link href="https://aazw.github.io/github-trending-feeds/" rel="alternate"/>
  <ns0:icon>https://github.githubassets.com/favicons/favicon.svg</ns0:icon>
  <ns0:updated>2026-01-06T00:00:00</ns0:updated>
  <ns0:author>
    <ns0:name>aazw</ns0:name>
  </ns0:author>
  <ns0:entry>
    <ns0:id>urn:github:OSVVM:OSVVM:1767657600</ns0:id>
    <ns0:title>OSVVM/OSVVM</ns0:title>
    <ns0:link href="https://github.com/OSVVM/OSVVM"/>
    <ns0:updated>2026-01-06T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/OSVVM/OSVVM"&gt;https://github.com/OSVVM/OSVVM&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; vhdl&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:UVVM:UVVM:1767657600</ns0:id>
    <ns0:title>UVVM/UVVM</ns0:title>
    <ns0:link href="https://github.com/UVVM/UVVM"/>
    <ns0:updated>2026-01-06T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/UVVM/UVVM"&gt;https://github.com/UVVM/UVVM&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; vhdl&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC ‚Äì resulting also in significant quality improvement. Community forum: https://forum.uvvm.org/ UVVM.org: https://uvvm.org/&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:VUnit:vunit:1767657600</ns0:id>
    <ns0:title>VUnit/vunit</ns0:title>
    <ns0:link href="https://github.com/VUnit/vunit"/>
    <ns0:updated>2026-01-06T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/VUnit/vunit"&gt;https://github.com/VUnit/vunit&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; vhdl&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;VUnit is a unit testing framework for VHDL/SystemVerilog&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:ghdl:ghdl:1767657600</ns0:id>
    <ns0:title>ghdl/ghdl</ns0:title>
    <ns0:link href="https://github.com/ghdl/ghdl"/>
    <ns0:updated>2026-01-06T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/ghdl/ghdl"&gt;https://github.com/ghdl/ghdl&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; vhdl&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;VHDL 2008/93/87 simulator&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:stnolting:neorv32:1767657600</ns0:id>
    <ns0:title>stnolting/neorv32</ns0:title>
    <ns0:link href="https://github.com/stnolting/neorv32"/>
    <ns0:updated>2026-01-06T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/stnolting/neorv32"&gt;https://github.com/stnolting/neorv32&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; vhdl&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;üñ•Ô∏è A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
</ns0:feed>