Analysis & Synthesis report for clock
Sat Feb 11 16:23:13 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr|state
 11. State Machine - |top|sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf|state2
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for player_itf:inst_player_itf|rom6x256:inst_rom6x256|altsyncram:altsyncram_component|altsyncram_0fe1:auto_generated
 17. Parameter Settings for User Entity Instance: clock:inst_clock|ctrl_clock:inst_ctrl_clock
 18. Parameter Settings for User Entity Instance: sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf
 19. Parameter Settings for User Entity Instance: player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr
 20. Parameter Settings for User Entity Instance: player_itf:inst_player_itf|rom6x256:inst_rom6x256|altsyncram:altsyncram_component
 21. Parameter Settings for Inferred Entity Instance: player_itf:inst_player_itf|translater:inst_translater|lpm_divide:Div4
 22. Parameter Settings for Inferred Entity Instance: player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr|lpm_divide:Div0
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "led_itf:inst_led_itf"
 25. Port Connectivity Checks: "player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|dp_cnt_addr:inst_dp_cnt_addr"
 26. Port Connectivity Checks: "player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr"
 27. Port Connectivity Checks: "clock:inst_clock|datapath_clock:inst_datapath_clcok|equal:inst1"
 28. Port Connectivity Checks: "clock:inst_clock|datapath_clock:inst_datapath_clcok|equal:inst2"
 29. Port Connectivity Checks: "clock:inst_clock|datapath_clock:inst_datapath_clcok|equal:inst3"
 30. Port Connectivity Checks: "clock:inst_clock|datapath_clock:inst_datapath_clcok|equal:inst4"
 31. Port Connectivity Checks: "clock:inst_clock|datapath_clock:inst_datapath_clcok|equal:inst5"
 32. Port Connectivity Checks: "clock:inst_clock|datapath_clock:inst_datapath_clcok|equal:inst6"
 33. Port Connectivity Checks: "clock:inst_clock|ctrl_clock:inst_ctrl_clock"
 34. Port Connectivity Checks: "clock:inst_clock"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Feb 11 16:23:13 2023           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; clock                                           ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,094                                           ;
;     Total combinational functions  ; 2,048                                           ;
;     Dedicated logic registers      ; 411                                             ;
; Total registers                    ; 411                                             ;
; Total pins                         ; 11                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 6,144                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; top                ; clock              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+-----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                       ; Library ;
+-----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------+---------+
; ip/rom6x256/rom6x256.v            ; yes             ; User Wizard-Generated File       ; C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/rom6x256.v                      ;         ;
; ip/rom6x256/test.mif              ; yes             ; User Memory Initialization File  ; C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/test.mif                        ;         ;
; ../rtl/player_itf/translater.v    ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/player_itf/translater.v                     ;         ;
; ../rtl/player_itf/player_itf.v    ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/player_itf/player_itf.v                     ;         ;
; ../rtl/player_itf/dp_cnt_addr.v   ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v                    ;         ;
; ../rtl/player_itf/ctrl_cnt_addr.v ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/player_itf/ctrl_cnt_addr.v                  ;         ;
; ../rtl/player_itf/cnt_addr.v      ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/player_itf/cnt_addr.v                       ;         ;
; ../rtl/clock/equal.v              ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/clock/equal.v                               ;         ;
; ../rtl/clock/datapath_clock.v     ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v                      ;         ;
; ../rtl/clock/datan.v              ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/clock/datan.v                               ;         ;
; ../rtl/clock/ctrl_clock.v         ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/clock/ctrl_clock.v                          ;         ;
; ../rtl/clock/clock.v              ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/clock/clock.v                               ;         ;
; ../rtl/clock/alarm.v              ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/clock/alarm.v                               ;         ;
; ../rtl/led_itf/tw.v               ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/led_itf/tw.v                                ;         ;
; ../rtl/led_itf/led_itf.v          ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/led_itf/led_itf.v                           ;         ;
; ../rtl/pb_itf/sp_lp.v             ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/sp_lp.v                              ;         ;
; ../rtl/pb_itf/smooth.v            ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/smooth.v                             ;         ;
; ../rtl/pb_itf/pb_itf.v            ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/pb_itf.v                             ;         ;
; ../rtl/sd_itf/sd_itf.v            ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/sd_itf.v                             ;         ;
; ../rtl/sd_itf/decoder4_7.v        ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/decoder4_7.v                         ;         ;
; ../rtl/sd_itf/datapath_sd_itf.v   ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v                    ;         ;
; ../rtl/sd_itf/ctrl_sd_itf.v       ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v                        ;         ;
; ../rtl/top.v                      ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/top.v                                       ;         ;
; ../rtl/para.v                     ; yes             ; User Verilog HDL File            ; C:/Users/chb/Desktop/digital_clock/rtl/para.v                                      ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                     ; d:/fpgatools/quartus ii 18.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                     ; d:/fpgatools/quartus ii 18.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                     ; d:/fpgatools/quartus ii 18.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                     ; d:/fpgatools/quartus ii 18.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                    ; yes             ; Megafunction                     ; d:/fpgatools/quartus ii 18.0/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                     ; d:/fpgatools/quartus ii 18.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                        ; yes             ; Megafunction                     ; d:/fpgatools/quartus ii 18.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                        ; yes             ; Megafunction                     ; d:/fpgatools/quartus ii 18.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                      ; yes             ; Megafunction                     ; d:/fpgatools/quartus ii 18.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_0fe1.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/chb/Desktop/digital_clock/pro/db/altsyncram_0fe1.tdf                      ;         ;
; lpm_divide.tdf                    ; yes             ; Megafunction                     ; d:/fpgatools/quartus ii 18.0/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                   ; yes             ; Megafunction                     ; d:/fpgatools/quartus ii 18.0/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc               ; yes             ; Megafunction                     ; d:/fpgatools/quartus ii 18.0/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_uim.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/chb/Desktop/digital_clock/pro/db/lpm_divide_uim.tdf                       ;         ;
; db/sign_div_unsign_mlh.tdf        ; yes             ; Auto-Generated Megafunction      ; C:/Users/chb/Desktop/digital_clock/pro/db/sign_div_unsign_mlh.tdf                  ;         ;
; db/alt_u_div_07f.tdf              ; yes             ; Auto-Generated Megafunction      ; C:/Users/chb/Desktop/digital_clock/pro/db/alt_u_div_07f.tdf                        ;         ;
; db/add_sub_7pc.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/chb/Desktop/digital_clock/pro/db/add_sub_7pc.tdf                          ;         ;
; db/add_sub_8pc.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/chb/Desktop/digital_clock/pro/db/add_sub_8pc.tdf                          ;         ;
; db/lpm_divide_hkm.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/chb/Desktop/digital_clock/pro/db/lpm_divide_hkm.tdf                       ;         ;
; db/sign_div_unsign_9nh.tdf        ; yes             ; Auto-Generated Megafunction      ; C:/Users/chb/Desktop/digital_clock/pro/db/sign_div_unsign_9nh.tdf                  ;         ;
; db/alt_u_div_6af.tdf              ; yes             ; Auto-Generated Megafunction      ; C:/Users/chb/Desktop/digital_clock/pro/db/alt_u_div_6af.tdf                        ;         ;
+-----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 2,094        ;
;                                             ;              ;
; Total combinational functions               ; 2048         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 688          ;
;     -- 3 input functions                    ; 746          ;
;     -- <=2 input functions                  ; 614          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 1266         ;
;     -- arithmetic mode                      ; 782          ;
;                                             ;              ;
; Total registers                             ; 411          ;
;     -- Dedicated logic registers            ; 411          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 11           ;
; Total memory bits                           ; 6144         ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; sysclk~input ;
; Maximum fan-out                             ; 411          ;
; Total fan-out                               ; 7649         ;
; Average fan-out                             ; 3.08         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                     ; Entity Name         ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top                                            ; 2048 (1)            ; 411 (0)                   ; 6144        ; 0            ; 0       ; 0         ; 11   ; 0            ; |top                                                                                                                                                                                    ; top                 ; work         ;
;    |clock:inst_clock|                           ; 344 (0)             ; 109 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock:inst_clock                                                                                                                                                                   ; clock               ; work         ;
;       |ctrl_clock:inst_ctrl_clock|              ; 165 (165)           ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock:inst_clock|ctrl_clock:inst_ctrl_clock                                                                                                                                        ; ctrl_clock          ; work         ;
;       |datapath_clock:inst_datapath_clcok|      ; 179 (41)            ; 65 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok                                                                                                                                ; datapath_clock      ; work         ;
;          |alarm:inst3_alarm|                    ; 15 (15)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|alarm:inst3_alarm                                                                                                              ; alarm               ; work         ;
;          |alarm:inst4_alarm|                    ; 14 (14)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|alarm:inst4_alarm                                                                                                              ; alarm               ; work         ;
;          |alarm:inst5_alarm|                    ; 13 (13)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|alarm:inst5_alarm                                                                                                              ; alarm               ; work         ;
;          |alarm:inst6_alarm|                    ; 15 (15)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|alarm:inst6_alarm                                                                                                              ; alarm               ; work         ;
;          |datan:inst1_data|                     ; 14 (14)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst1_data                                                                                                               ; datan               ; work         ;
;          |datan:inst2_data|                     ; 14 (14)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst2_data                                                                                                               ; datan               ; work         ;
;          |datan:inst3_data|                     ; 14 (14)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst3_data                                                                                                               ; datan               ; work         ;
;          |datan:inst4_data|                     ; 14 (14)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst4_data                                                                                                               ; datan               ; work         ;
;          |datan:inst5_data|                     ; 12 (12)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst5_data                                                                                                               ; datan               ; work         ;
;          |datan:inst6_data|                     ; 13 (13)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst6_data                                                                                                               ; datan               ; work         ;
;    |led_itf:inst_led_itf|                       ; 55 (54)             ; 30 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_itf:inst_led_itf                                                                                                                                                               ; led_itf             ; work         ;
;       |tw:label[0].inst_tw|                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_itf:inst_led_itf|tw:label[0].inst_tw                                                                                                                                           ; tw                  ; work         ;
;    |pb_itf:inst1_pb_itf|                        ; 58 (0)              ; 48 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pb_itf:inst1_pb_itf                                                                                                                                                                ; pb_itf              ; work         ;
;       |mooth:inst_mooth|                        ; 7 (7)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pb_itf:inst1_pb_itf|mooth:inst_mooth                                                                                                                                               ; mooth               ; work         ;
;       |sp_lp:inst_sp_lp|                        ; 51 (51)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pb_itf:inst1_pb_itf|sp_lp:inst_sp_lp                                                                                                                                               ; sp_lp               ; work         ;
;    |pb_itf:inst2_pb_itf|                        ; 58 (0)              ; 48 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pb_itf:inst2_pb_itf                                                                                                                                                                ; pb_itf              ; work         ;
;       |mooth:inst_mooth|                        ; 7 (7)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pb_itf:inst2_pb_itf|mooth:inst_mooth                                                                                                                                               ; mooth               ; work         ;
;       |sp_lp:inst_sp_lp|                        ; 51 (51)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pb_itf:inst2_pb_itf|sp_lp:inst_sp_lp                                                                                                                                               ; sp_lp               ; work         ;
;    |player_itf:inst_player_itf|                 ; 1335 (0)            ; 88 (0)                    ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|player_itf:inst_player_itf                                                                                                                                                         ; player_itf          ; work         ;
;       |cnt_addr:inst_cnt_addr|                  ; 953 (0)             ; 51 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr                                                                                                                                  ; cnt_addr            ; work         ;
;          |ctrl_cnt_addr:inst_ctrl_cnt_addr|     ; 940 (288)           ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr                                                                                                 ; ctrl_cnt_addr       ; work         ;
;             |lpm_divide:Div0|                   ; 652 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;                |lpm_divide_hkm:auto_generated|  ; 652 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                   ; lpm_divide_hkm      ; work         ;
;                   |sign_div_unsign_9nh:divider| ; 652 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                      |alt_u_div_6af:divider|    ; 652 (652)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider ; alt_u_div_6af       ; work         ;
;          |dp_cnt_addr:inst_dp_cnt_addr|         ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|dp_cnt_addr:inst_dp_cnt_addr                                                                                                     ; dp_cnt_addr         ; work         ;
;       |rom6x256:inst_rom6x256|                  ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|player_itf:inst_player_itf|rom6x256:inst_rom6x256                                                                                                                                  ; rom6x256            ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|player_itf:inst_player_itf|rom6x256:inst_rom6x256|altsyncram:altsyncram_component                                                                                                  ; altsyncram          ; work         ;
;             |altsyncram_0fe1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|player_itf:inst_player_itf|rom6x256:inst_rom6x256|altsyncram:altsyncram_component|altsyncram_0fe1:auto_generated                                                                   ; altsyncram_0fe1     ; work         ;
;       |translater:inst_translater|              ; 382 (157)           ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|player_itf:inst_player_itf|translater:inst_translater                                                                                                                              ; translater          ; work         ;
;          |lpm_divide:Div4|                      ; 225 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|player_itf:inst_player_itf|translater:inst_translater|lpm_divide:Div4                                                                                                              ; lpm_divide          ; work         ;
;             |lpm_divide_uim:auto_generated|     ; 225 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|player_itf:inst_player_itf|translater:inst_translater|lpm_divide:Div4|lpm_divide_uim:auto_generated                                                                                ; lpm_divide_uim      ; work         ;
;                |sign_div_unsign_mlh:divider|    ; 225 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|player_itf:inst_player_itf|translater:inst_translater|lpm_divide:Div4|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                                                    ; sign_div_unsign_mlh ; work         ;
;                   |alt_u_div_07f:divider|       ; 225 (225)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|player_itf:inst_player_itf|translater:inst_translater|lpm_divide:Div4|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                              ; alt_u_div_07f       ; work         ;
;    |sd_itf:inst_sd_itf|                         ; 197 (0)             ; 88 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sd_itf:inst_sd_itf                                                                                                                                                                 ; sd_itf              ; work         ;
;       |ctrl_sd_itf:inst_ctrl_sd_itf|            ; 91 (91)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf                                                                                                                                    ; ctrl_sd_itf         ; work         ;
;       |datapath_sd_itf:inst_datapath_sd_itf|    ; 106 (64)            ; 56 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf                                                                                                                            ; datapath_sd_itf     ; work         ;
;          |decoder4_7:inst1_decoder4_7|          ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst1_decoder4_7                                                                                                ; decoder4_7          ; work         ;
;          |decoder4_7:inst2_decoder4_7|          ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst2_decoder4_7                                                                                                ; decoder4_7          ; work         ;
;          |decoder4_7:inst3_decoder4_7|          ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst3_decoder4_7                                                                                                ; decoder4_7          ; work         ;
;          |decoder4_7:inst4_decoder4_7|          ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst4_decoder4_7                                                                                                ; decoder4_7          ; work         ;
;          |decoder4_7:inst5_decoder4_7|          ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst5_decoder4_7                                                                                                ; decoder4_7          ; work         ;
;          |decoder4_7:inst6_decoder4_7|          ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst6_decoder4_7                                                                                                ; decoder4_7          ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------------+
; Name                                                                                                                        ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------------+
; player_itf:inst_player_itf|rom6x256:inst_rom6x256|altsyncram:altsyncram_component|altsyncram_0fe1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 6            ; --           ; --           ; 6144 ; C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/test.mif ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                        ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+------------------------+
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|player_itf:inst_player_itf|rom6x256:inst_rom6x256 ; ip/rom6x256/rom6x256.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr|state ;
+---------------+------------+---------------+------------------------------------------------------------------+
; Name          ; state.INST ; state.SEND_AD ; state.IDLE                                                       ;
+---------------+------------+---------------+------------------------------------------------------------------+
; state.IDLE    ; 0          ; 0             ; 0                                                                ;
; state.SEND_AD ; 0          ; 1             ; 1                                                                ;
; state.INST    ; 1          ; 0             ; 1                                                                ;
+---------------+------------+---------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |top|sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf|state2 ;
+---------------+-------------------------------------------------------------+
; Name          ; state2.UPDATA                                               ;
+---------------+-------------------------------------------------------------+
; state2.IDLE   ; 0                                                           ;
; state2.UPDATA ; 1                                                           ;
+---------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; Register name                                                                                     ; Reason for Removal                                                    ;
+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr|start_r1[1..4] ; Stuck at GND due to stuck port data_in                                ;
; sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf|reg_dp[0,2,4,5]                                   ; Stuck at GND due to stuck port data_in                                ;
; sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf|reg_dp[1]                                         ; Merged with sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf|reg_dp[3] ;
; sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf|state2~5                                          ; Lost fanout                                                           ;
; clock:inst_clock|ctrl_clock:inst_ctrl_clock|cnt_seconds[0]                                        ; Merged with led_itf:inst_led_itf|cnt[0]                               ;
; clock:inst_clock|ctrl_clock:inst_ctrl_clock|cnt_seconds[1]                                        ; Merged with led_itf:inst_led_itf|cnt[1]                               ;
; Total Number of Removed Registers = 12                                                            ;                                                                       ;
+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 411   ;
; Number of registers using Synchronous Clear  ; 83    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 411   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 145   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                           ;
+----------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                            ; Fan out ;
+----------------------------------------------------------------------------------------------+---------+
; led_itf:inst_led_itf|tw:label[0].inst_tw|lout                                                ; 1       ;
; sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf|state1[5]                                    ; 11      ;
; clock:inst_clock|ctrl_clock:inst_ctrl_clock|state[6]                                         ; 15      ;
; pb_itf:inst1_pb_itf|mooth:inst_mooth|key_reg[3]                                              ; 2       ;
; pb_itf:inst1_pb_itf|mooth:inst_mooth|key_reg[2]                                              ; 2       ;
; pb_itf:inst1_pb_itf|mooth:inst_mooth|key_reg[1]                                              ; 2       ;
; pb_itf:inst1_pb_itf|mooth:inst_mooth|key_reg[0]                                              ; 2       ;
; pb_itf:inst1_pb_itf|mooth:inst_mooth|key_reg[18]                                             ; 1       ;
; pb_itf:inst1_pb_itf|mooth:inst_mooth|key_reg[17]                                             ; 2       ;
; pb_itf:inst1_pb_itf|mooth:inst_mooth|key_reg[16]                                             ; 2       ;
; pb_itf:inst1_pb_itf|mooth:inst_mooth|key_reg[15]                                             ; 2       ;
; pb_itf:inst1_pb_itf|mooth:inst_mooth|key_reg[14]                                             ; 2       ;
; pb_itf:inst1_pb_itf|mooth:inst_mooth|key_reg[13]                                             ; 2       ;
; pb_itf:inst1_pb_itf|mooth:inst_mooth|key_reg[12]                                             ; 2       ;
; pb_itf:inst1_pb_itf|mooth:inst_mooth|key_reg[11]                                             ; 2       ;
; pb_itf:inst1_pb_itf|mooth:inst_mooth|key_reg[10]                                             ; 2       ;
; pb_itf:inst1_pb_itf|mooth:inst_mooth|key_reg[9]                                              ; 2       ;
; pb_itf:inst1_pb_itf|mooth:inst_mooth|key_reg[8]                                              ; 2       ;
; pb_itf:inst1_pb_itf|mooth:inst_mooth|key_reg[7]                                              ; 2       ;
; pb_itf:inst1_pb_itf|mooth:inst_mooth|key_reg[6]                                              ; 2       ;
; pb_itf:inst1_pb_itf|mooth:inst_mooth|key_reg[5]                                              ; 2       ;
; pb_itf:inst1_pb_itf|mooth:inst_mooth|key_reg[4]                                              ; 2       ;
; pb_itf:inst2_pb_itf|mooth:inst_mooth|key_reg[3]                                              ; 2       ;
; pb_itf:inst2_pb_itf|mooth:inst_mooth|key_reg[2]                                              ; 2       ;
; pb_itf:inst2_pb_itf|mooth:inst_mooth|key_reg[1]                                              ; 2       ;
; pb_itf:inst2_pb_itf|mooth:inst_mooth|key_reg[0]                                              ; 2       ;
; pb_itf:inst2_pb_itf|mooth:inst_mooth|key_reg[18]                                             ; 1       ;
; pb_itf:inst2_pb_itf|mooth:inst_mooth|key_reg[17]                                             ; 2       ;
; pb_itf:inst2_pb_itf|mooth:inst_mooth|key_reg[16]                                             ; 2       ;
; pb_itf:inst2_pb_itf|mooth:inst_mooth|key_reg[15]                                             ; 2       ;
; pb_itf:inst2_pb_itf|mooth:inst_mooth|key_reg[14]                                             ; 2       ;
; pb_itf:inst2_pb_itf|mooth:inst_mooth|key_reg[13]                                             ; 2       ;
; pb_itf:inst2_pb_itf|mooth:inst_mooth|key_reg[12]                                             ; 2       ;
; pb_itf:inst2_pb_itf|mooth:inst_mooth|key_reg[11]                                             ; 2       ;
; pb_itf:inst2_pb_itf|mooth:inst_mooth|key_reg[10]                                             ; 2       ;
; pb_itf:inst2_pb_itf|mooth:inst_mooth|key_reg[9]                                              ; 2       ;
; pb_itf:inst2_pb_itf|mooth:inst_mooth|key_reg[8]                                              ; 2       ;
; pb_itf:inst2_pb_itf|mooth:inst_mooth|key_reg[7]                                              ; 2       ;
; pb_itf:inst2_pb_itf|mooth:inst_mooth|key_reg[6]                                              ; 2       ;
; pb_itf:inst2_pb_itf|mooth:inst_mooth|key_reg[5]                                              ; 2       ;
; pb_itf:inst2_pb_itf|mooth:inst_mooth|key_reg[4]                                              ; 2       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|data_shift[6]                        ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst5_decoder4_7|datan[6] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst1_decoder4_7|datan[6] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst2_decoder4_7|datan[6] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst3_decoder4_7|datan[6] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst4_decoder4_7|datan[6] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst6_decoder4_7|datan[6] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|data_shift[5]                        ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst5_decoder4_7|datan[5] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst1_decoder4_7|datan[5] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst2_decoder4_7|datan[5] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst3_decoder4_7|datan[5] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst4_decoder4_7|datan[5] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst6_decoder4_7|datan[5] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|data_shift[4]                        ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst5_decoder4_7|datan[4] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst1_decoder4_7|datan[4] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst2_decoder4_7|datan[4] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst3_decoder4_7|datan[4] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst4_decoder4_7|datan[4] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst6_decoder4_7|datan[4] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|data_shift[3]                        ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst5_decoder4_7|datan[3] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst1_decoder4_7|datan[3] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst2_decoder4_7|datan[3] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst3_decoder4_7|datan[3] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst4_decoder4_7|datan[3] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst6_decoder4_7|datan[3] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|data_shift[2]                        ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst5_decoder4_7|datan[2] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst1_decoder4_7|datan[2] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst2_decoder4_7|datan[2] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst3_decoder4_7|datan[2] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst4_decoder4_7|datan[2] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst6_decoder4_7|datan[2] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|data_shift[1]                        ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst5_decoder4_7|datan[1] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst1_decoder4_7|datan[1] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst2_decoder4_7|datan[1] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst3_decoder4_7|datan[1] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst4_decoder4_7|datan[1] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst6_decoder4_7|datan[1] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|data_shift[0]                        ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst5_decoder4_7|datan[0] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst1_decoder4_7|datan[0] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst2_decoder4_7|datan[0] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst3_decoder4_7|datan[0] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst4_decoder4_7|datan[0] ; 1       ;
; sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst6_decoder4_7|datan[0] ; 1       ;
; Total number of inverted registers = 90                                                      ;         ;
+----------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr|q_cb[1] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf|cnt_14[2]                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf|cnt_1000[6]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst2_data|numn[0]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst1_data|numn[3]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst4_data|numn[0]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|alarm:inst4_alarm|alarm_numn[0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst3_data|numn[3]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|alarm:inst3_alarm|alarm_numn[3]        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|dp_cnt_addr:inst_dp_cnt_addr|addr[8]     ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|pb_itf:inst2_pb_itf|sp_lp:inst_sp_lp|cnt[2]                                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|pb_itf:inst1_pb_itf|sp_lp:inst_sp_lp|cnt[25]                                               ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr|cnt[14] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr|q_cb[6] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|data_shift[11]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst2_data|numn[1]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst1_data|numn[1]               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst6_data|numn[0]               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|alarm:inst6_alarm|alarm_numn[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst4_data|numn[3]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|alarm:inst4_alarm|alarm_numn[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst3_data|numn[1]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|alarm:inst3_alarm|alarm_numn[2]        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst5_data|numn[1]               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |top|clock:inst_clock|datapath_clock:inst_datapath_clcok|alarm:inst5_alarm|alarm_numn[3]        ;
; 67:1               ; 7 bits    ; 308 LEs       ; 49 LEs               ; 259 LEs                ; Yes        ; |top|sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|data_shift[2]                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|clock:inst_clock|ctrl_clock:inst_ctrl_clock|clear[0]                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|clock:inst_clock|ctrl_clock:inst_ctrl_clock|add[5]                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|clock:inst_clock|ctrl_clock:inst_ctrl_clock|add[4]                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|clock:inst_clock|ctrl_clock:inst_ctrl_clock|add[3]                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|clock:inst_clock|ctrl_clock:inst_ctrl_clock|add[2]                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|clock:inst_clock|ctrl_clock:inst_ctrl_clock|add[1]                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|clock:inst_clock|ctrl_clock:inst_ctrl_clock|reset[20]                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|clock:inst_clock|ctrl_clock:inst_ctrl_clock|alarm_reset[13]                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for player_itf:inst_player_itf|rom6x256:inst_rom6x256|altsyncram:altsyncram_component|altsyncram_0fe1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock:inst_clock|ctrl_clock:inst_ctrl_clock ;
+------------------+-----------+-----------------------------------------------------------+
; Parameter Name   ; Value     ; Type                                                      ;
+------------------+-----------+-----------------------------------------------------------+
; TIMING           ; 001000000 ; Unsigned Binary                                           ;
; SET_TIME         ; 010       ; Unsigned Binary                                           ;
; SET_ALARN_TIMING ; 100       ; Unsigned Binary                                           ;
; ST6              ; 010100000 ; Unsigned Binary                                           ;
; ST5              ; 010010000 ; Unsigned Binary                                           ;
; ST4              ; 010001000 ; Unsigned Binary                                           ;
; ST3              ; 010000100 ; Unsigned Binary                                           ;
; ST2              ; 010000010 ; Unsigned Binary                                           ;
; ST1              ; 010000001 ; Unsigned Binary                                           ;
; SAC6             ; 100100000 ; Unsigned Binary                                           ;
; SAC5             ; 100010000 ; Unsigned Binary                                           ;
; SAC4             ; 100001000 ; Unsigned Binary                                           ;
; SAC3             ; 100000100 ; Unsigned Binary                                           ;
+------------------+-----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf ;
+----------------+--------+--------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                               ;
+----------------+--------+--------------------------------------------------------------------+
; DP6            ; 100000 ; Unsigned Binary                                                    ;
; DP5            ; 010000 ; Unsigned Binary                                                    ;
; DP4            ; 001000 ; Unsigned Binary                                                    ;
; DP3            ; 000100 ; Unsigned Binary                                                    ;
; DP2            ; 000010 ; Unsigned Binary                                                    ;
; DP1            ; 000001 ; Unsigned Binary                                                    ;
; IDLE           ; 01     ; Unsigned Binary                                                    ;
; UPDATA         ; 10     ; Unsigned Binary                                                    ;
+----------------+--------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; IDLE           ; 001   ; Unsigned Binary                                                                                        ;
; SEND_AD        ; 010   ; Unsigned Binary                                                                                        ;
; INST           ; 100   ; Unsigned Binary                                                                                        ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player_itf:inst_player_itf|rom6x256:inst_rom6x256|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                                       ; Type                        ;
+------------------------------------+-------------------------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped                     ;
; OPERATION_MODE                     ; ROM                                                         ; Untyped                     ;
; WIDTH_A                            ; 6                                                           ; Signed Integer              ;
; WIDTHAD_A                          ; 10                                                          ; Signed Integer              ;
; NUMWORDS_A                         ; 1024                                                        ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped                     ;
; WIDTH_B                            ; 1                                                           ; Untyped                     ;
; WIDTHAD_B                          ; 1                                                           ; Untyped                     ;
; NUMWORDS_B                         ; 1                                                           ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped                     ;
; BYTE_SIZE                          ; 8                                                           ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                     ;
; INIT_FILE                          ; C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/test.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                      ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                      ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_0fe1                                             ; Untyped                     ;
+------------------------------------+-------------------------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: player_itf:inst_player_itf|translater:inst_translater|lpm_divide:Div4 ;
+------------------------+----------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                                                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                               ;
+------------------------+----------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                      ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                   ;
; LPM_WIDTHD             ; 14             ; Untyped                                                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                            ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                 ;
; Entity Instance                           ; player_itf:inst_player_itf|rom6x256:inst_rom6x256|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 6                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "led_itf:inst_led_itf"  ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; l9   ; Input  ; Info     ; Explicitly unconnected ;
; l8   ; Input  ; Info     ; Explicitly unconnected ;
; l7   ; Input  ; Info     ; Explicitly unconnected ;
; l6   ; Input  ; Info     ; Explicitly unconnected ;
; l5   ; Input  ; Info     ; Explicitly unconnected ;
; l4   ; Input  ; Info     ; Explicitly unconnected ;
; l3   ; Input  ; Info     ; Explicitly unconnected ;
; l2   ; Input  ; Info     ; Explicitly unconnected ;
; l1   ; Input  ; Info     ; Explicitly unconnected ;
; led9 ; Output ; Info     ; Explicitly unconnected ;
; led8 ; Output ; Info     ; Explicitly unconnected ;
; led7 ; Output ; Info     ; Explicitly unconnected ;
; led6 ; Output ; Info     ; Explicitly unconnected ;
; led5 ; Output ; Info     ; Explicitly unconnected ;
; led4 ; Output ; Info     ; Explicitly unconnected ;
; led3 ; Output ; Info     ; Explicitly unconnected ;
; led2 ; Output ; Info     ; Explicitly unconnected ;
; led1 ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|dp_cnt_addr:inst_dp_cnt_addr"                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel  ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (1 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr"      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; sel[4..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock:inst_clock|datapath_clock:inst_datapath_clcok|equal:inst1"                                                             ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; alarm_numn ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; eqn        ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "eqn[3..1]" have no fanouts ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock:inst_clock|datapath_clock:inst_datapath_clcok|equal:inst2"                                                             ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; alarm_numn ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; eqn        ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "eqn[3..1]" have no fanouts ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock:inst_clock|datapath_clock:inst_datapath_clcok|equal:inst3"                                                       ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; eqn  ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "eqn[3..1]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock:inst_clock|datapath_clock:inst_datapath_clcok|equal:inst4"                                                       ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; eqn  ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "eqn[3..1]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock:inst_clock|datapath_clock:inst_datapath_clcok|equal:inst5"                                                       ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; eqn  ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "eqn[3..1]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock:inst_clock|datapath_clock:inst_datapath_clcok|equal:inst6"                                                       ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; eqn  ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "eqn[3..1]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock:inst_clock|ctrl_clock:inst_ctrl_clock"                                                                                    ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; valid_sd ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (1 bits) it drives; bit(s) "valid_sd[5..1]" have no fanouts ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "clock:inst_clock"      ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; l9   ; Output ; Info     ; Explicitly unconnected ;
; l8   ; Output ; Info     ; Explicitly unconnected ;
; l7   ; Output ; Info     ; Explicitly unconnected ;
; l6   ; Output ; Info     ; Explicitly unconnected ;
; l5   ; Output ; Info     ; Explicitly unconnected ;
; l4   ; Output ; Info     ; Explicitly unconnected ;
; l3   ; Output ; Info     ; Explicitly unconnected ;
; l2   ; Output ; Info     ; Explicitly unconnected ;
; l1   ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 11                          ;
; cycloneiii_ff         ; 411                         ;
;     CLR               ; 245                         ;
;     CLR SCLR          ; 21                          ;
;     ENA CLR           ; 83                          ;
;     ENA CLR SCLR      ; 62                          ;
; cycloneiii_lcell_comb ; 2050                        ;
;     arith             ; 782                         ;
;         2 data inputs ; 309                         ;
;         3 data inputs ; 473                         ;
;     normal            ; 1268                        ;
;         0 data inputs ; 50                          ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 242                         ;
;         3 data inputs ; 273                         ;
;         4 data inputs ; 688                         ;
; cycloneiii_ram_block  ; 6                           ;
;                       ;                             ;
; Max LUT depth         ; 97.30                       ;
; Average LUT depth     ; 45.16                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sat Feb 11 16:22:54 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ip/rom6x256/rom6x256.v
    Info (12023): Found entity 1: rom6x256 File: C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/rom6x256.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/sim/tb_player_itf.v
    Info (12023): Found entity 1: tb_player_itf File: C:/Users/chb/Desktop/digital_clock/sim/tb_player_itf.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/player_itf/translater.v
    Info (12023): Found entity 1: translater File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/translater.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/player_itf/player_itf.v
    Info (12023): Found entity 1: player_itf File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/player_itf.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v
    Info (12023): Found entity 1: dp_cnt_addr File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/player_itf/ctrl_cnt_addr.v
    Info (12023): Found entity 1: ctrl_cnt_addr File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/ctrl_cnt_addr.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/player_itf/cnt_addr.v
    Info (12023): Found entity 1: cnt_addr File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/cnt_addr.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/sim/tb_top.v
    Info (12023): Found entity 1: tb_top File: C:/Users/chb/Desktop/digital_clock/sim/tb_top.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/sim/tb_sd_itf.v
    Info (12023): Found entity 1: tb_sd_itf File: C:/Users/chb/Desktop/digital_clock/sim/tb_sd_itf.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/sim/tb_clock.v
    Info (12023): Found entity 1: tb_clock File: C:/Users/chb/Desktop/digital_clock/sim/tb_clock.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/clock/equal.v
    Info (12023): Found entity 1: equal File: C:/Users/chb/Desktop/digital_clock/rtl/clock/equal.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/clock/datapath_clock.v
    Info (12023): Found entity 1: datapath_clock File: C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/clock/datan.v
    Info (12023): Found entity 1: datan File: C:/Users/chb/Desktop/digital_clock/rtl/clock/datan.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/clock/ctrl_clock.v
    Info (12023): Found entity 1: ctrl_clock File: C:/Users/chb/Desktop/digital_clock/rtl/clock/ctrl_clock.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/clock/clock.v
    Info (12023): Found entity 1: clock File: C:/Users/chb/Desktop/digital_clock/rtl/clock/clock.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/clock/alarm.v
    Info (12023): Found entity 1: alarm File: C:/Users/chb/Desktop/digital_clock/rtl/clock/alarm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/led_itf/tw.v
    Info (12023): Found entity 1: tw File: C:/Users/chb/Desktop/digital_clock/rtl/led_itf/tw.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/led_itf/led_itf.v
    Info (12023): Found entity 1: led_itf File: C:/Users/chb/Desktop/digital_clock/rtl/led_itf/led_itf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/pb_itf/sp_lp.v
    Info (12023): Found entity 1: sp_lp File: C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/sp_lp.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/pb_itf/smooth.v
    Info (12023): Found entity 1: mooth File: C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/smooth.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/pb_itf/pb_itf.v
    Info (12023): Found entity 1: pb_itf File: C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/pb_itf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/sd_itf/sd_itf.v
    Info (12023): Found entity 1: sd_itf File: C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/sd_itf.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/sd_itf/decoder4_7.v
    Info (12023): Found entity 1: decoder4_7 File: C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/decoder4_7.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v
    Info (12023): Found entity 1: datapath_sd_itf File: C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v
    Info (12023): Found entity 1: ctrl_sd_itf File: C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/top.v
    Info (12023): Found entity 1: top File: C:/Users/chb/Desktop/digital_clock/rtl/top.v Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file /users/chb/desktop/digital_clock/rtl/para.v
Warning (10236): Verilog HDL Implicit Net warning at datapath_sd_itf.v(121): created implicit net for "d_p" File: C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v Line: 121
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "pb_itf" for hierarchy "pb_itf:inst1_pb_itf" File: C:/Users/chb/Desktop/digital_clock/rtl/top.v Line: 36
Info (12128): Elaborating entity "mooth" for hierarchy "pb_itf:inst1_pb_itf|mooth:inst_mooth" File: C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/pb_itf.v Line: 20
Info (12128): Elaborating entity "sp_lp" for hierarchy "pb_itf:inst1_pb_itf|sp_lp:inst_sp_lp" File: C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/pb_itf.v Line: 30
Info (12128): Elaborating entity "clock" for hierarchy "clock:inst_clock" File: C:/Users/chb/Desktop/digital_clock/rtl/top.v Line: 105
Info (12128): Elaborating entity "ctrl_clock" for hierarchy "clock:inst_clock|ctrl_clock:inst_ctrl_clock" File: C:/Users/chb/Desktop/digital_clock/rtl/clock/clock.v Line: 118
Info (12128): Elaborating entity "datapath_clock" for hierarchy "clock:inst_clock|datapath_clock:inst_datapath_clcok" File: C:/Users/chb/Desktop/digital_clock/rtl/clock/clock.v Line: 174
Warning (10034): Output port "l9" at datapath_clock.v(41) has no driver File: C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v Line: 41
Warning (10034): Output port "l8" at datapath_clock.v(42) has no driver File: C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v Line: 42
Warning (10034): Output port "l7" at datapath_clock.v(43) has no driver File: C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v Line: 43
Warning (10034): Output port "l6" at datapath_clock.v(44) has no driver File: C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v Line: 44
Warning (10034): Output port "l5" at datapath_clock.v(45) has no driver File: C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v Line: 45
Warning (10034): Output port "l4" at datapath_clock.v(46) has no driver File: C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v Line: 46
Warning (10034): Output port "l3" at datapath_clock.v(47) has no driver File: C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v Line: 47
Warning (10034): Output port "l2" at datapath_clock.v(48) has no driver File: C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v Line: 48
Warning (10034): Output port "l1" at datapath_clock.v(49) has no driver File: C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v Line: 49
Info (12128): Elaborating entity "alarm" for hierarchy "clock:inst_clock|datapath_clock:inst_datapath_clcok|alarm:inst6_alarm" File: C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v Line: 70
Info (10264): Verilog HDL Case Statement information at alarm.v(27): all case item expressions in this case statement are onehot File: C:/Users/chb/Desktop/digital_clock/rtl/clock/alarm.v Line: 27
Info (12128): Elaborating entity "datan" for hierarchy "clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst6_data" File: C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v Line: 122
Warning (10230): Verilog HDL assignment warning at datan.v(22): truncated value with size 32 to match size of target (4) File: C:/Users/chb/Desktop/digital_clock/rtl/clock/datan.v Line: 22
Warning (10230): Verilog HDL assignment warning at datan.v(25): truncated value with size 32 to match size of target (4) File: C:/Users/chb/Desktop/digital_clock/rtl/clock/datan.v Line: 25
Info (10264): Verilog HDL Case Statement information at datan.v(28): all case item expressions in this case statement are onehot File: C:/Users/chb/Desktop/digital_clock/rtl/clock/datan.v Line: 28
Info (12128): Elaborating entity "equal" for hierarchy "clock:inst_clock|datapath_clock:inst_datapath_clcok|equal:inst6" File: C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v Line: 203
Info (12128): Elaborating entity "sd_itf" for hierarchy "sd_itf:inst_sd_itf" File: C:/Users/chb/Desktop/digital_clock/rtl/top.v Line: 126
Info (12128): Elaborating entity "ctrl_sd_itf" for hierarchy "sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf" File: C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/sd_itf.v Line: 54
Info (10264): Verilog HDL Case Statement information at ctrl_sd_itf.v(73): all case item expressions in this case statement are onehot File: C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v Line: 73
Warning (10230): Verilog HDL assignment warning at ctrl_sd_itf.v(172): truncated value with size 32 to match size of target (10) File: C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v Line: 172
Warning (10230): Verilog HDL assignment warning at ctrl_sd_itf.v(189): truncated value with size 32 to match size of target (4) File: C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v Line: 189
Warning (10230): Verilog HDL assignment warning at ctrl_sd_itf.v(206): truncated value with size 32 to match size of target (10) File: C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v Line: 206
Info (12128): Elaborating entity "datapath_sd_itf" for hierarchy "sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf" File: C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/sd_itf.v Line: 77
Info (10264): Verilog HDL Case Statement information at datapath_sd_itf.v(109): all case item expressions in this case statement are onehot File: C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v Line: 109
Info (12128): Elaborating entity "decoder4_7" for hierarchy "sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf|decoder4_7:inst6_decoder4_7" File: C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v Line: 45
Info (12128): Elaborating entity "player_itf" for hierarchy "player_itf:inst_player_itf" File: C:/Users/chb/Desktop/digital_clock/rtl/top.v Line: 136
Info (12128): Elaborating entity "cnt_addr" for hierarchy "player_itf:inst_player_itf|cnt_addr:inst_cnt_addr" File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/player_itf.v Line: 36
Info (12128): Elaborating entity "ctrl_cnt_addr" for hierarchy "player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr" File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/cnt_addr.v Line: 37
Info (12128): Elaborating entity "dp_cnt_addr" for hierarchy "player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|dp_cnt_addr:inst_dp_cnt_addr" File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/cnt_addr.v Line: 47
Warning (10199): Verilog HDL Case Statement warning at dp_cnt_addr.v(24): case item expression never matches the case expression File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v Line: 24
Warning (10199): Verilog HDL Case Statement warning at dp_cnt_addr.v(25): case item expression never matches the case expression File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v Line: 25
Warning (10199): Verilog HDL Case Statement warning at dp_cnt_addr.v(26): case item expression never matches the case expression File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v Line: 26
Warning (10199): Verilog HDL Case Statement warning at dp_cnt_addr.v(27): case item expression never matches the case expression File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v Line: 27
Info (12128): Elaborating entity "rom6x256" for hierarchy "player_itf:inst_player_itf|rom6x256:inst_rom6x256" File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/player_itf.v Line: 42
Info (12128): Elaborating entity "altsyncram" for hierarchy "player_itf:inst_player_itf|rom6x256:inst_rom6x256|altsyncram:altsyncram_component" File: C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/rom6x256.v Line: 81
Info (12130): Elaborated megafunction instantiation "player_itf:inst_player_itf|rom6x256:inst_rom6x256|altsyncram:altsyncram_component" File: C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/rom6x256.v Line: 81
Info (12133): Instantiated megafunction "player_itf:inst_player_itf|rom6x256:inst_rom6x256|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/rom6x256.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/test.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0fe1.tdf
    Info (12023): Found entity 1: altsyncram_0fe1 File: C:/Users/chb/Desktop/digital_clock/pro/db/altsyncram_0fe1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0fe1" for hierarchy "player_itf:inst_player_itf|rom6x256:inst_rom6x256|altsyncram:altsyncram_component|altsyncram_0fe1:auto_generated" File: d:/fpgatools/quartus ii 18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "translater" for hierarchy "player_itf:inst_player_itf|translater:inst_translater" File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/player_itf.v Line: 54
Warning (10272): Verilog HDL Case Statement warning at translater.v(153): case item expression covers a value already covered by a previous case item File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/translater.v Line: 153
Info (10264): Verilog HDL Case Statement information at translater.v(94): all case item expressions in this case statement are onehot File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/translater.v Line: 94
Info (12128): Elaborating entity "led_itf" for hierarchy "led_itf:inst_led_itf" File: C:/Users/chb/Desktop/digital_clock/rtl/top.v Line: 167
Info (10264): Verilog HDL Case Statement information at led_itf.v(46): all case item expressions in this case statement are onehot File: C:/Users/chb/Desktop/digital_clock/rtl/led_itf/led_itf.v Line: 46
Info (12128): Elaborating entity "tw" for hierarchy "led_itf:inst_led_itf|tw:label[9].inst_tw" File: C:/Users/chb/Desktop/digital_clock/rtl/led_itf/led_itf.v Line: 109
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "player_itf:inst_player_itf|translater:inst_translater|Div4" File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/translater.v Line: 126
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr|Div0" File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/ctrl_cnt_addr.v Line: 117
Info (12130): Elaborated megafunction instantiation "player_itf:inst_player_itf|translater:inst_translater|lpm_divide:Div4" File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/translater.v Line: 126
Info (12133): Instantiated megafunction "player_itf:inst_player_itf|translater:inst_translater|lpm_divide:Div4" with the following parameter: File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/translater.v Line: 126
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf
    Info (12023): Found entity 1: lpm_divide_uim File: C:/Users/chb/Desktop/digital_clock/pro/db/lpm_divide_uim.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: C:/Users/chb/Desktop/digital_clock/pro/db/sign_div_unsign_mlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f File: C:/Users/chb/Desktop/digital_clock/pro/db/alt_u_div_07f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/chb/Desktop/digital_clock/pro/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/chb/Desktop/digital_clock/pro/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr|lpm_divide:Div0" File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/ctrl_cnt_addr.v Line: 117
Info (12133): Instantiated megafunction "player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|ctrl_cnt_addr:inst_ctrl_cnt_addr|lpm_divide:Div0" with the following parameter: File: C:/Users/chb/Desktop/digital_clock/rtl/player_itf/ctrl_cnt_addr.v Line: 117
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: C:/Users/chb/Desktop/digital_clock/pro/db/lpm_divide_hkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/chb/Desktop/digital_clock/pro/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: C:/Users/chb/Desktop/digital_clock/pro/db/alt_u_div_6af.tdf Line: 26
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/chb/Desktop/digital_clock/rtl/led_itf/tw.v Line: 7
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "oe_n" is stuck at GND File: C:/Users/chb/Desktop/digital_clock/rtl/top.v Line: 8
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2115 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 7 output pins
    Info (21061): Implemented 2098 logic cells
    Info (21064): Implemented 6 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4858 megabytes
    Info: Processing ended: Sat Feb 11 16:23:13 2023
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:28


