library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity to_1hz_divider is
	port(
		
		CLK_IN: in std_logic;
		CLK_OUT: out std_logic;
	
	);
end to_1hz_divider;