<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - merged.info - rtl/rtl/TageTable_3.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">rtl/rtl</a> - TageTable_3.sv<span style="font-size: 80%;"> (source / <a href="TageTable_3.sv.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">merged.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">163</td>
            <td class="headerCovTableEntry">167</td>
            <td class="headerCovTableEntryHi">97.6 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2025-05-12 06:07:04</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : // Generated by CIRCT firtool-1.62.1</a>
<a name="2"><span class="lineNum">       2 </span>                :            : // Standard header to adapt well known macros for register randomization.</a>
<a name="3"><span class="lineNum">       3 </span>                :            : `ifndef RANDOMIZE</a>
<a name="4"><span class="lineNum">       4 </span>                :            :   `ifdef RANDOMIZE_MEM_INIT</a>
<a name="5"><span class="lineNum">       5 </span>                :            :     `define RANDOMIZE</a>
<a name="6"><span class="lineNum">       6 </span>                :            :   `endif // RANDOMIZE_MEM_INIT</a>
<a name="7"><span class="lineNum">       7 </span>                :            : `endif // not def RANDOMIZE</a>
<a name="8"><span class="lineNum">       8 </span>                :            : `ifndef RANDOMIZE</a>
<a name="9"><span class="lineNum">       9 </span>                :            :   `ifdef RANDOMIZE_REG_INIT</a>
<a name="10"><span class="lineNum">      10 </span>                :            :     `define RANDOMIZE</a>
<a name="11"><span class="lineNum">      11 </span>                :            :   `endif // RANDOMIZE_REG_INIT</a>
<a name="12"><span class="lineNum">      12 </span>                :            : `endif // not def RANDOMIZE</a>
<a name="13"><span class="lineNum">      13 </span>                :            : </a>
<a name="14"><span class="lineNum">      14 </span>                :            : // RANDOM may be set to an expression that produces a 32-bit random unsigned value.</a>
<a name="15"><span class="lineNum">      15 </span>                :            : `ifndef RANDOM</a>
<a name="16"><span class="lineNum">      16 </span>                :            :   `define RANDOM $random</a>
<a name="17"><span class="lineNum">      17 </span>                :            : `endif // not def RANDOM</a>
<a name="18"><span class="lineNum">      18 </span>                :            : </a>
<a name="19"><span class="lineNum">      19 </span>                :            : // Users can define INIT_RANDOM as general code that gets injected into the</a>
<a name="20"><span class="lineNum">      20 </span>                :            : // initializer block for modules with registers.</a>
<a name="21"><span class="lineNum">      21 </span>                :            : `ifndef INIT_RANDOM</a>
<a name="22"><span class="lineNum">      22 </span>                :            :   `define INIT_RANDOM</a>
<a name="23"><span class="lineNum">      23 </span>                :            : `endif // not def INIT_RANDOM</a>
<a name="24"><span class="lineNum">      24 </span>                :            : </a>
<a name="25"><span class="lineNum">      25 </span>                :            : // If using random initialization, you can also define RANDOMIZE_DELAY to</a>
<a name="26"><span class="lineNum">      26 </span>                :            : // customize the delay used, otherwise 0.002 is used.</a>
<a name="27"><span class="lineNum">      27 </span>                :            : `ifndef RANDOMIZE_DELAY</a>
<a name="28"><span class="lineNum">      28 </span>                :            :   `define RANDOMIZE_DELAY 0.002</a>
<a name="29"><span class="lineNum">      29 </span>                :            : `endif // not def RANDOMIZE_DELAY</a>
<a name="30"><span class="lineNum">      30 </span>                :            : </a>
<a name="31"><span class="lineNum">      31 </span>                :            : // Define INIT_RANDOM_PROLOG_ for use in our modules below.</a>
<a name="32"><span class="lineNum">      32 </span>                :            : `ifndef INIT_RANDOM_PROLOG_</a>
<a name="33"><span class="lineNum">      33 </span>                :            :   `ifdef RANDOMIZE</a>
<a name="34"><span class="lineNum">      34 </span>                :            :     `ifdef VERILATOR</a>
<a name="35"><span class="lineNum">      35 </span>                :            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM</a>
<a name="36"><span class="lineNum">      36 </span>                :            :     `else  // VERILATOR</a>
<a name="37"><span class="lineNum">      37 </span>                :            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end</a>
<a name="38"><span class="lineNum">      38 </span>                :            :     `endif // VERILATOR</a>
<a name="39"><span class="lineNum">      39 </span>                :            :   `else  // RANDOMIZE</a>
<a name="40"><span class="lineNum">      40 </span>                :            :     `define INIT_RANDOM_PROLOG_</a>
<a name="41"><span class="lineNum">      41 </span>                :            :   `endif // RANDOMIZE</a>
<a name="42"><span class="lineNum">      42 </span>                :            : `endif // not def INIT_RANDOM_PROLOG_</a>
<a name="43"><span class="lineNum">      43 </span>                :            : </a>
<a name="44"><span class="lineNum">      44 </span>                :            : // Include register initializers in init blocks unless synthesis is set</a>
<a name="45"><span class="lineNum">      45 </span>                :            : `ifndef SYNTHESIS</a>
<a name="46"><span class="lineNum">      46 </span>                :            :   `ifndef ENABLE_INITIAL_REG_</a>
<a name="47"><span class="lineNum">      47 </span>                :            :     `define ENABLE_INITIAL_REG_</a>
<a name="48"><span class="lineNum">      48 </span>                :            :   `endif // not def ENABLE_INITIAL_REG_</a>
<a name="49"><span class="lineNum">      49 </span>                :            : `endif // not def SYNTHESIS</a>
<a name="50"><span class="lineNum">      50 </span>                :            : </a>
<a name="51"><span class="lineNum">      51 </span>                :            : // Include rmemory initializers in init blocks unless synthesis is set</a>
<a name="52"><span class="lineNum">      52 </span>                :            : `ifndef SYNTHESIS</a>
<a name="53"><span class="lineNum">      53 </span>                :            :   `ifndef ENABLE_INITIAL_MEM_</a>
<a name="54"><span class="lineNum">      54 </span>                :            :     `define ENABLE_INITIAL_MEM_</a>
<a name="55"><span class="lineNum">      55 </span>                :            :   `endif // not def ENABLE_INITIAL_MEM_</a>
<a name="56"><span class="lineNum">      56 </span>                :            : `endif // not def SYNTHESIS</a>
<a name="57"><span class="lineNum">      57 </span>                :            : </a>
<a name="58"><span class="lineNum">      58 </span>                :            : // Standard header to adapt well known macros for prints and assertions.</a>
<a name="59"><span class="lineNum">      59 </span>                :            : </a>
<a name="60"><span class="lineNum">      60 </span>                :            : // Users can define 'PRINTF_COND' to add an extra gate to prints.</a>
<a name="61"><span class="lineNum">      61 </span>                :            : `ifndef PRINTF_COND_</a>
<a name="62"><span class="lineNum">      62 </span>                :            :   `ifdef PRINTF_COND</a>
<a name="63"><span class="lineNum">      63 </span>                :            :     `define PRINTF_COND_ (`PRINTF_COND)</a>
<a name="64"><span class="lineNum">      64 </span>                :            :   `else  // PRINTF_COND</a>
<a name="65"><span class="lineNum">      65 </span>                :            :     `define PRINTF_COND_ 1</a>
<a name="66"><span class="lineNum">      66 </span>                :            :   `endif // PRINTF_COND</a>
<a name="67"><span class="lineNum">      67 </span>                :            : `endif // not def PRINTF_COND_</a>
<a name="68"><span class="lineNum">      68 </span>                :            : </a>
<a name="69"><span class="lineNum">      69 </span>                :            : // Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.</a>
<a name="70"><span class="lineNum">      70 </span>                :            : `ifndef ASSERT_VERBOSE_COND_</a>
<a name="71"><span class="lineNum">      71 </span>                :            :   `ifdef ASSERT_VERBOSE_COND</a>
<a name="72"><span class="lineNum">      72 </span>                :            :     `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)</a>
<a name="73"><span class="lineNum">      73 </span>                :            :   `else  // ASSERT_VERBOSE_COND</a>
<a name="74"><span class="lineNum">      74 </span>                :            :     `define ASSERT_VERBOSE_COND_ 1</a>
<a name="75"><span class="lineNum">      75 </span>                :            :   `endif // ASSERT_VERBOSE_COND</a>
<a name="76"><span class="lineNum">      76 </span>                :            : `endif // not def ASSERT_VERBOSE_COND_</a>
<a name="77"><span class="lineNum">      77 </span>                :            : </a>
<a name="78"><span class="lineNum">      78 </span>                :            : // Users can define 'STOP_COND' to add an extra gate to stop conditions.</a>
<a name="79"><span class="lineNum">      79 </span>                :            : `ifndef STOP_COND_</a>
<a name="80"><span class="lineNum">      80 </span>                :            :   `ifdef STOP_COND</a>
<a name="81"><span class="lineNum">      81 </span>                :            :     `define STOP_COND_ (`STOP_COND)</a>
<a name="82"><span class="lineNum">      82 </span>                :            :   `else  // STOP_COND</a>
<a name="83"><span class="lineNum">      83 </span>                :            :     `define STOP_COND_ 1</a>
<a name="84"><span class="lineNum">      84 </span>                :            :   `endif // STOP_COND</a>
<a name="85"><span class="lineNum">      85 </span>                :            : `endif // not def STOP_COND_</a>
<a name="86"><span class="lineNum">      86 </span>                :            : </a>
<a name="87"><span class="lineNum">      87 </span>                :            : module TageTable_3(</a>
<a name="88"><span class="lineNum">      88 </span>                :<span class="lineCov">     556720 :   input          clock,</span></a>
<a name="89"><span class="lineNum">      89 </span>                :<span class="lineCov">         24 :   input          reset,</span></a>
<a name="90"><span class="lineNum">      90 </span>                :<span class="lineCov">         20 :   output         io_req_ready,</span></a>
<a name="91"><span class="lineNum">      91 </span>                :<span class="lineCov">      56029 :   input          io_req_valid,</span></a>
<a name="92"><span class="lineNum">      92 </span>                :<span class="lineCov">      12265 :   input  [49:0]  io_req_bits_pc,</span></a>
<a name="93"><span class="lineNum">      93 </span>                :<span class="lineCov">      14117 :   input  [255:0] io_req_bits_ghist,</span></a>
<a name="94"><span class="lineNum">      94 </span>                :<span class="lineCov">      14226 :   input  [10:0]  io_req_bits_folded_hist_hist_16_folded_hist,</span></a>
<a name="95"><span class="lineNum">      95 </span>                :<span class="lineCov">      14302 :   input  [7:0]   io_req_bits_folded_hist_hist_8_folded_hist,</span></a>
<a name="96"><span class="lineNum">      96 </span>                :<span class="lineCov">      14212 :   input  [6:0]   io_req_bits_folded_hist_hist_5_folded_hist,</span></a>
<a name="97"><span class="lineNum">      97 </span>                :<span class="lineCov">         24 :   output         io_resps_0_valid,</span></a>
<a name="98"><span class="lineNum">      98 </span>                :<span class="lineCov">       1375 :   output [2:0]   io_resps_0_bits_ctr,</span></a>
<a name="99"><span class="lineNum">      99 </span>                :<span class="lineCov">         18 :   output         io_resps_0_bits_u,</span></a>
<a name="100"><span class="lineNum">     100 </span>                :<span class="lineCov">       2459 :   output         io_resps_0_bits_unconf,</span></a>
<a name="101"><span class="lineNum">     101 </span>                :<span class="lineCov">         17 :   output         io_resps_1_valid,</span></a>
<a name="102"><span class="lineNum">     102 </span>                :<span class="lineCov">       1225 :   output [2:0]   io_resps_1_bits_ctr,</span></a>
<a name="103"><span class="lineNum">     103 </span>                :<span class="lineCov">         18 :   output         io_resps_1_bits_u,</span></a>
<a name="104"><span class="lineNum">     104 </span>                :<span class="lineCov">       2154 :   output         io_resps_1_bits_unconf,</span></a>
<a name="105"><span class="lineNum">     105 </span>                :<span class="lineCov">       1357 :   input  [49:0]  io_update_pc,</span></a>
<a name="106"><span class="lineNum">     106 </span>                :<span class="lineCov">       1654 :   input  [255:0] io_update_ghist,</span></a>
<a name="107"><span class="lineNum">     107 </span>                :<span class="lineCov">       5806 :   input          io_update_mask_0,</span></a>
<a name="108"><span class="lineNum">     108 </span>                :<span class="lineCov">       3297 :   input          io_update_mask_1,</span></a>
<a name="109"><span class="lineNum">     109 </span>                :<span class="lineCov">       1385 :   input          io_update_takens_0,</span></a>
<a name="110"><span class="lineNum">     110 </span>                :<span class="lineCov">       1253 :   input          io_update_takens_1,</span></a>
<a name="111"><span class="lineNum">     111 </span>                :<span class="lineCov">        913 :   input          io_update_alloc_0,</span></a>
<a name="112"><span class="lineNum">     112 </span>                :<span class="lineCov">       1384 :   input          io_update_alloc_1,</span></a>
<a name="113"><span class="lineNum">     113 </span>                :<span class="lineCov">       1251 :   input  [2:0]   io_update_oldCtrs_0,</span></a>
<a name="114"><span class="lineNum">     114 </span>                :<span class="lineCov">       1002 :   input  [2:0]   io_update_oldCtrs_1,</span></a>
<a name="115"><span class="lineNum">     115 </span>                :<span class="lineCov">        907 :   input          io_update_uMask_0,</span></a>
<a name="116"><span class="lineNum">     116 </span>                :<span class="lineCov">       1388 :   input          io_update_uMask_1,</span></a>
<a name="117"><span class="lineNum">     117 </span>                :<span class="lineCov">        640 :   input          io_update_us_0,</span></a>
<a name="118"><span class="lineNum">     118 </span>                :<span class="lineCov">       1187 :   input          io_update_us_1,</span></a>
<a name="119"><span class="lineNum">     119 </span>                :<span class="lineCov">         40 :   input          io_update_reset_u_0,</span></a>
<a name="120"><span class="lineNum">     120 </span>                :<span class="lineCov">         38 :   input          io_update_reset_u_1,</span></a>
<a name="121"><span class="lineNum">     121 </span>                :<span class="lineCov">         16 :   input  [8:0]   boreChildrenBd_bore_addr,</span></a>
<a name="122"><span class="lineNum">     122 </span>                :<span class="lineCov">         16 :   input  [8:0]   boreChildrenBd_bore_addr_rd,</span></a>
<a name="123"><span class="lineNum">     123 </span>                :<span class="lineCov">         16 :   input  [15:0]  boreChildrenBd_bore_wdata,</span></a>
<a name="124"><span class="lineNum">     124 </span>                :<span class="lineCov">         16 :   input  [15:0]  boreChildrenBd_bore_wmask,</span></a>
<a name="125"><span class="lineNum">     125 </span>                :<span class="lineCov">         10 :   input          boreChildrenBd_bore_re,</span></a>
<a name="126"><span class="lineNum">     126 </span>                :<span class="lineCov">          4 :   input          boreChildrenBd_bore_we,</span></a>
<a name="127"><span class="lineNum">     127 </span>                :<span class="lineCov">         38 :   output [15:0]  boreChildrenBd_bore_rdata,</span></a>
<a name="128"><span class="lineNum">     128 </span>                :<span class="lineCov">         10 :   input          boreChildrenBd_bore_ack,</span></a>
<a name="129"><span class="lineNum">     129 </span>                :<span class="lineCov">          6 :   input          boreChildrenBd_bore_selectedOH,</span></a>
<a name="130"><span class="lineNum">     130 </span>                :<span class="lineCov">         16 :   input  [5:0]   boreChildrenBd_bore_array,</span></a>
<a name="131"><span class="lineNum">     131 </span>                :<span class="lineCov">         14 :   input  [9:0]   boreChildrenBd_bore_1_addr,</span></a>
<a name="132"><span class="lineNum">     132 </span>                :<span class="lineCov">         16 :   input  [9:0]   boreChildrenBd_bore_1_addr_rd,</span></a>
<a name="133"><span class="lineNum">     133 </span>                :<span class="lineCov">         16 :   input  [23:0]  boreChildrenBd_bore_1_wdata,</span></a>
<a name="134"><span class="lineNum">     134 </span>                :<span class="lineCov">         11 :   input  [1:0]   boreChildrenBd_bore_1_wmask,</span></a>
<a name="135"><span class="lineNum">     135 </span>                :<span class="lineCov">          6 :   input          boreChildrenBd_bore_1_re,</span></a>
<a name="136"><span class="lineNum">     136 </span>                :<span class="lineCov">          9 :   input          boreChildrenBd_bore_1_we,</span></a>
<a name="137"><span class="lineNum">     137 </span>                :<span class="lineCov">        660 :   output [23:0]  boreChildrenBd_bore_1_rdata,</span></a>
<a name="138"><span class="lineNum">     138 </span>                :<span class="lineCov">         10 :   input          boreChildrenBd_bore_1_ack,</span></a>
<a name="139"><span class="lineNum">     139 </span>                :<span class="lineCov">         12 :   input          boreChildrenBd_bore_1_selectedOH,</span></a>
<a name="140"><span class="lineNum">     140 </span>                :<span class="lineCov">         16 :   input  [5:0]   boreChildrenBd_bore_1_array,</span></a>
<a name="141"><span class="lineNum">     141 </span>                :<span class="lineCov">         16 :   input  [9:0]   boreChildrenBd_bore_2_addr,</span></a>
<a name="142"><span class="lineNum">     142 </span>                :<span class="lineCov">         16 :   input  [9:0]   boreChildrenBd_bore_2_addr_rd,</span></a>
<a name="143"><span class="lineNum">     143 </span>                :<span class="lineCov">         16 :   input  [23:0]  boreChildrenBd_bore_2_wdata,</span></a>
<a name="144"><span class="lineNum">     144 </span>                :<span class="lineCov">         11 :   input  [1:0]   boreChildrenBd_bore_2_wmask,</span></a>
<a name="145"><span class="lineNum">     145 </span>                :<span class="lineCov">          7 :   input          boreChildrenBd_bore_2_re,</span></a>
<a name="146"><span class="lineNum">     146 </span>                :<span class="lineCov">          1 :   input          boreChildrenBd_bore_2_we,</span></a>
<a name="147"><span class="lineNum">     147 </span>                :<span class="lineCov">        712 :   output [23:0]  boreChildrenBd_bore_2_rdata,</span></a>
<a name="148"><span class="lineNum">     148 </span>                :<span class="lineCov">         10 :   input          boreChildrenBd_bore_2_ack,</span></a>
<a name="149"><span class="lineNum">     149 </span>                :<span class="lineCov">          8 :   input          boreChildrenBd_bore_2_selectedOH,</span></a>
<a name="150"><span class="lineNum">     150 </span>                :<span class="lineCov">         16 :   input  [5:0]   boreChildrenBd_bore_2_array,</span></a>
<a name="151"><span class="lineNum">     151 </span>                :<span class="lineCov">         16 :   input  [9:0]   boreChildrenBd_bore_3_addr,</span></a>
<a name="152"><span class="lineNum">     152 </span>                :<span class="lineCov">         16 :   input  [9:0]   boreChildrenBd_bore_3_addr_rd,</span></a>
<a name="153"><span class="lineNum">     153 </span>                :<span class="lineCov">         16 :   input  [23:0]  boreChildrenBd_bore_3_wdata,</span></a>
<a name="154"><span class="lineNum">     154 </span>                :<span class="lineCov">         11 :   input  [1:0]   boreChildrenBd_bore_3_wmask,</span></a>
<a name="155"><span class="lineNum">     155 </span>                :<span class="lineCov">          6 :   input          boreChildrenBd_bore_3_re,</span></a>
<a name="156"><span class="lineNum">     156 </span>                :<span class="lineCov">         11 :   input          boreChildrenBd_bore_3_we,</span></a>
<a name="157"><span class="lineNum">     157 </span>                :<span class="lineCov">        685 :   output [23:0]  boreChildrenBd_bore_3_rdata,</span></a>
<a name="158"><span class="lineNum">     158 </span>                :<span class="lineCov">         10 :   input          boreChildrenBd_bore_3_ack,</span></a>
<a name="159"><span class="lineNum">     159 </span>                :<span class="lineCov">          5 :   input          boreChildrenBd_bore_3_selectedOH,</span></a>
<a name="160"><span class="lineNum">     160 </span>                :<span class="lineCov">         16 :   input  [5:0]   boreChildrenBd_bore_3_array,</span></a>
<a name="161"><span class="lineNum">     161 </span>                :<span class="lineCov">         16 :   input  [9:0]   boreChildrenBd_bore_4_addr,</span></a>
<a name="162"><span class="lineNum">     162 </span>                :<span class="lineCov">         16 :   input  [9:0]   boreChildrenBd_bore_4_addr_rd,</span></a>
<a name="163"><span class="lineNum">     163 </span>                :<span class="lineCov">         16 :   input  [23:0]  boreChildrenBd_bore_4_wdata,</span></a>
<a name="164"><span class="lineNum">     164 </span>                :<span class="lineCov">         11 :   input  [1:0]   boreChildrenBd_bore_4_wmask,</span></a>
<a name="165"><span class="lineNum">     165 </span>                :<span class="lineCov">          5 :   input          boreChildrenBd_bore_4_re,</span></a>
<a name="166"><span class="lineNum">     166 </span>                :<span class="lineCov">         11 :   input          boreChildrenBd_bore_4_we,</span></a>
<a name="167"><span class="lineNum">     167 </span>                :<span class="lineCov">        651 :   output [23:0]  boreChildrenBd_bore_4_rdata,</span></a>
<a name="168"><span class="lineNum">     168 </span>                :<span class="lineCov">         10 :   input          boreChildrenBd_bore_4_ack,</span></a>
<a name="169"><span class="lineNum">     169 </span>                :<span class="lineCov">          5 :   input          boreChildrenBd_bore_4_selectedOH,</span></a>
<a name="170"><span class="lineNum">     170 </span>                :<span class="lineCov">         16 :   input  [5:0]   boreChildrenBd_bore_4_array</span></a>
<a name="171"><span class="lineNum">     171 </span>                :            : );</a>
<a name="172"><span class="lineNum">     172 </span>                :            : </a>
<a name="173"><span class="lineNum">     173 </span>                :<span class="lineCov">         44 :   wire        per_bank_not_silent_update_3_1;</span></a>
<a name="174"><span class="lineNum">     174 </span>                :<span class="lineCov">         47 :   wire        per_bank_not_silent_update_3_0;</span></a>
<a name="175"><span class="lineNum">     175 </span>                :<span class="lineCov">         48 :   wire        per_bank_not_silent_update_2_1;</span></a>
<a name="176"><span class="lineNum">     176 </span>                :<span class="lineCov">         46 :   wire        per_bank_not_silent_update_2_0;</span></a>
<a name="177"><span class="lineNum">     177 </span>                :<span class="lineCov">         51 :   wire        per_bank_not_silent_update_1_1;</span></a>
<a name="178"><span class="lineNum">     178 </span>                :<span class="lineCov">         43 :   wire        per_bank_not_silent_update_1_0;</span></a>
<a name="179"><span class="lineNum">     179 </span>                :<span class="lineCov">         52 :   wire        per_bank_not_silent_update_0_1;</span></a>
<a name="180"><span class="lineNum">     180 </span>                :<span class="lineCov">         47 :   wire        per_bank_not_silent_update_0_0;</span></a>
<a name="181"><span class="lineNum">     181 </span>                :<span class="lineCov">         24 :   reg         powerOnResetState;</span></a>
<a name="182"><span class="lineNum">     182 </span>                :            :   wire        _resp_invalid_by_write_T_6;</a>
<a name="183"><span class="lineNum">     183 </span>                :            :   wire        _bank_wrbypasses_3_1_io_hit;</a>
<a name="184"><span class="lineNum">     184 </span>                :            :   wire        _bank_wrbypasses_3_1_io_hit_data_0_valid;</a>
<a name="185"><span class="lineNum">     185 </span>                :            :   wire [2:0]  _bank_wrbypasses_3_1_io_hit_data_0_bits;</a>
<a name="186"><span class="lineNum">     186 </span>                :            :   wire        _bank_wrbypasses_3_0_io_hit;</a>
<a name="187"><span class="lineNum">     187 </span>                :            :   wire        _bank_wrbypasses_3_0_io_hit_data_0_valid;</a>
<a name="188"><span class="lineNum">     188 </span>                :            :   wire [2:0]  _bank_wrbypasses_3_0_io_hit_data_0_bits;</a>
<a name="189"><span class="lineNum">     189 </span>                :            :   wire        _bank_wrbypasses_2_1_io_hit;</a>
<a name="190"><span class="lineNum">     190 </span>                :            :   wire        _bank_wrbypasses_2_1_io_hit_data_0_valid;</a>
<a name="191"><span class="lineNum">     191 </span>                :            :   wire [2:0]  _bank_wrbypasses_2_1_io_hit_data_0_bits;</a>
<a name="192"><span class="lineNum">     192 </span>                :            :   wire        _bank_wrbypasses_2_0_io_hit;</a>
<a name="193"><span class="lineNum">     193 </span>                :            :   wire        _bank_wrbypasses_2_0_io_hit_data_0_valid;</a>
<a name="194"><span class="lineNum">     194 </span>                :            :   wire [2:0]  _bank_wrbypasses_2_0_io_hit_data_0_bits;</a>
<a name="195"><span class="lineNum">     195 </span>                :            :   wire        _bank_wrbypasses_1_1_io_hit;</a>
<a name="196"><span class="lineNum">     196 </span>                :            :   wire        _bank_wrbypasses_1_1_io_hit_data_0_valid;</a>
<a name="197"><span class="lineNum">     197 </span>                :            :   wire [2:0]  _bank_wrbypasses_1_1_io_hit_data_0_bits;</a>
<a name="198"><span class="lineNum">     198 </span>                :            :   wire        _bank_wrbypasses_1_0_io_hit;</a>
<a name="199"><span class="lineNum">     199 </span>                :            :   wire        _bank_wrbypasses_1_0_io_hit_data_0_valid;</a>
<a name="200"><span class="lineNum">     200 </span>                :            :   wire [2:0]  _bank_wrbypasses_1_0_io_hit_data_0_bits;</a>
<a name="201"><span class="lineNum">     201 </span>                :            :   wire        _bank_wrbypasses_0_1_io_hit;</a>
<a name="202"><span class="lineNum">     202 </span>                :            :   wire        _bank_wrbypasses_0_1_io_hit_data_0_valid;</a>
<a name="203"><span class="lineNum">     203 </span>                :            :   wire [2:0]  _bank_wrbypasses_0_1_io_hit_data_0_bits;</a>
<a name="204"><span class="lineNum">     204 </span>                :            :   wire        _bank_wrbypasses_0_0_io_hit;</a>
<a name="205"><span class="lineNum">     205 </span>                :            :   wire        _bank_wrbypasses_0_0_io_hit_data_0_valid;</a>
<a name="206"><span class="lineNum">     206 </span>                :            :   wire [2:0]  _bank_wrbypasses_0_0_io_hit_data_0_bits;</a>
<a name="207"><span class="lineNum">     207 </span>                :            :   wire        _table_banks_3_io_r_req_ready;</a>
<a name="208"><span class="lineNum">     208 </span>                :            :   wire        _table_banks_3_io_r_resp_data_0_valid;</a>
<a name="209"><span class="lineNum">     209 </span>                :            :   wire [7:0]  _table_banks_3_io_r_resp_data_0_tag;</a>
<a name="210"><span class="lineNum">     210 </span>                :            :   wire [2:0]  _table_banks_3_io_r_resp_data_0_ctr;</a>
<a name="211"><span class="lineNum">     211 </span>                :            :   wire        _table_banks_3_io_r_resp_data_1_valid;</a>
<a name="212"><span class="lineNum">     212 </span>                :            :   wire [7:0]  _table_banks_3_io_r_resp_data_1_tag;</a>
<a name="213"><span class="lineNum">     213 </span>                :            :   wire [2:0]  _table_banks_3_io_r_resp_data_1_ctr;</a>
<a name="214"><span class="lineNum">     214 </span>                :            :   wire        _table_banks_2_io_r_req_ready;</a>
<a name="215"><span class="lineNum">     215 </span>                :            :   wire        _table_banks_2_io_r_resp_data_0_valid;</a>
<a name="216"><span class="lineNum">     216 </span>                :            :   wire [7:0]  _table_banks_2_io_r_resp_data_0_tag;</a>
<a name="217"><span class="lineNum">     217 </span>                :            :   wire [2:0]  _table_banks_2_io_r_resp_data_0_ctr;</a>
<a name="218"><span class="lineNum">     218 </span>                :            :   wire        _table_banks_2_io_r_resp_data_1_valid;</a>
<a name="219"><span class="lineNum">     219 </span>                :            :   wire [7:0]  _table_banks_2_io_r_resp_data_1_tag;</a>
<a name="220"><span class="lineNum">     220 </span>                :            :   wire [2:0]  _table_banks_2_io_r_resp_data_1_ctr;</a>
<a name="221"><span class="lineNum">     221 </span>                :            :   wire        _table_banks_1_io_r_req_ready;</a>
<a name="222"><span class="lineNum">     222 </span>                :            :   wire        _table_banks_1_io_r_resp_data_0_valid;</a>
<a name="223"><span class="lineNum">     223 </span>                :            :   wire [7:0]  _table_banks_1_io_r_resp_data_0_tag;</a>
<a name="224"><span class="lineNum">     224 </span>                :            :   wire [2:0]  _table_banks_1_io_r_resp_data_0_ctr;</a>
<a name="225"><span class="lineNum">     225 </span>                :            :   wire        _table_banks_1_io_r_resp_data_1_valid;</a>
<a name="226"><span class="lineNum">     226 </span>                :            :   wire [7:0]  _table_banks_1_io_r_resp_data_1_tag;</a>
<a name="227"><span class="lineNum">     227 </span>                :            :   wire [2:0]  _table_banks_1_io_r_resp_data_1_ctr;</a>
<a name="228"><span class="lineNum">     228 </span>                :            :   wire        _table_banks_0_io_r_req_ready;</a>
<a name="229"><span class="lineNum">     229 </span>                :            :   wire        _table_banks_0_io_r_resp_data_0_valid;</a>
<a name="230"><span class="lineNum">     230 </span>                :            :   wire [7:0]  _table_banks_0_io_r_resp_data_0_tag;</a>
<a name="231"><span class="lineNum">     231 </span>                :            :   wire [2:0]  _table_banks_0_io_r_resp_data_0_ctr;</a>
<a name="232"><span class="lineNum">     232 </span>                :            :   wire        _table_banks_0_io_r_resp_data_1_valid;</a>
<a name="233"><span class="lineNum">     233 </span>                :            :   wire [7:0]  _table_banks_0_io_r_resp_data_1_tag;</a>
<a name="234"><span class="lineNum">     234 </span>                :            :   wire [2:0]  _table_banks_0_io_r_resp_data_1_ctr;</a>
<a name="235"><span class="lineNum">     235 </span>                :            :   wire        _us_io_r_req_ready;</a>
<a name="236"><span class="lineNum">     236 </span>                :            :   wire        _us_io_r_resp_data_0;</a>
<a name="237"><span class="lineNum">     237 </span>                :            :   wire        _us_io_r_resp_data_1;</a>
<a name="238"><span class="lineNum">     238 </span>                :<span class="lineCov">      14226 :   wire [10:0] io_req_bits_folded_hist_hist_16_folded_hist_probe =</span></a>
<a name="239"><span class="lineNum">     239 </span>                :            :     io_req_bits_folded_hist_hist_16_folded_hist;</a>
<a name="240"><span class="lineNum">     240 </span>                :<span class="lineCov">      14230 :   wire [10:0] data_0_probe =</span></a>
<a name="241"><span class="lineNum">     241 </span>                :            :     io_req_bits_ghist[10:0] ^ io_req_bits_ghist[21:11] ^ io_req_bits_ghist[32:22]</a>
<a name="242"><span class="lineNum">     242 </span>                :            :     ^ io_req_bits_ghist[43:33] ^ io_req_bits_ghist[54:44] ^ io_req_bits_ghist[65:55]</a>
<a name="243"><span class="lineNum">     243 </span>                :            :     ^ io_req_bits_ghist[76:66] ^ io_req_bits_ghist[87:77] ^ io_req_bits_ghist[98:88]</a>
<a name="244"><span class="lineNum">     244 </span>                :            :     ^ {io_req_bits_ghist[109:108],</a>
<a name="245"><span class="lineNum">     245 </span>                :            :        io_req_bits_ghist[107:99] ^ io_req_bits_ghist[118:110]};</a>
<a name="246"><span class="lineNum">     246 </span>                :            :   wire        _GEN = data_0_probe != io_req_bits_folded_hist_hist_16_folded_hist;</a>
<a name="247"><span class="lineNum">     247 </span>                :            :   `ifndef SYNTHESIS</a>
<a name="248"><span class="lineNum">     248 </span>                :<span class="lineCov">     278366 :     always @(posedge clock) begin</span></a>
<a name="249"><span class="lineNum">     249 </span>                :<span class="lineCov">     278366 :       if (_GEN &amp; ~reset) begin</span></a>
<a name="250"><span class="lineNum">     250 </span>                :<span class="lineNoCov">          0 :         if (`ASSERT_VERBOSE_COND_)</span></a>
<a name="251"><span class="lineNum">     251 </span>                :<span class="lineNoCov">          0 :           $fwrite(32'h80000002, &quot;Assertion failed\n    at LogUtils.scala:126 assert(false.B) //assert at current module for better error location\n&quot;);</span></a>
<a name="252"><span class="lineNum">     252 </span>                :<span class="lineNoCov">          0 :         if (`STOP_COND_)</span></a>
<a name="253"><span class="lineNum">     253 </span>                :<span class="lineNoCov">          0 :           assert(1'b0);</span></a>
<a name="254"><span class="lineNum">     254 </span>                :            :       end</a>
<a name="255"><span class="lineNum">     255 </span>                :            :     end // always @(posedge)</a>
<a name="256"><span class="lineNum">     256 </span>                :            :   `endif // not def SYNTHESIS</a>
<a name="257"><span class="lineNum">     257 </span>                :            :   wire        _us_extra_reset_T_1 = io_update_mask_0 | io_update_mask_1;</a>
<a name="258"><span class="lineNum">     258 </span>                :<span class="lineCov">      14244 :   wire [10:0] s0_idx = io_req_bits_pc[11:1] ^ io_req_bits_folded_hist_hist_16_folded_hist;</span></a>
<a name="259"><span class="lineNum">     259 </span>                :<span class="lineCov">      10377 :   wire        s0_bank_req_1h_0 = s0_idx[1:0] == 2'h0;</span></a>
<a name="260"><span class="lineNum">     260 </span>                :<span class="lineCov">      10427 :   wire        s0_bank_req_1h_1 = s0_idx[1:0] == 2'h1;</span></a>
<a name="261"><span class="lineNum">     261 </span>                :<span class="lineCov">      10556 :   wire        s0_bank_req_1h_2 = s0_idx[1:0] == 2'h2;</span></a>
<a name="262"><span class="lineNum">     262 </span>                :            :   wire        _s1_bank_req_1h_T = ~powerOnResetState &amp; io_req_valid;</a>
<a name="263"><span class="lineNum">     263 </span>                :<span class="lineCov">      12138 :   reg  [48:0] s1_unhashed_idx;</span></a>
<a name="264"><span class="lineNum">     264 </span>                :<span class="lineCov">      14333 :   reg  [7:0]  s1_tag;</span></a>
<a name="265"><span class="lineNum">     265 </span>                :<span class="lineCov">      10355 :   reg         s1_bank_req_1h_0;</span></a>
<a name="266"><span class="lineNum">     266 </span>                :<span class="lineCov">      10425 :   reg         s1_bank_req_1h_1;</span></a>
<a name="267"><span class="lineNum">     267 </span>                :<span class="lineCov">      10553 :   reg         s1_bank_req_1h_2;</span></a>
<a name="268"><span class="lineNum">     268 </span>                :<span class="lineCov">      10429 :   reg         s1_bank_req_1h_3;</span></a>
<a name="269"><span class="lineNum">     269 </span>                :<span class="lineCov">         19 :   reg         s1_bank_has_write_on_this_req_0;</span></a>
<a name="270"><span class="lineNum">     270 </span>                :<span class="lineCov">         13 :   reg         s1_bank_has_write_on_this_req_1;</span></a>
<a name="271"><span class="lineNum">     271 </span>                :<span class="lineCov">         10 :   reg         s1_bank_has_write_on_this_req_2;</span></a>
<a name="272"><span class="lineNum">     272 </span>                :<span class="lineCov">         14 :   reg         s1_bank_has_write_on_this_req_3;</span></a>
<a name="273"><span class="lineNum">     273 </span>                :            :   wire [2:0]  _resp_selected_T_6 =</a>
<a name="274"><span class="lineNum">     274 </span>                :            :     (s1_bank_req_1h_0 ? _table_banks_0_io_r_resp_data_0_ctr : 3'h0)</a>
<a name="275"><span class="lineNum">     275 </span>                :            :     | (s1_bank_req_1h_1 ? _table_banks_1_io_r_resp_data_0_ctr : 3'h0)</a>
<a name="276"><span class="lineNum">     276 </span>                :            :     | (s1_bank_req_1h_2 ? _table_banks_2_io_r_resp_data_0_ctr : 3'h0)</a>
<a name="277"><span class="lineNum">     277 </span>                :            :     | (s1_bank_req_1h_3 ? _table_banks_3_io_r_resp_data_0_ctr : 3'h0);</a>
<a name="278"><span class="lineNum">     278 </span>                :            :   wire [2:0]  _resp_selected_T_27 =</a>
<a name="279"><span class="lineNum">     279 </span>                :            :     (s1_bank_req_1h_0 ? _table_banks_0_io_r_resp_data_1_ctr : 3'h0)</a>
<a name="280"><span class="lineNum">     280 </span>                :            :     | (s1_bank_req_1h_1 ? _table_banks_1_io_r_resp_data_1_ctr : 3'h0)</a>
<a name="281"><span class="lineNum">     281 </span>                :            :     | (s1_bank_req_1h_2 ? _table_banks_2_io_r_resp_data_1_ctr : 3'h0)</a>
<a name="282"><span class="lineNum">     282 </span>                :            :     | (s1_bank_req_1h_3 ? _table_banks_3_io_r_resp_data_1_ctr : 3'h0);</a>
<a name="283"><span class="lineNum">     283 </span>                :            :   wire        _unconf_selected_T_6 =</a>
<a name="284"><span class="lineNum">     284 </span>                :            :     s1_bank_req_1h_0</a>
<a name="285"><span class="lineNum">     285 </span>                :            :     &amp; (_table_banks_0_io_r_resp_data_0_ctr == 3'h4</a>
<a name="286"><span class="lineNum">     286 </span>                :            :        | _table_banks_0_io_r_resp_data_0_ctr == 3'h3) | s1_bank_req_1h_1</a>
<a name="287"><span class="lineNum">     287 </span>                :            :     &amp; (_table_banks_1_io_r_resp_data_0_ctr == 3'h4</a>
<a name="288"><span class="lineNum">     288 </span>                :            :        | _table_banks_1_io_r_resp_data_0_ctr == 3'h3) | s1_bank_req_1h_2</a>
<a name="289"><span class="lineNum">     289 </span>                :            :     &amp; (_table_banks_2_io_r_resp_data_0_ctr == 3'h4</a>
<a name="290"><span class="lineNum">     290 </span>                :            :        | _table_banks_2_io_r_resp_data_0_ctr == 3'h3) | s1_bank_req_1h_3</a>
<a name="291"><span class="lineNum">     291 </span>                :            :     &amp; (_table_banks_3_io_r_resp_data_0_ctr == 3'h4</a>
<a name="292"><span class="lineNum">     292 </span>                :            :        | _table_banks_3_io_r_resp_data_0_ctr == 3'h3);</a>
<a name="293"><span class="lineNum">     293 </span>                :            :   wire        _unconf_selected_T_13 =</a>
<a name="294"><span class="lineNum">     294 </span>                :            :     s1_bank_req_1h_0</a>
<a name="295"><span class="lineNum">     295 </span>                :            :     &amp; (_table_banks_0_io_r_resp_data_1_ctr == 3'h4</a>
<a name="296"><span class="lineNum">     296 </span>                :            :        | _table_banks_0_io_r_resp_data_1_ctr == 3'h3) | s1_bank_req_1h_1</a>
<a name="297"><span class="lineNum">     297 </span>                :            :     &amp; (_table_banks_1_io_r_resp_data_1_ctr == 3'h4</a>
<a name="298"><span class="lineNum">     298 </span>                :            :        | _table_banks_1_io_r_resp_data_1_ctr == 3'h3) | s1_bank_req_1h_2</a>
<a name="299"><span class="lineNum">     299 </span>                :            :     &amp; (_table_banks_2_io_r_resp_data_1_ctr == 3'h4</a>
<a name="300"><span class="lineNum">     300 </span>                :            :        | _table_banks_2_io_r_resp_data_1_ctr == 3'h3) | s1_bank_req_1h_3</a>
<a name="301"><span class="lineNum">     301 </span>                :            :     &amp; (_table_banks_3_io_r_resp_data_1_ctr == 3'h4</a>
<a name="302"><span class="lineNum">     302 </span>                :            :        | _table_banks_3_io_r_resp_data_1_ctr == 3'h3);</a>
<a name="303"><span class="lineNum">     303 </span>                :            :   wire        _hit_selected_T_6 =</a>
<a name="304"><span class="lineNum">     304 </span>                :            :     s1_bank_req_1h_0 &amp; _table_banks_0_io_r_resp_data_0_tag == s1_tag</a>
<a name="305"><span class="lineNum">     305 </span>                :            :     &amp; _table_banks_0_io_r_resp_data_0_valid &amp; ~_resp_invalid_by_write_T_6</a>
<a name="306"><span class="lineNum">     306 </span>                :            :     | s1_bank_req_1h_1 &amp; _table_banks_1_io_r_resp_data_0_tag == s1_tag</a>
<a name="307"><span class="lineNum">     307 </span>                :            :     &amp; _table_banks_1_io_r_resp_data_0_valid &amp; ~_resp_invalid_by_write_T_6</a>
<a name="308"><span class="lineNum">     308 </span>                :            :     | s1_bank_req_1h_2 &amp; _table_banks_2_io_r_resp_data_0_tag == s1_tag</a>
<a name="309"><span class="lineNum">     309 </span>                :            :     &amp; _table_banks_2_io_r_resp_data_0_valid &amp; ~_resp_invalid_by_write_T_6</a>
<a name="310"><span class="lineNum">     310 </span>                :            :     | s1_bank_req_1h_3 &amp; _table_banks_3_io_r_resp_data_0_tag == s1_tag</a>
<a name="311"><span class="lineNum">     311 </span>                :            :     &amp; _table_banks_3_io_r_resp_data_0_valid &amp; ~_resp_invalid_by_write_T_6;</a>
<a name="312"><span class="lineNum">     312 </span>                :            :   wire        _hit_selected_T_13 =</a>
<a name="313"><span class="lineNum">     313 </span>                :            :     s1_bank_req_1h_0 &amp; _table_banks_0_io_r_resp_data_1_tag == s1_tag</a>
<a name="314"><span class="lineNum">     314 </span>                :            :     &amp; _table_banks_0_io_r_resp_data_1_valid &amp; ~_resp_invalid_by_write_T_6</a>
<a name="315"><span class="lineNum">     315 </span>                :            :     | s1_bank_req_1h_1 &amp; _table_banks_1_io_r_resp_data_1_tag == s1_tag</a>
<a name="316"><span class="lineNum">     316 </span>                :            :     &amp; _table_banks_1_io_r_resp_data_1_valid &amp; ~_resp_invalid_by_write_T_6</a>
<a name="317"><span class="lineNum">     317 </span>                :            :     | s1_bank_req_1h_2 &amp; _table_banks_2_io_r_resp_data_1_tag == s1_tag</a>
<a name="318"><span class="lineNum">     318 </span>                :            :     &amp; _table_banks_2_io_r_resp_data_1_valid &amp; ~_resp_invalid_by_write_T_6</a>
<a name="319"><span class="lineNum">     319 </span>                :            :     | s1_bank_req_1h_3 &amp; _table_banks_3_io_r_resp_data_1_tag == s1_tag</a>
<a name="320"><span class="lineNum">     320 </span>                :            :     &amp; _table_banks_3_io_r_resp_data_1_valid &amp; ~_resp_invalid_by_write_T_6;</a>
<a name="321"><span class="lineNum">     321 </span>                :            :   assign _resp_invalid_by_write_T_6 =</a>
<a name="322"><span class="lineNum">     322 </span>                :            :     s1_bank_req_1h_0 &amp; s1_bank_has_write_on_this_req_0 | s1_bank_req_1h_1</a>
<a name="323"><span class="lineNum">     323 </span>                :            :     &amp; s1_bank_has_write_on_this_req_1 | s1_bank_req_1h_2 &amp; s1_bank_has_write_on_this_req_2</a>
<a name="324"><span class="lineNum">     324 </span>                :            :     | s1_bank_req_1h_3 &amp; s1_bank_has_write_on_this_req_3;</a>
<a name="325"><span class="lineNum">     325 </span>                :<span class="lineCov">         24 :   wire        per_br_hit_0 =</span></a>
<a name="326"><span class="lineNum">     326 </span>                :            :     ~(s1_unhashed_idx[0]) &amp; _hit_selected_T_6 | s1_unhashed_idx[0] &amp; _hit_selected_T_13;</a>
<a name="327"><span class="lineNum">     327 </span>                :<span class="lineCov">         17 :   wire        per_br_hit_1 =</span></a>
<a name="328"><span class="lineNum">     328 </span>                :            :     s1_unhashed_idx[0] &amp; _hit_selected_T_6 | ~(s1_unhashed_idx[0]) &amp; _hit_selected_T_13;</a>
<a name="329"><span class="lineNum">     329 </span>                :<span class="lineCov">       1712 :   wire [10:0] update_idx =</span></a>
<a name="330"><span class="lineNum">     330 </span>                :            :     io_update_pc[11:1] ^ io_update_ghist[10:0] ^ io_update_ghist[21:11]</a>
<a name="331"><span class="lineNum">     331 </span>                :            :     ^ io_update_ghist[32:22] ^ io_update_ghist[43:33] ^ io_update_ghist[54:44]</a>
<a name="332"><span class="lineNum">     332 </span>                :            :     ^ io_update_ghist[65:55] ^ io_update_ghist[76:66] ^ io_update_ghist[87:77]</a>
<a name="333"><span class="lineNum">     333 </span>                :            :     ^ io_update_ghist[98:88]</a>
<a name="334"><span class="lineNum">     334 </span>                :            :     ^ {io_update_ghist[109:108], io_update_ghist[107:99] ^ io_update_ghist[118:110]};</a>
<a name="335"><span class="lineNum">     335 </span>                :<span class="lineCov">       1704 :   wire [7:0]  update_tag =</span></a>
<a name="336"><span class="lineNum">     336 </span>                :            :     io_update_pc[8:1] ^ io_update_ghist[7:0] ^ io_update_ghist[15:8]</a>
<a name="337"><span class="lineNum">     337 </span>                :            :     ^ io_update_ghist[23:16] ^ io_update_ghist[31:24] ^ io_update_ghist[39:32]</a>
<a name="338"><span class="lineNum">     338 </span>                :            :     ^ io_update_ghist[47:40] ^ io_update_ghist[55:48] ^ io_update_ghist[63:56]</a>
<a name="339"><span class="lineNum">     339 </span>                :            :     ^ io_update_ghist[71:64] ^ io_update_ghist[79:72] ^ io_update_ghist[87:80]</a>
<a name="340"><span class="lineNum">     340 </span>                :            :     ^ io_update_ghist[95:88] ^ io_update_ghist[103:96]</a>
<a name="341"><span class="lineNum">     341 </span>                :            :     ^ {io_update_ghist[111], io_update_ghist[110:104] ^ io_update_ghist[118:112]}</a>
<a name="342"><span class="lineNum">     342 </span>                :            :     ^ {io_update_ghist[6:0] ^ io_update_ghist[13:7] ^ io_update_ghist[20:14]</a>
<a name="343"><span class="lineNum">     343 </span>                :            :          ^ io_update_ghist[27:21] ^ io_update_ghist[34:28] ^ io_update_ghist[41:35]</a>
<a name="344"><span class="lineNum">     344 </span>                :            :          ^ io_update_ghist[48:42] ^ io_update_ghist[55:49] ^ io_update_ghist[62:56]</a>
<a name="345"><span class="lineNum">     345 </span>                :            :          ^ io_update_ghist[69:63] ^ io_update_ghist[76:70] ^ io_update_ghist[83:77]</a>
<a name="346"><span class="lineNum">     346 </span>                :            :          ^ io_update_ghist[90:84] ^ io_update_ghist[97:91] ^ io_update_ghist[104:98]</a>
<a name="347"><span class="lineNum">     347 </span>                :            :          ^ io_update_ghist[111:105] ^ io_update_ghist[118:112],</a>
<a name="348"><span class="lineNum">     348 </span>                :            :        1'h0};</a>
<a name="349"><span class="lineNum">     349 </span>                :<span class="lineCov">       1102 :   wire        update_req_bank_1h_0 = update_idx[1:0] == 2'h0;</span></a>
<a name="350"><span class="lineNum">     350 </span>                :<span class="lineCov">       1149 :   wire        update_req_bank_1h_1 = update_idx[1:0] == 2'h1;</span></a>
<a name="351"><span class="lineNum">     351 </span>                :<span class="lineCov">       1154 :   wire        update_req_bank_1h_2 = update_idx[1:0] == 2'h2;</span></a>
<a name="352"><span class="lineNum">     352 </span>                :            :   wire        _per_bank_update_way_mask_T_9 =</a>
<a name="353"><span class="lineNum">     353 </span>                :            :     (~(io_update_pc[1]) &amp; io_update_mask_0 | io_update_pc[1] &amp; io_update_mask_1)</a>
<a name="354"><span class="lineNum">     354 </span>                :            :     &amp; per_bank_not_silent_update_0_0;</a>
<a name="355"><span class="lineNum">     355 </span>                :            :   wire        _per_bank_update_way_mask_T_19 =</a>
<a name="356"><span class="lineNum">     356 </span>                :            :     (io_update_pc[1] &amp; io_update_mask_0 | ~(io_update_pc[1]) &amp; io_update_mask_1)</a>
<a name="357"><span class="lineNum">     357 </span>                :            :     &amp; per_bank_not_silent_update_0_1;</a>
<a name="358"><span class="lineNum">     358 </span>                :<span class="lineCov">       5075 :   wire [1:0]  per_bank_update_way_mask_0 =</span></a>
<a name="359"><span class="lineNum">     359 </span>                :            :     {_per_bank_update_way_mask_T_19, _per_bank_update_way_mask_T_9};</a>
<a name="360"><span class="lineNum">     360 </span>                :            :   wire        _per_bank_update_way_mask_T_30 =</a>
<a name="361"><span class="lineNum">     361 </span>                :            :     (~(io_update_pc[1]) &amp; io_update_mask_0 | io_update_pc[1] &amp; io_update_mask_1)</a>
<a name="362"><span class="lineNum">     362 </span>                :            :     &amp; per_bank_not_silent_update_1_0;</a>
<a name="363"><span class="lineNum">     363 </span>                :            :   wire        _per_bank_update_way_mask_T_40 =</a>
<a name="364"><span class="lineNum">     364 </span>                :            :     (io_update_pc[1] &amp; io_update_mask_0 | ~(io_update_pc[1]) &amp; io_update_mask_1)</a>
<a name="365"><span class="lineNum">     365 </span>                :            :     &amp; per_bank_not_silent_update_1_1;</a>
<a name="366"><span class="lineNum">     366 </span>                :<span class="lineCov">       5080 :   wire [1:0]  per_bank_update_way_mask_1 =</span></a>
<a name="367"><span class="lineNum">     367 </span>                :            :     {_per_bank_update_way_mask_T_40, _per_bank_update_way_mask_T_30};</a>
<a name="368"><span class="lineNum">     368 </span>                :            :   wire        _per_bank_update_way_mask_T_51 =</a>
<a name="369"><span class="lineNum">     369 </span>                :            :     (~(io_update_pc[1]) &amp; io_update_mask_0 | io_update_pc[1] &amp; io_update_mask_1)</a>
<a name="370"><span class="lineNum">     370 </span>                :            :     &amp; per_bank_not_silent_update_2_0;</a>
<a name="371"><span class="lineNum">     371 </span>                :            :   wire        _per_bank_update_way_mask_T_61 =</a>
<a name="372"><span class="lineNum">     372 </span>                :            :     (io_update_pc[1] &amp; io_update_mask_0 | ~(io_update_pc[1]) &amp; io_update_mask_1)</a>
<a name="373"><span class="lineNum">     373 </span>                :            :     &amp; per_bank_not_silent_update_2_1;</a>
<a name="374"><span class="lineNum">     374 </span>                :<span class="lineCov">       5079 :   wire [1:0]  per_bank_update_way_mask_2 =</span></a>
<a name="375"><span class="lineNum">     375 </span>                :            :     {_per_bank_update_way_mask_T_61, _per_bank_update_way_mask_T_51};</a>
<a name="376"><span class="lineNum">     376 </span>                :            :   wire        _per_bank_update_way_mask_T_72 =</a>
<a name="377"><span class="lineNum">     377 </span>                :            :     (~(io_update_pc[1]) &amp; io_update_mask_0 | io_update_pc[1] &amp; io_update_mask_1)</a>
<a name="378"><span class="lineNum">     378 </span>                :            :     &amp; per_bank_not_silent_update_3_0;</a>
<a name="379"><span class="lineNum">     379 </span>                :            :   wire        _per_bank_update_way_mask_T_82 =</a>
<a name="380"><span class="lineNum">     380 </span>                :            :     (io_update_pc[1] &amp; io_update_mask_0 | ~(io_update_pc[1]) &amp; io_update_mask_1)</a>
<a name="381"><span class="lineNum">     381 </span>                :            :     &amp; per_bank_not_silent_update_3_1;</a>
<a name="382"><span class="lineNum">     382 </span>                :<span class="lineCov">       5078 :   wire [1:0]  per_bank_update_way_mask_3 =</span></a>
<a name="383"><span class="lineNum">     383 </span>                :            :     {_per_bank_update_way_mask_T_82, _per_bank_update_way_mask_T_72};</a>
<a name="384"><span class="lineNum">     384 </span>                :            :   wire        _s1_bank_has_write_on_this_req_WIRE_0 =</a>
<a name="385"><span class="lineNum">     385 </span>                :            :     (|per_bank_update_way_mask_0) &amp; update_req_bank_1h_0;</a>
<a name="386"><span class="lineNum">     386 </span>                :            :   wire        _s1_bank_has_write_on_this_req_WIRE_1 =</a>
<a name="387"><span class="lineNum">     387 </span>                :            :     (|per_bank_update_way_mask_1) &amp; update_req_bank_1h_1;</a>
<a name="388"><span class="lineNum">     388 </span>                :            :   wire        _s1_bank_has_write_on_this_req_WIRE_2 =</a>
<a name="389"><span class="lineNum">     389 </span>                :            :     (|per_bank_update_way_mask_2) &amp; update_req_bank_1h_2;</a>
<a name="390"><span class="lineNum">     390 </span>                :            :   wire        _s1_bank_has_write_on_this_req_WIRE_3 =</a>
<a name="391"><span class="lineNum">     391 </span>                :            :     (|per_bank_update_way_mask_3) &amp; (&amp;(update_idx[1:0]));</a>
<a name="392"><span class="lineNum">     392 </span>                :<span class="lineCov">       6025 :   wire        bank_conflict_probe =</span></a>
<a name="393"><span class="lineNum">     393 </span>                :            :     _s1_bank_has_write_on_this_req_WIRE_0 &amp; s0_bank_req_1h_0</a>
<a name="394"><span class="lineNum">     394 </span>                :            :     | _s1_bank_has_write_on_this_req_WIRE_1 &amp; s0_bank_req_1h_1</a>
<a name="395"><span class="lineNum">     395 </span>                :            :     | _s1_bank_has_write_on_this_req_WIRE_2 &amp; s0_bank_req_1h_2</a>
<a name="396"><span class="lineNum">     396 </span>                :            :     | _s1_bank_has_write_on_this_req_WIRE_3 &amp; (&amp;(s0_idx[1:0]));</a>
<a name="397"><span class="lineNum">     397 </span>                :            :   wire [1:0]  _GEN_0 = {1'h0, io_update_pc[1]};</a>
<a name="398"><span class="lineNum">     398 </span>                :            :   wire [2:0]  _wrbypass_io_T_6 =</a>
<a name="399"><span class="lineNum">     399 </span>                :            :     (io_update_pc[1] ? 3'h0 : _bank_wrbypasses_0_0_io_hit_data_0_bits)</a>
<a name="400"><span class="lineNum">     400 </span>                :            :     | (io_update_pc[1] ? _bank_wrbypasses_0_1_io_hit_data_0_bits : 3'h0);</a>
<a name="401"><span class="lineNum">     401 </span>                :<span class="lineCov">        941 :   wire        wrbypass_data_valid =</span></a>
<a name="402"><span class="lineNum">     402 </span>                :            :     (~(io_update_pc[1]) &amp; _bank_wrbypasses_0_0_io_hit | io_update_pc[1]</a>
<a name="403"><span class="lineNum">     403 </span>                :            :      &amp; _bank_wrbypasses_0_1_io_hit)</a>
<a name="404"><span class="lineNum">     404 </span>                :            :     &amp; (~(io_update_pc[1]) &amp; _bank_wrbypasses_0_0_io_hit_data_0_valid | io_update_pc[1]</a>
<a name="405"><span class="lineNum">     405 </span>                :            :        &amp; _bank_wrbypasses_0_1_io_hit_data_0_valid);</a>
<a name="406"><span class="lineNum">     406 </span>                :            :   wire        _GEN_1 = io_update_pc[1] ? io_update_takens_1 : io_update_takens_0;</a>
<a name="407"><span class="lineNum">     407 </span>                :            :   wire [2:0]  _GEN_2 = io_update_pc[1] ? io_update_oldCtrs_1 : io_update_oldCtrs_0;</a>
<a name="408"><span class="lineNum">     408 </span>                :            :   wire        _GEN_3 = (|_GEN_2) | _GEN_1;</a>
<a name="409"><span class="lineNum">     409 </span>                :            :   wire        _GEN_4 = io_update_pc[1] ? io_update_alloc_1 : io_update_alloc_0;</a>
<a name="410"><span class="lineNum">     410 </span>                :<span class="lineCov">       1435 :   wire [2:0]  per_bank_update_wdata_0_0_ctr =</span></a>
<a name="411"><span class="lineNum">     411 </span>                :            :     _GEN_4</a>
<a name="412"><span class="lineNum">     412 </span>                :            :       ? (_GEN_1 ? 3'h4 : 3'h3)</a>
<a name="413"><span class="lineNum">     413 </span>                :            :       : wrbypass_data_valid</a>
<a name="414"><span class="lineNum">     414 </span>                :            :           ? ((&amp;_wrbypass_io_T_6) &amp; _GEN_1</a>
<a name="415"><span class="lineNum">     415 </span>                :            :                ? 3'h7</a>
<a name="416"><span class="lineNum">     416 </span>                :            :                : _wrbypass_io_T_6 == 3'h0 &amp; ~_GEN_1</a>
<a name="417"><span class="lineNum">     417 </span>                :            :                    ? 3'h0</a>
<a name="418"><span class="lineNum">     418 </span>                :            :                    : _GEN_1 ? 3'(_wrbypass_io_T_6 + 3'h1) : 3'(_wrbypass_io_T_6 - 3'h1))</a>
<a name="419"><span class="lineNum">     419 </span>                :            :           : (&amp;_GEN_2) &amp; _GEN_1</a>
<a name="420"><span class="lineNum">     420 </span>                :            :               ? 3'h7</a>
<a name="421"><span class="lineNum">     421 </span>                :            :               : _GEN_3 ? (_GEN_1 ? 3'(_GEN_2 + 3'h1) : 3'(_GEN_2 - 3'h1)) : 3'h0;</a>
<a name="422"><span class="lineNum">     422 </span>                :            :   assign per_bank_not_silent_update_0_0 =</a>
<a name="423"><span class="lineNum">     423 </span>                :            :     (wrbypass_data_valid</a>
<a name="424"><span class="lineNum">     424 </span>                :            :        ? ~((&amp;_wrbypass_io_T_6) &amp; _GEN_1 | _wrbypass_io_T_6 == 3'h0 &amp; ~_GEN_1)</a>
<a name="425"><span class="lineNum">     425 </span>                :            :        : ~((&amp;_GEN_2) &amp; _GEN_1 | _GEN_2 == 3'h0 &amp; ~_GEN_1)) | _GEN_4;</a>
<a name="426"><span class="lineNum">     426 </span>                :            :   wire [2:0]  _wrbypass_io_T_28 =</a>
<a name="427"><span class="lineNum">     427 </span>                :            :     (io_update_pc[1] ? _bank_wrbypasses_0_0_io_hit_data_0_bits : 3'h0)</a>
<a name="428"><span class="lineNum">     428 </span>                :            :     | (io_update_pc[1] ? 3'h0 : _bank_wrbypasses_0_1_io_hit_data_0_bits);</a>
<a name="429"><span class="lineNum">     429 </span>                :<span class="lineCov">        988 :   wire        wrbypass_data_valid_1 =</span></a>
<a name="430"><span class="lineNum">     430 </span>                :            :     (io_update_pc[1] &amp; _bank_wrbypasses_0_0_io_hit | ~(io_update_pc[1])</a>
<a name="431"><span class="lineNum">     431 </span>                :            :      &amp; _bank_wrbypasses_0_1_io_hit)</a>
<a name="432"><span class="lineNum">     432 </span>                :            :     &amp; (io_update_pc[1] &amp; _bank_wrbypasses_0_0_io_hit_data_0_valid | ~(io_update_pc[1])</a>
<a name="433"><span class="lineNum">     433 </span>                :            :        &amp; _bank_wrbypasses_0_1_io_hit_data_0_valid);</a>
<a name="434"><span class="lineNum">     434 </span>                :            :   wire        _GEN_5 = io_update_pc[1] ? io_update_takens_0 : io_update_takens_1;</a>
<a name="435"><span class="lineNum">     435 </span>                :            :   wire [2:0]  _GEN_6 = io_update_pc[1] ? io_update_oldCtrs_0 : io_update_oldCtrs_1;</a>
<a name="436"><span class="lineNum">     436 </span>                :            :   wire        _GEN_7 = io_update_pc[1] ? io_update_alloc_0 : io_update_alloc_1;</a>
<a name="437"><span class="lineNum">     437 </span>                :<span class="lineCov">       1463 :   wire [2:0]  per_bank_update_wdata_0_1_ctr =</span></a>
<a name="438"><span class="lineNum">     438 </span>                :            :     _GEN_7</a>
<a name="439"><span class="lineNum">     439 </span>                :            :       ? (_GEN_5 ? 3'h4 : 3'h3)</a>
<a name="440"><span class="lineNum">     440 </span>                :            :       : wrbypass_data_valid_1</a>
<a name="441"><span class="lineNum">     441 </span>                :            :           ? ((&amp;_wrbypass_io_T_28) &amp; _GEN_5</a>
<a name="442"><span class="lineNum">     442 </span>                :            :                ? 3'h7</a>
<a name="443"><span class="lineNum">     443 </span>                :            :                : _wrbypass_io_T_28 == 3'h0 &amp; ~_GEN_5</a>
<a name="444"><span class="lineNum">     444 </span>                :            :                    ? 3'h0</a>
<a name="445"><span class="lineNum">     445 </span>                :            :                    : _GEN_5 ? 3'(_wrbypass_io_T_28 + 3'h1) : 3'(_wrbypass_io_T_28 - 3'h1))</a>
<a name="446"><span class="lineNum">     446 </span>                :            :           : (&amp;_GEN_6) &amp; _GEN_5</a>
<a name="447"><span class="lineNum">     447 </span>                :            :               ? 3'h7</a>
<a name="448"><span class="lineNum">     448 </span>                :            :               : _GEN_6 == 3'h0 &amp; ~_GEN_5</a>
<a name="449"><span class="lineNum">     449 </span>                :            :                   ? 3'h0</a>
<a name="450"><span class="lineNum">     450 </span>                :            :                   : _GEN_5 ? 3'(_GEN_6 + 3'h1) : 3'(_GEN_6 - 3'h1);</a>
<a name="451"><span class="lineNum">     451 </span>                :            :   assign per_bank_not_silent_update_0_1 =</a>
<a name="452"><span class="lineNum">     452 </span>                :            :     (wrbypass_data_valid_1</a>
<a name="453"><span class="lineNum">     453 </span>                :            :        ? ~((&amp;_wrbypass_io_T_28) &amp; _GEN_5 | _wrbypass_io_T_28 == 3'h0 &amp; ~_GEN_5)</a>
<a name="454"><span class="lineNum">     454 </span>                :            :        : ~((&amp;_GEN_6) &amp; _GEN_5 | _GEN_6 == 3'h0 &amp; ~_GEN_5)) | _GEN_7;</a>
<a name="455"><span class="lineNum">     455 </span>                :            :   wire        _bank_wrbypasses_0_0_io_wen_T = io_update_mask_0 &amp; update_req_bank_1h_0;</a>
<a name="456"><span class="lineNum">     456 </span>                :            :   wire        _bank_wrbypasses_0_1_io_wen_T = io_update_mask_1 &amp; update_req_bank_1h_0;</a>
<a name="457"><span class="lineNum">     457 </span>                :            :   wire [2:0]  _wrbypass_io_T_50 =</a>
<a name="458"><span class="lineNum">     458 </span>                :            :     (io_update_pc[1] ? 3'h0 : _bank_wrbypasses_1_0_io_hit_data_0_bits)</a>
<a name="459"><span class="lineNum">     459 </span>                :            :     | (io_update_pc[1] ? _bank_wrbypasses_1_1_io_hit_data_0_bits : 3'h0);</a>
<a name="460"><span class="lineNum">     460 </span>                :<span class="lineCov">        927 :   wire        wrbypass_data_valid_2 =</span></a>
<a name="461"><span class="lineNum">     461 </span>                :            :     (~(io_update_pc[1]) &amp; _bank_wrbypasses_1_0_io_hit | io_update_pc[1]</a>
<a name="462"><span class="lineNum">     462 </span>                :            :      &amp; _bank_wrbypasses_1_1_io_hit)</a>
<a name="463"><span class="lineNum">     463 </span>                :            :     &amp; (~(io_update_pc[1]) &amp; _bank_wrbypasses_1_0_io_hit_data_0_valid | io_update_pc[1]</a>
<a name="464"><span class="lineNum">     464 </span>                :            :        &amp; _bank_wrbypasses_1_1_io_hit_data_0_valid);</a>
<a name="465"><span class="lineNum">     465 </span>                :<span class="lineCov">       1429 :   wire [2:0]  per_bank_update_wdata_1_0_ctr =</span></a>
<a name="466"><span class="lineNum">     466 </span>                :            :     _GEN_4</a>
<a name="467"><span class="lineNum">     467 </span>                :            :       ? (_GEN_1 ? 3'h4 : 3'h3)</a>
<a name="468"><span class="lineNum">     468 </span>                :            :       : wrbypass_data_valid_2</a>
<a name="469"><span class="lineNum">     469 </span>                :            :           ? ((&amp;_wrbypass_io_T_50) &amp; _GEN_1</a>
<a name="470"><span class="lineNum">     470 </span>                :            :                ? 3'h7</a>
<a name="471"><span class="lineNum">     471 </span>                :            :                : _wrbypass_io_T_50 == 3'h0 &amp; ~_GEN_1</a>
<a name="472"><span class="lineNum">     472 </span>                :            :                    ? 3'h0</a>
<a name="473"><span class="lineNum">     473 </span>                :            :                    : _GEN_1 ? 3'(_wrbypass_io_T_50 + 3'h1) : 3'(_wrbypass_io_T_50 - 3'h1))</a>
<a name="474"><span class="lineNum">     474 </span>                :            :           : (&amp;_GEN_2) &amp; _GEN_1</a>
<a name="475"><span class="lineNum">     475 </span>                :            :               ? 3'h7</a>
<a name="476"><span class="lineNum">     476 </span>                :            :               : _GEN_3 ? (_GEN_1 ? 3'(_GEN_2 + 3'h1) : 3'(_GEN_2 - 3'h1)) : 3'h0;</a>
<a name="477"><span class="lineNum">     477 </span>                :            :   assign per_bank_not_silent_update_1_0 =</a>
<a name="478"><span class="lineNum">     478 </span>                :            :     (wrbypass_data_valid_2</a>
<a name="479"><span class="lineNum">     479 </span>                :            :        ? ~((&amp;_wrbypass_io_T_50) &amp; _GEN_1 | _wrbypass_io_T_50 == 3'h0 &amp; ~_GEN_1)</a>
<a name="480"><span class="lineNum">     480 </span>                :            :        : ~((&amp;_GEN_2) &amp; _GEN_1 | _GEN_2 == 3'h0 &amp; ~_GEN_1)) | _GEN_4;</a>
<a name="481"><span class="lineNum">     481 </span>                :            :   wire [2:0]  _wrbypass_io_T_72 =</a>
<a name="482"><span class="lineNum">     482 </span>                :            :     (io_update_pc[1] ? _bank_wrbypasses_1_0_io_hit_data_0_bits : 3'h0)</a>
<a name="483"><span class="lineNum">     483 </span>                :            :     | (io_update_pc[1] ? 3'h0 : _bank_wrbypasses_1_1_io_hit_data_0_bits);</a>
<a name="484"><span class="lineNum">     484 </span>                :<span class="lineCov">        999 :   wire        wrbypass_data_valid_3 =</span></a>
<a name="485"><span class="lineNum">     485 </span>                :            :     (io_update_pc[1] &amp; _bank_wrbypasses_1_0_io_hit | ~(io_update_pc[1])</a>
<a name="486"><span class="lineNum">     486 </span>                :            :      &amp; _bank_wrbypasses_1_1_io_hit)</a>
<a name="487"><span class="lineNum">     487 </span>                :            :     &amp; (io_update_pc[1] &amp; _bank_wrbypasses_1_0_io_hit_data_0_valid | ~(io_update_pc[1])</a>
<a name="488"><span class="lineNum">     488 </span>                :            :        &amp; _bank_wrbypasses_1_1_io_hit_data_0_valid);</a>
<a name="489"><span class="lineNum">     489 </span>                :<span class="lineCov">       1462 :   wire [2:0]  per_bank_update_wdata_1_1_ctr =</span></a>
<a name="490"><span class="lineNum">     490 </span>                :            :     _GEN_7</a>
<a name="491"><span class="lineNum">     491 </span>                :            :       ? (_GEN_5 ? 3'h4 : 3'h3)</a>
<a name="492"><span class="lineNum">     492 </span>                :            :       : wrbypass_data_valid_3</a>
<a name="493"><span class="lineNum">     493 </span>                :            :           ? ((&amp;_wrbypass_io_T_72) &amp; _GEN_5</a>
<a name="494"><span class="lineNum">     494 </span>                :            :                ? 3'h7</a>
<a name="495"><span class="lineNum">     495 </span>                :            :                : _wrbypass_io_T_72 == 3'h0 &amp; ~_GEN_5</a>
<a name="496"><span class="lineNum">     496 </span>                :            :                    ? 3'h0</a>
<a name="497"><span class="lineNum">     497 </span>                :            :                    : _GEN_5 ? 3'(_wrbypass_io_T_72 + 3'h1) : 3'(_wrbypass_io_T_72 - 3'h1))</a>
<a name="498"><span class="lineNum">     498 </span>                :            :           : (&amp;_GEN_6) &amp; _GEN_5</a>
<a name="499"><span class="lineNum">     499 </span>                :            :               ? 3'h7</a>
<a name="500"><span class="lineNum">     500 </span>                :            :               : _GEN_6 == 3'h0 &amp; ~_GEN_5</a>
<a name="501"><span class="lineNum">     501 </span>                :            :                   ? 3'h0</a>
<a name="502"><span class="lineNum">     502 </span>                :            :                   : _GEN_5 ? 3'(_GEN_6 + 3'h1) : 3'(_GEN_6 - 3'h1);</a>
<a name="503"><span class="lineNum">     503 </span>                :            :   assign per_bank_not_silent_update_1_1 =</a>
<a name="504"><span class="lineNum">     504 </span>                :            :     (wrbypass_data_valid_3</a>
<a name="505"><span class="lineNum">     505 </span>                :            :        ? ~((&amp;_wrbypass_io_T_72) &amp; _GEN_5 | _wrbypass_io_T_72 == 3'h0 &amp; ~_GEN_5)</a>
<a name="506"><span class="lineNum">     506 </span>                :            :        : ~((&amp;_GEN_6) &amp; _GEN_5 | _GEN_6 == 3'h0 &amp; ~_GEN_5)) | _GEN_7;</a>
<a name="507"><span class="lineNum">     507 </span>                :            :   wire        _bank_wrbypasses_1_0_io_wen_T = io_update_mask_0 &amp; update_req_bank_1h_1;</a>
<a name="508"><span class="lineNum">     508 </span>                :            :   wire        _bank_wrbypasses_1_1_io_wen_T = io_update_mask_1 &amp; update_req_bank_1h_1;</a>
<a name="509"><span class="lineNum">     509 </span>                :            :   wire [2:0]  _wrbypass_io_T_94 =</a>
<a name="510"><span class="lineNum">     510 </span>                :            :     (io_update_pc[1] ? 3'h0 : _bank_wrbypasses_2_0_io_hit_data_0_bits)</a>
<a name="511"><span class="lineNum">     511 </span>                :            :     | (io_update_pc[1] ? _bank_wrbypasses_2_1_io_hit_data_0_bits : 3'h0);</a>
<a name="512"><span class="lineNum">     512 </span>                :<span class="lineCov">        981 :   wire        wrbypass_data_valid_4 =</span></a>
<a name="513"><span class="lineNum">     513 </span>                :            :     (~(io_update_pc[1]) &amp; _bank_wrbypasses_2_0_io_hit | io_update_pc[1]</a>
<a name="514"><span class="lineNum">     514 </span>                :            :      &amp; _bank_wrbypasses_2_1_io_hit)</a>
<a name="515"><span class="lineNum">     515 </span>                :            :     &amp; (~(io_update_pc[1]) &amp; _bank_wrbypasses_2_0_io_hit_data_0_valid | io_update_pc[1]</a>
<a name="516"><span class="lineNum">     516 </span>                :            :        &amp; _bank_wrbypasses_2_1_io_hit_data_0_valid);</a>
<a name="517"><span class="lineNum">     517 </span>                :<span class="lineCov">       1423 :   wire [2:0]  per_bank_update_wdata_2_0_ctr =</span></a>
<a name="518"><span class="lineNum">     518 </span>                :            :     _GEN_4</a>
<a name="519"><span class="lineNum">     519 </span>                :            :       ? (_GEN_1 ? 3'h4 : 3'h3)</a>
<a name="520"><span class="lineNum">     520 </span>                :            :       : wrbypass_data_valid_4</a>
<a name="521"><span class="lineNum">     521 </span>                :            :           ? ((&amp;_wrbypass_io_T_94) &amp; _GEN_1</a>
<a name="522"><span class="lineNum">     522 </span>                :            :                ? 3'h7</a>
<a name="523"><span class="lineNum">     523 </span>                :            :                : _wrbypass_io_T_94 == 3'h0 &amp; ~_GEN_1</a>
<a name="524"><span class="lineNum">     524 </span>                :            :                    ? 3'h0</a>
<a name="525"><span class="lineNum">     525 </span>                :            :                    : _GEN_1 ? 3'(_wrbypass_io_T_94 + 3'h1) : 3'(_wrbypass_io_T_94 - 3'h1))</a>
<a name="526"><span class="lineNum">     526 </span>                :            :           : (&amp;_GEN_2) &amp; _GEN_1</a>
<a name="527"><span class="lineNum">     527 </span>                :            :               ? 3'h7</a>
<a name="528"><span class="lineNum">     528 </span>                :            :               : _GEN_3 ? (_GEN_1 ? 3'(_GEN_2 + 3'h1) : 3'(_GEN_2 - 3'h1)) : 3'h0;</a>
<a name="529"><span class="lineNum">     529 </span>                :            :   assign per_bank_not_silent_update_2_0 =</a>
<a name="530"><span class="lineNum">     530 </span>                :            :     (wrbypass_data_valid_4</a>
<a name="531"><span class="lineNum">     531 </span>                :            :        ? ~((&amp;_wrbypass_io_T_94) &amp; _GEN_1 | _wrbypass_io_T_94 == 3'h0 &amp; ~_GEN_1)</a>
<a name="532"><span class="lineNum">     532 </span>                :            :        : ~((&amp;_GEN_2) &amp; _GEN_1 | _GEN_2 == 3'h0 &amp; ~_GEN_1)) | _GEN_4;</a>
<a name="533"><span class="lineNum">     533 </span>                :            :   wire [2:0]  _wrbypass_io_T_116 =</a>
<a name="534"><span class="lineNum">     534 </span>                :            :     (io_update_pc[1] ? _bank_wrbypasses_2_0_io_hit_data_0_bits : 3'h0)</a>
<a name="535"><span class="lineNum">     535 </span>                :            :     | (io_update_pc[1] ? 3'h0 : _bank_wrbypasses_2_1_io_hit_data_0_bits);</a>
<a name="536"><span class="lineNum">     536 </span>                :<span class="lineCov">        979 :   wire        wrbypass_data_valid_5 =</span></a>
<a name="537"><span class="lineNum">     537 </span>                :            :     (io_update_pc[1] &amp; _bank_wrbypasses_2_0_io_hit | ~(io_update_pc[1])</a>
<a name="538"><span class="lineNum">     538 </span>                :            :      &amp; _bank_wrbypasses_2_1_io_hit)</a>
<a name="539"><span class="lineNum">     539 </span>                :            :     &amp; (io_update_pc[1] &amp; _bank_wrbypasses_2_0_io_hit_data_0_valid | ~(io_update_pc[1])</a>
<a name="540"><span class="lineNum">     540 </span>                :            :        &amp; _bank_wrbypasses_2_1_io_hit_data_0_valid);</a>
<a name="541"><span class="lineNum">     541 </span>                :<span class="lineCov">       1463 :   wire [2:0]  per_bank_update_wdata_2_1_ctr =</span></a>
<a name="542"><span class="lineNum">     542 </span>                :            :     _GEN_7</a>
<a name="543"><span class="lineNum">     543 </span>                :            :       ? (_GEN_5 ? 3'h4 : 3'h3)</a>
<a name="544"><span class="lineNum">     544 </span>                :            :       : wrbypass_data_valid_5</a>
<a name="545"><span class="lineNum">     545 </span>                :            :           ? ((&amp;_wrbypass_io_T_116) &amp; _GEN_5</a>
<a name="546"><span class="lineNum">     546 </span>                :            :                ? 3'h7</a>
<a name="547"><span class="lineNum">     547 </span>                :            :                : _wrbypass_io_T_116 == 3'h0 &amp; ~_GEN_5</a>
<a name="548"><span class="lineNum">     548 </span>                :            :                    ? 3'h0</a>
<a name="549"><span class="lineNum">     549 </span>                :            :                    : _GEN_5</a>
<a name="550"><span class="lineNum">     550 </span>                :            :                        ? 3'(_wrbypass_io_T_116 + 3'h1)</a>
<a name="551"><span class="lineNum">     551 </span>                :            :                        : 3'(_wrbypass_io_T_116 - 3'h1))</a>
<a name="552"><span class="lineNum">     552 </span>                :            :           : (&amp;_GEN_6) &amp; _GEN_5</a>
<a name="553"><span class="lineNum">     553 </span>                :            :               ? 3'h7</a>
<a name="554"><span class="lineNum">     554 </span>                :            :               : _GEN_6 == 3'h0 &amp; ~_GEN_5</a>
<a name="555"><span class="lineNum">     555 </span>                :            :                   ? 3'h0</a>
<a name="556"><span class="lineNum">     556 </span>                :            :                   : _GEN_5 ? 3'(_GEN_6 + 3'h1) : 3'(_GEN_6 - 3'h1);</a>
<a name="557"><span class="lineNum">     557 </span>                :            :   assign per_bank_not_silent_update_2_1 =</a>
<a name="558"><span class="lineNum">     558 </span>                :            :     (wrbypass_data_valid_5</a>
<a name="559"><span class="lineNum">     559 </span>                :            :        ? ~((&amp;_wrbypass_io_T_116) &amp; _GEN_5 | _wrbypass_io_T_116 == 3'h0 &amp; ~_GEN_5)</a>
<a name="560"><span class="lineNum">     560 </span>                :            :        : ~((&amp;_GEN_6) &amp; _GEN_5 | _GEN_6 == 3'h0 &amp; ~_GEN_5)) | _GEN_7;</a>
<a name="561"><span class="lineNum">     561 </span>                :            :   wire        _bank_wrbypasses_2_0_io_wen_T = io_update_mask_0 &amp; update_req_bank_1h_2;</a>
<a name="562"><span class="lineNum">     562 </span>                :            :   wire        _bank_wrbypasses_2_1_io_wen_T = io_update_mask_1 &amp; update_req_bank_1h_2;</a>
<a name="563"><span class="lineNum">     563 </span>                :            :   wire [2:0]  _wrbypass_io_T_138 =</a>
<a name="564"><span class="lineNum">     564 </span>                :            :     (io_update_pc[1] ? 3'h0 : _bank_wrbypasses_3_0_io_hit_data_0_bits)</a>
<a name="565"><span class="lineNum">     565 </span>                :            :     | (io_update_pc[1] ? _bank_wrbypasses_3_1_io_hit_data_0_bits : 3'h0);</a>
<a name="566"><span class="lineNum">     566 </span>                :<span class="lineCov">        951 :   wire        wrbypass_data_valid_6 =</span></a>
<a name="567"><span class="lineNum">     567 </span>                :            :     (~(io_update_pc[1]) &amp; _bank_wrbypasses_3_0_io_hit | io_update_pc[1]</a>
<a name="568"><span class="lineNum">     568 </span>                :            :      &amp; _bank_wrbypasses_3_1_io_hit)</a>
<a name="569"><span class="lineNum">     569 </span>                :            :     &amp; (~(io_update_pc[1]) &amp; _bank_wrbypasses_3_0_io_hit_data_0_valid | io_update_pc[1]</a>
<a name="570"><span class="lineNum">     570 </span>                :            :        &amp; _bank_wrbypasses_3_1_io_hit_data_0_valid);</a>
<a name="571"><span class="lineNum">     571 </span>                :<span class="lineCov">       1422 :   wire [2:0]  per_bank_update_wdata_3_0_ctr =</span></a>
<a name="572"><span class="lineNum">     572 </span>                :            :     _GEN_4</a>
<a name="573"><span class="lineNum">     573 </span>                :            :       ? (_GEN_1 ? 3'h4 : 3'h3)</a>
<a name="574"><span class="lineNum">     574 </span>                :            :       : wrbypass_data_valid_6</a>
<a name="575"><span class="lineNum">     575 </span>                :            :           ? ((&amp;_wrbypass_io_T_138) &amp; _GEN_1</a>
<a name="576"><span class="lineNum">     576 </span>                :            :                ? 3'h7</a>
<a name="577"><span class="lineNum">     577 </span>                :            :                : _wrbypass_io_T_138 == 3'h0 &amp; ~_GEN_1</a>
<a name="578"><span class="lineNum">     578 </span>                :            :                    ? 3'h0</a>
<a name="579"><span class="lineNum">     579 </span>                :            :                    : _GEN_1</a>
<a name="580"><span class="lineNum">     580 </span>                :            :                        ? 3'(_wrbypass_io_T_138 + 3'h1)</a>
<a name="581"><span class="lineNum">     581 </span>                :            :                        : 3'(_wrbypass_io_T_138 - 3'h1))</a>
<a name="582"><span class="lineNum">     582 </span>                :            :           : (&amp;_GEN_2) &amp; _GEN_1</a>
<a name="583"><span class="lineNum">     583 </span>                :            :               ? 3'h7</a>
<a name="584"><span class="lineNum">     584 </span>                :            :               : _GEN_3 ? (_GEN_1 ? 3'(_GEN_2 + 3'h1) : 3'(_GEN_2 - 3'h1)) : 3'h0;</a>
<a name="585"><span class="lineNum">     585 </span>                :            :   assign per_bank_not_silent_update_3_0 =</a>
<a name="586"><span class="lineNum">     586 </span>                :            :     (wrbypass_data_valid_6</a>
<a name="587"><span class="lineNum">     587 </span>                :            :        ? ~((&amp;_wrbypass_io_T_138) &amp; _GEN_1 | _wrbypass_io_T_138 == 3'h0 &amp; ~_GEN_1)</a>
<a name="588"><span class="lineNum">     588 </span>                :            :        : ~((&amp;_GEN_2) &amp; _GEN_1 | _GEN_2 == 3'h0 &amp; ~_GEN_1)) | _GEN_4;</a>
<a name="589"><span class="lineNum">     589 </span>                :            :   wire [2:0]  _wrbypass_io_T_160 =</a>
<a name="590"><span class="lineNum">     590 </span>                :            :     (io_update_pc[1] ? _bank_wrbypasses_3_0_io_hit_data_0_bits : 3'h0)</a>
<a name="591"><span class="lineNum">     591 </span>                :            :     | (io_update_pc[1] ? 3'h0 : _bank_wrbypasses_3_1_io_hit_data_0_bits);</a>
<a name="592"><span class="lineNum">     592 </span>                :<span class="lineCov">       1001 :   wire        wrbypass_data_valid_7 =</span></a>
<a name="593"><span class="lineNum">     593 </span>                :            :     (io_update_pc[1] &amp; _bank_wrbypasses_3_0_io_hit | ~(io_update_pc[1])</a>
<a name="594"><span class="lineNum">     594 </span>                :            :      &amp; _bank_wrbypasses_3_1_io_hit)</a>
<a name="595"><span class="lineNum">     595 </span>                :            :     &amp; (io_update_pc[1] &amp; _bank_wrbypasses_3_0_io_hit_data_0_valid | ~(io_update_pc[1])</a>
<a name="596"><span class="lineNum">     596 </span>                :            :        &amp; _bank_wrbypasses_3_1_io_hit_data_0_valid);</a>
<a name="597"><span class="lineNum">     597 </span>                :<span class="lineCov">       1457 :   wire [2:0]  per_bank_update_wdata_3_1_ctr =</span></a>
<a name="598"><span class="lineNum">     598 </span>                :            :     _GEN_7</a>
<a name="599"><span class="lineNum">     599 </span>                :            :       ? (_GEN_5 ? 3'h4 : 3'h3)</a>
<a name="600"><span class="lineNum">     600 </span>                :            :       : wrbypass_data_valid_7</a>
<a name="601"><span class="lineNum">     601 </span>                :            :           ? ((&amp;_wrbypass_io_T_160) &amp; _GEN_5</a>
<a name="602"><span class="lineNum">     602 </span>                :            :                ? 3'h7</a>
<a name="603"><span class="lineNum">     603 </span>                :            :                : _wrbypass_io_T_160 == 3'h0 &amp; ~_GEN_5</a>
<a name="604"><span class="lineNum">     604 </span>                :            :                    ? 3'h0</a>
<a name="605"><span class="lineNum">     605 </span>                :            :                    : _GEN_5</a>
<a name="606"><span class="lineNum">     606 </span>                :            :                        ? 3'(_wrbypass_io_T_160 + 3'h1)</a>
<a name="607"><span class="lineNum">     607 </span>                :            :                        : 3'(_wrbypass_io_T_160 - 3'h1))</a>
<a name="608"><span class="lineNum">     608 </span>                :            :           : (&amp;_GEN_6) &amp; _GEN_5</a>
<a name="609"><span class="lineNum">     609 </span>                :            :               ? 3'h7</a>
<a name="610"><span class="lineNum">     610 </span>                :            :               : _GEN_6 == 3'h0 &amp; ~_GEN_5</a>
<a name="611"><span class="lineNum">     611 </span>                :            :                   ? 3'h0</a>
<a name="612"><span class="lineNum">     612 </span>                :            :                   : _GEN_5 ? 3'(_GEN_6 + 3'h1) : 3'(_GEN_6 - 3'h1);</a>
<a name="613"><span class="lineNum">     613 </span>                :            :   assign per_bank_not_silent_update_3_1 =</a>
<a name="614"><span class="lineNum">     614 </span>                :            :     (wrbypass_data_valid_7</a>
<a name="615"><span class="lineNum">     615 </span>                :            :        ? ~((&amp;_wrbypass_io_T_160) &amp; _GEN_5 | _wrbypass_io_T_160 == 3'h0 &amp; ~_GEN_5)</a>
<a name="616"><span class="lineNum">     616 </span>                :            :        : ~((&amp;_GEN_6) &amp; _GEN_5 | _GEN_6 == 3'h0 &amp; ~_GEN_5)) | _GEN_7;</a>
<a name="617"><span class="lineNum">     617 </span>                :            :   wire        _bank_wrbypasses_3_0_io_wen_T = io_update_mask_0 &amp; (&amp;(update_idx[1:0]));</a>
<a name="618"><span class="lineNum">     618 </span>                :            :   wire        _bank_wrbypasses_3_1_io_wen_T = io_update_mask_1 &amp; (&amp;(update_idx[1:0]));</a>
<a name="619"><span class="lineNum">     619 </span>                :            :   wire        _GEN_8 = _bank_wrbypasses_0_0_io_wen_T &amp; ~_bank_wrbypasses_0_0_io_hit;</a>
<a name="620"><span class="lineNum">     620 </span>                :            :   wire        _GEN_9 = _bank_wrbypasses_0_0_io_wen_T &amp; _bank_wrbypasses_0_0_io_hit;</a>
<a name="621"><span class="lineNum">     621 </span>                :            :   wire        _GEN_10 = _bank_wrbypasses_1_0_io_wen_T &amp; ~_bank_wrbypasses_1_0_io_hit;</a>
<a name="622"><span class="lineNum">     622 </span>                :            :   wire        _GEN_11 = _bank_wrbypasses_1_0_io_wen_T &amp; _bank_wrbypasses_1_0_io_hit;</a>
<a name="623"><span class="lineNum">     623 </span>                :            :   wire        _GEN_12 = _bank_wrbypasses_2_0_io_wen_T &amp; ~_bank_wrbypasses_2_0_io_hit;</a>
<a name="624"><span class="lineNum">     624 </span>                :            :   wire        _GEN_13 = _bank_wrbypasses_2_0_io_wen_T &amp; _bank_wrbypasses_2_0_io_hit;</a>
<a name="625"><span class="lineNum">     625 </span>                :            :   wire        _GEN_14 = _bank_wrbypasses_3_0_io_wen_T &amp; ~_bank_wrbypasses_3_0_io_hit;</a>
<a name="626"><span class="lineNum">     626 </span>                :            :   wire        _GEN_15 = _bank_wrbypasses_3_0_io_wen_T &amp; _bank_wrbypasses_3_0_io_hit;</a>
<a name="627"><span class="lineNum">     627 </span>                :            :   wire        _GEN_16 = _bank_wrbypasses_0_1_io_wen_T &amp; ~_bank_wrbypasses_0_1_io_hit;</a>
<a name="628"><span class="lineNum">     628 </span>                :            :   wire        _GEN_17 = _bank_wrbypasses_0_1_io_wen_T &amp; _bank_wrbypasses_0_1_io_hit;</a>
<a name="629"><span class="lineNum">     629 </span>                :            :   wire        _GEN_18 = _bank_wrbypasses_1_1_io_wen_T &amp; ~_bank_wrbypasses_1_1_io_hit;</a>
<a name="630"><span class="lineNum">     630 </span>                :            :   wire        _GEN_19 = _bank_wrbypasses_1_1_io_wen_T &amp; _bank_wrbypasses_1_1_io_hit;</a>
<a name="631"><span class="lineNum">     631 </span>                :            :   wire        _GEN_20 = _bank_wrbypasses_2_1_io_wen_T &amp; ~_bank_wrbypasses_2_1_io_hit;</a>
<a name="632"><span class="lineNum">     632 </span>                :            :   wire        _GEN_21 = _bank_wrbypasses_2_1_io_wen_T &amp; _bank_wrbypasses_2_1_io_hit;</a>
<a name="633"><span class="lineNum">     633 </span>                :            :   wire        _GEN_22 = _bank_wrbypasses_3_1_io_wen_T &amp; ~_bank_wrbypasses_3_1_io_hit;</a>
<a name="634"><span class="lineNum">     634 </span>                :            :   wire        _GEN_23 = _bank_wrbypasses_3_1_io_wen_T &amp; _bank_wrbypasses_3_1_io_hit;</a>
<a name="635"><span class="lineNum">     635 </span>                :            :   wire        _GEN_24 = _us_extra_reset_T_1 &amp; update_req_bank_1h_0;</a>
<a name="636"><span class="lineNum">     636 </span>                :            :   wire        _GEN_25 = per_bank_not_silent_update_0_0 | per_bank_not_silent_update_0_1;</a>
<a name="637"><span class="lineNum">     637 </span>                :            :   wire        _GEN_26 = _GEN_24 &amp; _GEN_25;</a>
<a name="638"><span class="lineNum">     638 </span>                :            :   wire        _GEN_27 = _GEN_24 &amp; ~_GEN_25;</a>
<a name="639"><span class="lineNum">     639 </span>                :            :   wire        _GEN_28 = _us_extra_reset_T_1 &amp; update_req_bank_1h_1;</a>
<a name="640"><span class="lineNum">     640 </span>                :            :   wire        _GEN_29 = per_bank_not_silent_update_1_0 | per_bank_not_silent_update_1_1;</a>
<a name="641"><span class="lineNum">     641 </span>                :            :   wire        _GEN_30 = _GEN_28 &amp; _GEN_29;</a>
<a name="642"><span class="lineNum">     642 </span>                :            :   wire        _GEN_31 = _GEN_28 &amp; ~_GEN_29;</a>
<a name="643"><span class="lineNum">     643 </span>                :            :   wire        _GEN_32 = _us_extra_reset_T_1 &amp; update_req_bank_1h_2;</a>
<a name="644"><span class="lineNum">     644 </span>                :            :   wire        _GEN_33 = per_bank_not_silent_update_2_0 | per_bank_not_silent_update_2_1;</a>
<a name="645"><span class="lineNum">     645 </span>                :            :   wire        _GEN_34 = _GEN_32 &amp; _GEN_33;</a>
<a name="646"><span class="lineNum">     646 </span>                :            :   wire        _GEN_35 = _GEN_32 &amp; ~_GEN_33;</a>
<a name="647"><span class="lineNum">     647 </span>                :            :   wire        _GEN_36 = _us_extra_reset_T_1 &amp; (&amp;(update_idx[1:0]));</a>
<a name="648"><span class="lineNum">     648 </span>                :            :   wire        _GEN_37 = per_bank_not_silent_update_3_0 | per_bank_not_silent_update_3_1;</a>
<a name="649"><span class="lineNum">     649 </span>                :            :   wire        _GEN_38 = _GEN_36 &amp; _GEN_37;</a>
<a name="650"><span class="lineNum">     650 </span>                :            :   wire        _GEN_39 = _GEN_36 &amp; ~_GEN_37;</a>
<a name="651"><span class="lineNum">     651 </span>                :            :   wire [1:0]  _GEN_40 = 2'({1'h0, per_br_hit_0} + {1'h0, per_br_hit_1});</a>
<a name="652"><span class="lineNum">     652 </span>                :            :   wire [1:0]  _GEN_41 = per_bank_update_way_mask_0 &gt;&gt; _GEN_0;</a>
<a name="653"><span class="lineNum">     653 </span>                :            :   wire        _GEN_42 = _s1_bank_has_write_on_this_req_WIRE_0 &amp; _GEN_41[0];</a>
<a name="654"><span class="lineNum">     654 </span>                :            :   wire        _GEN_43 =</a>
<a name="655"><span class="lineNum">     655 </span>                :            :     _s1_bank_has_write_on_this_req_WIRE_0 &amp; _per_bank_update_way_mask_T_9;</a>
<a name="656"><span class="lineNum">     656 </span>                :            :   wire [1:0]  _GEN_44 = per_bank_update_way_mask_0 &gt;&gt; ~(io_update_pc[1]);</a>
<a name="657"><span class="lineNum">     657 </span>                :            :   wire        _GEN_45 = _s1_bank_has_write_on_this_req_WIRE_0 &amp; _GEN_44[0];</a>
<a name="658"><span class="lineNum">     658 </span>                :            :   wire        _GEN_46 =</a>
<a name="659"><span class="lineNum">     659 </span>                :            :     _s1_bank_has_write_on_this_req_WIRE_0 &amp; _per_bank_update_way_mask_T_19;</a>
<a name="660"><span class="lineNum">     660 </span>                :            :   wire [1:0]  _GEN_47 = per_bank_update_way_mask_1 &gt;&gt; _GEN_0;</a>
<a name="661"><span class="lineNum">     661 </span>                :            :   wire        _GEN_48 = _s1_bank_has_write_on_this_req_WIRE_1 &amp; _GEN_47[0];</a>
<a name="662"><span class="lineNum">     662 </span>                :            :   wire        _GEN_49 =</a>
<a name="663"><span class="lineNum">     663 </span>                :            :     _s1_bank_has_write_on_this_req_WIRE_1 &amp; _per_bank_update_way_mask_T_30;</a>
<a name="664"><span class="lineNum">     664 </span>                :            :   wire [1:0]  _GEN_50 = per_bank_update_way_mask_1 &gt;&gt; ~(io_update_pc[1]);</a>
<a name="665"><span class="lineNum">     665 </span>                :            :   wire        _GEN_51 = _s1_bank_has_write_on_this_req_WIRE_1 &amp; _GEN_50[0];</a>
<a name="666"><span class="lineNum">     666 </span>                :            :   wire        _GEN_52 =</a>
<a name="667"><span class="lineNum">     667 </span>                :            :     _s1_bank_has_write_on_this_req_WIRE_1 &amp; _per_bank_update_way_mask_T_40;</a>
<a name="668"><span class="lineNum">     668 </span>                :            :   wire [1:0]  _GEN_53 = per_bank_update_way_mask_2 &gt;&gt; _GEN_0;</a>
<a name="669"><span class="lineNum">     669 </span>                :            :   wire        _GEN_54 = _s1_bank_has_write_on_this_req_WIRE_2 &amp; _GEN_53[0];</a>
<a name="670"><span class="lineNum">     670 </span>                :            :   wire        _GEN_55 =</a>
<a name="671"><span class="lineNum">     671 </span>                :            :     _s1_bank_has_write_on_this_req_WIRE_2 &amp; _per_bank_update_way_mask_T_51;</a>
<a name="672"><span class="lineNum">     672 </span>                :            :   wire [1:0]  _GEN_56 = per_bank_update_way_mask_2 &gt;&gt; ~(io_update_pc[1]);</a>
<a name="673"><span class="lineNum">     673 </span>                :            :   wire        _GEN_57 = _s1_bank_has_write_on_this_req_WIRE_2 &amp; _GEN_56[0];</a>
<a name="674"><span class="lineNum">     674 </span>                :            :   wire        _GEN_58 =</a>
<a name="675"><span class="lineNum">     675 </span>                :            :     _s1_bank_has_write_on_this_req_WIRE_2 &amp; _per_bank_update_way_mask_T_61;</a>
<a name="676"><span class="lineNum">     676 </span>                :            :   wire [1:0]  _GEN_59 = per_bank_update_way_mask_3 &gt;&gt; _GEN_0;</a>
<a name="677"><span class="lineNum">     677 </span>                :            :   wire        _GEN_60 = _s1_bank_has_write_on_this_req_WIRE_3 &amp; _GEN_59[0];</a>
<a name="678"><span class="lineNum">     678 </span>                :            :   wire        _GEN_61 =</a>
<a name="679"><span class="lineNum">     679 </span>                :            :     _s1_bank_has_write_on_this_req_WIRE_3 &amp; _per_bank_update_way_mask_T_72;</a>
<a name="680"><span class="lineNum">     680 </span>                :            :   wire [1:0]  _GEN_62 = per_bank_update_way_mask_3 &gt;&gt; ~(io_update_pc[1]);</a>
<a name="681"><span class="lineNum">     681 </span>                :            :   wire        _GEN_63 = _s1_bank_has_write_on_this_req_WIRE_3 &amp; _GEN_62[0];</a>
<a name="682"><span class="lineNum">     682 </span>                :            :   wire        _GEN_64 =</a>
<a name="683"><span class="lineNum">     683 </span>                :            :     _s1_bank_has_write_on_this_req_WIRE_3 &amp; _per_bank_update_way_mask_T_82;</a>
<a name="684"><span class="lineNum">     684 </span>                :<span class="lineCov">     278366 :   always @(posedge clock) begin</span></a>
<a name="685"><span class="lineNum">     685 </span>                :<span class="lineCov">     250359 :     if (_s1_bank_req_1h_T) begin</span></a>
<a name="686"><span class="lineNum">     686 </span>                :<span class="lineCov">      28007 :       s1_unhashed_idx &lt;= io_req_bits_pc[49:1];</span></a>
<a name="687"><span class="lineNum">     687 </span>                :<span class="lineCov">      28007 :       s1_tag &lt;=</span></a>
<a name="688"><span class="lineNum">     688 </span>                :<span class="lineCov">      28007 :         io_req_bits_pc[8:1] ^ io_req_bits_folded_hist_hist_8_folded_hist</span></a>
<a name="689"><span class="lineNum">     689 </span>                :<span class="lineCov">      28007 :         ^ {io_req_bits_folded_hist_hist_5_folded_hist, 1'h0};</span></a>
<a name="690"><span class="lineNum">     690 </span>                :<span class="lineCov">      28007 :       s1_bank_req_1h_0 &lt;= s0_bank_req_1h_0;</span></a>
<a name="691"><span class="lineNum">     691 </span>                :<span class="lineCov">      28007 :       s1_bank_req_1h_1 &lt;= s0_bank_req_1h_1;</span></a>
<a name="692"><span class="lineNum">     692 </span>                :<span class="lineCov">      28007 :       s1_bank_req_1h_2 &lt;= s0_bank_req_1h_2;</span></a>
<a name="693"><span class="lineNum">     693 </span>                :<span class="lineCov">      28007 :       s1_bank_req_1h_3 &lt;= &amp;(s0_idx[1:0]);</span></a>
<a name="694"><span class="lineNum">     694 </span>                :            :     end</a>
<a name="695"><span class="lineNum">     695 </span>                :<span class="lineCov">     250355 :     if (io_req_valid) begin</span></a>
<a name="696"><span class="lineNum">     696 </span>                :<span class="lineCov">      28011 :       s1_bank_has_write_on_this_req_0 &lt;= _s1_bank_has_write_on_this_req_WIRE_0;</span></a>
<a name="697"><span class="lineNum">     697 </span>                :<span class="lineCov">      28011 :       s1_bank_has_write_on_this_req_1 &lt;= _s1_bank_has_write_on_this_req_WIRE_1;</span></a>
<a name="698"><span class="lineNum">     698 </span>                :<span class="lineCov">      28011 :       s1_bank_has_write_on_this_req_2 &lt;= _s1_bank_has_write_on_this_req_WIRE_2;</span></a>
<a name="699"><span class="lineNum">     699 </span>                :<span class="lineCov">      28011 :       s1_bank_has_write_on_this_req_3 &lt;= _s1_bank_has_write_on_this_req_WIRE_3;</span></a>
<a name="700"><span class="lineNum">     700 </span>                :            :     end</a>
<a name="701"><span class="lineNum">     701 </span>                :            :   end // always @(posedge)</a>
<a name="702"><span class="lineNum">     702 </span>                :<span class="lineCov">     278366 :   always @(posedge clock or posedge reset) begin</span></a>
<a name="703"><span class="lineNum">     703 </span>                :<span class="lineCov">     278350 :     if (reset)</span></a>
<a name="704"><span class="lineNum">     704 </span>                :<span class="lineCov">         16 :       powerOnResetState &lt;= 1'h1;</span></a>
<a name="705"><span class="lineNum">     705 </span>                :            :     else</a>
<a name="706"><span class="lineNum">     706 </span>                :<span class="lineCov">     278350 :       powerOnResetState &lt;=</span></a>
<a name="707"><span class="lineNum">     707 </span>                :<span class="lineCov">     278350 :         ~(_us_io_r_req_ready &amp; _table_banks_0_io_r_req_ready</span></a>
<a name="708"><span class="lineNum">     708 </span>                :<span class="lineCov">     278350 :           &amp; _table_banks_1_io_r_req_ready &amp; _table_banks_2_io_r_req_ready</span></a>
<a name="709"><span class="lineNum">     709 </span>                :<span class="lineCov">     278350 :           &amp; _table_banks_3_io_r_req_ready) &amp; powerOnResetState;</span></a>
<a name="710"><span class="lineNum">     710 </span>                :            :   end // always @(posedge, posedge)</a>
<a name="711"><span class="lineNum">     711 </span>                :            :   `ifdef ENABLE_INITIAL_REG_</a>
<a name="712"><span class="lineNum">     712 </span>                :            :     `ifdef FIRRTL_BEFORE_INITIAL</a>
<a name="713"><span class="lineNum">     713 </span>                :            :       `FIRRTL_BEFORE_INITIAL</a>
<a name="714"><span class="lineNum">     714 </span>                :            :     `endif // FIRRTL_BEFORE_INITIAL</a>
<a name="715"><span class="lineNum">     715 </span>                :            :     logic [31:0] _RANDOM[0:3];</a>
<a name="716"><span class="lineNum">     716 </span>                :<span class="lineCov">         16 :     initial begin</span></a>
<a name="717"><span class="lineNum">     717 </span>                :            :       `ifdef INIT_RANDOM_PROLOG_</a>
<a name="718"><span class="lineNum">     718 </span>                :            :         `INIT_RANDOM_PROLOG_</a>
<a name="719"><span class="lineNum">     719 </span>                :            :       `endif // INIT_RANDOM_PROLOG_</a>
<a name="720"><span class="lineNum">     720 </span>                :            :       `ifdef RANDOMIZE_REG_INIT</a>
<a name="721"><span class="lineNum">     721 </span>                :            :         for (logic [2:0] i = 3'h0; i &lt; 3'h4; i += 3'h1) begin</a>
<a name="722"><span class="lineNum">     722 </span>                :            :           _RANDOM[i[1:0]] = `RANDOM;</a>
<a name="723"><span class="lineNum">     723 </span>                :            :         end</a>
<a name="724"><span class="lineNum">     724 </span>                :            :         s1_unhashed_idx = {_RANDOM[2'h0], _RANDOM[2'h1][16:0]};</a>
<a name="725"><span class="lineNum">     725 </span>                :            :         s1_tag = {_RANDOM[2'h1][31:28], _RANDOM[2'h2][3:0]};</a>
<a name="726"><span class="lineNum">     726 </span>                :            :         s1_bank_req_1h_0 = _RANDOM[2'h3][22];</a>
<a name="727"><span class="lineNum">     727 </span>                :            :         s1_bank_req_1h_1 = _RANDOM[2'h3][23];</a>
<a name="728"><span class="lineNum">     728 </span>                :            :         s1_bank_req_1h_2 = _RANDOM[2'h3][24];</a>
<a name="729"><span class="lineNum">     729 </span>                :            :         s1_bank_req_1h_3 = _RANDOM[2'h3][25];</a>
<a name="730"><span class="lineNum">     730 </span>                :            :         s1_bank_has_write_on_this_req_0 = _RANDOM[2'h3][26];</a>
<a name="731"><span class="lineNum">     731 </span>                :            :         s1_bank_has_write_on_this_req_1 = _RANDOM[2'h3][27];</a>
<a name="732"><span class="lineNum">     732 </span>                :            :         s1_bank_has_write_on_this_req_2 = _RANDOM[2'h3][28];</a>
<a name="733"><span class="lineNum">     733 </span>                :            :         s1_bank_has_write_on_this_req_3 = _RANDOM[2'h3][29];</a>
<a name="734"><span class="lineNum">     734 </span>                :            :         powerOnResetState = _RANDOM[2'h3][30];</a>
<a name="735"><span class="lineNum">     735 </span>                :            :       `endif // RANDOMIZE_REG_INIT</a>
<a name="736"><span class="lineNum">     736 </span>                :<span class="lineCov">         16 :       if (reset)</span></a>
<a name="737"><span class="lineNum">     737 </span>                :<span class="lineCov">         16 :         powerOnResetState = 1'h1;</span></a>
<a name="738"><span class="lineNum">     738 </span>                :            :     end // initial</a>
<a name="739"><span class="lineNum">     739 </span>                :            :     `ifdef FIRRTL_AFTER_INITIAL</a>
<a name="740"><span class="lineNum">     740 </span>                :            :       `FIRRTL_AFTER_INITIAL</a>
<a name="741"><span class="lineNum">     741 </span>                :            :     `endif // FIRRTL_AFTER_INITIAL</a>
<a name="742"><span class="lineNum">     742 </span>                :            :   `endif // ENABLE_INITIAL_REG_</a>
<a name="743"><span class="lineNum">     743 </span>                :            :   FoldedSRAMTemplate us (</a>
<a name="744"><span class="lineNum">     744 </span>                :            :     .clock                          (clock),</a>
<a name="745"><span class="lineNum">     745 </span>                :            :     .reset                          (reset),</a>
<a name="746"><span class="lineNum">     746 </span>                :            :     .io_r_req_ready                 (_us_io_r_req_ready),</a>
<a name="747"><span class="lineNum">     747 </span>                :            :     .io_r_req_valid                 (_s1_bank_req_1h_T),</a>
<a name="748"><span class="lineNum">     748 </span>                :            :     .io_r_req_bits_setIdx           (s0_idx),</a>
<a name="749"><span class="lineNum">     749 </span>                :            :     .io_r_resp_data_0               (_us_io_r_resp_data_0),</a>
<a name="750"><span class="lineNum">     750 </span>                :            :     .io_r_resp_data_1               (_us_io_r_resp_data_1),</a>
<a name="751"><span class="lineNum">     751 </span>                :            :     .io_w_req_valid</a>
<a name="752"><span class="lineNum">     752 </span>                :            :       (_us_extra_reset_T_1 &amp; (io_update_uMask_0 | io_update_uMask_1)),</a>
<a name="753"><span class="lineNum">     753 </span>                :            :     .io_w_req_bits_setIdx           (update_idx),</a>
<a name="754"><span class="lineNum">     754 </span>                :            :     .io_w_req_bits_data_0</a>
<a name="755"><span class="lineNum">     755 </span>                :            :       (~(io_update_pc[1]) &amp; io_update_us_0 | io_update_pc[1] &amp; io_update_us_1),</a>
<a name="756"><span class="lineNum">     756 </span>                :            :     .io_w_req_bits_data_1</a>
<a name="757"><span class="lineNum">     757 </span>                :            :       (io_update_pc[1] &amp; io_update_us_0 | ~(io_update_pc[1]) &amp; io_update_us_1),</a>
<a name="758"><span class="lineNum">     758 </span>                :            :     .io_w_req_bits_waymask</a>
<a name="759"><span class="lineNum">     759 </span>                :            :       ({io_update_pc[1] &amp; io_update_uMask_0 | ~(io_update_pc[1]) &amp; io_update_uMask_1,</a>
<a name="760"><span class="lineNum">     760 </span>                :            :         ~(io_update_pc[1]) &amp; io_update_uMask_0 | io_update_pc[1] &amp; io_update_uMask_1}),</a>
<a name="761"><span class="lineNum">     761 </span>                :            :     .extra_reset</a>
<a name="762"><span class="lineNum">     762 </span>                :            :       ((io_update_reset_u_0 | io_update_reset_u_1) &amp; _us_extra_reset_T_1),</a>
<a name="763"><span class="lineNum">     763 </span>                :            :     .boreChildrenBd_bore_addr       (boreChildrenBd_bore_addr),</a>
<a name="764"><span class="lineNum">     764 </span>                :            :     .boreChildrenBd_bore_addr_rd    (boreChildrenBd_bore_addr_rd),</a>
<a name="765"><span class="lineNum">     765 </span>                :            :     .boreChildrenBd_bore_wdata      (boreChildrenBd_bore_wdata),</a>
<a name="766"><span class="lineNum">     766 </span>                :            :     .boreChildrenBd_bore_wmask      (boreChildrenBd_bore_wmask),</a>
<a name="767"><span class="lineNum">     767 </span>                :            :     .boreChildrenBd_bore_re         (boreChildrenBd_bore_re),</a>
<a name="768"><span class="lineNum">     768 </span>                :            :     .boreChildrenBd_bore_we         (boreChildrenBd_bore_we),</a>
<a name="769"><span class="lineNum">     769 </span>                :            :     .boreChildrenBd_bore_rdata      (boreChildrenBd_bore_rdata),</a>
<a name="770"><span class="lineNum">     770 </span>                :            :     .boreChildrenBd_bore_ack        (boreChildrenBd_bore_ack),</a>
<a name="771"><span class="lineNum">     771 </span>                :            :     .boreChildrenBd_bore_selectedOH (boreChildrenBd_bore_selectedOH),</a>
<a name="772"><span class="lineNum">     772 </span>                :            :     .boreChildrenBd_bore_array      (boreChildrenBd_bore_array)</a>
<a name="773"><span class="lineNum">     773 </span>                :            :   );</a>
<a name="774"><span class="lineNum">     774 </span>                :            :   FoldedSRAMTemplate_1 table_banks_0 (</a>
<a name="775"><span class="lineNum">     775 </span>                :            :     .clock                          (clock),</a>
<a name="776"><span class="lineNum">     776 </span>                :            :     .reset                          (reset),</a>
<a name="777"><span class="lineNum">     777 </span>                :            :     .io_r_req_ready                 (_table_banks_0_io_r_req_ready),</a>
<a name="778"><span class="lineNum">     778 </span>                :            :     .io_r_req_valid                 (_s1_bank_req_1h_T &amp; s0_bank_req_1h_0),</a>
<a name="779"><span class="lineNum">     779 </span>                :            :     .io_r_req_bits_setIdx           (s0_idx[10:2]),</a>
<a name="780"><span class="lineNum">     780 </span>                :            :     .io_r_resp_data_0_valid         (_table_banks_0_io_r_resp_data_0_valid),</a>
<a name="781"><span class="lineNum">     781 </span>                :            :     .io_r_resp_data_0_tag           (_table_banks_0_io_r_resp_data_0_tag),</a>
<a name="782"><span class="lineNum">     782 </span>                :            :     .io_r_resp_data_0_ctr           (_table_banks_0_io_r_resp_data_0_ctr),</a>
<a name="783"><span class="lineNum">     783 </span>                :            :     .io_r_resp_data_1_valid         (_table_banks_0_io_r_resp_data_1_valid),</a>
<a name="784"><span class="lineNum">     784 </span>                :            :     .io_r_resp_data_1_tag           (_table_banks_0_io_r_resp_data_1_tag),</a>
<a name="785"><span class="lineNum">     785 </span>                :            :     .io_r_resp_data_1_ctr           (_table_banks_0_io_r_resp_data_1_ctr),</a>
<a name="786"><span class="lineNum">     786 </span>                :            :     .io_w_req_valid                 (_s1_bank_has_write_on_this_req_WIRE_0),</a>
<a name="787"><span class="lineNum">     787 </span>                :            :     .io_w_req_bits_setIdx           (update_idx[10:2]),</a>
<a name="788"><span class="lineNum">     788 </span>                :            :     .io_w_req_bits_data_0_tag       (update_tag),</a>
<a name="789"><span class="lineNum">     789 </span>                :            :     .io_w_req_bits_data_0_ctr       (per_bank_update_wdata_0_0_ctr),</a>
<a name="790"><span class="lineNum">     790 </span>                :            :     .io_w_req_bits_data_1_tag       (update_tag),</a>
<a name="791"><span class="lineNum">     791 </span>                :            :     .io_w_req_bits_data_1_ctr       (per_bank_update_wdata_0_1_ctr),</a>
<a name="792"><span class="lineNum">     792 </span>                :            :     .io_w_req_bits_waymask          (per_bank_update_way_mask_0),</a>
<a name="793"><span class="lineNum">     793 </span>                :            :     .boreChildrenBd_bore_addr       (boreChildrenBd_bore_1_addr),</a>
<a name="794"><span class="lineNum">     794 </span>                :            :     .boreChildrenBd_bore_addr_rd    (boreChildrenBd_bore_1_addr_rd),</a>
<a name="795"><span class="lineNum">     795 </span>                :            :     .boreChildrenBd_bore_wdata      (boreChildrenBd_bore_1_wdata),</a>
<a name="796"><span class="lineNum">     796 </span>                :            :     .boreChildrenBd_bore_wmask      (boreChildrenBd_bore_1_wmask),</a>
<a name="797"><span class="lineNum">     797 </span>                :            :     .boreChildrenBd_bore_re         (boreChildrenBd_bore_1_re),</a>
<a name="798"><span class="lineNum">     798 </span>                :            :     .boreChildrenBd_bore_we         (boreChildrenBd_bore_1_we),</a>
<a name="799"><span class="lineNum">     799 </span>                :            :     .boreChildrenBd_bore_rdata      (boreChildrenBd_bore_1_rdata),</a>
<a name="800"><span class="lineNum">     800 </span>                :            :     .boreChildrenBd_bore_ack        (boreChildrenBd_bore_1_ack),</a>
<a name="801"><span class="lineNum">     801 </span>                :            :     .boreChildrenBd_bore_selectedOH (boreChildrenBd_bore_1_selectedOH),</a>
<a name="802"><span class="lineNum">     802 </span>                :            :     .boreChildrenBd_bore_array      (boreChildrenBd_bore_1_array)</a>
<a name="803"><span class="lineNum">     803 </span>                :            :   );</a>
<a name="804"><span class="lineNum">     804 </span>                :            :   FoldedSRAMTemplate_1 table_banks_1 (</a>
<a name="805"><span class="lineNum">     805 </span>                :            :     .clock                          (clock),</a>
<a name="806"><span class="lineNum">     806 </span>                :            :     .reset                          (reset),</a>
<a name="807"><span class="lineNum">     807 </span>                :            :     .io_r_req_ready                 (_table_banks_1_io_r_req_ready),</a>
<a name="808"><span class="lineNum">     808 </span>                :            :     .io_r_req_valid                 (_s1_bank_req_1h_T &amp; s0_bank_req_1h_1),</a>
<a name="809"><span class="lineNum">     809 </span>                :            :     .io_r_req_bits_setIdx           (s0_idx[10:2]),</a>
<a name="810"><span class="lineNum">     810 </span>                :            :     .io_r_resp_data_0_valid         (_table_banks_1_io_r_resp_data_0_valid),</a>
<a name="811"><span class="lineNum">     811 </span>                :            :     .io_r_resp_data_0_tag           (_table_banks_1_io_r_resp_data_0_tag),</a>
<a name="812"><span class="lineNum">     812 </span>                :            :     .io_r_resp_data_0_ctr           (_table_banks_1_io_r_resp_data_0_ctr),</a>
<a name="813"><span class="lineNum">     813 </span>                :            :     .io_r_resp_data_1_valid         (_table_banks_1_io_r_resp_data_1_valid),</a>
<a name="814"><span class="lineNum">     814 </span>                :            :     .io_r_resp_data_1_tag           (_table_banks_1_io_r_resp_data_1_tag),</a>
<a name="815"><span class="lineNum">     815 </span>                :            :     .io_r_resp_data_1_ctr           (_table_banks_1_io_r_resp_data_1_ctr),</a>
<a name="816"><span class="lineNum">     816 </span>                :            :     .io_w_req_valid                 (_s1_bank_has_write_on_this_req_WIRE_1),</a>
<a name="817"><span class="lineNum">     817 </span>                :            :     .io_w_req_bits_setIdx           (update_idx[10:2]),</a>
<a name="818"><span class="lineNum">     818 </span>                :            :     .io_w_req_bits_data_0_tag       (update_tag),</a>
<a name="819"><span class="lineNum">     819 </span>                :            :     .io_w_req_bits_data_0_ctr       (per_bank_update_wdata_1_0_ctr),</a>
<a name="820"><span class="lineNum">     820 </span>                :            :     .io_w_req_bits_data_1_tag       (update_tag),</a>
<a name="821"><span class="lineNum">     821 </span>                :            :     .io_w_req_bits_data_1_ctr       (per_bank_update_wdata_1_1_ctr),</a>
<a name="822"><span class="lineNum">     822 </span>                :            :     .io_w_req_bits_waymask          (per_bank_update_way_mask_1),</a>
<a name="823"><span class="lineNum">     823 </span>                :            :     .boreChildrenBd_bore_addr       (boreChildrenBd_bore_2_addr),</a>
<a name="824"><span class="lineNum">     824 </span>                :            :     .boreChildrenBd_bore_addr_rd    (boreChildrenBd_bore_2_addr_rd),</a>
<a name="825"><span class="lineNum">     825 </span>                :            :     .boreChildrenBd_bore_wdata      (boreChildrenBd_bore_2_wdata),</a>
<a name="826"><span class="lineNum">     826 </span>                :            :     .boreChildrenBd_bore_wmask      (boreChildrenBd_bore_2_wmask),</a>
<a name="827"><span class="lineNum">     827 </span>                :            :     .boreChildrenBd_bore_re         (boreChildrenBd_bore_2_re),</a>
<a name="828"><span class="lineNum">     828 </span>                :            :     .boreChildrenBd_bore_we         (boreChildrenBd_bore_2_we),</a>
<a name="829"><span class="lineNum">     829 </span>                :            :     .boreChildrenBd_bore_rdata      (boreChildrenBd_bore_2_rdata),</a>
<a name="830"><span class="lineNum">     830 </span>                :            :     .boreChildrenBd_bore_ack        (boreChildrenBd_bore_2_ack),</a>
<a name="831"><span class="lineNum">     831 </span>                :            :     .boreChildrenBd_bore_selectedOH (boreChildrenBd_bore_2_selectedOH),</a>
<a name="832"><span class="lineNum">     832 </span>                :            :     .boreChildrenBd_bore_array      (boreChildrenBd_bore_2_array)</a>
<a name="833"><span class="lineNum">     833 </span>                :            :   );</a>
<a name="834"><span class="lineNum">     834 </span>                :            :   FoldedSRAMTemplate_1 table_banks_2 (</a>
<a name="835"><span class="lineNum">     835 </span>                :            :     .clock                          (clock),</a>
<a name="836"><span class="lineNum">     836 </span>                :            :     .reset                          (reset),</a>
<a name="837"><span class="lineNum">     837 </span>                :            :     .io_r_req_ready                 (_table_banks_2_io_r_req_ready),</a>
<a name="838"><span class="lineNum">     838 </span>                :            :     .io_r_req_valid                 (_s1_bank_req_1h_T &amp; s0_bank_req_1h_2),</a>
<a name="839"><span class="lineNum">     839 </span>                :            :     .io_r_req_bits_setIdx           (s0_idx[10:2]),</a>
<a name="840"><span class="lineNum">     840 </span>                :            :     .io_r_resp_data_0_valid         (_table_banks_2_io_r_resp_data_0_valid),</a>
<a name="841"><span class="lineNum">     841 </span>                :            :     .io_r_resp_data_0_tag           (_table_banks_2_io_r_resp_data_0_tag),</a>
<a name="842"><span class="lineNum">     842 </span>                :            :     .io_r_resp_data_0_ctr           (_table_banks_2_io_r_resp_data_0_ctr),</a>
<a name="843"><span class="lineNum">     843 </span>                :            :     .io_r_resp_data_1_valid         (_table_banks_2_io_r_resp_data_1_valid),</a>
<a name="844"><span class="lineNum">     844 </span>                :            :     .io_r_resp_data_1_tag           (_table_banks_2_io_r_resp_data_1_tag),</a>
<a name="845"><span class="lineNum">     845 </span>                :            :     .io_r_resp_data_1_ctr           (_table_banks_2_io_r_resp_data_1_ctr),</a>
<a name="846"><span class="lineNum">     846 </span>                :            :     .io_w_req_valid                 (_s1_bank_has_write_on_this_req_WIRE_2),</a>
<a name="847"><span class="lineNum">     847 </span>                :            :     .io_w_req_bits_setIdx           (update_idx[10:2]),</a>
<a name="848"><span class="lineNum">     848 </span>                :            :     .io_w_req_bits_data_0_tag       (update_tag),</a>
<a name="849"><span class="lineNum">     849 </span>                :            :     .io_w_req_bits_data_0_ctr       (per_bank_update_wdata_2_0_ctr),</a>
<a name="850"><span class="lineNum">     850 </span>                :            :     .io_w_req_bits_data_1_tag       (update_tag),</a>
<a name="851"><span class="lineNum">     851 </span>                :            :     .io_w_req_bits_data_1_ctr       (per_bank_update_wdata_2_1_ctr),</a>
<a name="852"><span class="lineNum">     852 </span>                :            :     .io_w_req_bits_waymask          (per_bank_update_way_mask_2),</a>
<a name="853"><span class="lineNum">     853 </span>                :            :     .boreChildrenBd_bore_addr       (boreChildrenBd_bore_3_addr),</a>
<a name="854"><span class="lineNum">     854 </span>                :            :     .boreChildrenBd_bore_addr_rd    (boreChildrenBd_bore_3_addr_rd),</a>
<a name="855"><span class="lineNum">     855 </span>                :            :     .boreChildrenBd_bore_wdata      (boreChildrenBd_bore_3_wdata),</a>
<a name="856"><span class="lineNum">     856 </span>                :            :     .boreChildrenBd_bore_wmask      (boreChildrenBd_bore_3_wmask),</a>
<a name="857"><span class="lineNum">     857 </span>                :            :     .boreChildrenBd_bore_re         (boreChildrenBd_bore_3_re),</a>
<a name="858"><span class="lineNum">     858 </span>                :            :     .boreChildrenBd_bore_we         (boreChildrenBd_bore_3_we),</a>
<a name="859"><span class="lineNum">     859 </span>                :            :     .boreChildrenBd_bore_rdata      (boreChildrenBd_bore_3_rdata),</a>
<a name="860"><span class="lineNum">     860 </span>                :            :     .boreChildrenBd_bore_ack        (boreChildrenBd_bore_3_ack),</a>
<a name="861"><span class="lineNum">     861 </span>                :            :     .boreChildrenBd_bore_selectedOH (boreChildrenBd_bore_3_selectedOH),</a>
<a name="862"><span class="lineNum">     862 </span>                :            :     .boreChildrenBd_bore_array      (boreChildrenBd_bore_3_array)</a>
<a name="863"><span class="lineNum">     863 </span>                :            :   );</a>
<a name="864"><span class="lineNum">     864 </span>                :            :   FoldedSRAMTemplate_1 table_banks_3 (</a>
<a name="865"><span class="lineNum">     865 </span>                :            :     .clock                          (clock),</a>
<a name="866"><span class="lineNum">     866 </span>                :            :     .reset                          (reset),</a>
<a name="867"><span class="lineNum">     867 </span>                :            :     .io_r_req_ready                 (_table_banks_3_io_r_req_ready),</a>
<a name="868"><span class="lineNum">     868 </span>                :            :     .io_r_req_valid                 (_s1_bank_req_1h_T &amp; (&amp;(s0_idx[1:0]))),</a>
<a name="869"><span class="lineNum">     869 </span>                :            :     .io_r_req_bits_setIdx           (s0_idx[10:2]),</a>
<a name="870"><span class="lineNum">     870 </span>                :            :     .io_r_resp_data_0_valid         (_table_banks_3_io_r_resp_data_0_valid),</a>
<a name="871"><span class="lineNum">     871 </span>                :            :     .io_r_resp_data_0_tag           (_table_banks_3_io_r_resp_data_0_tag),</a>
<a name="872"><span class="lineNum">     872 </span>                :            :     .io_r_resp_data_0_ctr           (_table_banks_3_io_r_resp_data_0_ctr),</a>
<a name="873"><span class="lineNum">     873 </span>                :            :     .io_r_resp_data_1_valid         (_table_banks_3_io_r_resp_data_1_valid),</a>
<a name="874"><span class="lineNum">     874 </span>                :            :     .io_r_resp_data_1_tag           (_table_banks_3_io_r_resp_data_1_tag),</a>
<a name="875"><span class="lineNum">     875 </span>                :            :     .io_r_resp_data_1_ctr           (_table_banks_3_io_r_resp_data_1_ctr),</a>
<a name="876"><span class="lineNum">     876 </span>                :            :     .io_w_req_valid                 (_s1_bank_has_write_on_this_req_WIRE_3),</a>
<a name="877"><span class="lineNum">     877 </span>                :            :     .io_w_req_bits_setIdx           (update_idx[10:2]),</a>
<a name="878"><span class="lineNum">     878 </span>                :            :     .io_w_req_bits_data_0_tag       (update_tag),</a>
<a name="879"><span class="lineNum">     879 </span>                :            :     .io_w_req_bits_data_0_ctr       (per_bank_update_wdata_3_0_ctr),</a>
<a name="880"><span class="lineNum">     880 </span>                :            :     .io_w_req_bits_data_1_tag       (update_tag),</a>
<a name="881"><span class="lineNum">     881 </span>                :            :     .io_w_req_bits_data_1_ctr       (per_bank_update_wdata_3_1_ctr),</a>
<a name="882"><span class="lineNum">     882 </span>                :            :     .io_w_req_bits_waymask          (per_bank_update_way_mask_3),</a>
<a name="883"><span class="lineNum">     883 </span>                :            :     .boreChildrenBd_bore_addr       (boreChildrenBd_bore_4_addr),</a>
<a name="884"><span class="lineNum">     884 </span>                :            :     .boreChildrenBd_bore_addr_rd    (boreChildrenBd_bore_4_addr_rd),</a>
<a name="885"><span class="lineNum">     885 </span>                :            :     .boreChildrenBd_bore_wdata      (boreChildrenBd_bore_4_wdata),</a>
<a name="886"><span class="lineNum">     886 </span>                :            :     .boreChildrenBd_bore_wmask      (boreChildrenBd_bore_4_wmask),</a>
<a name="887"><span class="lineNum">     887 </span>                :            :     .boreChildrenBd_bore_re         (boreChildrenBd_bore_4_re),</a>
<a name="888"><span class="lineNum">     888 </span>                :            :     .boreChildrenBd_bore_we         (boreChildrenBd_bore_4_we),</a>
<a name="889"><span class="lineNum">     889 </span>                :            :     .boreChildrenBd_bore_rdata      (boreChildrenBd_bore_4_rdata),</a>
<a name="890"><span class="lineNum">     890 </span>                :            :     .boreChildrenBd_bore_ack        (boreChildrenBd_bore_4_ack),</a>
<a name="891"><span class="lineNum">     891 </span>                :            :     .boreChildrenBd_bore_selectedOH (boreChildrenBd_bore_4_selectedOH),</a>
<a name="892"><span class="lineNum">     892 </span>                :            :     .boreChildrenBd_bore_array      (boreChildrenBd_bore_4_array)</a>
<a name="893"><span class="lineNum">     893 </span>                :            :   );</a>
<a name="894"><span class="lineNum">     894 </span>                :            :   WrBypass bank_wrbypasses_0_0 (</a>
<a name="895"><span class="lineNum">     895 </span>                :            :     .clock               (clock),</a>
<a name="896"><span class="lineNum">     896 </span>                :            :     .reset               (reset),</a>
<a name="897"><span class="lineNum">     897 </span>                :            :     .io_wen              (_bank_wrbypasses_0_0_io_wen_T),</a>
<a name="898"><span class="lineNum">     898 </span>                :            :     .io_write_idx        (update_idx[10:2]),</a>
<a name="899"><span class="lineNum">     899 </span>                :            :     .io_write_data_0</a>
<a name="900"><span class="lineNum">     900 </span>                :            :       ((io_update_pc[1] ? 3'h0 : per_bank_update_wdata_0_0_ctr)</a>
<a name="901"><span class="lineNum">     901 </span>                :            :        | (io_update_pc[1] ? per_bank_update_wdata_0_1_ctr : 3'h0)),</a>
<a name="902"><span class="lineNum">     902 </span>                :            :     .io_hit              (_bank_wrbypasses_0_0_io_hit),</a>
<a name="903"><span class="lineNum">     903 </span>                :            :     .io_hit_data_0_valid (_bank_wrbypasses_0_0_io_hit_data_0_valid),</a>
<a name="904"><span class="lineNum">     904 </span>                :            :     .io_hit_data_0_bits  (_bank_wrbypasses_0_0_io_hit_data_0_bits)</a>
<a name="905"><span class="lineNum">     905 </span>                :            :   );</a>
<a name="906"><span class="lineNum">     906 </span>                :            :   WrBypass bank_wrbypasses_0_1 (</a>
<a name="907"><span class="lineNum">     907 </span>                :            :     .clock               (clock),</a>
<a name="908"><span class="lineNum">     908 </span>                :            :     .reset               (reset),</a>
<a name="909"><span class="lineNum">     909 </span>                :            :     .io_wen              (_bank_wrbypasses_0_1_io_wen_T),</a>
<a name="910"><span class="lineNum">     910 </span>                :            :     .io_write_idx        (update_idx[10:2]),</a>
<a name="911"><span class="lineNum">     911 </span>                :            :     .io_write_data_0</a>
<a name="912"><span class="lineNum">     912 </span>                :            :       ((io_update_pc[1] ? per_bank_update_wdata_0_0_ctr : 3'h0)</a>
<a name="913"><span class="lineNum">     913 </span>                :            :        | (io_update_pc[1] ? 3'h0 : per_bank_update_wdata_0_1_ctr)),</a>
<a name="914"><span class="lineNum">     914 </span>                :            :     .io_hit              (_bank_wrbypasses_0_1_io_hit),</a>
<a name="915"><span class="lineNum">     915 </span>                :            :     .io_hit_data_0_valid (_bank_wrbypasses_0_1_io_hit_data_0_valid),</a>
<a name="916"><span class="lineNum">     916 </span>                :            :     .io_hit_data_0_bits  (_bank_wrbypasses_0_1_io_hit_data_0_bits)</a>
<a name="917"><span class="lineNum">     917 </span>                :            :   );</a>
<a name="918"><span class="lineNum">     918 </span>                :            :   WrBypass bank_wrbypasses_1_0 (</a>
<a name="919"><span class="lineNum">     919 </span>                :            :     .clock               (clock),</a>
<a name="920"><span class="lineNum">     920 </span>                :            :     .reset               (reset),</a>
<a name="921"><span class="lineNum">     921 </span>                :            :     .io_wen              (_bank_wrbypasses_1_0_io_wen_T),</a>
<a name="922"><span class="lineNum">     922 </span>                :            :     .io_write_idx        (update_idx[10:2]),</a>
<a name="923"><span class="lineNum">     923 </span>                :            :     .io_write_data_0</a>
<a name="924"><span class="lineNum">     924 </span>                :            :       ((io_update_pc[1] ? 3'h0 : per_bank_update_wdata_1_0_ctr)</a>
<a name="925"><span class="lineNum">     925 </span>                :            :        | (io_update_pc[1] ? per_bank_update_wdata_1_1_ctr : 3'h0)),</a>
<a name="926"><span class="lineNum">     926 </span>                :            :     .io_hit              (_bank_wrbypasses_1_0_io_hit),</a>
<a name="927"><span class="lineNum">     927 </span>                :            :     .io_hit_data_0_valid (_bank_wrbypasses_1_0_io_hit_data_0_valid),</a>
<a name="928"><span class="lineNum">     928 </span>                :            :     .io_hit_data_0_bits  (_bank_wrbypasses_1_0_io_hit_data_0_bits)</a>
<a name="929"><span class="lineNum">     929 </span>                :            :   );</a>
<a name="930"><span class="lineNum">     930 </span>                :            :   WrBypass bank_wrbypasses_1_1 (</a>
<a name="931"><span class="lineNum">     931 </span>                :            :     .clock               (clock),</a>
<a name="932"><span class="lineNum">     932 </span>                :            :     .reset               (reset),</a>
<a name="933"><span class="lineNum">     933 </span>                :            :     .io_wen              (_bank_wrbypasses_1_1_io_wen_T),</a>
<a name="934"><span class="lineNum">     934 </span>                :            :     .io_write_idx        (update_idx[10:2]),</a>
<a name="935"><span class="lineNum">     935 </span>                :            :     .io_write_data_0</a>
<a name="936"><span class="lineNum">     936 </span>                :            :       ((io_update_pc[1] ? per_bank_update_wdata_1_0_ctr : 3'h0)</a>
<a name="937"><span class="lineNum">     937 </span>                :            :        | (io_update_pc[1] ? 3'h0 : per_bank_update_wdata_1_1_ctr)),</a>
<a name="938"><span class="lineNum">     938 </span>                :            :     .io_hit              (_bank_wrbypasses_1_1_io_hit),</a>
<a name="939"><span class="lineNum">     939 </span>                :            :     .io_hit_data_0_valid (_bank_wrbypasses_1_1_io_hit_data_0_valid),</a>
<a name="940"><span class="lineNum">     940 </span>                :            :     .io_hit_data_0_bits  (_bank_wrbypasses_1_1_io_hit_data_0_bits)</a>
<a name="941"><span class="lineNum">     941 </span>                :            :   );</a>
<a name="942"><span class="lineNum">     942 </span>                :            :   WrBypass bank_wrbypasses_2_0 (</a>
<a name="943"><span class="lineNum">     943 </span>                :            :     .clock               (clock),</a>
<a name="944"><span class="lineNum">     944 </span>                :            :     .reset               (reset),</a>
<a name="945"><span class="lineNum">     945 </span>                :            :     .io_wen              (_bank_wrbypasses_2_0_io_wen_T),</a>
<a name="946"><span class="lineNum">     946 </span>                :            :     .io_write_idx        (update_idx[10:2]),</a>
<a name="947"><span class="lineNum">     947 </span>                :            :     .io_write_data_0</a>
<a name="948"><span class="lineNum">     948 </span>                :            :       ((io_update_pc[1] ? 3'h0 : per_bank_update_wdata_2_0_ctr)</a>
<a name="949"><span class="lineNum">     949 </span>                :            :        | (io_update_pc[1] ? per_bank_update_wdata_2_1_ctr : 3'h0)),</a>
<a name="950"><span class="lineNum">     950 </span>                :            :     .io_hit              (_bank_wrbypasses_2_0_io_hit),</a>
<a name="951"><span class="lineNum">     951 </span>                :            :     .io_hit_data_0_valid (_bank_wrbypasses_2_0_io_hit_data_0_valid),</a>
<a name="952"><span class="lineNum">     952 </span>                :            :     .io_hit_data_0_bits  (_bank_wrbypasses_2_0_io_hit_data_0_bits)</a>
<a name="953"><span class="lineNum">     953 </span>                :            :   );</a>
<a name="954"><span class="lineNum">     954 </span>                :            :   WrBypass bank_wrbypasses_2_1 (</a>
<a name="955"><span class="lineNum">     955 </span>                :            :     .clock               (clock),</a>
<a name="956"><span class="lineNum">     956 </span>                :            :     .reset               (reset),</a>
<a name="957"><span class="lineNum">     957 </span>                :            :     .io_wen              (_bank_wrbypasses_2_1_io_wen_T),</a>
<a name="958"><span class="lineNum">     958 </span>                :            :     .io_write_idx        (update_idx[10:2]),</a>
<a name="959"><span class="lineNum">     959 </span>                :            :     .io_write_data_0</a>
<a name="960"><span class="lineNum">     960 </span>                :            :       ((io_update_pc[1] ? per_bank_update_wdata_2_0_ctr : 3'h0)</a>
<a name="961"><span class="lineNum">     961 </span>                :            :        | (io_update_pc[1] ? 3'h0 : per_bank_update_wdata_2_1_ctr)),</a>
<a name="962"><span class="lineNum">     962 </span>                :            :     .io_hit              (_bank_wrbypasses_2_1_io_hit),</a>
<a name="963"><span class="lineNum">     963 </span>                :            :     .io_hit_data_0_valid (_bank_wrbypasses_2_1_io_hit_data_0_valid),</a>
<a name="964"><span class="lineNum">     964 </span>                :            :     .io_hit_data_0_bits  (_bank_wrbypasses_2_1_io_hit_data_0_bits)</a>
<a name="965"><span class="lineNum">     965 </span>                :            :   );</a>
<a name="966"><span class="lineNum">     966 </span>                :            :   WrBypass bank_wrbypasses_3_0 (</a>
<a name="967"><span class="lineNum">     967 </span>                :            :     .clock               (clock),</a>
<a name="968"><span class="lineNum">     968 </span>                :            :     .reset               (reset),</a>
<a name="969"><span class="lineNum">     969 </span>                :            :     .io_wen              (_bank_wrbypasses_3_0_io_wen_T),</a>
<a name="970"><span class="lineNum">     970 </span>                :            :     .io_write_idx        (update_idx[10:2]),</a>
<a name="971"><span class="lineNum">     971 </span>                :            :     .io_write_data_0</a>
<a name="972"><span class="lineNum">     972 </span>                :            :       ((io_update_pc[1] ? 3'h0 : per_bank_update_wdata_3_0_ctr)</a>
<a name="973"><span class="lineNum">     973 </span>                :            :        | (io_update_pc[1] ? per_bank_update_wdata_3_1_ctr : 3'h0)),</a>
<a name="974"><span class="lineNum">     974 </span>                :            :     .io_hit              (_bank_wrbypasses_3_0_io_hit),</a>
<a name="975"><span class="lineNum">     975 </span>                :            :     .io_hit_data_0_valid (_bank_wrbypasses_3_0_io_hit_data_0_valid),</a>
<a name="976"><span class="lineNum">     976 </span>                :            :     .io_hit_data_0_bits  (_bank_wrbypasses_3_0_io_hit_data_0_bits)</a>
<a name="977"><span class="lineNum">     977 </span>                :            :   );</a>
<a name="978"><span class="lineNum">     978 </span>                :            :   WrBypass bank_wrbypasses_3_1 (</a>
<a name="979"><span class="lineNum">     979 </span>                :            :     .clock               (clock),</a>
<a name="980"><span class="lineNum">     980 </span>                :            :     .reset               (reset),</a>
<a name="981"><span class="lineNum">     981 </span>                :            :     .io_wen              (_bank_wrbypasses_3_1_io_wen_T),</a>
<a name="982"><span class="lineNum">     982 </span>                :            :     .io_write_idx        (update_idx[10:2]),</a>
<a name="983"><span class="lineNum">     983 </span>                :            :     .io_write_data_0</a>
<a name="984"><span class="lineNum">     984 </span>                :            :       ((io_update_pc[1] ? per_bank_update_wdata_3_0_ctr : 3'h0)</a>
<a name="985"><span class="lineNum">     985 </span>                :            :        | (io_update_pc[1] ? 3'h0 : per_bank_update_wdata_3_1_ctr)),</a>
<a name="986"><span class="lineNum">     986 </span>                :            :     .io_hit              (_bank_wrbypasses_3_1_io_hit),</a>
<a name="987"><span class="lineNum">     987 </span>                :            :     .io_hit_data_0_valid (_bank_wrbypasses_3_1_io_hit_data_0_valid),</a>
<a name="988"><span class="lineNum">     988 </span>                :            :     .io_hit_data_0_bits  (_bank_wrbypasses_3_1_io_hit_data_0_bits)</a>
<a name="989"><span class="lineNum">     989 </span>                :            :   );</a>
<a name="990"><span class="lineNum">     990 </span>                :            :   assign io_req_ready = ~powerOnResetState;</a>
<a name="991"><span class="lineNum">     991 </span>                :            :   assign io_resps_0_valid = per_br_hit_0;</a>
<a name="992"><span class="lineNum">     992 </span>                :            :   assign io_resps_0_bits_ctr =</a>
<a name="993"><span class="lineNum">     993 </span>                :            :     (s1_unhashed_idx[0] ? 3'h0 : _resp_selected_T_6)</a>
<a name="994"><span class="lineNum">     994 </span>                :            :     | (s1_unhashed_idx[0] ? _resp_selected_T_27 : 3'h0);</a>
<a name="995"><span class="lineNum">     995 </span>                :            :   assign io_resps_0_bits_u =</a>
<a name="996"><span class="lineNum">     996 </span>                :            :     ~(s1_unhashed_idx[0]) &amp; _us_io_r_resp_data_0 | s1_unhashed_idx[0]</a>
<a name="997"><span class="lineNum">     997 </span>                :            :     &amp; _us_io_r_resp_data_1;</a>
<a name="998"><span class="lineNum">     998 </span>                :            :   assign io_resps_0_bits_unconf =</a>
<a name="999"><span class="lineNum">     999 </span>                :            :     ~(s1_unhashed_idx[0]) &amp; _unconf_selected_T_6 | s1_unhashed_idx[0]</a>
<a name="1000"><span class="lineNum">    1000 </span>                :            :     &amp; _unconf_selected_T_13;</a>
<a name="1001"><span class="lineNum">    1001 </span>                :            :   assign io_resps_1_valid = per_br_hit_1;</a>
<a name="1002"><span class="lineNum">    1002 </span>                :            :   assign io_resps_1_bits_ctr =</a>
<a name="1003"><span class="lineNum">    1003 </span>                :            :     (s1_unhashed_idx[0] ? _resp_selected_T_6 : 3'h0)</a>
<a name="1004"><span class="lineNum">    1004 </span>                :            :     | (s1_unhashed_idx[0] ? 3'h0 : _resp_selected_T_27);</a>
<a name="1005"><span class="lineNum">    1005 </span>                :            :   assign io_resps_1_bits_u =</a>
<a name="1006"><span class="lineNum">    1006 </span>                :            :     s1_unhashed_idx[0] &amp; _us_io_r_resp_data_0 | ~(s1_unhashed_idx[0])</a>
<a name="1007"><span class="lineNum">    1007 </span>                :            :     &amp; _us_io_r_resp_data_1;</a>
<a name="1008"><span class="lineNum">    1008 </span>                :            :   assign io_resps_1_bits_unconf =</a>
<a name="1009"><span class="lineNum">    1009 </span>                :            :     s1_unhashed_idx[0] &amp; _unconf_selected_T_6 | ~(s1_unhashed_idx[0])</a>
<a name="1010"><span class="lineNum">    1010 </span>                :            :     &amp; _unconf_selected_T_13;</a>
<a name="1011"><span class="lineNum">    1011 </span>                :            : endmodule</a>
<a name="1012"><span class="lineNum">    1012 </span>                :            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
