Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Wed Jul  5 18:44:12 2017
| Host         : paspool10 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file run_length_encoder_control_sets_placed.rpt
| Design       : run_length_encoder
| Device       : xc7z010
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            2 |
| Yes          | No                    | Yes                    |              20 |            5 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+----------------------+------------------+------------------+----------------+
|   Clock Signal   |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+----------------------+------------------+------------------+----------------+
|  clk_i_IBUF_BUFG | run_s[11]_i_1_n_0    | valid_o0         |                1 |              1 |
|  clk_i_IBUF_BUFG | run_s[11]_i_1_n_0    |                  |                2 |             14 |
|  clk_i_IBUF_BUFG | counter_s[3]_i_1_n_0 | rst_i_IBUF       |                5 |             20 |
+------------------+----------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 14     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


