{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1686425446109 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MCU EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"MCU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686425446635 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686425446775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686425446776 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686425447930 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686425447953 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686425448929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686425448929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686425448929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686425448929 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1686425448929 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 84141 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686425449004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 84143 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686425449004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 84145 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686425449004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 84147 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686425449004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 84149 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686425449004 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1686425449004 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1686425449012 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1686425449520 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 46 " "No exact pin location assignment(s) for 30 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WRITE " "Pin WRITE not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WRITE } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WRITE" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 336 976 1152 352 "WRITE" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WRITE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1461 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ " "Pin READ not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { READ } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "READ" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 320 976 1152 336 "READ" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { READ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1462 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AE " "Pin AE not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AE } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AE" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 352 976 1152 368 "AE" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1465 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[15\] " "Pin AD\[15\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[15] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[15\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 368 976 1152 384 "AD" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[14\] " "Pin AD\[14\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[14] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[14\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 368 976 1152 384 "AD" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[13\] " "Pin AD\[13\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[13] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[13\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 368 976 1152 384 "AD" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[12\] " "Pin AD\[12\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[12] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[12\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 368 976 1152 384 "AD" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[11\] " "Pin AD\[11\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[11] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[11\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 368 976 1152 384 "AD" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[10\] " "Pin AD\[10\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[10] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[10\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 368 976 1152 384 "AD" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[9\] " "Pin AD\[9\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[9] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[9\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 368 976 1152 384 "AD" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1427 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[8\] " "Pin AD\[8\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[8] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[8\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 368 976 1152 384 "AD" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1428 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[7\] " "Pin AD\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[7] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[7\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 368 976 1152 384 "AD" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1429 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[6\] " "Pin AD\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[6] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[6\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 368 976 1152 384 "AD" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1430 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[5\] " "Pin AD\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[5] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[5\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 368 976 1152 384 "AD" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1431 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[4\] " "Pin AD\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[4] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[4\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 368 976 1152 384 "AD" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1432 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[3\] " "Pin AD\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[3] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[3\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 368 976 1152 384 "AD" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1433 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[2\] " "Pin AD\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[2] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[2\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 368 976 1152 384 "AD" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1434 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[1\] " "Pin AD\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[1] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[1\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 368 976 1152 384 "AD" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1435 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[0\] " "Pin AD\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[0] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[0\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 368 976 1152 384 "AD" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1436 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Pin LED\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LED[7] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 944 640 816 960 "LED" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1437 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Pin LED\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LED[6] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 944 640 816 960 "LED" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1438 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Pin LED\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LED[5] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 944 640 816 960 "LED" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1439 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Pin LED\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LED[4] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 944 640 816 960 "LED" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1440 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Pin LED\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 944 640 816 960 "LED" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1441 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Pin LED\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 944 640 816 960 "LED" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1442 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Pin LED\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 944 640 816 960 "LED" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1443 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[7\] " "Pin LEDs\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[7] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDs\[7\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 920 640 816 936 "LEDs" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1445 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[6\] " "Pin LEDs\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[6] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDs\[6\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 920 640 816 936 "LEDs" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1446 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[5\] " "Pin LEDs\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[5] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDs\[5\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 920 640 816 936 "LEDs" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1447 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[4\] " "Pin LEDs\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[4] } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDs\[4\]" } } } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 920 640 816 936 "LEDs" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 1448 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686425453536 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1686425453536 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1686425456377 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1686425456433 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1686425456433 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1686425456433 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1686425456433 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MCU.sdc " "Synopsys Design Constraints File file not found: 'MCU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1686425456753 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1686425456894 "|MCU_schematic|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCU:inst13\|externalBus:EXTERNAL_BUS\|ps.DT " "Node: MCU:inst13\|externalBus:EXTERNAL_BUS\|ps.DT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1686425456894 "|MCU_schematic|MCU:inst13|externalBus:EXTERNAL_BUS|ps.DT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "interface:inst7\|add\[0\] " "Node: interface:inst7\|add\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1686425456894 "|MCU_schematic|interface:inst7|add[0]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1686425457216 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1686425457216 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1686425457310 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1686425457311 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1686425457311 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1686425457311 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1686425457311 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1686425459115 ""}  } { { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 304 288 456 320 "clk" "" } } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 84127 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686425459115 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1686425459115 ""}  } { { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 14095 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686425459115 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MCU:inst13\|externalBus:EXTERNAL_BUS\|ADDtri  " "Automatically promoted node MCU:inst13\|externalBus:EXTERNAL_BUS\|ADDtri " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1686425459115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "interface:inst7\|status " "Destination node interface:inst7\|status" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 21 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { interface:inst7|status } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 3085 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686425459115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[15\]~2 " "Destination node MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[15\]~2" {  } { { "../MCU/Communicaion/externalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/externalBus.v" 24 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MCU:inst13|externalBus:EXTERNAL_BUS|EXT_AD[15]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 7720 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686425459115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[7\]~3 " "Destination node MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[7\]~3" {  } { { "../MCU/Communicaion/externalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/externalBus.v" 24 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MCU:inst13|externalBus:EXTERNAL_BUS|EXT_AD[7]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 7721 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686425459115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[14\]~7 " "Destination node MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[14\]~7" {  } { { "../MCU/Communicaion/externalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/externalBus.v" 24 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MCU:inst13|externalBus:EXTERNAL_BUS|EXT_AD[14]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 7725 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686425459115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[13\]~10 " "Destination node MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[13\]~10" {  } { { "../MCU/Communicaion/externalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/externalBus.v" 24 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MCU:inst13|externalBus:EXTERNAL_BUS|EXT_AD[13]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 7728 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686425459115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[12\]~13 " "Destination node MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[12\]~13" {  } { { "../MCU/Communicaion/externalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/externalBus.v" 24 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MCU:inst13|externalBus:EXTERNAL_BUS|EXT_AD[12]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 7731 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686425459115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[11\]~16 " "Destination node MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[11\]~16" {  } { { "../MCU/Communicaion/externalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/externalBus.v" 24 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MCU:inst13|externalBus:EXTERNAL_BUS|EXT_AD[11]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 7735 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686425459115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[10\]~19 " "Destination node MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[10\]~19" {  } { { "../MCU/Communicaion/externalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/externalBus.v" 24 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MCU:inst13|externalBus:EXTERNAL_BUS|EXT_AD[10]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 7739 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686425459115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[9\]~22 " "Destination node MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[9\]~22" {  } { { "../MCU/Communicaion/externalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/externalBus.v" 24 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MCU:inst13|externalBus:EXTERNAL_BUS|EXT_AD[9]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 7743 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686425459115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[8\]~26 " "Destination node MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[8\]~26" {  } { { "../MCU/Communicaion/externalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/externalBus.v" 24 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MCU:inst13|externalBus:EXTERNAL_BUS|EXT_AD[8]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 7748 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686425459115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1686425459115 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1686425459115 ""}  } { { "../MCU/Communicaion/externalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/externalBus.v" 62 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MCU:inst13|externalBus:EXTERNAL_BUS|ADDtri } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 3132 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686425459115 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "interface:inst7\|Equal0~10  " "Automatically promoted node interface:inst7\|Equal0~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1686425459117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "interface:inst7\|EXT_AD~14 " "Destination node interface:inst7\|EXT_AD~14" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 6 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { interface:inst7|EXT_AD~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 7766 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686425459117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "interface:inst7\|dt\[7\]~2 " "Destination node interface:inst7\|dt\[7\]~2" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 45 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { interface:inst7|dt[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 12006 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686425459117 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1686425459117 ""}  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 52 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { interface:inst7|Equal0~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 7765 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686425459117 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "interface:inst7\|Equal1~0  " "Automatically promoted node interface:inst7\|Equal1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1686425459117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "interface:inst7\|EXT_AD~14 " "Destination node interface:inst7\|EXT_AD~14" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 6 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { interface:inst7|EXT_AD~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 7766 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686425459117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "interface:inst7\|dt\[7\]~2 " "Destination node interface:inst7\|dt\[7\]~2" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 45 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { interface:inst7|dt[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 12006 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686425459117 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1686425459117 ""}  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 52 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { interface:inst7|Equal1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 7760 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686425459117 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1686425459117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 41591 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686425459117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 15964 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686425459117 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1686425459117 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 0 { 0 ""} 0 28555 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686425459117 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1686425463720 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686425463815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686425463819 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686425463905 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686425464009 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1686425464081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1686425464082 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1686425464204 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1686425467924 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1686425467995 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686425467995 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 2.5V 0 30 0 " "Number of I/O pins in group: 30 (unused VREF, 2.5V VCCIO, 0 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1686425468048 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1686425468048 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1686425468048 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425468051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425468051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425468051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425468051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425468051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 81 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425468051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 5 61 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425468051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 2 67 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425468051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 8 72 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425468051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425468051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425468051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425468051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 8 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686425468051 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1686425468051 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1686425468051 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686425469188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686425480971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:18 " "Fitter placement preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686425498682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686425499775 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686425515176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686425515177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686425520014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "60 X47_Y46 X58_Y56 " "Router estimated peak interconnect usage is 60% of the available device resources in the region that extends from location X47_Y46 to location X58_Y56" {  } { { "loc" "" { Generic "D:/MCI/ICDC-2023/Microcontroller/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 60% of the available device resources in the region that extends from location X47_Y46 to location X58_Y56"} { { 11 { 0 "Router estimated peak interconnect usage is 60% of the available device resources in the region that extends from location X47_Y46 to location X58_Y56"} 47 46 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1686425540931 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686425540931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686425548838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1686425548850 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1686425548850 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686425548850 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "9.31 " "Total time spent on timing analysis during the Fitter is 9.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1686425550275 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686425550409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686425554465 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686425554580 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686425558781 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686425566015 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MCI/ICDC-2023/Microcontroller/quartus/output_files/MCU.fit.smsg " "Generated suppressed messages file D:/MCI/ICDC-2023/Microcontroller/quartus/output_files/MCU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686425573653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5613 " "Peak virtual memory: 5613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686425581403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 10 23:03:01 2023 " "Processing ended: Sat Jun 10 23:03:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686425581403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:18 " "Elapsed time: 00:02:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686425581403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:51 " "Total CPU time (on all processors): 00:02:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686425581403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686425581403 ""}
