- name: PMUSERENR_EL0
  long_name: "Performance Monitors User Enable Register"
  purpose: |
       "
       Enables or disables EL0 access to the Performance Monitors.
       "
  size: 64
  arch: armv8-a
  execution_state: aarch64
  is_internal: True

  access_mechanisms:
      - name: mrs_register
        is_read: True
        op0: 0x3
        op1: 0x3
        op2: 0x0
        crm: 0xe
        crn: 0x9
        operand_mnemonic: PMUSERENR_EL0

      - name: msr_register
        is_write: True
        op0: 0x3
        op1: 0x3
        op2: 0x0
        crm: 0xe
        crn: 0x9
        operand_mnemonic: PMUSERENR_EL0

  fieldsets:
      - name: fieldset_1
        size: 64

        fields:
          - name: EN
            lsb: 0
            msb: 0

          - name: SW
            lsb: 1
            msb: 1

          - name: CR
            lsb: 2
            msb: 2

          - name: ER
            lsb: 3
            msb: 3

          - name: 0
            lsb: 4
            msb: 63
            reserved0: True
