Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 3fc4a5d3650a498bba6b448194a25c23 --debug typical --relax -L blk_mem_gen_v8_2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0 -L xbip_utils_v3_0 -L xbip_pipe_v3_0 -L xbip_dsp48_macro_v3_0 -L axi_utils_v2_0 -L fir_compiler_v7_2 -L secureip --snapshot MatchedFilter_OutBit_tb_behav xil_defaultlib.MatchedFilter_OutBit_tb -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage [\BLK_MEM_GEN_v8_2_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_reg_stage [\BLK_MEM_GEN_v8_2_softecc_output...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module [\BLK_MEM_GEN_v8_2_mem_module("bl...]
Compiling architecture behavioral of entity blk_mem_gen_v8_2.blk_mem_gen_v8_2 [\blk_mem_gen_v8_2("blk_mem_gen_v...]
Compiling architecture blockrom_arch of entity xil_defaultlib.BlockROM [blockrom_default]
Compiling architecture behavioral of entity xil_defaultlib.MatchedFilter [matchedfilter_default]
Compiling architecture behavior of entity xil_defaultlib.matchedfilter_outbit_tb
Built simulation snapshot MatchedFilter_OutBit_tb_behav
