#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Nov 19 17:03:15 2025
# Process ID         : 3500310
# Current directory  : /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado
# Command line       : vivado -notrace -mode batch -source microwatt_0_synth.tcl microwatt_0_run.tcl microwatt_0.xpr
# Log file           : /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/vivado.log
# Journal file       : /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/vivado.jou
# Running On         : exjobb35
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13700K
# CPU Frequency      : 5299.105 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 24
# Host memory        : 67151 MB
# Swap memory        : 2147 MB
# Total Virtual      : 69299 MB
# Available Virtual  : 57049 MB
#-----------------------------------------------------------
open_project microwatt_0.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/microwatt_0.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at /tools/Xilinx/2025.1/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at /tools/Xilinx/2025.1/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at /tools/Xilinx/2025.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at /tools/Xilinx/2025.1/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at /tools/Xilinx/2025.1/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at /tools/Xilinx/2025.1/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /tools/Xilinx/2025.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at /tools/Xilinx/2025.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at /tools/Xilinx/2025.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at /tools/Xilinx/2025.1/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at /tools/Xilinx/2025.1/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at /tools/Xilinx/2025.1/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at /tools/Xilinx/2025.1/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at /tools/Xilinx/2025.1/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.0/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.1/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.1/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.1/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/scu35/1.0/board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/v80/1.0/board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.4/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek385/1.0/board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.2/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.3/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
source microwatt_0_synth.tcl -notrace
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 19 17:03:18 2025] Launched synth_1...
Run output will be captured here: /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/microwatt_0.runs/synth_1/runme.log
[Wed Nov 19 17:03:18 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log toplevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Nov 19 17:03:20 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source toplevel.tcl -notrace
Command: synth_design -top toplevel -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3500562
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2161.727 ; gain = 437.656 ; free physical = 7933 ; free virtual = 52532
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/top-nexys-video.vhdl:93]
	Parameter CPUS bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 0 - type: integer 
	Parameter CLK_FREQUENCY bound to: 9000000 - type: integer 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter HAS_BTC bound to: 1 - type: bool 
	Parameter USE_LITEDRAM bound to: 1 - type: bool 
	Parameter NO_BRAM bound to: 1 - type: bool 
	Parameter DISABLE_FLATTEN_CORE bound to: 0 - type: bool 
	Parameter SPI_FLASH_OFFSET bound to: 10485760 - type: integer 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
	Parameter UART_IS_16550 bound to: 1 - type: bool 
	Parameter USE_LITEETH bound to: 1 - type: bool 
	Parameter USE_LITESDCARD bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'soc' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/soc.vhdl:151]
	Parameter MEMORY_SIZE bound to: 0 - type: integer 
	Parameter RAM_INIT_FILE bound to: firmware.hex - type: string 
	Parameter CLK_FREQ bound to: 9000000 - type: integer 
	Parameter SIM bound to: 0 - type: bool 
	Parameter NCPUS bound to: 2 - type: integer 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter HAS_BTC bound to: 1 - type: bool 
	Parameter DISABLE_FLATTEN_CORE bound to: 0 - type: bool 
	Parameter HAS_DRAM bound to: 1 - type: bool 
	Parameter DRAM_SIZE bound to: 536870912 - type: integer 
	Parameter DRAM_INIT_SIZE bound to: 0 - type: integer 
	Parameter HAS_SPI_FLASH bound to: 1 - type: bool 
	Parameter SPI_FLASH_DLINES bound to: 4 - type: integer 
	Parameter SPI_FLASH_OFFSET bound to: 10485760 - type: integer 
	Parameter SPI_FLASH_DEF_CKDV bound to: 1 - type: integer 
	Parameter SPI_FLASH_DEF_QUAD bound to: 1 - type: bool 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
	Parameter HAS_LITEETH bound to: 1 - type: bool 
	Parameter UART0_IS_16550 bound to: 1 - type: bool 
	Parameter HAS_SD_CARD bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'core' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/core.vhdl:64]
	Parameter SIM bound to: 0 - type: bool 
	Parameter CPU_INDEX bound to: 0 - type: integer 
	Parameter NCPUS bound to: 2 - type: integer 
	Parameter DISABLE_FLATTEN bound to: 0 - type: bool 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter HAS_BTC bound to: 1 - type: bool 
	Parameter ALT_RESET_ADDRESS bound to: 64'b1111111111111111111111111111111111111111000000000000000000000000 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
	Parameter ICACHE_NUM_LINES bound to: 64 - type: integer 
	Parameter ICACHE_NUM_WAYS bound to: 2 - type: integer 
	Parameter ICACHE_TLB_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_NUM_LINES bound to: 64 - type: integer 
	Parameter DCACHE_NUM_WAYS bound to: 2 - type: integer 
	Parameter DCACHE_TLB_SET_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_TLB_NUM_WAYS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fetch1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fetch1.vhdl:42]
	Parameter RESET_ADDRESS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALT_RESET_ADDRESS bound to: 64'b1111111111111111111111111111111111111111000000000000000000000000 
	Parameter TLB_SIZE bound to: 64 - type: integer 
	Parameter HAS_BTC bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'fetch1' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fetch1.vhdl:42]
INFO: [Synth 8-638] synthesizing module 'icache' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/icache.vhdl:69]
	Parameter SIM bound to: 0 - type: bool 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter LINE_SIZE bound to: 64 - type: integer 
	Parameter NUM_LINES bound to: 64 - type: integer 
	Parameter NUM_WAYS bound to: 2 - type: integer 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
INFO: [Synth 8-638] synthesizing module 'predecoder' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/predecode.vhdl:28]
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter ICODE_LEN bound to: 10 - type: integer 
	Parameter IMAGE_LEN bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'predecoder' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/predecode.vhdl:28]
INFO: [Synth 8-638] synthesizing module 'cache_ram' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/cache_ram.vhdl:27]
	Parameter ROW_BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 72 - type: integer 
	Parameter BYTEWID bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cache_ram' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/cache_ram.vhdl:27]
INFO: [Synth 8-638] synthesizing module 'plrufn' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/plrufn.vhdl:19]
	Parameter BITS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plrufn' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/plrufn.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'icache' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/icache.vhdl:69]
INFO: [Synth 8-638] synthesizing module 'decode1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:33]
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'decode1' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:33]
INFO: [Synth 8-638] synthesizing module 'decode2' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode2.vhdl:56]
	Parameter EX1_BYPASS bound to: 1 - type: bool 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/control.vhdl:62]
	Parameter EX1_BYPASS bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'control' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/control.vhdl:62]
INFO: [Synth 8-256] done synthesizing module 'decode2' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode2.vhdl:56]
INFO: [Synth 8-638] synthesizing module 'register_file' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/register_file.vhdl:38]
	Parameter SIM bound to: 0 - type: bool 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_file' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/register_file.vhdl:38]
INFO: [Synth 8-638] synthesizing module 'cr_file' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/cr_file.vhdl:30]
	Parameter SIM bound to: 0 - type: bool 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cr_file' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/cr_file.vhdl:30]
INFO: [Synth 8-638] synthesizing module 'execute1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:82]
	Parameter SIM bound to: 0 - type: bool 
	Parameter EX1_BYPASS bound to: 1 - type: bool 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter CPU_INDEX bound to: 0 - type: integer 
	Parameter NCPUS bound to: 2 - type: integer 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rotator' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/rotator.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'rotator' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/rotator.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'logical' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/logical.vhdl:22]
INFO: [Synth 8-226] default block is never used [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/logical.vhdl:116]
INFO: [Synth 8-256] done synthesizing module 'logical' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/logical.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'bit_counter' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/countbits.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'bit_counter' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/countbits.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'multiply' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult.vhdl:20]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'm00' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult.vhdl:48]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'm01' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult.vhdl:106]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'm02' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult.vhdl:163]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'm03' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult.vhdl:221]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'm10' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult.vhdl:278]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'm11' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult.vhdl:336]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'm12' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult.vhdl:393]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'm13' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult.vhdl:451]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'm20' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult.vhdl:508]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'm21' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult.vhdl:566]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'm22' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult.vhdl:623]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'm23' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult.vhdl:681]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 0 - type: integer 
	Parameter USE_MULT bound to: none - type: string 
INFO: [Synth 8-113] binding component instance 's0' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult.vhdl:749]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 1 - type: integer 
	Parameter USE_MULT bound to: none - type: string 
INFO: [Synth 8-113] binding component instance 's1' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult.vhdl:808]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MASK bound to: 48'b000000000000000001111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 1 - type: integer 
	Parameter USE_MULT bound to: none - type: string 
	Parameter USE_PATTERN_DETECT bound to: PATDET - type: string 
INFO: [Synth 8-113] binding component instance 'p0' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult.vhdl:866]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MASK bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 0 - type: integer 
	Parameter USE_MULT bound to: none - type: string 
	Parameter USE_PATTERN_DETECT bound to: PATDET - type: string 
INFO: [Synth 8-113] binding component instance 'p1' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult.vhdl:929]
INFO: [Synth 8-256] done synthesizing module 'multiply' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'multiply_32s' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult-32s.vhdl:23]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'm00' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult-32s.vhdl:44]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'm01' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult-32s.vhdl:102]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MASK bound to: 48'b111111111111111111111111111111100000000011111111 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 0 - type: integer 
	Parameter USE_PATTERN_DETECT bound to: PATDET - type: string 
INFO: [Synth 8-113] binding component instance 'm10' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult-32s.vhdl:159]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MASK bound to: 48'b111111111111111111111100000000000000000000000000 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PREG bound to: 0 - type: integer 
	Parameter USE_PATTERN_DETECT bound to: PATDET - type: string 
INFO: [Synth 8-113] binding component instance 'm11' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult-32s.vhdl:220]
INFO: [Synth 8-256] done synthesizing module 'multiply_32s' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xilinx-mult-32s.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'bit_sorter' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/bitsort.vhdl:38]
INFO: [Synth 8-256] done synthesizing module 'bit_sorter' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/bitsort.vhdl:38]
INFO: [Synth 8-638] synthesizing module 'random' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/nonrandom.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'random' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/nonrandom.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'pmu' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/pmu.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'pmu' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/pmu.vhdl:18]
INFO: [Synth 8-226] default block is never used [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/crhelpers.vhdl:35]
INFO: [Synth 8-256] done synthesizing module 'execute1' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:82]
INFO: [Synth 8-638] synthesizing module 'fpu' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpu.vhdl:27]
INFO: [Synth 8-226] default block is never used [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/crhelpers.vhdl:35]
INFO: [Synth 8-256] done synthesizing module 'fpu' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpu.vhdl:27]
INFO: [Synth 8-638] synthesizing module 'loadstore1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:48]
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'loadstore1' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:48]
INFO: [Synth 8-638] synthesizing module 'mmu' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/mmu.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'mmu' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/mmu.vhdl:27]
INFO: [Synth 8-638] synthesizing module 'dcache' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/dcache.vhdl:56]
	Parameter SIM bound to: 0 - type: bool 
	Parameter LINE_SIZE bound to: 64 - type: integer 
	Parameter NUM_LINES bound to: 64 - type: integer 
	Parameter NUM_WAYS bound to: 2 - type: integer 
	Parameter TLB_SET_SIZE bound to: 64 - type: integer 
	Parameter TLB_NUM_WAYS bound to: 2 - type: integer 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cache_ram__parameterized0' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/cache_ram.vhdl:27]
	Parameter ROW_BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter ADD_BUF bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'cache_ram__parameterized0' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/cache_ram.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'dcache' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/dcache.vhdl:56]
INFO: [Synth 8-638] synthesizing module 'writeback' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/writeback.vhdl:33]
INFO: [Synth 8-256] done synthesizing module 'writeback' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/writeback.vhdl:33]
INFO: [Synth 8-638] synthesizing module 'core_debug' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/core_debug.vhdl:67]
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'core_debug' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/core_debug.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'core' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/core.vhdl:64]
INFO: [Synth 8-638] synthesizing module 'core__parameterized0' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/core.vhdl:64]
	Parameter SIM bound to: 0 - type: bool 
	Parameter CPU_INDEX bound to: 1 - type: integer 
	Parameter NCPUS bound to: 2 - type: integer 
	Parameter DISABLE_FLATTEN bound to: 0 - type: bool 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter HAS_BTC bound to: 1 - type: bool 
	Parameter ALT_RESET_ADDRESS bound to: 64'b1111111111111111111111111111111111111111000000000000000000000000 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
	Parameter ICACHE_NUM_LINES bound to: 64 - type: integer 
	Parameter ICACHE_NUM_WAYS bound to: 2 - type: integer 
	Parameter ICACHE_TLB_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_NUM_LINES bound to: 64 - type: integer 
	Parameter DCACHE_NUM_WAYS bound to: 2 - type: integer 
	Parameter DCACHE_TLB_SET_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_TLB_NUM_WAYS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'execute1__parameterized0' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:82]
	Parameter SIM bound to: 0 - type: bool 
	Parameter EX1_BYPASS bound to: 1 - type: bool 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter CPU_INDEX bound to: 1 - type: integer 
	Parameter NCPUS bound to: 2 - type: integer 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/crhelpers.vhdl:35]
INFO: [Synth 8-256] done synthesizing module 'execute1__parameterized0' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:82]
INFO: [Synth 8-256] done synthesizing module 'core__parameterized0' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/core.vhdl:64]
INFO: [Synth 8-638] synthesizing module 'wishbone_arbiter' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/wishbone_arbiter.vhdl:22]
	Parameter NUM_MASTERS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wishbone_arbiter' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/wishbone_arbiter.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'syscon' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/syscon.vhdl:46]
	Parameter NCPUS bound to: 2 - type: integer 
	Parameter CLK_FREQ bound to: 9000000 - type: integer 
	Parameter HAS_UART bound to: 1 - type: bool 
	Parameter HAS_DRAM bound to: 1 - type: bool 
	Parameter BRAM_SIZE bound to: 0 - type: integer 
	Parameter DRAM_SIZE bound to: 536870912 - type: integer 
	Parameter DRAM_INIT_SIZE bound to: 0 - type: integer 
	Parameter HAS_SPI_FLASH bound to: 1 - type: bool 
	Parameter SPI_FLASH_OFFSET bound to: 10485760 - type: integer 
	Parameter HAS_LITEETH bound to: 1 - type: bool 
	Parameter HAS_SD_CARD bound to: 0 - type: bool 
	Parameter UART0_IS_16550 bound to: 1 - type: bool 
	Parameter HAS_UART1 bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'syscon' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/syscon.vhdl:46]
INFO: [Synth 8-3491] module 'uart_top' declared at '/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_uart16550_1.5.5-r1/uart_top.v:137' bound to instance 'uart0' of component 'uart_top' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/soc.vhdl:870]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_uart16550_1.5.5-r1/uart_top.v:137]
INFO: [Synth 8-6157] synthesizing module 'uart_wb' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_uart16550_1.5.5-r1/uart_wb.v:139]
INFO: [Synth 8-6155] done synthesizing module 'uart_wb' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_uart16550_1.5.5-r1/uart_wb.v:139]
INFO: [Synth 8-6157] synthesizing module 'uart_regs' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_uart16550_1.5.5-r1/uart_regs.v:227]
	Parameter SIM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_uart16550_1.5.5-r1/uart_transmitter.v:150]
	Parameter SIM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_tfifo' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_uart16550_1.5.5-r1/uart_tfifo.v:140]
INFO: [Synth 8-6157] synthesizing module 'raminfr' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_uart16550_1.5.5-r1/raminfr.v:83]
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'raminfr' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_uart16550_1.5.5-r1/raminfr.v:83]
INFO: [Synth 8-6155] done synthesizing module 'uart_tfifo' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_uart16550_1.5.5-r1/uart_tfifo.v:140]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_uart16550_1.5.5-r1/uart_transmitter.v:150]
INFO: [Synth 8-6157] synthesizing module 'uart_sync_flops' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_uart16550_1.5.5-r1/uart_sync_flops.v:67]
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'uart_sync_flops' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_uart16550_1.5.5-r1/uart_sync_flops.v:67]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_uart16550_1.5.5-r1/uart_receiver.v:194]
INFO: [Synth 8-6157] synthesizing module 'uart_rfifo' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_uart16550_1.5.5-r1/uart_rfifo.v:146]
	Parameter fifo_width bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rfifo' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_uart16550_1.5.5-r1/uart_rfifo.v:146]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_uart16550_1.5.5-r1/uart_receiver.v:194]
INFO: [Synth 8-6155] done synthesizing module 'uart_regs' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_uart16550_1.5.5-r1/uart_regs.v:227]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_uart16550_1.5.5-r1/uart_top.v:137]
INFO: [Synth 8-638] synthesizing module 'spi_flash_ctrl' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/spi_flash_ctrl.vhdl:41]
	Parameter DEF_CLK_DIV bound to: 1 - type: integer 
	Parameter DEF_QUAD_READ bound to: 1 - type: bool 
	Parameter BOOT_CLOCKS bound to: 1 - type: bool 
	Parameter DATA_LINES bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spi_rxtx' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/spi_rxtx.vhdl:95]
	Parameter DATA_LINES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_rxtx' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/spi_rxtx.vhdl:95]
INFO: [Synth 8-256] done synthesizing module 'spi_flash_ctrl' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/spi_flash_ctrl.vhdl:41]
INFO: [Synth 8-638] synthesizing module 'xics_icp' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xics.vhdl:43]
	Parameter NCPUS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xics_icp' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xics.vhdl:43]
INFO: [Synth 8-638] synthesizing module 'xics_ics' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xics.vhdl:254]
	Parameter NCPUS bound to: 2 - type: integer 
	Parameter SRC_NUM bound to: 16 - type: integer 
	Parameter PRIO_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xics_ics' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/xics.vhdl:254]
INFO: [Synth 8-638] synthesizing module 'dmi_dtm' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/dmi_dtm_xilinx.vhdl:83]
	Parameter ABITS bound to: 8 - type: integer 
	Parameter DBITS bound to: 64 - type: integer 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'bscan' to cell 'BSCANE2' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/dmi_dtm_xilinx.vhdl:139]
INFO: [Synth 8-113] binding component instance 'clkbuf' to cell 'BUFG' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/dmi_dtm_xilinx.vhdl:162]
INFO: [Synth 8-256] done synthesizing module 'dmi_dtm' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/dmi_dtm_xilinx.vhdl:83]
INFO: [Synth 8-638] synthesizing module 'wishbone_debug_master' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/wishbone_debug_master.vhdl:26]
INFO: [Synth 8-226] default block is never used [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/wishbone_debug_master.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 'wishbone_debug_master' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/wishbone_debug_master.vhdl:26]
INFO: [Synth 8-256] done synthesizing module 'soc' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/soc.vhdl:151]
INFO: [Synth 8-113] binding component instance 'STARTUPE2_INST' to cell 'STARTUPE2' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/top-nexys-video.vhdl:238]
INFO: [Synth 8-638] synthesizing module 'soc_reset' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/soc_reset.vhdl:23]
	Parameter PLL_RESET_BITS bound to: 18 - type: integer 
	Parameter SOC_RESET_BITS bound to: 1 - type: integer 
	Parameter RESET_LOW bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'soc_reset' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/soc_reset.vhdl:23]
WARNING: [Synth 8-614] signal 'ext_rst_n' is read in the process but is not in the sensitivity list [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/top-nexys-video.vhdl:322]
INFO: [Synth 8-638] synthesizing module 'litedram_wrapper' [/home/pe1576su/Desktop/slice/microwatt/litedram/extras/litedram-wrapper-l2.vhdl:80]
	Parameter DRAM_ABITS bound to: 25 - type: integer 
	Parameter DRAM_ALINES bound to: 15 - type: integer 
	Parameter DRAM_DLINES bound to: 16 - type: integer 
	Parameter DRAM_CKLINES bound to: 1 - type: integer 
	Parameter DRAM_PORT_WIDTH bound to: 128 - type: integer 
	Parameter PAYLOAD_SIZE bound to: 0 - type: integer 
	Parameter PAYLOAD_FILE bound to: firmware.hex - type: string 
INFO: [Synth 8-638] synthesizing module 'dram_init_mem' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram-initmem.vhdl:22]
	Parameter EXTRA_PAYLOAD_FILE bound to: firmware.hex - type: string 
	Parameter EXTRA_PAYLOAD_SIZE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dram_init_mem' (0#1) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram-initmem.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'cache_ram__parameterized1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/cache_ram.vhdl:27]
	Parameter ROW_BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter ADD_BUF bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'cache_ram__parameterized1' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/cache_ram.vhdl:27]
INFO: [Synth 8-638] synthesizing module 'plrufn__parameterized0' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/plrufn.vhdl:19]
	Parameter BITS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plrufn__parameterized0' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/plrufn.vhdl:19]
INFO: [Synth 8-638] synthesizing module 'sync_fifo' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/sync_fifo.vhdl:50]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 73 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/sync_fifo.vhdl:50]
INFO: [Synth 8-3491] module 'litedram_core' declared at '/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:21' bound to instance 'litedram' of component 'litedram_core' [/home/pe1576su/Desktop/slice/microwatt/litedram/extras/litedram-wrapper-l2.vhdl:1132]
INFO: [Synth 8-6157] synthesizing module 'litedram_core' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14018]
INFO: [Synth 8-155] case statement is not full and has no default [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14037]
INFO: [Synth 8-155] case statement is not full and has no default [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14105]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:2678]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:2678]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14603]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:78964]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:78964]
WARNING: [Synth 8-7071] port 'RDY' of module 'IDELAYCTRL' is unconnected for instance 'IDELAYCTRL' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14603]
WARNING: [Synth 8-7023] instance 'IDELAYCTRL' of module 'IDELAYCTRL' has 3 connections declared, but only 2 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14603]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:108512]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:108512]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14619]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14619]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14619]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14619]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14619]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14619]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14619]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14619]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14619]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14619]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14619]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14619]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14619]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14619]
WARNING: [Synth 8-7023] instance 'OSERDESE2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14619]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:104275]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:104275]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14660]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14660]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14660]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14660]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14660]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14660]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14660]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14660]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14660]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14660]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14660]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14660]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14660]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14660]
WARNING: [Synth 8-7023] instance 'OSERDESE2_1' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14660]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14689]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14689]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14689]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14689]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14689]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14689]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14689]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14689]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14689]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14689]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14689]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14689]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14689]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14689]
WARNING: [Synth 8-7023] instance 'OSERDESE2_2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14689]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14718]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14718]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14718]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14718]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14718]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14718]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14718]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14718]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14718]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14718]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14718]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14718]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14718]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14718]
WARNING: [Synth 8-7023] instance 'OSERDESE2_3' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14718]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14747]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14747]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14747]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14747]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14747]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14747]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14747]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14747]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14747]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14747]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14747]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14747]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14747]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14747]
WARNING: [Synth 8-7023] instance 'OSERDESE2_4' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14747]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14776]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14776]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14776]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14776]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14776]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14776]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14776]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14776]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14776]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14776]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14776]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14776]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14776]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14776]
WARNING: [Synth 8-7023] instance 'OSERDESE2_5' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14776]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14805]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14805]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14805]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14805]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14805]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14805]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14805]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14805]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14805]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14805]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14805]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14805]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14805]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14805]
WARNING: [Synth 8-7023] instance 'OSERDESE2_6' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14805]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_7' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14834]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'OSERDESE2_7' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14834]
WARNING: [Synth 8-7023] instance 'OSERDESE2_8' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14863]
WARNING: [Synth 8-7023] instance 'OSERDESE2_9' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14892]
WARNING: [Synth 8-7023] instance 'OSERDESE2_10' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14921]
WARNING: [Synth 8-7023] instance 'OSERDESE2_11' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14950]
WARNING: [Synth 8-7023] instance 'OSERDESE2_12' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:14979]
WARNING: [Synth 8-7023] instance 'OSERDESE2_13' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15008]
WARNING: [Synth 8-7023] instance 'OSERDESE2_14' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15037]
WARNING: [Synth 8-7023] instance 'OSERDESE2_15' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15066]
WARNING: [Synth 8-7023] instance 'OSERDESE2_16' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15095]
WARNING: [Synth 8-7023] instance 'OSERDESE2_17' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15124]
WARNING: [Synth 8-7023] instance 'OSERDESE2_18' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15153]
WARNING: [Synth 8-7023] instance 'OSERDESE2_19' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15182]
WARNING: [Synth 8-7023] instance 'OSERDESE2_20' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15211]
WARNING: [Synth 8-7023] instance 'OSERDESE2_21' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15240]
WARNING: [Synth 8-7023] instance 'OSERDESE2_22' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15269]
WARNING: [Synth 8-7023] instance 'OSERDESE2_23' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15298]
WARNING: [Synth 8-7023] instance 'OSERDESE2_24' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15327]
WARNING: [Synth 8-7023] instance 'OSERDESE2_25' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15356]
WARNING: [Synth 8-7023] instance 'OSERDESE2_26' of module 'OSERDESE2' has 27 connections declared, but only 17 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15385]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:81451]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:81451]
WARNING: [Synth 8-7023] instance 'IOBUFDS' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15411]
WARNING: [Synth 8-7023] instance 'OSERDESE2_27' of module 'OSERDESE2' has 27 connections declared, but only 17 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15431]
WARNING: [Synth 8-7023] instance 'IOBUFDS_1' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15457]
WARNING: [Synth 8-7023] instance 'OSERDESE2_28' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15477]
WARNING: [Synth 8-7023] instance 'OSERDESE2_29' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15506]
WARNING: [Synth 8-7023] instance 'OSERDESE2_30' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15535]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:83998]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:83998]
WARNING: [Synth 8-7023] instance 'ISERDESE2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15568]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:78977]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:78977]
WARNING: [Synth 8-7023] instance 'IDELAYE2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15602]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:81434]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:81434]
WARNING: [Synth 8-7023] instance 'OSERDESE2_31' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15640]
WARNING: [Synth 8-7023] instance 'ISERDESE2_1' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15673]
WARNING: [Synth 8-7023] instance 'IDELAYE2_1' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15707]
WARNING: [Synth 8-7023] instance 'OSERDESE2_32' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15745]
WARNING: [Synth 8-7023] instance 'ISERDESE2_2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15778]
WARNING: [Synth 8-7023] instance 'IDELAYE2_2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15812]
WARNING: [Synth 8-7023] instance 'OSERDESE2_33' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15850]
WARNING: [Synth 8-7023] instance 'ISERDESE2_3' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15883]
WARNING: [Synth 8-7023] instance 'IDELAYE2_3' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15917]
WARNING: [Synth 8-7023] instance 'OSERDESE2_34' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15955]
WARNING: [Synth 8-7023] instance 'ISERDESE2_4' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:15988]
WARNING: [Synth 8-7023] instance 'IDELAYE2_4' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16022]
WARNING: [Synth 8-7023] instance 'OSERDESE2_35' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16060]
WARNING: [Synth 8-7023] instance 'ISERDESE2_5' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16093]
WARNING: [Synth 8-7023] instance 'IDELAYE2_5' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16127]
WARNING: [Synth 8-7023] instance 'OSERDESE2_36' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16165]
WARNING: [Synth 8-7023] instance 'ISERDESE2_6' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16198]
WARNING: [Synth 8-7023] instance 'IDELAYE2_6' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16232]
WARNING: [Synth 8-7023] instance 'OSERDESE2_37' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16270]
WARNING: [Synth 8-7023] instance 'ISERDESE2_7' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16303]
WARNING: [Synth 8-7023] instance 'IDELAYE2_7' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16337]
WARNING: [Synth 8-7023] instance 'OSERDESE2_38' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16375]
WARNING: [Synth 8-7023] instance 'ISERDESE2_8' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16408]
WARNING: [Synth 8-7023] instance 'IDELAYE2_8' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16442]
WARNING: [Synth 8-7023] instance 'OSERDESE2_39' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16480]
WARNING: [Synth 8-7023] instance 'ISERDESE2_9' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16513]
WARNING: [Synth 8-7023] instance 'IDELAYE2_9' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16547]
WARNING: [Synth 8-7023] instance 'OSERDESE2_40' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16585]
WARNING: [Synth 8-7023] instance 'ISERDESE2_10' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16618]
WARNING: [Synth 8-7023] instance 'IDELAYE2_10' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16652]
WARNING: [Synth 8-7023] instance 'OSERDESE2_41' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16690]
WARNING: [Synth 8-7023] instance 'ISERDESE2_11' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16723]
WARNING: [Synth 8-7023] instance 'IDELAYE2_11' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16757]
WARNING: [Synth 8-7023] instance 'OSERDESE2_42' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16795]
WARNING: [Synth 8-7023] instance 'ISERDESE2_12' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16828]
WARNING: [Synth 8-7023] instance 'IDELAYE2_12' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16862]
WARNING: [Synth 8-7023] instance 'OSERDESE2_43' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16900]
WARNING: [Synth 8-7023] instance 'ISERDESE2_13' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16933]
WARNING: [Synth 8-7023] instance 'IDELAYE2_13' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:16967]
WARNING: [Synth 8-7023] instance 'OSERDESE2_44' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:17005]
WARNING: [Synth 8-7023] instance 'ISERDESE2_14' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:17038]
WARNING: [Synth 8-7023] instance 'IDELAYE2_14' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:17072]
WARNING: [Synth 8-7023] instance 'OSERDESE2_45' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:17110]
WARNING: [Synth 8-7023] instance 'ISERDESE2_15' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:17143]
WARNING: [Synth 8-7023] instance 'IDELAYE2_15' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:17177]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44015]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44015]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:124587]
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_PHASE bound to: 90.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:124587]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV' of module 'PLLE2_ADV' has 21 connections declared, but only 10 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:17479]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44171]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44171]
INFO: [Synth 8-6155] done synthesizing module 'litedram_core' (0#1) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/nexys-video/litedram_core.v:21]
INFO: [Synth 8-256] done synthesizing module 'litedram_wrapper' (0#1) [/home/pe1576su/Desktop/slice/microwatt/litedram/extras/litedram-wrapper-l2.vhdl:80]
INFO: [Synth 8-3491] module 'liteeth_core' declared at '/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:21' bound to instance 'liteeth' of component 'liteeth_core' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/top-nexys-video.vhdl:418]
INFO: [Synth 8-6157] synthesizing module 'liteeth_core' [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:21]
WARNING: [Synth 8-151] case item 7'b0010000 is unreachable [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2394]
WARNING: [Synth 8-151] case item 7'b0100000 is unreachable [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2397]
WARNING: [Synth 8-151] case item 7'b1000000 is unreachable [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2400]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2569]
WARNING: [Synth 8-151] case item 3'b101 is unreachable [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2572]
WARNING: [Synth 8-151] case item 3'b110 is unreachable [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2575]
WARNING: [Synth 8-151] case item 3'b111 is unreachable [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2578]
INFO: [Synth 8-155] case statement is not full and has no default [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3449]
INFO: [Synth 8-155] case statement is not full and has no default [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3472]
INFO: [Synth 8-155] case statement is not full and has no default [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3562]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:76868]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:76868]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:107905]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:107905]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:104261]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:104261]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized0' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:78977]
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 26 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized0' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:78977]
WARNING: [Synth 8-7023] instance 'IDELAYE2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3904]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:78842]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:78842]
WARNING: [Synth 8-7023] instance 'IDELAYE2_1' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3955]
WARNING: [Synth 8-7023] instance 'IDELAYE2_2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:4006]
WARNING: [Synth 8-7023] instance 'IDELAYE2_3' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:4057]
WARNING: [Synth 8-7023] instance 'IDELAYE2_4' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:4108]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV__parameterized0' [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:124587]
	Parameter CLKFBOUT_MULT bound to: 12 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV__parameterized0' (0#1) [/tools/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:124587]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV' of module 'PLLE2_ADV' has 21 connections declared, but only 8 given [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:4457]
INFO: [Synth 8-6155] done synthesizing module 'liteeth_core' (0#1) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:21]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (0#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/top-nexys-video.vhdl:93]
WARNING: [Synth 8-6014] Unused sequential element r_reg[next_nia] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fetch1.vhdl:120]
WARNING: [Synth 8-6014] Unused sequential element r_reg[next_rpn] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fetch1.vhdl:120]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_raddr_reg' and it is trimmed from '56' to '32' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/icache.vhdl:506]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][unit] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][facility] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][insn_type] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][input_reg_a] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][input_reg_b] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][const_sel] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][input_reg_c] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][output_reg_a] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][result] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][subresult] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][input_cr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][output_cr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][invert_a] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][invert_out] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][input_carry] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][output_carry] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][length] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][byte_reverse] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][sign_extend] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][update] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][reserve] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][is_32bit] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][is_signed] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][rc] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][lr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][privileged] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][sgl_pipe] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][repeat] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element tag_regs_reg[0][wr_gpr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/control.vhdl:99]
WARNING: [Synth 8-6014] Unused sequential element tag_regs_reg[1][wr_gpr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/control.vhdl:99]
WARNING: [Synth 8-6014] Unused sequential element tag_regs_reg[2][wr_gpr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/control.vhdl:99]
WARNING: [Synth 8-6014] Unused sequential element tag_regs_reg[3][wr_gpr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/control.vhdl:99]
WARNING: [Synth 8-6014] Unused sequential element dc2_reg[repeat] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/decode2.vhdl:305]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[se][scv_trap] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[spr_select][valid] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[spr_select][ispmu] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[spr_select][ronly] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[spr_select][wonly] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[spr_select][noop] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[div_in_progress] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[xerc][ov] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[xerc][ov32] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[xerc][so] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_msr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_xerlow] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_dec] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_cfar] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][set_cfar] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_loga] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][inc_loga] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_pmuspr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][ramspr_write_even] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][ramspr_write_odd] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][mult_32s] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_fscr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_ic] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_lpcr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_heir] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][set_heir] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_ctrl] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_dscr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_ciabr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][enter_wait] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][scv_trap] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_tbl] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_tbu] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element r_reg[op] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpu.vhdl:743]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][naninf] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpu.vhdl:743]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][zeroexp] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpu.vhdl:743]
WARNING: [Synth 8-6014] Unused sequential element r_reg[b][naninf] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpu.vhdl:743]
WARNING: [Synth 8-6014] Unused sequential element r_reg[b][zeroexp] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpu.vhdl:743]
WARNING: [Synth 8-6014] Unused sequential element r_reg[c][naninf] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpu.vhdl:743]
WARNING: [Synth 8-6014] Unused sequential element r_reg[c][zeroexp] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpu.vhdl:743]
WARNING: [Synth 8-6014] Unused sequential element r_reg[is_arith] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpu.vhdl:743]
WARNING: [Synth 8-6014] Unused sequential element r_reg[cycle_1] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpu.vhdl:743]
WARNING: [Synth 8-6014] Unused sequential element r1_reg[req][elt_length] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:344]
WARNING: [Synth 8-6014] Unused sequential element r1_reg[req][two_dwords] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:344]
WARNING: [Synth 8-6014] Unused sequential element r1_reg[req][ea_valid] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:344]
WARNING: [Synth 8-6014] Unused sequential element r2_reg[req][hashst] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:361]
WARNING: [Synth 8-6014] Unused sequential element r2_reg[req][mode_32bit] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:361]
WARNING: [Synth 8-6014] Unused sequential element r2_reg[req][second_bytes] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:361]
WARNING: [Synth 8-6014] Unused sequential element r2_reg[req][elt_length] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:361]
WARNING: [Synth 8-6014] Unused sequential element r2_reg[req][brev_mask] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:361]
WARNING: [Synth 8-6014] Unused sequential element r2_reg[req][two_dwords] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:361]
WARNING: [Synth 8-6014] Unused sequential element r2_reg[req][ea_valid] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:361]
WARNING: [Synth 8-6014] Unused sequential element r2_reg[req][hash_addr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:361]
WARNING: [Synth 8-6014] Unused sequential element r2_reg[sprsel] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:361]
WARNING: [Synth 8-6014] Unused sequential element r3_reg[instr_tag][tag] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:376]
WARNING: [Synth 8-6014] Unused sequential element r3_reg[instr_tag][valid] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:376]
WARNING: [Synth 8-6014] Unused sequential element r3_reg[write_enable] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:376]
WARNING: [Synth 8-6014] Unused sequential element r3_reg[write_reg] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:376]
WARNING: [Synth 8-6014] Unused sequential element r3_reg[write_data] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:376]
WARNING: [Synth 8-6014] Unused sequential element r3_reg[rc] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:376]
WARNING: [Synth 8-6014] Unused sequential element r3_reg[xerc][ca] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:376]
WARNING: [Synth 8-6014] Unused sequential element r3_reg[xerc][ca32] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:376]
WARNING: [Synth 8-6014] Unused sequential element r3_reg[xerc][ov] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:376]
WARNING: [Synth 8-6014] Unused sequential element r3_reg[xerc][ov32] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:376]
WARNING: [Synth 8-6014] Unused sequential element r3_reg[xerc][so] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/loadstore1.vhdl:376]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'cache_tag_set_reg' and it is trimmed from '96' to '92' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/dcache.vhdl:892]
WARNING: [Synth 8-3936] Found unconnected internal register 'snoop_tag_set_reg' and it is trimmed from '96' to '92' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/dcache.vhdl:912]
WARNING: [Synth 8-3848] Net wb_gpio_out[stall] in module/entity soc does not have driver. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/soc.vhdl:218]
WARNING: [Synth 8-3848] Net wb_gpio_out[ack] in module/entity soc does not have driver. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/soc.vhdl:218]
WARNING: [Synth 8-3848] Net uart1_txd in module/entity soc does not have driver. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/soc.vhdl:131]
WARNING: [Synth 8-3848] Net gpio_out in module/entity soc does not have driver. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/soc.vhdl:142]
WARNING: [Synth 8-3848] Net gpio_dir in module/entity soc does not have driver. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/soc.vhdl:143]
WARNING: [Synth 8-3848] Net wb_gpio_out[dat] in module/entity soc does not have driver. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/soc.vhdl:218]
WARNING: [Synth 8-3936] Found unconnected internal register 'core_tx_converter_converter_source_payload_data_reg' and it is trimmed from '10' to '9' bits. [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:1515]
WARNING: [Synth 8-3848] Net led3 in module/entity toplevel does not have driver. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/top-nexys-video.vhdl:43]
WARNING: [Synth 8-3848] Net sdcard_clk in module/entity toplevel does not have driver. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/top-nexys-video.vhdl:71]
WARNING: [Synth 8-3848] Net ddram_clk_p in module/entity toplevel does not have driver. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/top-nexys-video.vhdl:85]
WARNING: [Synth 8-3848] Net ddram_clk_n in module/entity toplevel does not have driver. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/top-nexys-video.vhdl:86]
WARNING: [Synth 8-3917] design toplevel has port led5 driven by constant 1
WARNING: [Synth 8-3917] design toplevel has port led7 driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port sdcard_reset driven by constant 1
WARNING: [Synth 8-7129] Port rgmii_int_n in module liteeth_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wishbone_bte[1] in module liteeth_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wishbone_bte[0] in module liteeth_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wishbone_cti[2] in module liteeth_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wishbone_cti[1] in module liteeth_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wishbone_cti[0] in module liteeth_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_port_native_0_rdata_ready in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_port_native_0_wdata_valid in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_adr[29] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_adr[28] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_adr[27] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_adr[26] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_adr[25] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_adr[24] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_adr[23] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_adr[22] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_adr[21] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_adr[20] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_adr[19] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_adr[18] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_adr[17] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_adr[16] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_adr[15] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_adr[14] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_bte[1] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_bte[0] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_cti[2] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_cti[1] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_ctrl_cti[0] in module litedram_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][29] in module dram_init_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][28] in module dram_init_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][27] in module dram_init_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][26] in module dram_init_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][25] in module dram_init_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][24] in module dram_init_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][23] in module dram_init_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][22] in module dram_init_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][21] in module dram_init_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][20] in module dram_init_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][19] in module dram_init_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][18] in module dram_init_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][17] in module dram_init_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][16] in module dram_init_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][15] in module dram_init_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][14] in module dram_init_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][13] in module dram_init_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][29] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][28] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][27] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][26] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][25] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][24] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][23] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][22] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][21] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][20] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][19] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][18] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][17] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][16] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][15] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][14] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][13] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][12] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][11] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][10] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[dat][15] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[dat][14] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[dat][13] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[dat][12] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[dat][11] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[dat][10] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[dat][9] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[dat][8] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[dat][7] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[dat][6] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[dat][5] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[dat][4] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[dat][3] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[dat][2] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[dat][1] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[dat][0] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[sel][1] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[sel][0] in module xics_ics is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][29] in module xics_icp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][28] in module xics_icp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][27] in module xics_icp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][26] in module xics_icp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][25] in module xics_icp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][24] in module xics_icp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][23] in module xics_icp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][22] in module xics_icp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][21] in module xics_icp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][20] in module xics_icp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][19] in module xics_icp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][18] in module xics_icp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][17] in module xics_icp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][16] in module xics_icp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][15] in module xics_icp is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_in[adr][14] in module xics_icp is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2742.656 ; gain = 1018.586 ; free physical = 7381 ; free virtual = 51989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2742.656 ; gain = 1018.586 ; free physical = 7389 ; free virtual = 51998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2742.656 ; gain = 1018.586 ; free physical = 7389 ; free virtual = 51998
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2742.656 ; gain = 0.000 ; free physical = 7406 ; free virtual = 52015
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~*.litesdcard/sdcard_*}'. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-2] Deriving generated clocks [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc:411]
Finished Parsing XDC File [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2895.457 ; gain = 0.000 ; free physical = 7381 ; free virtual = 51989
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_state_reg' using encoding 'one-hot' in module 'litedram_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               01 |                               00
          refill_clr_tag |                               10 |                               01
         refill_wait_ack |                               00 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'litedram_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txdatapath_liteethmacpreambleinserter_state_reg' using encoding 'one-hot' in module 'liteeth_core'
WARNING: [Synth 8-6430] The Block RAM "liteeth_core:/mem_3_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "liteeth_core:/mem_2_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txdatapath_bufferizeendpoints_state_reg' using encoding 'one-hot' in module 'liteeth_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'liteethmacsramreader_state_reg' using encoding 'one-hot' in module 'liteeth_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rxdatapath_bufferizeendpoints_state_reg' using encoding 'one-hot' in module 'liteeth_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              100
                 iSTATE0 |                              011 |                              010
                 iSTATE3 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'liteethmacsramwriter_state_reg' using encoding 'sequential' in module 'liteeth_core'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2915.383 ; gain = 1191.312 ; free physical = 2380 ; free virtual = 47000
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  100 Bit       Adders := 4     
	   2 Input   65 Bit       Adders := 2     
	   3 Input   65 Bit       Adders := 2     
	   3 Input   64 Bit       Adders := 2     
	   2 Input   64 Bit       Adders := 12    
	   3 Input   62 Bit       Adders := 8     
	   2 Input   62 Bit       Adders := 2     
	   2 Input   61 Bit       Adders := 8     
	   3 Input   56 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 6     
	   3 Input   14 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 10    
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 20    
	   3 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 23    
	   2 Input    4 Bit       Adders := 64    
	   2 Input    3 Bit       Adders := 138   
	   5 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 74    
	   3 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 8     
+---XORs : 
	   2 Input     64 Bit         XORs := 4     
	   2 Input     32 Bit         XORs := 5     
	   2 Input     16 Bit         XORs := 8     
	   5 Input     16 Bit         XORs := 8     
	   4 Input     16 Bit         XORs := 32    
	   2 Input      6 Bit         XORs := 12    
	   2 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 30    
	   2 Input      1 Bit         XORs := 72    
	   3 Input      1 Bit         XORs := 36    
	   4 Input      1 Bit         XORs := 23    
	   5 Input      1 Bit         XORs := 16    
	   6 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
+---XORs : 
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	              256 Bit    Registers := 2     
	              128 Bit    Registers := 10    
	              116 Bit    Registers := 2     
	               94 Bit    Registers := 2     
	               92 Bit    Registers := 4     
	               74 Bit    Registers := 2     
	               72 Bit    Registers := 6     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 148   
	               63 Bit    Registers := 4     
	               62 Bit    Registers := 2     
	               61 Bit    Registers := 8     
	               58 Bit    Registers := 2     
	               56 Bit    Registers := 16    
	               52 Bit    Registers := 4     
	               50 Bit    Registers := 2     
	               46 Bit    Registers := 2     
	               45 Bit    Registers := 10    
	               44 Bit    Registers := 8     
	               43 Bit    Registers := 2     
	               42 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 72    
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 4     
	               29 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 12    
	               25 Bit    Registers := 3     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 8     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 73    
	               15 Bit    Registers := 17    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 66    
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 88    
	                5 Bit    Registers := 32    
	                4 Bit    Registers := 158   
	                3 Bit    Registers := 158   
	                2 Bit    Registers := 501   
	                1 Bit    Registers := 1406  
+---RAMs : 
	             512K Bit	(2048 X 256 bit)          RAMs := 2     
	             192K Bit	(6144 X 32 bit)          RAMs := 1     
	             116K Bit	(1024 X 116 bit)          RAMs := 2     
	              64K Bit	(512 X 128 bit)          RAMs := 4     
	              36K Bit	(512 X 72 bit)          RAMs := 4     
	              32K Bit	(512 X 64 bit)          RAMs := 4     
	              11K Bit	(383 X 32 bit)          RAMs := 4     
	               4K Bit	(64 X 64 bit)          RAMs := 4     
	               2K Bit	(64 X 45 bit)          RAMs := 4     
	               2K Bit	(64 X 46 bit)          RAMs := 2     
	               1K Bit	(32 X 42 bit)          RAMs := 2     
	              584 Bit	(8 X 73 bit)          RAMs := 1     
	              400 Bit	(16 X 25 bit)          RAMs := 8     
	               64 Bit	(64 X 1 bit)          RAMs := 4     
	               60 Bit	(5 X 12 bit)          RAMs := 1     
	               24 Bit	(2 X 12 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 16    
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 131   
	   4 Input  128 Bit        Muxes := 3     
	   5 Input  128 Bit        Muxes := 2     
	   2 Input  114 Bit        Muxes := 2     
	   5 Input   96 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 4     
	   4 Input   95 Bit        Muxes := 2     
	   2 Input   74 Bit        Muxes := 5     
	   2 Input   73 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 2     
	   4 Input   71 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 383   
	   4 Input   64 Bit        Muxes := 21    
	   6 Input   64 Bit        Muxes := 7     
	  32 Input   64 Bit        Muxes := 2     
	   3 Input   64 Bit        Muxes := 8     
	   5 Input   64 Bit        Muxes := 4     
	   2 Input   63 Bit        Muxes := 2     
	   2 Input   62 Bit        Muxes := 2     
	   4 Input   56 Bit        Muxes := 2     
	   2 Input   56 Bit        Muxes := 6     
	  12 Input   56 Bit        Muxes := 2     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 2     
	   4 Input   48 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 2     
	   2 Input   44 Bit        Muxes := 8     
	   2 Input   40 Bit        Muxes := 1     
	   4 Input   40 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 146   
	   8 Input   32 Bit        Muxes := 2     
	  20 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 4     
	   5 Input   32 Bit        Muxes := 1     
	   3 Input   31 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 6     
	   2 Input   30 Bit        Muxes := 6     
	   3 Input   30 Bit        Muxes := 2     
	   2 Input   29 Bit        Muxes := 6     
	   6 Input   29 Bit        Muxes := 4     
	   3 Input   29 Bit        Muxes := 4     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 2     
	   3 Input   26 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 8     
	   2 Input   24 Bit        Muxes := 4     
	   4 Input   23 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 2     
	   4 Input   19 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 60    
	   4 Input   16 Bit        Muxes := 4     
	   3 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 13    
	   4 Input   15 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 3     
	   3 Input   14 Bit        Muxes := 1     
	   5 Input   13 Bit        Muxes := 6     
	   2 Input   13 Bit        Muxes := 38    
	   3 Input   13 Bit        Muxes := 2     
	   4 Input   13 Bit        Muxes := 6     
	   2 Input   12 Bit        Muxes := 30    
	   5 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 20    
	   5 Input   11 Bit        Muxes := 4     
	   3 Input   11 Bit        Muxes := 4     
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 19    
	   3 Input   10 Bit        Muxes := 2     
	   8 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 31    
	   6 Input    9 Bit        Muxes := 4     
	   3 Input    9 Bit        Muxes := 6     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 229   
	   5 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 4     
	   8 Input    8 Bit        Muxes := 3     
	   7 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 7     
	   4 Input    8 Bit        Muxes := 7     
	  11 Input    8 Bit        Muxes := 2     
	  20 Input    8 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 16    
	   4 Input    7 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 45    
	   6 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 110   
	   3 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 6     
	  12 Input    6 Bit        Muxes := 2     
	  20 Input    6 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 40    
	   3 Input    5 Bit        Muxes := 5     
	  12 Input    5 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 1     
	  20 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 551   
	   4 Input    4 Bit        Muxes := 10    
	   3 Input    4 Bit        Muxes := 8     
	   5 Input    4 Bit        Muxes := 5     
	   8 Input    4 Bit        Muxes := 6     
	  32 Input    4 Bit        Muxes := 6     
	   6 Input    4 Bit        Muxes := 3     
	  12 Input    4 Bit        Muxes := 4     
	  31 Input    4 Bit        Muxes := 2     
	  14 Input    4 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 3     
	   9 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 111   
	   8 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 20    
	   7 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 8     
	   6 Input    3 Bit        Muxes := 9     
	  15 Input    3 Bit        Muxes := 2     
	  14 Input    3 Bit        Muxes := 2     
	  11 Input    3 Bit        Muxes := 1     
	  20 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 23    
	   7 Input    2 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 1768  
	   3 Input    2 Bit        Muxes := 280   
	 124 Input    2 Bit        Muxes := 8     
	   6 Input    2 Bit        Muxes := 260   
	  32 Input    2 Bit        Muxes := 2     
	  11 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 2888  
	   8 Input    1 Bit        Muxes := 38    
	   4 Input    1 Bit        Muxes := 82    
	   7 Input    1 Bit        Muxes := 30    
	   5 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 106   
	 124 Input    1 Bit        Muxes := 14    
	   6 Input    1 Bit        Muxes := 73    
	  10 Input    1 Bit        Muxes := 22    
	  13 Input    1 Bit        Muxes := 34    
	  32 Input    1 Bit        Muxes := 20    
	  12 Input    1 Bit        Muxes := 54    
	  14 Input    1 Bit        Muxes := 8     
	  11 Input    1 Bit        Muxes := 16    
	  20 Input    1 Bit        Muxes := 5     
	   9 Input    1 Bit        Muxes := 80    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design toplevel has port led5 driven by constant 1
WARNING: [Synth 8-3917] design toplevel has port led7 driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port sdcard_reset driven by constant 1
RAM Pipeline Warning: Read Address Register Found For RAM mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "toplevel/mem_3_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "toplevel/mem_2_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-12589] Found 1 bits of RAM  (\has_liteeth.liteethi_10 /i_132) with no load. RAM width may be reduced from 12 to 11 
RAM Pipeline Warning: Read Address Register Found For RAM mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5544] ROM "v[fpscr]2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][11] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][10] driven by constant 1
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][9] driven by constant 1
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][8] driven by constant 1
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][7] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][6] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][5] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][4] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][3] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][2] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][1] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][0] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][15] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][14] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][13] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][12] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][11] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][10] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][9] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][8] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][7] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][6] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][5] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][2] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][1] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_reg[regsel][2] )
INFO: [Synth 8-3886] merging instance 'r_reg[exec_state][6]' (FDRE) to 'r_reg[exec_state][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_reg[exec_state][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inverse_est_reg[18] )
INFO: [Synth 8-5544] ROM "length_to_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "length_to_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design loadstore1 has port l_out[intr_vec][11] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hash_r_reg[z0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r3_reg[srr1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r3_reg[intr_vec][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hash_r_reg[z0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hash_r_reg[z0][4] )
WARNING: [Synth 8-3936] Found unconnected internal register 'tlb_pte_way_reg' and it is trimmed from '128' to '120' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/dcache.vhdl:678]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design dcache has port m_out[stall] driven by constant 0
INFO: [Synth 8-12589] Found 8 bits of RAM  (i_20) with no load. RAM width may be reduced from 128 to 120 
INFO: [Synth 8-12589] Found 2 bits of RAM  (i_24) with no load. RAM width may be reduced from 96 to 94 
INFO: [Synth 8-12589] Found 4 bits of RAM  (i_100) with no load. RAM width may be reduced from 96 to 92 
INFO: [Synth 8-12589] Found 4 bits of RAM  (i_100) with no load. RAM width may be reduced from 96 to 92 
INFO: [Synth 8-3886] merging instance 'r1_reg[tlb_hit_way][0]' (FDE) to 'r1_reg[tlb_hit_ways][1]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[54]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[0]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[1]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[2]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[55]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[51]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[52]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[53]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[48]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[49]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[50]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[45]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[46]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[47]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[42]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[43]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[44]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[39]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[40]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[41]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[36]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[37]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[38]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[33]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[34]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[35]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'snoop_paddr_reg[32]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'dc_log.log_data_reg[5]' (FD) to 'dc_log.log_data_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dc_log.log_data_reg[6] )
INFO: [Synth 8-3886] merging instance 'r1_reg[req][hit_way][0]' (FDE) to 'r1_reg[req][hit_ways][1]'
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[insn][17]' (FDRE) to 'execute1_0/ex1_reg[pmu_spr_num][1]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[insn][18]' (FDRE) to 'execute1_0/ex1_reg[pmu_spr_num][2]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[insn][19]' (FDRE) to 'execute1_0/ex1_reg[pmu_spr_num][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/multiply_0/rnot_1_reg)
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][srr1][3]' (FDE) to 'execute1_0/ex1_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][srr1][3]' (FDR) to 'execute1_0/ex2_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][srr1][5]' (FDE) to 'execute1_0/ex1_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][srr1][5]' (FDR) to 'execute1_0/ex2_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][srr1][6]' (FDE) to 'execute1_0/ex1_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][srr1][6]' (FDR) to 'execute1_0/ex2_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][srr1][7]' (FDE) to 'execute1_0/ex1_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][srr1][7]' (FDR) to 'execute1_0/ex2_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][srr1][8]' (FDE) to 'execute1_0/ex1_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][srr1][8]' (FDR) to 'execute1_0/ex2_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][srr1][9]' (FDE) to 'execute1_0/ex1_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][srr1][9]' (FDR) to 'execute1_0/ex2_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][srr1][10]' (FDE) to 'execute1_0/ex1_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][srr1][10]' (FDR) to 'execute1_0/ex2_reg[e][srr1][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/\ex1_reg[e][srr1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/\ex1_reg[e][abs_br] )
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][abs_br]' (FDR) to 'execute1_0/ex2_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][intr_vec][0]' (FDRE) to 'execute1_0/ex1_reg[e][intr_vec][1]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][intr_vec][0]' (FDR) to 'execute1_0/ex2_reg[e][intr_vec][1]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][intr_vec][1]' (FDRE) to 'execute1_0/ex1_reg[e][intr_vec][2]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][intr_vec][1]' (FDR) to 'execute1_0/ex2_reg[e][intr_vec][2]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][intr_vec][2]' (FDRE) to 'execute1_0/ex1_reg[e][intr_vec][3]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][intr_vec][2]' (FDR) to 'execute1_0/ex2_reg[e][intr_vec][3]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][intr_vec][3]' (FDRE) to 'execute1_0/ex1_reg[e][intr_vec][4]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][intr_vec][3]' (FDR) to 'execute1_0/ex2_reg[e][intr_vec][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/\ex1_reg[e][intr_vec][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/pmu_0/\mmcra_reg[0] )
INFO: [Synth 8-3886] merging instance 'execute1_0/pmu_0/mmcr0_reg[20]' (FDE) to 'execute1_0/pmu_0/mmcr0_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/pmu_0/\mmcr0_reg[21] )
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[pmu_spr_num][4]' (FDRE) to 'execute1_0/ex1_reg[insn][20]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ctrl_reg[dexcr_pnh][2]' (FDSE) to 'execute1_0/ctrl_reg[dexcr_pnh][0]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ctrl_reg[dexcr_pnh][3]' (FDSE) to 'execute1_0/ctrl_reg[dexcr_pnh][0]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[pmu_spr_num][0]' (FDRE) to 'execute1_0/ex1_reg[insn][16]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ctrl_reg[dexcr_pnh][4]' (FDSE) to 'execute1_0/ctrl_reg[dexcr_pnh][0]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ctrl_reg[dexcr_pnh][1]' (FDSE) to 'execute1_0/ctrl_reg[dexcr_pnh][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (execute1_0/\ctrl_reg[dexcr_pnh][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/\ex2_reg[e][srr1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/\ex2_reg[e][intr_vec][4] )
INFO: [Synth 8-5546] ROM "i[sel]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[valid]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[ispmu]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[ronly]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[wonly]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[noop]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[index]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[isodd]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[is32b]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[valid]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[sel]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[valid]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[ispmu]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[ronly]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[wonly]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[noop]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[index]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[isodd]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[is32b]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[valid]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][repeat]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][facility]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][input_reg_a]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][const_sel]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][input_reg_c]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][result]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][subresult]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][input_cr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][output_cr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][invert_a]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][invert_out]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][input_carry]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][output_carry]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][length]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][byte_reverse]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][sign_extend]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][update]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][reserve]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][is_32bit]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][is_signed]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][rc]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][lr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][privileged]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][sgl_pipe]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design core__GCB1 has port sim_ex_dump driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "core__GCB1/register_file_0/registers_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[0]' (FD) to 'register_file_0/rf_log.log_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[1]' (FD) to 'register_file_0/rf_log.log_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[2]' (FD) to 'register_file_0/rf_log.log_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[3]' (FD) to 'register_file_0/rf_log.log_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[4]' (FD) to 'register_file_0/rf_log.log_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[5]' (FD) to 'register_file_0/rf_log.log_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[6]' (FD) to 'register_file_0/rf_log.log_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[7]' (FD) to 'register_file_0/rf_log.log_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[8]' (FD) to 'register_file_0/rf_log.log_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[9]' (FD) to 'register_file_0/rf_log.log_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[10]' (FD) to 'register_file_0/rf_log.log_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[11]' (FD) to 'register_file_0/rf_log.log_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[12]' (FD) to 'register_file_0/rf_log.log_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[13]' (FD) to 'register_file_0/rf_log.log_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[14]' (FD) to 'register_file_0/rf_log.log_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[15]' (FD) to 'register_file_0/rf_log.log_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[16]' (FD) to 'register_file_0/rf_log.log_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[17]' (FD) to 'register_file_0/rf_log.log_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[18]' (FD) to 'register_file_0/rf_log.log_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[19]' (FD) to 'register_file_0/rf_log.log_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[20]' (FD) to 'register_file_0/rf_log.log_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[21]' (FD) to 'register_file_0/rf_log.log_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[22]' (FD) to 'register_file_0/rf_log.log_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[23]' (FD) to 'register_file_0/rf_log.log_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[24]' (FD) to 'register_file_0/rf_log.log_data_reg[32]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[25]' (FD) to 'register_file_0/rf_log.log_data_reg[33]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[26]' (FD) to 'register_file_0/rf_log.log_data_reg[34]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[27]' (FD) to 'register_file_0/rf_log.log_data_reg[35]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[28]' (FD) to 'register_file_0/rf_log.log_data_reg[36]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[29]' (FD) to 'register_file_0/rf_log.log_data_reg[37]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[30]' (FD) to 'register_file_0/rf_log.log_data_reg[38]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[31]' (FD) to 'register_file_0/rf_log.log_data_reg[39]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[32]' (FD) to 'register_file_0/rf_log.log_data_reg[40]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[33]' (FD) to 'register_file_0/rf_log.log_data_reg[41]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[34]' (FD) to 'register_file_0/rf_log.log_data_reg[42]'
INFO: [Synth 8-3886] merging instance 'register_file_0/prev_write_data_reg[35]' (FD) to 'register_file_0/rf_log.log_data_reg[43]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_0/rf_log.log_data_reg[6] )
INFO: [Synth 8-5587] ROM size for "isram" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "raddr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "isram" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "raddr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sel" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-12589] Found 1 bits of RAM  (icache_0/i_6) with no load. RAM width may be reduced from 45 to 44 
WARNING: [Synth 8-3936] Found unconnected internal register 'rams[0].snoop_tags_set_reg[0]' and it is trimmed from '45' to '44' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/icache.vhdl:427]
INFO: [Synth 8-3971] The signal "icache_0/rams[0].ic_tags_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-12589] Found 1 bits of RAM  (icache_0/i_7) with no load. RAM width may be reduced from 45 to 44 
WARNING: [Synth 8-3936] Found unconnected internal register 'rams[1].snoop_tags_set_reg[1]' and it is trimmed from '45' to '44' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/icache.vhdl:427]
INFO: [Synth 8-3971] The signal "icache_0/rams[1].ic_tags_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM btc.btc_memory_reg to conserve power
INFO: [Synth 8-5784] Optimized 5 bits of RAM "debug_0/maybe_log.log_array_reg" due to constant propagation. Old ram width 256 bits, new ram width 251 bits.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache_0/\snoop_tag_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (icache_0/\icache_log.log_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_0/dbg_spr_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache_0/\ev_reg[itlb_miss_resolved] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (icache_0/\r_reg[wb][sel][7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache_0/\r_reg[wb][dat][63] )
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/multiply_0/rnot_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/\ex1_reg[e][srr1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/\ex1_reg[e][abs_br] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/\ex1_reg[e][intr_vec][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/pmu_0/\mmcra_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/pmu_0/\mmcr0_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (execute1_0/\ctrl_reg[dexcr_pnh][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/\ex2_reg[e][srr1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/\ex2_reg[e][intr_vec][4] )
INFO: [Synth 8-5546] ROM "i[sel]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[valid]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[ispmu]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[ronly]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[wonly]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[noop]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[index]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[isodd]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[is32b]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[valid]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[sel]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[valid]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[ispmu]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[ronly]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[wonly]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[noop]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[index]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[isodd]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[is32b]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[valid]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][repeat]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][facility]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][input_reg_a]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][const_sel]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][input_reg_c]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][result]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][subresult]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][input_cr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][output_cr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][invert_a]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][invert_out]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][input_carry]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][output_carry]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][length]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][byte_reverse]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][sign_extend]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][update]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][reserve]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][is_32bit]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][is_signed]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][rc]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][lr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][privileged]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_rom[0][sgl_pipe]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design core__parameterized0__GCB1 has port sim_ex_dump driven by constant 0
INFO: [Synth 8-3971] The signal "core__parameterized0__GCB1/register_file_0/registers_reg" was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_0/rf_log.log_data_reg[6] )
INFO: [Synth 8-5587] ROM size for "isram" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "raddr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "isram" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "raddr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sel" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-12589] Found 1 bits of RAM  (icache_0/i_6) with no load. RAM width may be reduced from 45 to 44 
WARNING: [Synth 8-3936] Found unconnected internal register 'rams[0].snoop_tags_set_reg[0]' and it is trimmed from '45' to '44' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/icache.vhdl:427]
INFO: [Synth 8-3971] The signal "icache_0/rams[0].ic_tags_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-12589] Found 1 bits of RAM  (icache_0/i_7) with no load. RAM width may be reduced from 45 to 44 
WARNING: [Synth 8-3936] Found unconnected internal register 'rams[1].snoop_tags_set_reg[1]' and it is trimmed from '45' to '44' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/icache.vhdl:427]
INFO: [Synth 8-3971] The signal "icache_0/rams[1].ic_tags_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM btc.btc_memory_reg to conserve power
INFO: [Synth 8-5784] Optimized 5 bits of RAM "debug_0/maybe_log.log_array_reg" due to constant propagation. Old ram width 256 bits, new ram width 251 bits.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache_0/\snoop_tag_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (icache_0/\icache_log.log_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_0/dbg_spr_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache_0/\ev_reg[itlb_miss_resolved] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (icache_0/\r_reg[wb][sel][7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache_0/\r_reg[wb][dat][63] )
INFO: [Synth 8-5544] ROM "regs/receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/receiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/receiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/trigger_level" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart0_16550.uart0 /\regs/delayed_modem_signals_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spiflash_gen.spiflash /\wb_stash_reg[adr][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spiflash_gen.spiflash /\auto_last_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\wb_out_reg[dat][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (syscon0/\wishbone_out_reg[dat][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_icp/\r_reg[wb_rd_data][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wb_ext_is_sdcard_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spiflash_gen.spiflash /\wb_req_reg[adr][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spiflash_gen.spiflash /\auto_last_addr_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[9][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[8][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[11][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[10][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[2][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[13][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[12][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[15][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[14][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[5][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[4][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[7][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[6][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[1][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[3][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[0][server][1] )
INFO: [Synth 8-5546] ROM "main_litedramcore_cmd_payload_a1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_litedramcore_cmd_payload_a1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "main_litedramcore_choose_req_want_writes" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_litedramcore_en0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-12589] Found 2 bits of RAM  (i_28) with no load. RAM width may be reduced from 25 to 23 
INFO: [Synth 8-12589] Found 2 bits of RAM  (i_42) with no load. RAM width may be reduced from 25 to 23 
INFO: [Synth 8-12589] Found 2 bits of RAM  (i_47) with no load. RAM width may be reduced from 25 to 23 
INFO: [Synth 8-12589] Found 2 bits of RAM  (i_61) with no load. RAM width may be reduced from 25 to 23 
INFO: [Synth 8-12589] Found 2 bits of RAM  (i_78) with no load. RAM width may be reduced from 25 to 23 
INFO: [Synth 8-12589] Found 2 bits of RAM  (i_89) with no load. RAM width may be reduced from 25 to 23 
INFO: [Synth 8-12589] Found 2 bits of RAM  (i_105) with no load. RAM width may be reduced from 25 to 23 
INFO: [Synth 8-12589] Found 2 bits of RAM  (i_120) with no load. RAM width may be reduced from 25 to 23 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_litedramcore_postponer_count_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_litedramcore_cmd_payload_ba_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_litedramcore_cmd_payload_a_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_litedramcore_sequencer_count_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface0_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface1_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_a7ddrphy_bitslip0_r0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_a7ddrphy_bitslip0_r0_reg[15] )
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6841] Block RAM (init_ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 2931.395 ; gain = 1207.324 ; free physical = 573 ; free virtual = 45276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------------+---------------+----------------+
|Module Name | RTL Object       | Depth x Width | Implemented As | 
+------------+------------------+---------------+----------------+
|fpu         | inverse_table[0] | 1024x18       | LUT            | 
+------------+------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dcache                     | rams[0].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dcache                     | rams[1].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|icache_0                   | rams[0].way/ram_reg             | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|icache_0                   | rams[1].way/ram_reg             | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fetch1_0                   | btc.btc_memory_reg              | 1 K x 116(READ_FIRST)  | W |   | 1 K x 116(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      | 
|fetch1_0                   | itlb_tags_reg                   | 64 x 46(READ_FIRST)    | W |   | 64 x 46(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|fetch1_0                   | itlb_ptes_reg                   | 64 x 64(READ_FIRST)    | W |   | 64 x 56(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|core__GCB2                 | debug_0/maybe_log.log_array_reg | 2 K x 256(READ_FIRST)  | W |   | 2 K x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 14     | 
|icache_0                   | rams[0].way/ram_reg             | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|icache_0                   | rams[1].way/ram_reg             | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fetch1_0                   | btc.btc_memory_reg              | 1 K x 116(READ_FIRST)  | W |   | 1 K x 116(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      | 
|fetch1_0                   | itlb_tags_reg                   | 64 x 46(READ_FIRST)    | W |   | 64 x 46(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|fetch1_0                   | itlb_ptes_reg                   | 64 x 64(READ_FIRST)    | W |   | 64 x 56(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|core__parameterized0__GCB2 | debug_0/maybe_log.log_array_reg | 2 K x 256(READ_FIRST)  | W |   | 2 K x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 14     | 
|init_ram_0                 | init_ram_reg                    | 6 K x 32(READ_FIRST)   | W |   | 6 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|litedram_wrapper__GC0      | rams[0].way/ram_reg             | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litedram_wrapper__GC0      | rams[1].way/ram_reg             | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litedram_wrapper__GC0      | rams[2].way/ram_reg             | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litedram_wrapper__GC0      | rams[3].way/ram_reg             | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|toplevel                   | mem_3_reg                       | 383 x 32(WRITE_FIRST)  | W | R | 383 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|toplevel                   | mem_2_reg                       | 383 x 32(WRITE_FIRST)  | W | R | 383 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|toplevel                   | storage_reg                     | 32 x 42(NO_CHANGE)     | W |   | 32 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|toplevel                   | storage_2_reg                   | 32 x 42(NO_CHANGE)     | W |   | 32 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|toplevel                   | mem_1_reg                       | 383 x 32(READ_FIRST)   | W |   | 383 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|toplevel                   | mem_reg                         | 383 x 32(READ_FIRST)   | W |   | 383 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------+----------------------------------------+----------------+----------------------+-----------------+
|Module Name           | RTL Object                             | Inference      | Size (Depth x Width) | Primitives      | 
+----------------------+----------------------------------------+----------------+----------------------+-----------------+
|dcache                | maybe_tlb_plrus.tlb_plru_ram_reg       | Implied        | 64 x 1               | RAM64X1S x 1    | 
|dcache                | maybe_plrus.plru_ram_reg               | Implied        | 64 x 1               | RAM64X1S x 1    | 
|dcache                | dtlb_ptes_reg                          | User Attribute | 64 x 120             | RAM64X1D x 120  | 
|dcache                | dtlb_tags_reg                          | User Attribute | 64 x 94              | RAM64X1D x 94   | 
|dcache                | cache_tags_reg                         | User Attribute | 64 x 92              | RAM64X1D x 184  | 
|execute1_0            | odd_sprs_reg                           | Implied        | 8 x 64               | RAM32M x 11     | 
|execute1_0            | even_sprs_reg                          | Implied        | 8 x 64               | RAM32M x 11     | 
|icache_0              | maybe_plrus.plru_ram_reg               | Implied        | 64 x 1               | RAM64X1S x 1    | 
|execute1_0            | odd_sprs_reg                           | Implied        | 8 x 64               | RAM32M x 11     | 
|execute1_0            | even_sprs_reg                          | Implied        | 8 x 64               | RAM32M x 11     | 
|icache_0              | maybe_plrus.plru_ram_reg               | Implied        | 64 x 1               | RAM64X1S x 1    | 
|\uart0_16550.uart0    | regs/receiver/fifo_rx/rfifo/ram_reg    | Implied        | 16 x 8               | RAM32M x 2      | 
|\uart0_16550.uart0    | regs/transmitter/fifo_tx/tfifo/ram_reg | Implied        | 16 x 8               | RAM32M x 2      | 
|litedram_core__GC0    | storage_reg                            | Implied        | 16 x 23              | RAM32M x 4      | 
|litedram_core__GC0    | storage_1_reg                          | Implied        | 16 x 23              | RAM32M x 4      | 
|litedram_core__GC0    | storage_3_reg                          | Implied        | 16 x 23              | RAM32M x 4      | 
|litedram_core__GC0    | storage_2_reg                          | Implied        | 16 x 23              | RAM32M x 4      | 
|litedram_core__GC0    | storage_4_reg                          | Implied        | 16 x 23              | RAM32M x 4      | 
|litedram_core__GC0    | storage_5_reg                          | Implied        | 16 x 23              | RAM32M x 4      | 
|litedram_core__GC0    | storage_6_reg                          | Implied        | 16 x 23              | RAM32M x 4      | 
|litedram_core__GC0    | storage_7_reg                          | Implied        | 16 x 23              | RAM32M x 4      | 
|store_queue           | memory_reg                             | Implied        | 8 x 73               | RAM32M x 13     | 
|litedram_wrapper__GC0 | cache_tags_reg                         | User Attribute | 64 x 64              | RAM64X1D x 64   | 
|litedram_wrapper__GC0 | maybe_plrus.plru_ram_reg               | Implied        | 64 x 3               | RAM64X1S x 3    | 
|toplevel              | storage_4_reg                          | Implied        | 2 x 12               | RAM32M x 2      | 
|toplevel              | storage_1_reg                          | Implied        | 8 x 11               | RAM32M x 2      | 
|toplevel              | storage_3_reg                          | Implied        | 2 x 12               | RAM32M x 2      | 
+----------------------+----------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 417 of /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc:417]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:00:55 . Memory (MB): peak = 2931.395 ; gain = 1207.324 ; free physical = 2189 ; free virtual = 46958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:01:42 . Memory (MB): peak = 3140.129 ; gain = 1416.059 ; free physical = 2026 ; free virtual = 46797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dcache                     | rams[0].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dcache                     | rams[1].way/ram_reg             | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|icache_0                   | rams[0].way/ram_reg             | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|icache_0                   | rams[1].way/ram_reg             | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fetch1_0                   | btc.btc_memory_reg              | 1 K x 116(READ_FIRST)  | W |   | 1 K x 116(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      | 
|fetch1_0                   | itlb_tags_reg                   | 64 x 46(READ_FIRST)    | W |   | 64 x 46(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|fetch1_0                   | itlb_ptes_reg                   | 64 x 64(READ_FIRST)    | W |   | 64 x 56(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|core__GCB2                 | debug_0/maybe_log.log_array_reg | 2 K x 256(READ_FIRST)  | W |   | 2 K x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 14     | 
|icache_0                   | rams[0].way/ram_reg             | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|icache_0                   | rams[1].way/ram_reg             | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fetch1_0                   | btc.btc_memory_reg              | 1 K x 116(READ_FIRST)  | W |   | 1 K x 116(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      | 
|fetch1_0                   | itlb_tags_reg                   | 64 x 46(READ_FIRST)    | W |   | 64 x 46(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|fetch1_0                   | itlb_ptes_reg                   | 64 x 64(READ_FIRST)    | W |   | 64 x 56(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|core__parameterized0__GCB2 | debug_0/maybe_log.log_array_reg | 2 K x 256(READ_FIRST)  | W |   | 2 K x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 14     | 
|init_ram_0                 | init_ram_reg                    | 6 K x 32(READ_FIRST)   | W |   | 6 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|litedram_wrapper__GC0      | rams[0].way/ram_reg             | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litedram_wrapper__GC0      | rams[1].way/ram_reg             | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litedram_wrapper__GC0      | rams[2].way/ram_reg             | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|litedram_wrapper__GC0      | rams[3].way/ram_reg             | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|toplevel                   | mem_3_reg                       | 383 x 32(WRITE_FIRST)  | W | R | 383 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|toplevel                   | mem_2_reg                       | 383 x 32(WRITE_FIRST)  | W | R | 383 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|toplevel                   | storage_reg                     | 32 x 42(NO_CHANGE)     | W |   | 32 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|toplevel                   | storage_2_reg                   | 32 x 42(NO_CHANGE)     | W |   | 32 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|toplevel                   | mem_1_reg                       | 383 x 32(READ_FIRST)   | W |   | 383 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|toplevel                   | mem_reg                         | 383 x 32(READ_FIRST)   | W |   | 383 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+----------------------+----------------------------------------+----------------+----------------------+-----------------+
|Module Name           | RTL Object                             | Inference      | Size (Depth x Width) | Primitives      | 
+----------------------+----------------------------------------+----------------+----------------------+-----------------+
|dcache                | maybe_tlb_plrus.tlb_plru_ram_reg       | Implied        | 64 x 1               | RAM64X1S x 1    | 
|dcache                | maybe_plrus.plru_ram_reg               | Implied        | 64 x 1               | RAM64X1S x 1    | 
|dcache                | dtlb_ptes_reg                          | User Attribute | 64 x 120             | RAM64X1D x 120  | 
|dcache                | dtlb_tags_reg                          | User Attribute | 64 x 94              | RAM64X1D x 94   | 
|dcache                | cache_tags_reg                         | User Attribute | 64 x 92              | RAM64X1D x 184  | 
|execute1_0            | odd_sprs_reg                           | Implied        | 8 x 64               | RAM32M x 11     | 
|execute1_0            | even_sprs_reg                          | Implied        | 8 x 64               | RAM32M x 11     | 
|icache_0              | maybe_plrus.plru_ram_reg               | Implied        | 64 x 1               | RAM64X1S x 1    | 
|execute1_0            | odd_sprs_reg                           | Implied        | 8 x 64               | RAM32M x 11     | 
|execute1_0            | even_sprs_reg                          | Implied        | 8 x 64               | RAM32M x 11     | 
|icache_0              | maybe_plrus.plru_ram_reg               | Implied        | 64 x 1               | RAM64X1S x 1    | 
|\uart0_16550.uart0    | regs/receiver/fifo_rx/rfifo/ram_reg    | Implied        | 16 x 8               | RAM32M x 2      | 
|\uart0_16550.uart0    | regs/transmitter/fifo_tx/tfifo/ram_reg | Implied        | 16 x 8               | RAM32M x 2      | 
|litedram_core__GC0    | storage_reg                            | Implied        | 16 x 23              | RAM32M x 4      | 
|litedram_core__GC0    | storage_1_reg                          | Implied        | 16 x 23              | RAM32M x 4      | 
|litedram_core__GC0    | storage_3_reg                          | Implied        | 16 x 23              | RAM32M x 4      | 
|litedram_core__GC0    | storage_2_reg                          | Implied        | 16 x 23              | RAM32M x 4      | 
|litedram_core__GC0    | storage_4_reg                          | Implied        | 16 x 23              | RAM32M x 4      | 
|litedram_core__GC0    | storage_5_reg                          | Implied        | 16 x 23              | RAM32M x 4      | 
|litedram_core__GC0    | storage_6_reg                          | Implied        | 16 x 23              | RAM32M x 4      | 
|litedram_core__GC0    | storage_7_reg                          | Implied        | 16 x 23              | RAM32M x 4      | 
|store_queue           | memory_reg                             | Implied        | 8 x 73               | RAM32M x 13     | 
|litedram_wrapper__GC0 | cache_tags_reg                         | User Attribute | 64 x 64              | RAM64X1D x 64   | 
|litedram_wrapper__GC0 | maybe_plrus.plru_ram_reg               | Implied        | 64 x 3               | RAM64X1S x 3    | 
|toplevel              | storage_4_reg                          | Implied        | 2 x 12               | RAM32M x 2      | 
|toplevel              | storage_1_reg                          | Implied        | 8 x 11               | RAM32M x 2      | 
|toplevel              | storage_3_reg                          | Implied        | 2 x 12               | RAM32M x 2      | 
+----------------------+----------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance soc0/processors[0].core/dcache_0/rams[0].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processors[0].core/dcache_0/rams[1].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processors[1].core/dcache_0/rams[0].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processors[1].core/dcache_0/rams[1].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance has_liteeth.liteethi_10/mem_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance has_liteeth.liteethi_10/mem_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance has_liteeth.liteethi_10/mem_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance has_liteeth.liteethi_10/mem_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance has_liteeth.liteethi_10/storage_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance has_liteeth.liteethi_10/storage_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance has_liteeth.liteethi_10/mem_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance has_liteeth.liteethi_10/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 417 of /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc:417]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 417 of /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc:417]
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/decode1_0/decode_reg[unit] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/decode1_0/decode_reg[insn_type] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/decode1_0/decode_reg[input_reg_b] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/decode1_0/decode_reg[output_reg_a] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/icache_0/predecoder_0/pred_reg[0][maj_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/icache_0/predecoder_0/pred_reg[0][maj_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/icache_0/predecoder_0/pred_reg[0][row_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/icache_0/predecoder_0/pred_reg[0][row_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/icache_0/rams[0].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/icache_0/rams[1].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/icache_0/rams[0].ic_tags_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/icache_0/rams[0].ic_tags_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/icache_0/rams[1].ic_tags_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/icache_0/rams[1].ic_tags_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/fetch1_0/btc.btc_memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/fetch1_0/btc.btc_memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/fetch1_0/btc.btc_memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/fetch1_0/btc.btc_memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/fetch1_0/itlb_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/fetch1_0/itlb_ptes_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/register_file_0/registers_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/register_file_0/registers_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/register_file_0/registers_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/debug_0/maybe_log.log_array_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/debug_0/maybe_log.log_array_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/debug_0/maybe_log.log_array_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/debug_0/maybe_log.log_array_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/debug_0/maybe_log.log_array_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/debug_0/maybe_log.log_array_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/debug_0/maybe_log.log_array_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/debug_0/maybe_log.log_array_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/debug_0/maybe_log.log_array_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/debug_0/maybe_log.log_array_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/debug_0/maybe_log.log_array_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/debug_0/maybe_log.log_array_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/debug_0/maybe_log.log_array_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[1].corei_4/soc0/processors[1].core/debug_0/maybe_log.log_array_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 417 of /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc:417]
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/decode1_0/decode_reg[unit] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/decode1_0/decode_reg[insn_type] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/decode1_0/decode_reg[input_reg_b] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/decode1_0/decode_reg[output_reg_a] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/icache_0/predecoder_0/pred_reg[0][maj_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/icache_0/predecoder_0/pred_reg[0][maj_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/icache_0/predecoder_0/pred_reg[0][row_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/icache_0/predecoder_0/pred_reg[0][row_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/icache_0/rams[0].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/icache_0/rams[1].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/icache_0/rams[0].ic_tags_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/icache_0/rams[0].ic_tags_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/icache_0/rams[1].ic_tags_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/icache_0/rams[1].ic_tags_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/fetch1_0/btc.btc_memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/fetch1_0/btc.btc_memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/fetch1_0/btc.btc_memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/fetch1_0/btc.btc_memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/fetch1_0/itlb_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/fetch1_0/itlb_ptes_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/register_file_0/registers_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/register_file_0/registers_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/register_file_0/registers_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/debug_0/maybe_log.log_array_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/debug_0/maybe_log.log_array_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/debug_0/maybe_log.log_array_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/debug_0/maybe_log.log_array_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/debug_0/maybe_log.log_array_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/debug_0/maybe_log.log_array_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/debug_0/maybe_log.log_array_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/debug_0/maybe_log.log_array_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/debug_0/maybe_log.log_array_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/debug_0/maybe_log.log_array_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/debug_0/maybe_log.log_array_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/debug_0/maybe_log.log_array_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/debug_0/maybe_log.log_array_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processors[0].corei_1/soc0/processors[0].core/debug_0/maybe_log.log_array_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:23 ; elapsed = 00:01:50 . Memory (MB): peak = 3152.055 ; gain = 1427.984 ; free physical = 643 ; free virtual = 45210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance soc0/processors[0].core/dcache_0/rams[0].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processors[0].core/dcache_0/rams[1].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processors[0].core/decode1_0/decode_reg[unit] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processors[0].core/decode1_0/decode_reg[insn_type] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processors[0].core/decode1_0/decode_reg[input_reg_b] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processors[0].core/decode1_0/decode_reg[output_reg_a] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processors[0].core/icache_0/predecoder_0/pred_reg[0][maj_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processors[0].core/icache_0/predecoder_0/pred_reg[0][maj_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processors[0].core/icache_0/predecoder_0/pred_reg[0][row_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processors[0].core/icache_0/predecoder_0/pred_reg[0][row_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processors[0].core/icache_0/rams[0].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processors[0].core/icache_0/rams[1].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processors[0].core/icache_0/rams[0].ic_tags_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance soc0/processors[0].core/icache_0/rams[0].ic_tags_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:1413]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2553]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2553]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2553]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2553]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2553]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2553]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2553]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2553]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2553]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2553]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2553]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:4210]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:4210]
WARNING: [Synth 8-5396] Clock pin CLKBWRCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2420]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2420]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2289]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:4287]
WARNING: [Synth 8-5396] Clock pin CLKBWRCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:4287]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:2817]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3645]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/nexys-video/liteeth_core.v:3060]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:28 ; elapsed = 00:01:55 . Memory (MB): peak = 3168.930 ; gain = 1444.859 ; free physical = 591 ; free virtual = 45213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:28 ; elapsed = 00:01:55 . Memory (MB): peak = 3168.930 ; gain = 1444.859 ; free physical = 591 ; free virtual = 45213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:32 ; elapsed = 00:01:59 . Memory (MB): peak = 3168.930 ; gain = 1444.859 ; free physical = 571 ; free virtual = 45193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:32 ; elapsed = 00:01:59 . Memory (MB): peak = 3168.930 ; gain = 1444.859 ; free physical = 571 ; free virtual = 45193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:33 ; elapsed = 00:02:00 . Memory (MB): peak = 3168.930 ; gain = 1444.859 ; free physical = 580 ; free virtual = 45201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:33 ; elapsed = 00:02:01 . Memory (MB): peak = 3168.930 ; gain = 1444.859 ; free physical = 580 ; free virtual = 45201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|toplevel    | has_dram.dram/litedram/main_a7ddrphy_rddata_en_tappeddelayline7_reg | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|toplevel    | has_dram.dram/litedram/builder_new_master_rdata_valid8_reg          | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiply_32s_21 | C+A*B               | 23     | 17     | 0      | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiply_32s_21 | PCIN>>17+A*B        | 23     | 18     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_32s_21 | C'+(A*B)'           | 30     | 17     | 48     | -      | 17     | 0    | 0    | 1    | -    | -     | 1    | 0    | 
|multiply_32s_21 | PCIN>>17+(A*B)'     | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_22     | (C+A*B)'            | 24     | 17     | 34     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply_22     | PCIN>>17+(A*B)'     | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_22     | (C+A*B)'            | 24     | 17     | 24     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply_22     | PCIN>>17+(A*B)'     | 24     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_22     | (A*B)'              | 24     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|multiply_22     | PCIN>>17+(A*B)'     | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_22     | (C+A*B)'            | 24     | 17     | 24     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply_22     | PCIN>>17+(A*B)'     | 24     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_22     | (A*B)'              | 30     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|multiply_22     | PCIN>>17+(A*B)'     | 30     | 17     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_22     | (C+A*B)'            | 30     | 17     | 46     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply_22     | PCIN>>17+(A*B)'     | 30     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_22     | A:B+C               | 30     | 18     | 48     | -      | 0      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiply_22     | (A:B+C+CARRYIN)'    | 30     | 18     | 48     | -      | 0      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply_22     | (PCIN+A:B+CARRYIN)' | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|multiply_22     | PCIN+A':B'+CARRYIN  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiply_15     | (C+A*B)'            | 24     | 17     | 34     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply_15     | PCIN>>17+(A*B)'     | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_15     | (C+A*B)'            | 24     | 17     | 24     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply_15     | PCIN>>17+(A*B)'     | 24     | 13     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_15     | (A*B)'              | 24     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|multiply_15     | PCIN>>17+(A*B)'     | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_15     | (C+A*B)'            | 24     | 17     | 24     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply_15     | PCIN>>17+(A*B)'     | 24     | 13     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_15     | (A*B)'              | 16     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|multiply_15     | PCIN>>17+(A*B)'     | 16     | 17     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_15     | (C+A*B)'            | 16     | 17     | 46     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply_15     | PCIN>>17+(A*B)'     | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_15     | A:B+C               | 30     | 18     | 48     | -      | 0      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiply_15     | (A:B+C+CARRYIN)'    | 30     | 18     | 48     | -      | 0      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply_15     | Dynamic             | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply_15     | Dynamic             | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|multiply_32s    | C+A*B               | 23     | 17     | 0      | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiply_32s    | PCIN>>17+A*B        | 23     | 18     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_32s    | C'+(A*B)'           | 30     | 17     | 48     | -      | 17     | 0    | 0    | 1    | -    | -     | 1    | 0    | 
|multiply_32s    | PCIN>>17+(A*B)'     | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_2      | (C+A*B)'            | 24     | 17     | 34     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply_2      | PCIN>>17+(A*B)'     | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_2      | (C+A*B)'            | 24     | 17     | 24     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply_2      | PCIN>>17+(A*B)'     | 24     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_2      | (A*B)'              | 24     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|multiply_2      | PCIN>>17+(A*B)'     | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_2      | (C+A*B)'            | 24     | 17     | 24     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply_2      | PCIN>>17+(A*B)'     | 24     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_2      | (A*B)'              | 30     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|multiply_2      | PCIN>>17+(A*B)'     | 30     | 17     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_2      | (C+A*B)'            | 30     | 17     | 46     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply_2      | PCIN>>17+(A*B)'     | 30     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply_2      | A:B+C               | 30     | 18     | 48     | -      | 0      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiply_2      | (A:B+C+CARRYIN)'    | 30     | 18     | 48     | -      | 0      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply_2      | (PCIN+A:B+CARRYIN)' | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|multiply_2      | PCIN+A':B'+CARRYIN  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiply        | (C+A*B)'            | 24     | 17     | 34     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply        | PCIN>>17+(A*B)'     | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply        | (C+A*B)'            | 24     | 17     | 24     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply        | PCIN>>17+(A*B)'     | 24     | 13     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply        | (A*B)'              | 24     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|multiply        | PCIN>>17+(A*B)'     | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply        | (C+A*B)'            | 24     | 17     | 24     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply        | PCIN>>17+(A*B)'     | 24     | 13     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply        | (A*B)'              | 16     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|multiply        | PCIN>>17+(A*B)'     | 16     | 17     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply        | (C+A*B)'            | 16     | 17     | 46     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply        | PCIN>>17+(A*B)'     | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiply        | A:B+C               | 30     | 18     | 48     | -      | 0      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiply        | (A:B+C+CARRYIN)'    | 30     | 18     | 48     | -      | 0      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|multiply        | Dynamic             | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply        | Dynamic             | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
+----------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BSCANE2    |     1|
|2     |BUFG       |     9|
|3     |CARRY4     |  1514|
|4     |DSP48E1    |    72|
|13    |IDDR       |     5|
|14    |IDELAYCTRL |     1|
|15    |IDELAYE2   |    21|
|17    |ISERDESE2  |    16|
|18    |LUT1       |  1006|
|19    |LUT2       |  3603|
|20    |LUT3       |  8895|
|21    |LUT4       |  4882|
|22    |LUT5       |  7327|
|23    |LUT6       | 21205|
|24    |MUXF7      |  1314|
|25    |MUXF8      |   254|
|26    |ODDR       |     6|
|27    |OSERDESE2  |    46|
|28    |PLLE2_ADV  |     2|
|30    |RAM32M     |    95|
|31    |RAM32X1D   |     7|
|32    |RAM64X1D   |   800|
|33    |RAM64X1S   |     9|
|34    |RAMB18E1   |    12|
|40    |RAMB36E1   |    84|
|56    |SRL16E     |     2|
|57    |STARTUPE2  |     1|
|58    |FDCE       |   431|
|59    |FDPE       |    38|
|60    |FDRE       | 23608|
|61    |FDSE       |   391|
|62    |IBUF       |     9|
|63    |IOBUF      |    21|
|64    |IOBUFDS    |     2|
|65    |OBUF       |    44|
|66    |OBUFDS     |     1|
|67    |OBUFT      |     2|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:33 ; elapsed = 00:02:01 . Memory (MB): peak = 3168.930 ; gain = 1444.859 ; free physical = 584 ; free virtual = 45206
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1297 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:25 ; elapsed = 00:01:54 . Memory (MB): peak = 3172.844 ; gain = 1284.051 ; free physical = 7231 ; free virtual = 51852
Synthesis Optimization Complete : Time (s): cpu = 00:02:33 ; elapsed = 00:02:01 . Memory (MB): peak = 3172.844 ; gain = 1448.773 ; free physical = 7243 ; free virtual = 51851
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3172.844 ; gain = 0.000 ; free physical = 7258 ; free virtual = 51866
INFO: [Netlist 29-17] Analyzing 4236 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 34 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3216.953 ; gain = 0.000 ; free physical = 7273 ; free virtual = 51880
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 935 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 21 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 95 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 7 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 800 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

Synth Design complete | Checksum: 344053b2
INFO: [Common 17-83] Releasing license: Synthesis
675 Infos, 576 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:41 ; elapsed = 00:02:09 . Memory (MB): peak = 3216.988 ; gain = 1618.160 ; free physical = 7273 ; free virtual = 51881
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8827.942; main = 2340.485; forked = 6975.804
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 17590.344; main = 3216.957; forked = 14662.863
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3240.965 ; gain = 0.000 ; free physical = 7266 ; free virtual = 51880
INFO: [Common 17-1381] The checkpoint '/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/microwatt_0.runs/synth_1/toplevel.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 19 17:05:35 2025...
[Wed Nov 19 17:05:55 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:02:54 ; elapsed = 00:02:36 . Memory (MB): peak = 1549.059 ; gain = 0.000 ; free physical = 9565 ; free virtual = 54003
source microwatt_0_run.tcl -notrace
[Wed Nov 19 17:05:55 2025] Launched impl_1...
Run output will be captured here: /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/microwatt_0.runs/impl_1/runme.log
[Wed Nov 19 17:05:55 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log toplevel.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source toplevel.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Nov 19 17:05:56 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source toplevel.tcl -notrace
Command: link_design -top toplevel -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1787.152 ; gain = 0.000 ; free physical = 8764 ; free virtual = 53202
INFO: [Netlist 29-17] Analyzing 4236 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~*.litesdcard/sdcard_*}'. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc:411]
INFO: [Timing 38-2] Deriving generated clocks [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc:411]
Finished Parsing XDC File [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/src/microwatt_0/fpga/nexys-video.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2654.219 ; gain = 0.000 ; free physical = 8078 ; free virtual = 52516
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 935 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 21 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 95 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 7 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 800 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

9 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2654.254 ; gain = 1105.898 ; free physical = 8078 ; free virtual = 52516
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2654.254 ; gain = 0.000 ; free physical = 8069 ; free virtual = 52507

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ed2ea92c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2689.031 ; gain = 34.777 ; free physical = 8045 ; free virtual = 52483

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1ed2ea92c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3033.781 ; gain = 0.000 ; free physical = 7679 ; free virtual = 52117

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1ed2ea92c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3033.781 ; gain = 0.000 ; free physical = 7679 ; free virtual = 52117
Phase 1 Initialization | Checksum: 1ed2ea92c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3033.781 ; gain = 0.000 ; free physical = 7679 ; free virtual = 52117

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1ed2ea92c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3033.781 ; gain = 0.000 ; free physical = 7679 ; free virtual = 52117

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1ed2ea92c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3033.781 ; gain = 0.000 ; free physical = 7679 ; free virtual = 52117
Phase 2 Timer Update And Timing Data Collection | Checksum: 1ed2ea92c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3033.781 ; gain = 0.000 ; free physical = 7679 ; free virtual = 52117

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 155 inverters resulting in an inversion of 1451 pins
INFO: [Opt 31-138] Pushed 5 inverter(s) to 29 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 28353fd7e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3033.781 ; gain = 0.000 ; free physical = 7679 ; free virtual = 52117
Retarget | Checksum: 28353fd7e
INFO: [Opt 31-389] Phase Retarget created 80 cells and removed 384 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2722f18cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.781 ; gain = 0.000 ; free physical = 7679 ; free virtual = 52117
Constant propagation | Checksum: 2722f18cf
INFO: [Opt 31-389] Phase Constant propagation created 61 cells and removed 141 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.781 ; gain = 0.000 ; free physical = 7679 ; free virtual = 52117
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.781 ; gain = 0.000 ; free physical = 7679 ; free virtual = 52117
Phase 5 Sweep | Checksum: 27222560d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.781 ; gain = 0.000 ; free physical = 7679 ; free virtual = 52117
Sweep | Checksum: 27222560d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Sweep, 215 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 27222560d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3065.797 ; gain = 32.016 ; free physical = 7679 ; free virtual = 52117
BUFG optimization | Checksum: 27222560d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 27222560d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3065.797 ; gain = 32.016 ; free physical = 7679 ; free virtual = 52117
Shift Register Optimization | Checksum: 27222560d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 27222560d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3065.797 ; gain = 32.016 ; free physical = 7679 ; free virtual = 52117
Post Processing Netlist | Checksum: 27222560d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ee38f704

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3065.797 ; gain = 32.016 ; free physical = 7679 ; free virtual = 52117

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3065.797 ; gain = 0.000 ; free physical = 7679 ; free virtual = 52117
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ee38f704

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3065.797 ; gain = 32.016 ; free physical = 7679 ; free virtual = 52117
Phase 9 Finalization | Checksum: 1ee38f704

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3065.797 ; gain = 32.016 ; free physical = 7679 ; free virtual = 52117
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              80  |             384  |                                              3  |
|  Constant propagation         |              61  |             141  |                                              1  |
|  Sweep                        |               0  |              10  |                                            215  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ee38f704

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3065.797 ; gain = 32.016 ; free physical = 7679 ; free virtual = 52117

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for STARTUPE2_INST
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 96 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 14 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 26 Total Ports: 192
Ending PowerOpt Patch Enables Task | Checksum: 2041bd604

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7149 ; free virtual = 51587
Ending Power Optimization Task | Checksum: 2041bd604

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3696.523 ; gain = 630.727 ; free physical = 7149 ; free virtual = 51587

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2b0764a22

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7150 ; free virtual = 51588
Ending Final Cleanup Task | Checksum: 2b0764a22

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7150 ; free virtual = 51588

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7150 ; free virtual = 51588
Ending Netlist Obfuscation Task | Checksum: 2b0764a22

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7150 ; free virtual = 51588
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 3696.523 ; gain = 1042.270 ; free physical = 7150 ; free virtual = 51588
INFO: [Vivado 12-24828] Executing command : report_drc -file toplevel_drc_opted.rpt -pb toplevel_drc_opted.pb -rpx toplevel_drc_opted.rpx
Command: report_drc -file toplevel_drc_opted.rpt -pb toplevel_drc_opted.pb -rpx toplevel_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/microwatt_0.runs/impl_1/toplevel_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7145 ; free virtual = 51584
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7145 ; free virtual = 51584
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7141 ; free virtual = 51584
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7141 ; free virtual = 51585
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7139 ; free virtual = 51584
Write Physdb Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7139 ; free virtual = 51585
Write ShapeDB Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7138 ; free virtual = 51583
INFO: [Common 17-1381] The checkpoint '/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/microwatt_0.runs/impl_1/toplevel_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7100 ; free virtual = 51551
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 22a3b2068

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7100 ; free virtual = 51551
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7100 ; free virtual = 51551

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Place 30-1907] has_dram.dram/litedram/IDELAYCTRL_REPLICATED_0 replication was created for has_dram.dram/litedram/IDELAYCTRL IDELAYCTRL
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12489d820

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7102 ; free virtual = 51553

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ff284ca0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7069 ; free virtual = 51521

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ff284ca0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7069 ; free virtual = 51521
Phase 1 Placer Initialization | Checksum: 1ff284ca0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7065 ; free virtual = 51517

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17d79f343

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7078 ; free virtual = 51530

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1cbbd412d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7083 ; free virtual = 51534

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1cbbd412d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7083 ; free virtual = 51534

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1cdefecbd

Time (s): cpu = 00:00:58 ; elapsed = 00:00:21 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7104 ; free virtual = 51555

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 13a9d4604

Time (s): cpu = 00:01:01 ; elapsed = 00:00:22 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7103 ; free virtual = 51554

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 31 LUTNM shape to break, 1573 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 26, two critical 5, total 31, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 673 nets or LUTs. Breaked 31 LUTs, combined 642 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net soc0/processors[0].core/decode2_0/dc2_reg[e][read_data1][63]_0[4]. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7103 ; free virtual = 51554
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7103 ; free virtual = 51554

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           31  |            642  |                   673  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            5  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           36  |            642  |                   674  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 22f30a5e3

Time (s): cpu = 00:01:06 ; elapsed = 00:00:24 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7102 ; free virtual = 51553
Phase 2.5 Global Place Phase2 | Checksum: 239e8dbd0

Time (s): cpu = 00:01:14 ; elapsed = 00:00:27 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7105 ; free virtual = 51557
Phase 2 Global Placement | Checksum: 239e8dbd0

Time (s): cpu = 00:01:14 ; elapsed = 00:00:27 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7105 ; free virtual = 51557

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fe3b44d8

Time (s): cpu = 00:01:17 ; elapsed = 00:00:28 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7110 ; free virtual = 51561

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cad16901

Time (s): cpu = 00:01:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7117 ; free virtual = 51569

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 250932541

Time (s): cpu = 00:01:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7117 ; free virtual = 51568

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20315f311

Time (s): cpu = 00:01:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7117 ; free virtual = 51568

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 21781b313

Time (s): cpu = 00:01:33 ; elapsed = 00:00:34 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7118 ; free virtual = 51569

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1c9b0f98d

Time (s): cpu = 00:01:42 ; elapsed = 00:00:42 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7134 ; free virtual = 51585

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 26497951c

Time (s): cpu = 00:01:44 ; elapsed = 00:00:43 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7134 ; free virtual = 51585

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 218873f6d

Time (s): cpu = 00:01:44 ; elapsed = 00:00:43 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7134 ; free virtual = 51585

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 23f475409

Time (s): cpu = 00:01:56 ; elapsed = 00:00:47 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7125 ; free virtual = 51576
Phase 3 Detail Placement | Checksum: 23f475409

Time (s): cpu = 00:01:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7125 ; free virtual = 51576

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17875efe9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.445 | TNS=-339.440 |
Phase 1 Physical Synthesis Initialization | Checksum: 134f24199

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7116 ; free virtual = 51567
INFO: [Place 46-33] Processed net soc0/processors[1].core/rst_fetch1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net soc0/processors[0].core/rst_fetch1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net has_dram.dram/litedram/FDPE_3_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net soc0/processors[0].core/mmu_0/p_0_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net soc0/processors[1].core/mmu_0/p_0_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 5 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 5, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 20ffaebc1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7116 ; free virtual = 51567
Phase 4.1.1.1 BUFG Insertion | Checksum: 17875efe9

Time (s): cpu = 00:02:08 ; elapsed = 00:00:50 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7116 ; free virtual = 51567

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.373. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 28d13b8fb

Time (s): cpu = 00:02:27 ; elapsed = 00:01:02 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7116 ; free virtual = 51567

Time (s): cpu = 00:02:27 ; elapsed = 00:01:02 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7116 ; free virtual = 51567
Phase 4.1 Post Commit Optimization | Checksum: 28d13b8fb

Time (s): cpu = 00:02:28 ; elapsed = 00:01:02 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7116 ; free virtual = 51567

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 28d13b8fb

Time (s): cpu = 00:02:28 ; elapsed = 00:01:02 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7119 ; free virtual = 51570

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                8x8|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                4x4|                8x8|
|___________|___________________|___________________|
|       West|                4x4|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 28d13b8fb

Time (s): cpu = 00:02:29 ; elapsed = 00:01:02 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7118 ; free virtual = 51569
Phase 4.3 Placer Reporting | Checksum: 28d13b8fb

Time (s): cpu = 00:02:29 ; elapsed = 00:01:02 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7118 ; free virtual = 51569

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7118 ; free virtual = 51569

Time (s): cpu = 00:02:29 ; elapsed = 00:01:02 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7118 ; free virtual = 51569
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2e98264ba

Time (s): cpu = 00:02:29 ; elapsed = 00:01:02 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7118 ; free virtual = 51569
Ending Placer Task | Checksum: 240967aec

Time (s): cpu = 00:02:29 ; elapsed = 00:01:03 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7118 ; free virtual = 51569
97 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:32 ; elapsed = 00:01:03 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7118 ; free virtual = 51569
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file toplevel_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7082 ; free virtual = 51534
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7086 ; free virtual = 51537
INFO: [Vivado 12-24828] Executing command : report_utilization -file toplevel_utilization_placed.rpt -pb toplevel_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7079 ; free virtual = 51546
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7032 ; free virtual = 51558
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7032 ; free virtual = 51558
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7032 ; free virtual = 51558
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7024 ; free virtual = 51556
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7024 ; free virtual = 51556
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7024 ; free virtual = 51556
INFO: [Common 17-1381] The checkpoint '/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/microwatt_0.runs/impl_1/toplevel_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7086 ; free virtual = 51556
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.373 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7074 ; free virtual = 51556
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7012 ; free virtual = 51556
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7012 ; free virtual = 51556
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7012 ; free virtual = 51556
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7004 ; free virtual = 51554
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7004 ; free virtual = 51554
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7004 ; free virtual = 51554
INFO: [Common 17-1381] The checkpoint '/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/microwatt_0.runs/impl_1/toplevel_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bf7b886e ConstDB: 0 ShapeSum: e900071a RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: b696bebb | NumContArr: fefc1c7f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 33ae4d074

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7067 ; free virtual = 51555

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 33ae4d074

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7067 ; free virtual = 51555

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 33ae4d074

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7067 ; free virtual = 51555
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 3339a95d4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3696.523 ; gain = 0.000 ; free physical = 7005 ; free virtual = 51494
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.422  | TNS=0.000  | WHS=-0.297 | THS=-546.291|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 2d1f6b77e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 3703.145 ; gain = 6.621 ; free physical = 6980 ; free virtual = 51469

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000850288 %
  Global Horizontal Routing Utilization  = 0.00181758 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 63281
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 63281
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2f9ad1ef3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6965 ; free virtual = 51453

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2f9ad1ef3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6965 ; free virtual = 51453

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 30bb1fb36

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6961 ; free virtual = 51449
Phase 4 Initial Routing | Checksum: 30bb1fb36

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6961 ; free virtual = 51449

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 20218
 Number of Nodes with overlaps = 4873
 Number of Nodes with overlaps = 1922
 Number of Nodes with overlaps = 857
 Number of Nodes with overlaps = 343
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.030  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1a311f9fb

Time (s): cpu = 00:02:37 ; elapsed = 00:01:23 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6980 ; free virtual = 51460

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.030  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1eee9beb0

Time (s): cpu = 00:02:40 ; elapsed = 00:01:25 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6979 ; free virtual = 51460
Phase 5 Rip-up And Reroute | Checksum: 1eee9beb0

Time (s): cpu = 00:02:40 ; elapsed = 00:01:25 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6979 ; free virtual = 51460

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f401e899

Time (s): cpu = 00:02:42 ; elapsed = 00:01:25 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6979 ; free virtual = 51460
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.117  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 1f401e899

Time (s): cpu = 00:02:42 ; elapsed = 00:01:25 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6979 ; free virtual = 51460

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1f401e899

Time (s): cpu = 00:02:42 ; elapsed = 00:01:25 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6979 ; free virtual = 51460
Phase 6 Delay and Skew Optimization | Checksum: 1f401e899

Time (s): cpu = 00:02:42 ; elapsed = 00:01:25 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6979 ; free virtual = 51460

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.117  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2a3cb518d

Time (s): cpu = 00:02:45 ; elapsed = 00:01:25 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6979 ; free virtual = 51460
Phase 7 Post Hold Fix | Checksum: 2a3cb518d

Time (s): cpu = 00:02:45 ; elapsed = 00:01:25 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6979 ; free virtual = 51460

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.6127 %
  Global Horizontal Routing Utilization  = 13.4581 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2a3cb518d

Time (s): cpu = 00:02:45 ; elapsed = 00:01:26 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6979 ; free virtual = 51460

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2a3cb518d

Time (s): cpu = 00:02:45 ; elapsed = 00:01:26 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6979 ; free virtual = 51460

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 21e764753

Time (s): cpu = 00:02:48 ; elapsed = 00:01:27 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6977 ; free virtual = 51457

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 21e764753

Time (s): cpu = 00:02:48 ; elapsed = 00:01:27 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6977 ; free virtual = 51457

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.117  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 21e764753

Time (s): cpu = 00:02:49 ; elapsed = 00:01:27 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6977 ; free virtual = 51457
Total Elapsed time in route_design: 87.26 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 203a4aa03

Time (s): cpu = 00:02:49 ; elapsed = 00:01:27 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6978 ; free virtual = 51458
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 203a4aa03

Time (s): cpu = 00:02:50 ; elapsed = 00:01:28 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6978 ; free virtual = 51458

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:50 ; elapsed = 00:01:28 . Memory (MB): peak = 3714.230 ; gain = 17.707 ; free physical = 6978 ; free virtual = 51458
INFO: [Vivado 12-24828] Executing command : report_drc -file toplevel_drc_routed.rpt -pb toplevel_drc_routed.pb -rpx toplevel_drc_routed.rpx
Command: report_drc -file toplevel_drc_routed.rpt -pb toplevel_drc_routed.pb -rpx toplevel_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/microwatt_0.runs/impl_1/toplevel_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file toplevel_methodology_drc_routed.rpt -pb toplevel_methodology_drc_routed.pb -rpx toplevel_methodology_drc_routed.rpx
Command: report_methodology -file toplevel_methodology_drc_routed.rpt -pb toplevel_methodology_drc_routed.pb -rpx toplevel_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/microwatt_0.runs/impl_1/toplevel_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_liteeth.liteeth/IDELAYE2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_liteeth.liteeth/IDELAYE2_1 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_liteeth.liteeth/IDELAYE2_2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_liteeth.liteeth/IDELAYE2_3 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_liteeth.liteeth/IDELAYE2_4 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL_REPLICATED_0 has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_dram.dram/litedram/IDELAYE2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL_REPLICATED_0 has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_dram.dram/litedram/IDELAYE2_11 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL_REPLICATED_0 has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_dram.dram/litedram/IDELAYE2_10 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL_REPLICATED_0 has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_dram.dram/litedram/IDELAYE2_1 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL_REPLICATED_0 has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_dram.dram/litedram/IDELAYE2_12 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL_REPLICATED_0 has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_dram.dram/litedram/IDELAYE2_13 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL_REPLICATED_0 has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_dram.dram/litedram/IDELAYE2_14 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL_REPLICATED_0 has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_dram.dram/litedram/IDELAYE2_3 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL_REPLICATED_0 has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_dram.dram/litedram/IDELAYE2_15 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL_REPLICATED_0 has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_dram.dram/litedram/IDELAYE2_2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL_REPLICATED_0 has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_dram.dram/litedram/IDELAYE2_4 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL_REPLICATED_0 has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_dram.dram/litedram/IDELAYE2_5 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL_REPLICATED_0 has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_dram.dram/litedram/IDELAYE2_6 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL_REPLICATED_0 has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_dram.dram/litedram/IDELAYE2_7 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL_REPLICATED_0 has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_dram.dram/litedram/IDELAYE2_8 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL has_dram.dram/litedram/IDELAYCTRL_REPLICATED_0 has a clock period of 5.500 ns (frequency 181.818 Mhz) but IDELAYE2 has_dram.dram/litedram/IDELAYE2_9 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file toplevel_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file toplevel_bus_skew_routed.rpt -pb toplevel_bus_skew_routed.pb -rpx toplevel_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file toplevel_route_status.rpt -pb toplevel_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file toplevel_power_routed.rpt -pb toplevel_power_summary_routed.pb -rpx toplevel_power_routed.rpx
Command: report_power -file toplevel_power_routed.rpt -pb toplevel_power_summary_routed.pb -rpx toplevel_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUPE2_INST
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
142 Infos, 2 Warnings, 23 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3889.922 ; gain = 134.238 ; free physical = 6830 ; free virtual = 51322
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file toplevel_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:49 ; elapsed = 00:00:15 . Memory (MB): peak = 3889.922 ; gain = 175.691 ; free physical = 6830 ; free virtual = 51322
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3889.922 ; gain = 0.000 ; free physical = 6815 ; free virtual = 51319
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3889.922 ; gain = 0.000 ; free physical = 6746 ; free virtual = 51311
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3889.922 ; gain = 0.000 ; free physical = 6746 ; free virtual = 51311
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3889.922 ; gain = 0.000 ; free physical = 6740 ; free virtual = 51318
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3889.922 ; gain = 0.000 ; free physical = 6740 ; free virtual = 51324
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3889.922 ; gain = 0.000 ; free physical = 6740 ; free virtual = 51324
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3889.922 ; gain = 0.000 ; free physical = 6740 ; free virtual = 51324
INFO: [Common 17-1381] The checkpoint '/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/nexys_video-vivado/microwatt_0.runs/impl_1/toplevel_routed.dcp' has been generated.
Command: write_bitstream -force toplevel.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 39120896 bits.
Writing bitstream ./toplevel.bit...
Writing bitstream ./toplevel.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
154 Infos, 2 Warnings, 23 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 4372.332 ; gain = 482.410 ; free physical = 6266 ; free virtual = 50791
INFO: [Common 17-206] Exiting Vivado at Wed Nov 19 17:09:56 2025...
[Wed Nov 19 17:09:56 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:08:08 ; elapsed = 00:04:01 . Memory (MB): peak = 1549.059 ; gain = 0.000 ; free physical = 9405 ; free virtual = 53930
Bitstream generation completed
INFO: [Common 17-206] Exiting Vivado at Wed Nov 19 17:09:56 2025...
