Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Feb  8 00:06:37 2025
| Host         : hakam-MS-7D46 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file BD_wrapper_control_sets_placed.rpt
| Design       : BD_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   522 |
|    Minimum number of control sets                        |   522 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   745 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   522 |
| >= 0 to < 4        |    85 |
| >= 4 to < 6        |    25 |
| >= 6 to < 8        |    54 |
| >= 8 to < 10       |    50 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     2 |
| >= 16              |   293 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1234 |          505 |
| No           | No                    | Yes                    |               7 |            6 |
| No           | Yes                   | No                     |             506 |          231 |
| Yes          | No                    | No                     |            8714 |         2041 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1742 |          549 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal             |                                                                                            Enable Signal                                                                                           |                                                                             Set/Reset Signal                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/coupler_to_prci_ctrl/buffer/nodeIn_d_q/wrap_reg_0                                                                                                               | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              1 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_valid_reg_0                                                                                      | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_csr[0]                                                               |                1 |              1 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/s2_pma_cacheable_reg_2                                                                                       | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              1 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/lrscCount[6]_i_2_n_0                                                                                         | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/lrscCount[5]                                                                      |                1 |              2 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/buffer_1/nodeIn_d_q/E[0]                                                                                                                                        | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              2 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_mstatus_mxr                                                                                            | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              2 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_32                                                                                                    | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_dcsr_cause[1]_i_1_n_0                                                       |                1 |              2 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/mem_ctrl_toint                                                                                               |                                                                                                                                                                         |                1 |              2 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_ext/E[0]                                                                                          |                                                                                                                                                                         |                2 |              2 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_state[1]_i_2_n_0                                                                                         | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1[0] |                1 |              2 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_mcountinhibit0                                                                                         | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              2 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_dcsr_prv[1]_i_1_n_0                                                                                    | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              2 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/lrscCount[6]_i_2_n_0                                                                                         | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3[0] |                1 |              2 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/r_holds_d0                                                                                                 | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              2 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_custom_0[9]_i_1_n_0                                                                                    | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              2 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/system_bus_xbar/r_holds_d0                                                                                                                                      | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              2 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_mstatus_mpp[1]_i_1_n_0                                                                                 | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              2 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/atomics/FSM_onehot_state_reg[2][0]                                                                                                                              | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              2 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_mip_seip0                                                                                              |                                                                                                                                                                         |                2 |              2 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/state[1]_i_2_n_0                                                                                       | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_5[0] |                1 |              2 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/state_reg[1]_0[0]                                                                                      | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/SS[0]           |                1 |              2 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_2/o_data_q/a_first_counter_reg[1]                                                                                         | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_2/o_data_q/a_first_counter_reg[1]_0[0]                                                         |                1 |              2 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_valid_reg_0                                                                                      | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_xcpt_pf_inst_reg_0[0]                                                    |                1 |              2 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_valid_reg_0                                                                                      | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/reg_bp_0_control_action_reg[0]                                               |                1 |              2 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/lrscCount[6]_i_2_n_0                                                                                         | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/lrscCount[6]                                                                      |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/count_reg[1]_0[0]                                                                                   | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/release_state[2]_i_1_n_0                                                                                     |                                                                                                                                                                         |                3 |              3 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/count_reg[1]_1                                                                                      | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/deq_ptr_value[2]_i_1_n_0                                                                              | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_scounteren0                                                                                            |                                                                                                                                                                         |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/do_deq_0                                                                                              | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/ram_ext/maybe_full_reg                                                                              | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/blockProbeAfterGrantCount[2]_i_1_n_0                                                                         | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/fragmenter/dOrig[2]_i_1__4_n_0                                                                                                              |                                                                                                                                                                         |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/coupler_to_plic/fragmenter/_GEN_1                                                                                                                               |                                                                                                                                                                         |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/coupler_to_clint/fragmenter/_GEN_1                                                                                                                              |                                                                                                                                                                         |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_2/o_data_q/do_deq                                                                                                         | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/coupler_to_bootrom/fragmenter/_GEN_1                                                                                                                            |                                                                                                                                                                         |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/bank/buffer/nodeOut_a_q/p_1_in                                                                                                                                       | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/maybe_full_reg_1[0]                                                                                              | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/do_deq                                                                                                           | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/buffer/nodeIn_d_q/wrap_reg_1[0]                                                                                                                     | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/fragmenter_1/dOrig[2]_i_1__3_n_0                                                                                                            |                                                                                                                                                                         |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/bank/buffer/nodeIn_d_q/wrap_reg_1[0]                                                                                                                                 | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeOut_a_q/ram_ext/full_reg_1[0]                                                                                                                        | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_1/o_data_q/probe_todo_reg[0]                                                                                              | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_1/o_data_q/do_deq                                                                                                         | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_2/o_data_q/probe_todo_reg[0]                                                                                              | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_2/o_data_q/E[0]                                                                                                           | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_2/o_data_q/SR[0]                                                                               |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/pbus/buffer/nodeIn_d_q/ram_ext/d_first_counter[2]_i_4_0[0]                                                                                                           | BD_i/core/inst/chiptop/system/pbus/atomics/d_first_counter[2]_i_1__0_n_0                                                                                                |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_3/p_72_in                                                                                                                 | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_3/o_data_q/probe_todo_reg[0]                                                                                              | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_3/o_data_q/do_deq                                                                                                         | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/pbus/coupler_to_bootaddressreg/fragmenter/dOrig[2]_i_1__2_n_0                                                                                                        |                                                                                                                                                                         |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/bank/fragmenter/_GEN_1                                                                                                                                               |                                                                                                                                                                         |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/nextPageRepl0                                                                                          | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN/entering                                                            | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/fpiu/SS[0]                                                                        |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/deq_ptr_value[2]_i_1__0_n_0                                                                           | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/ram_ext/maybe_full_reg_0                                                                            | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/ram_ext/maybe_full_reg_1                                                                            | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/plic_domain/plic/out_back_front_q/full_reg_1[0]                                                                                                                      | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_47                                                                                                    |                                                                                                                                                                         |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_45                                                                                                    |                                                                                                                                                                         |                3 |              3 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_44                                                                                                    | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_44                                                                                                    |                                                                                                                                                                         |                3 |              3 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_43                                                                                                    | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                3 |              3 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_43                                                                                                    |                                                                                                                                                                         |                3 |              3 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_40                                                                                                    | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                3 |              3 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_40                                                                                                    |                                                                                                                                                                         |                3 |              3 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_30                                                                                                    | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                3 |              3 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_46                                                                                                    | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_46                                                                                                    |                                                                                                                                                                         |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_47                                                                                                    | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_42                                                                                                    |                                                                                                                                                                         |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_49                                                                                                    | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_49                                                                                                    |                                                                                                                                                                         |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_mideleg0                                                                                               |                                                                                                                                                                         |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_42                                                                                                    | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_frm                                                                                                    |                                                                                                                                                                         |                3 |              3 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_mcounteren0                                                                                            |                                                                                                                                                                         |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                    | BD_i/core/inst/chiptop/system/pbus/buffer_1/nodeOut_a_q/ram_ext/SR[0]                                                                                                   |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                    | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/b_delay[2]_i_1__0_n_0                                                           |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                    | BD_i/core/inst/chiptop/system/mbus/mbus_xbar/SR[0]                                                                                                                      |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                    | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_b_deq_q/SR[0]                                                                    |                1 |              3 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_45                                                                                                    | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              3 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/buffer/nodeOut_e_q/ram_sink_ext/do_enq                                                                                                              |                                                                                                                                                                         |                1 |              4 |         4.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/atomics/p_1_in5_out                                                                                                                                             | BD_i/core/inst/chiptop/system/cbus/in_xbar/readys_mask_reg[0]_3                                                                                                         |                2 |              4 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/hfma/in_in1[16]_i_1__0_n_0                                                                                   | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/regfile_ext/ex_reg_ctrl_typeTagOut_reg[0]                                         |                4 |              4 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_dcsr_step_i_1_n_0                                                                                      | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                3 |              4 |         1.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/buffer/nodeOut_a_q/ram_ext/E[0]                                                                                                                     | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              4 |         4.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/nodeOut_w_deq_q/E[0]                                                                                       | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              4 |         4.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_misa[12]_i_1_n_0                                                                                       | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              4 |         4.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pstore1_cmd0                                                                                                 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pstore1_mask[3]_i_1_n_0                                                           |                1 |              4 |         4.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/wen_4                                                                                                   | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_4_btb_entry[4]_i_1_n_0                                                  |                2 |              4 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_valid_reg_0                                                                                      | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/SR[0]                                                                        |                3 |              5 |         1.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                    | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/reset0          |                2 |              5 |         2.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/full_reg_10[0]                                                                                     |                                                                                                                                                                         |                3 |              5 |         1.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/full_reg_11[0]                                                                                     |                                                                                                                                                                         |                3 |              5 |         1.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_mcause[31]_i_1_n_0                                                                                     | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                4 |              5 |         1.25 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                    | BD_i/zynq_ultra_ps_e_0/inst/pl_resetn0                                                                                                                                  |                4 |              5 |         1.25 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ra_1[4]_i_3_0[0]                                                                                     |                                                                                                                                                                         |                3 |              5 |         1.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/full_reg_7[0]                                                                                      |                                                                                                                                                                         |                2 |              5 |         2.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/full_reg_8[0]                                                                                      |                                                                                                                                                                         |                2 |              5 |         2.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/wrapped_error_device/buffer/nodeIn_d_q/wrap_1_reg_1[0]                                                                                                          | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                3 |              5 |         1.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_39                                                                                                    |                                                                                                                                                                         |                2 |              5 |         2.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/full_reg_6[0]                                                                                      |                                                                                                                                                                         |                2 |              5 |         2.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/s1_valid_not_nacked                                                                                          | BD_i/core/inst/chiptop/system/tile_prci_domain/buffer/nodeIn_d_q/ram_ext/SR[0]                                                                                          |                1 |              5 |         5.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/full_reg_5[0]                                                                                      |                                                                                                                                                                         |                2 |              5 |         2.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN/mem_reg_valid_reg_0                                                 |                                                                                                                                                                         |                3 |              5 |         1.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_39                                                                                                    | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                5 |              5 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/fpmu/io_in_valid0                                                                                            |                                                                                                                                                                         |                5 |              6 |         1.20 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeIn_d_q/wrap_reg_0[0]                                                                                                                                 | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              6 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeIn_d_q/maybe_full_reg_4[0]                                                                                                                           | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              6 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/_probe_bits_T                                                                                                | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/s2_want_victimize                                                                 |                1 |              6 |         6.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/small_0[5]_i_1_n_0                                                                                         | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              6 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN/cycleNum0                                                             | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/divSqrt_killed                                                                    |                3 |              6 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/coupler_to_prci_ctrl/buffer/nodeOut_a_q/ram_ext/wrap_1_reg_0[0]                                                                                                 | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              6 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/coupler_to_prci_ctrl/buffer/nodeOut_a_q/ram_ext/wrap_1_reg_2[0]                                                                                                 | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              6 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeIn_d_q/ram_ext/FSM_onehot_state_reg[0][0]                                                                                                            | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              6 |         6.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_mie[11]_i_1_n_0                                                                                        |                                                                                                                                                                         |                3 |              6 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_2/mem_0_1/ram_RW_0_r_addr_pipe_00 |                                                                                                                                                                         |                1 |              6 |         6.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_scause[31]_i_1_n_0                                                                                     |                                                                                                                                                                         |                4 |              6 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/count[5]_i_1_n_0                                                                                           | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/_GEN_5                                                                          |                2 |              6 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/_GEN_5                                                                                                     |                                                                                                                                                                         |                5 |              6 |         1.20 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/small_1[5]_i_1_n_0                                                                                         | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              6 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/pbus/buffer/nodeOut_a_q/gennum0                                                                                                                                      | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              6 |         6.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/_btb_io_resp_valid                                                                                     |                                                                                                                                                                         |                5 |              6 |         1.20 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_32[0]                                                                             |                                                                                                                                                                         |                2 |              7 |         3.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ra_1[4]_i_4_0[0]                                                                                     |                                                                                                                                                                         |                3 |              7 |         2.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_31[0]                                                                             |                                                                                                                                                                         |                2 |              7 |         3.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_30[0]                                                                             |                                                                                                                                                                         |                3 |              7 |         2.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN/cycleNum0                                                           | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/divSqrt_killed                                                                    |                3 |              7 |         2.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_3[0]                                                                              |                                                                                                                                                                         |                3 |              7 |         2.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_13[0]                                                                             |                                                                                                                                                                         |                4 |              7 |         1.75 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_4[0]                                                                              |                                                                                                                                                                         |                4 |              7 |         1.75 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_5[0]                                                                              |                                                                                                                                                                         |                3 |              7 |         2.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_6[0]                                                                              |                                                                                                                                                                         |                5 |              7 |         1.40 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/E[0]                                                                                       |                                                                                                                                                                         |                5 |              7 |         1.40 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_7[0]                                                                              |                                                                                                                                                                         |                4 |              7 |         1.75 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_8[0]                                                                              |                                                                                                                                                                         |                4 |              7 |         1.75 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_9[0]                                                                              |                                                                                                                                                                         |                4 |              7 |         1.75 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/ptw/mem_resp_valid                                                                                                  | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/ptw/r_pte_d_i_1_n_0                                                                      |                2 |              7 |         3.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_25[0]                                                                             |                                                                                                                                                                         |                4 |              7 |         1.75 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_28[0]                                                                             |                                                                                                                                                                         |                4 |              7 |         1.75 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_11[0]                                                                             |                                                                                                                                                                         |                4 |              7 |         1.75 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_12[0]                                                                             |                                                                                                                                                                         |                5 |              7 |         1.40 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_10[0]                                                                             |                                                                                                                                                                         |                4 |              7 |         1.75 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/_GEN_6                                                                                                       |                                                                                                                                                                         |                3 |              7 |         2.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_1[0]                                                                              |                                                                                                                                                                         |                3 |              7 |         2.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_19[0]                                                                             |                                                                                                                                                                         |                3 |              7 |         2.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_14[0]                                                                             |                                                                                                                                                                         |                2 |              7 |         3.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_15[0]                                                                             |                                                                                                                                                                         |                5 |              7 |         1.40 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_16[0]                                                                             |                                                                                                                                                                         |                5 |              7 |         1.40 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_17[0]                                                                             |                                                                                                                                                                         |                3 |              7 |         2.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_20[0]                                                                             |                                                                                                                                                                         |                4 |              7 |         1.75 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_29[0]                                                                             |                                                                                                                                                                         |                3 |              7 |         2.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/fpiu/io_in_valid019_out                                                                                      |                                                                                                                                                                         |                5 |              7 |         1.40 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_27[0]                                                                             |                                                                                                                                                                         |                3 |              7 |         2.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_26[0]                                                                             |                                                                                                                                                                         |                4 |              7 |         1.75 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_18[0]                                                                             |                                                                                                                                                                         |                3 |              7 |         2.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_24[0]                                                                             |                                                                                                                                                                         |                5 |              7 |         1.40 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_23[0]                                                                             |                                                                                                                                                                         |                4 |              7 |         1.75 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_22[0]                                                                             |                                                                                                                                                                         |                3 |              7 |         2.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/full_reg_21[0]                                                                             |                                                                                                                                                                         |                5 |              7 |         1.40 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[4]                                                                                                              | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                4 |              8 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/coupler_to_clint/fragmenter/repeater/full_reg_4[7]                                                                                                              |                                                                                                                                                                         |                4 |              8 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[5]                                                                                                              | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                4 |              8 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeOut_a_q/ram_ext/full_reg[0]                                                                                                                          | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                5 |              8 |         1.60 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/coupler_to_clint/fragmenter/repeater/full_reg_4[6]                                                                                                              |                                                                                                                                                                         |                5 |              8 |         1.60 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/coupler_to_clint/fragmenter/repeater/full_reg_4[5]                                                                                                              |                                                                                                                                                                         |                4 |              8 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/coupler_to_clint/fragmenter/repeater/full_reg_4[4]                                                                                                              |                                                                                                                                                                         |                5 |              8 |         1.60 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/coupler_to_clint/fragmenter/repeater/full_reg_4[0]                                                                                                              |                                                                                                                                                                         |                6 |              8 |         1.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/coupler_to_clint/fragmenter/repeater/full_reg_4[1]                                                                                                              |                                                                                                                                                                         |                5 |              8 |         1.60 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/coupler_to_clint/fragmenter/repeater/full_reg_4[3]                                                                                                              |                                                                                                                                                                         |                2 |              8 |         4.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/coupler_to_clint/fragmenter/repeater/full_reg_4[2]                                                                                                              |                                                                                                                                                                         |                3 |              8 |         2.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[3]                                                                                                              | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                3 |              8 |         2.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[2]                                                                                                              | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                3 |              8 |         2.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/reset_waddr_reg[9]_inv_0                                                                                       |                                                                                                                                                                         |                1 |              8 |         8.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/reset_waddr_reg[9]_inv                                                                                         |                                                                                                                                                                         |                1 |              8 |         8.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[1]                                                                                                              | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              8 |         4.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_b_deq_q/ram_ext/do_enq                                                                                      |                                                                                                                                                                         |                1 |              8 |         8.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[0]                                                                                                              | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                1 |              8 |         8.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[6]                                                                                                              | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              8 |         4.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/_GEN_169                                                                                                     |                                                                                                                                                                         |                8 |              8 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[7]                                                                                                              | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                3 |              8 |         2.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeOut_a_q/ram_ext/full_reg[3]                                                                                                                          | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                3 |              8 |         2.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                    | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/sync_0_reg[0]                                                                     |                3 |              8 |         2.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/wbInfo_0_pipeid                                                                                              |                                                                                                                                                                         |                3 |              8 |         2.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeOut_a_q/ram_ext/full_reg[1]                                                                                                                          | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                3 |              8 |         2.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/wrong_path_reg[0]                                                                                   | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                5 |              8 |         1.60 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeOut_a_q/ram_ext/full_reg[4]                                                                                                                          | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |              8 |         4.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeOut_a_q/ram_ext/full_reg[2]                                                                                                                          | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                3 |              8 |         2.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeOut_a_q/ram_ext/full_reg[5]                                                                                                                          | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                3 |              8 |         2.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeOut_a_q/ram_ext/full_reg[6]                                                                                                                          | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                5 |              8 |         1.60 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeOut_a_q/ram_ext/full_reg[7]                                                                                                                          | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                5 |              8 |         1.60 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                    | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/sync_0_reg_0[0]                                                                     |                3 |              8 |         2.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_14/r_req_addr_reg[0]          |                                                                                                                                                                         |                6 |              9 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeOut_a_q/ram_ext/full_reg_2[0]                                                                                                                        |                                                                                                                                                                         |                3 |              9 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/wrapped_error_device/buffer/nodeIn_d_q/E[0]                                                                                                                     | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                3 |              9 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_19/r_req_addr_reg[0]          |                                                                                                                                                                         |                6 |              9 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeOut_a_q/ram_ext/E[0]                                                                                                                                 |                                                                                                                                                                         |                7 |              9 |         1.29 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_medeleg[15]_i_1_n_0                                                                                    |                                                                                                                                                                         |                4 |              9 |         2.25 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/coupler_to_prci_ctrl/buffer/nodeOut_a_q/ram_ext/wrap_1_reg[0]                                                                                                   |                                                                                                                                                                         |                4 |              9 |         2.25 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/buffer/nodeIn_d_q/ram_ext/maybe_full_reg_0[0]                                                                                                       | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                4 |              9 |         2.25 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/buffer/nodeIn_d_q/ram_ext/maybe_full_reg_1[0]                                                                                                       | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                5 |              9 |         1.80 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ra_2                                                                                                 |                                                                                                                                                                         |                2 |              9 |         4.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                    | BD_i/core/inst/chiptop/system/cbus/in_xbar/beatsLeft[8]_i_1__0_n_0                                                                                                      |                3 |              9 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeIn_d_q/ram_ext/maybe_full_reg[0]                                                                                                                     | BD_i/core/inst/chiptop/system/cbus/buffer/nodeIn_d_q/ram_ext/sync_0_reg[0]                                                                                              |                2 |              9 |         4.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                    | BD_i/core/inst/chiptop/system/cbus/in_xbar/SR[0]                                                                                                                        |                3 |              9 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/wrapped_error_device/error/a_q/E[0]                                                                                                                             | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                3 |              9 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/valid_2_reg_1                                                                                           |                                                                                                                                                                         |                3 |              9 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/resetting                                                                                                    | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                3 |              9 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/valid_2_reg_0                                                                                           |                                                                                                                                                                         |                3 |              9 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/atomics/p_1_in5_out                                                                                                                                             |                                                                                                                                                                         |                7 |              9 |         1.29 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/reset_waddr_reg[9]_inv_0[0]                                                                            | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                2 |             10 |         5.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/wrapped_error_device/buffer/nodeOut_a_q/wrap_1_reg_1[0]                                                                                                         |                                                                                                                                                                         |                1 |             10 |        10.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                    | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/SR[0]           |                2 |             10 |         5.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/s1_probe_reg_0                                                                                               |                                                                                                                                                                         |               10 |             10 |         1.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/bank/buffer/nodeOut_a_q/p_1_in                                                                                                                                       |                                                                                                                                                                         |                4 |             10 |         2.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_2/o_data_q/a_first_counter_reg[2][0]                                                                                      |                                                                                                                                                                         |               10 |             11 |         1.10 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN/fractB_Z0                                                             |                                                                                                                                                                         |                7 |             11 |         1.57 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_3/o_data_q/E[0]                                                                                                           |                                                                                                                                                                         |                8 |             11 |         1.38 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/E[0]                                                                                                             |                                                                                                                                                                         |                9 |             11 |         1.22 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_1/o_data_q/E[0]                                                                                                           |                                                                                                                                                                         |               10 |             11 |         1.10 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/bank/buffer/nodeOut_a_q/ram_RW_0_r_addr_pipe_00                                                                                                                      |                                                                                                                                                                         |                5 |             13 |         2.60 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN/entering                                                            |                                                                                                                                                                         |               10 |             13 |         1.30 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/s2_pma_cacheable_reg_0[0]                                                                                    |                                                                                                                                                                         |                5 |             13 |         2.60 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/ex_reg_valid                                                                                                 |                                                                                                                                                                         |                8 |             14 |         1.75 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/valid_4_reg_0[0]                                                                                    |                                                                                                                                                                         |                6 |             14 |         2.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/hfma/in_in1[16]_i_1__0_n_0                                                                                   | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/hfma/in_in3[15]_i_1__0_n_0                                                        |                6 |             16 |         2.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_0_13_i_1__16_n_0                                                                                  |                                                                                                                                                                         |                1 |             16 |        16.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/release_state_reg[0]_2[0]                                                                                    |                                                                                                                                                                         |                5 |             16 |         3.20 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeOut_a_q/ram_ext/do_enq_1                                                                                                                             |                                                                                                                                                                         |                1 |             16 |        16.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/repl_way_v0_prng/repl_way_v0_prng_io_increment                                                      | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                6 |             16 |         2.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/buffer/nodeIn_d_q/ram_ext/_GEN_51                                                                                                                   | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                3 |             16 |         5.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/hfma/in_in1[16]_i_1__0_n_0                                                                                   | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/hfma/in_in2                                                                       |                5 |             17 |         3.40 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/pages_00                                                                                               |                                                                                                                                                                         |               11 |             18 |         1.64 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/wrapped_error_device/buffer/nodeIn_d_q/E[0]                                                                                                                     |                                                                                                                                                                         |                2 |             18 |         9.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/pages_50                                                                                               |                                                                                                                                                                         |               10 |             18 |         1.80 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_7_tag_vpn[19]_i_1_n_0                                                                 |                                                                                                                                                                         |                3 |             18 |         6.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/pages_40                                                                                               |                                                                                                                                                                         |                9 |             18 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_0_tag_vpn[19]_i_1_n_0                                                               |                                                                                                                                                                         |                3 |             18 |         6.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/pages_30                                                                                               |                                                                                                                                                                         |                8 |             18 |         2.25 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/pages_20                                                                                               |                                                                                                                                                                         |               12 |             18 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/pages_10                                                                                               |                                                                                                                                                                         |               10 |             18 |         1.80 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_6_tag_vpn[19]_i_1_n_0                                                                 |                                                                                                                                                                         |                4 |             18 |         4.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_4_tag_vpn[19]_i_1_n_0                                                               |                                                                                                                                                                         |                3 |             18 |         6.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_0_tag_vpn[19]_i_1_n_0                                                                 |                                                                                                                                                                         |                4 |             18 |         4.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_1_tag_vpn[19]_i_1_n_0                                                                 |                                                                                                                                                                         |                3 |             18 |         6.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_7_tag_vpn[19]_i_1_n_0                                                               |                                                                                                                                                                         |                5 |             18 |         3.60 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/coupler_to_prci_ctrl/buffer/nodeOut_a_q/ram_ext/wrap_1_reg_3[0]                                                                                                 |                                                                                                                                                                         |                5 |             18 |         3.60 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_6_tag_vpn[19]_i_1_n_0                                                               |                                                                                                                                                                         |                4 |             18 |         4.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/pbus/coupler_to_bootaddressreg/fragmenter/repeater/_GEN                                                                                                              |                                                                                                                                                                         |                4 |             18 |         4.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_2_tag_vpn[19]_i_1_n_0                                                                 |                                                                                                                                                                         |                6 |             18 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_5_tag_vpn[19]_i_1_n_0                                                               |                                                                                                                                                                         |                3 |             18 |         6.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_3_tag_vpn[19]_i_1_n_0                                                                 |                                                                                                                                                                         |                5 |             18 |         3.60 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_3_tag_vpn[19]_i_1_n_0                                                               |                                                                                                                                                                         |                2 |             18 |         9.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/buffer/nodeOut_c_q/_io_cpu_perf_release_T                                                                                                           | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                6 |             18 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_4_tag_vpn[19]_i_1_n_0                                                                 |                                                                                                                                                                         |                4 |             18 |         4.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_2_tag_vpn[19]_i_1_n_0                                                               |                                                                                                                                                                         |                4 |             18 |         4.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_5_tag_vpn[19]_i_1_n_0                                                                 |                                                                                                                                                                         |                4 |             18 |         4.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_1_tag_vpn[19]_i_1_n_0                                                               |                                                                                                                                                                         |                4 |             18 |         4.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN/entering_3                                                          |                                                                                                                                                                         |               12 |             19 |         1.58 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeOut_a_q/ram_ext/full_reg_4[0]                                                                                                                        |                                                                                                                                                                         |               11 |             19 |         1.73 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/hfma/in_in1[16]_i_1__0_n_0                                                                                   |                                                                                                                                                                         |                8 |             19 |         2.38 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/_GEN_37                                                                                                    |                                                                                                                                                                         |               17 |             20 |         1.18 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/s1_valid_not_nacked                                                                                          |                                                                                                                                                                         |               15 |             20 |         1.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_2/s2_replay_REG_reg               |                                                                                                                                                                         |               18 |             21 |         1.17 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeOut_a_q/ram_ext/full_reg_3[0]                                                                                                                        |                                                                                                                                                                         |               11 |             22 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/_GEN_18                                                                                                |                                                                                                                                                                         |                7 |             22 |         3.14 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/io_in_valid013_out                                                                                  |                                                                                                                                                                         |               11 |             22 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/bank/buffer/nodeOut_a_q/E[0]                                                                                                                                         |                                                                                                                                                                         |                6 |             23 |         3.83 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_ctrl_wxd_i_1_0                                                                                       |                                                                                                                                                                         |               13 |             24 |         1.85 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/repl_way_v0_prng/p_0_in1_out                                                                        |                                                                                                                                                                         |                3 |             24 |         8.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/repl_way_v0_prng/p_0_in1_out__5                                                                     |                                                                                                                                                                         |                3 |             24 |         8.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/repl_way_v0_prng/p_0_in1_out__6                                                                     |                                                                                                                                                                         |                3 |             24 |         8.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/repl_way_v0_prng/state_0_reg_0                                                                      |                                                                                                                                                                         |                3 |             24 |         8.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/repl_way_v0_prng/state_1_reg_3                                                                      |                                                                                                                                                                         |                3 |             24 |         8.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/repl_way_v0_prng/state_1_reg_2                                                                      |                                                                                                                                                                         |                3 |             24 |         8.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/repl_way_v0_prng/state_1_reg_1                                                                      |                                                                                                                                                                         |                3 |             24 |         8.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/repl_way_v0_prng/state_1_reg_0                                                                      |                                                                                                                                                                         |                3 |             24 |         8.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN/fractB_Z0                                                           |                                                                                                                                                                         |               10 |             24 |         2.40 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_2/o_data_q/a_first_counter_reg[1]                                                                                         |                                                                                                                                                                         |                4 |             25 |         6.25 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_2/ram_reg_0_63_0_6_i_1__13_n_0             |                                                                                                                                                                         |                4 |             26 |         6.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN/E[0]                                                                |                                                                                                                                                                         |                9 |             26 |         2.89 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_3/ram_reg_0_63_0_6_i_1__12_n_0             |                                                                                                                                                                         |                4 |             26 |         6.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/large_1[25]_i_1_n_0                                                                                        | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |               14 |             26 |         1.86 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/lrscAddr[25]_i_1_n_0                                                                                         |                                                                                                                                                                         |                5 |             26 |         5.20 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_0/ram_reg_0_63_0_6_i_14_n_0                |                                                                                                                                                                         |                4 |             26 |         6.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_4/ram_reg_0_63_0_6_i_1__11_n_0             |                                                                                                                                                                         |                4 |             26 |         6.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_5/ram_reg_0_63_0_6_i_1__10_n_0             |                                                                                                                                                                         |                4 |             26 |         6.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_6/ram_reg_0_63_0_6_i_1__9_n_0              |                                                                                                                                                                         |                4 |             26 |         6.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/probe_bits_address[31]_i_1_n_0                                                                               |                                                                                                                                                                         |               18 |             26 |         1.44 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_1/ram_reg_0_63_0_6_i_1__14_n_0             |                                                                                                                                                                         |                4 |             26 |         6.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/refill_paddr[31]_i_1_n_0                                                                            |                                                                                                                                                                         |               18 |             26 |         1.44 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/large_0[25]_i_1_n_0                                                                                        | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |               15 |             26 |         1.73 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/rockettile_dcache_tag_array/rockettile_dcache_tag_array_ext/mem_0_7/ram_reg_0_63_0_6_i_1__8_n_0              |                                                                                                                                                                         |                4 |             26 |         6.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_4_data_0[41]_i_1_n_0                                                                |                                                                                                                                                                         |               22 |             27 |         1.23 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_3_data_2[41]_i_1_n_0                                                                |                                                                                                                                                                         |               21 |             27 |         1.29 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_3_data_1[41]_i_1_n_0                                                                |                                                                                                                                                                         |               20 |             27 |         1.35 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_3_data_0[41]_i_1_n_0                                                                |                                                                                                                                                                         |               18 |             27 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_2_data_3[41]_i_1_n_0                                                                |                                                                                                                                                                         |               23 |             27 |         1.17 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_2_data_2[41]_i_1_n_0                                                                |                                                                                                                                                                         |               22 |             27 |         1.23 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_2_data_1[41]_i_1_n_0                                                                |                                                                                                                                                                         |               22 |             27 |         1.23 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_2_data_0[41]_i_1_n_0                                                                |                                                                                                                                                                         |               23 |             27 |         1.17 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_1_data_3[41]_i_1_n_0                                                                |                                                                                                                                                                         |               17 |             27 |         1.59 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_1_data_2[41]_i_1_n_0                                                                |                                                                                                                                                                         |               19 |             27 |         1.42 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_1_data_1[41]_i_1_n_0                                                                |                                                                                                                                                                         |               19 |             27 |         1.42 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_1_data_0[41]_i_1_n_0                                                                |                                                                                                                                                                         |               17 |             27 |         1.59 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_0_data_3[41]_i_1_n_0                                                                |                                                                                                                                                                         |               23 |             27 |         1.17 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_0_data_2[41]_i_1_n_0                                                                |                                                                                                                                                                         |               23 |             27 |         1.17 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_0_data_1[41]_i_1_n_0                                                                |                                                                                                                                                                         |               22 |             27 |         1.23 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_0_data_0[41]_i_1_n_0                                                                |                                                                                                                                                                         |               21 |             27 |         1.29 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_5_data_3[41]_i_1_n_0                                                                |                                                                                                                                                                         |               21 |             27 |         1.29 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_7_data_2[41]_i_1_n_0                                                                |                                                                                                                                                                         |               19 |             27 |         1.42 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_7_data_1[41]_i_1_n_0                                                                |                                                                                                                                                                         |               20 |             27 |         1.35 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_7_data_0[41]_i_1_n_0                                                                |                                                                                                                                                                         |               19 |             27 |         1.42 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_6_data_3[41]_i_1_n_0                                                                |                                                                                                                                                                         |               22 |             27 |         1.23 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_6_data_2[41]_i_1_n_0                                                                |                                                                                                                                                                         |               22 |             27 |         1.23 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_6_data_1[41]_i_1_n_0                                                                |                                                                                                                                                                         |               22 |             27 |         1.23 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_7_data_3[41]_i_1_n_0                                                                |                                                                                                                                                                         |               19 |             27 |         1.42 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_6_data_0[41]_i_1_n_0                                                                |                                                                                                                                                                         |               22 |             27 |         1.23 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_5_data_2[41]_i_1_n_0                                                                |                                                                                                                                                                         |               21 |             27 |         1.29 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_5_data_1[41]_i_1_n_0                                                                |                                                                                                                                                                         |               22 |             27 |         1.23 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_5_data_0[41]_i_1_n_0                                                                |                                                                                                                                                                         |               22 |             27 |         1.23 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_4_data_3[41]_i_1_n_0                                                                |                                                                                                                                                                         |               19 |             27 |         1.42 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_4_data_2[41]_i_1_n_0                                                                |                                                                                                                                                                         |               19 |             27 |         1.42 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_4_data_1[41]_i_1_n_0                                                                |                                                                                                                                                                         |               20 |             27 |         1.35 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/sectored_entries_0_3_data_3[41]_i_1_n_0                                                                |                                                                                                                                                                         |               21 |             27 |         1.29 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/isValid[27]_i_2_n_0                                                                                    | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_4[0] |               14 |             28 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb__34                                                                                                      |                                                                                                                                                                         |               18 |             28 |         1.56 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/_GEN_104                                                                                               |                                                                                                                                                                         |               16 |             28 |         1.75 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/hfma/fma/valid_stage0_pipe_v                                                                                 |                                                                                                                                                                         |               10 |             29 |         2.90 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_pmp_3_addr0                                                                                            |                                                                                                                                                                         |               13 |             30 |         2.31 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_pmp_2_addr0                                                                                            |                                                                                                                                                                         |               11 |             30 |         2.73 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_pmp_6_addr0                                                                                            |                                                                                                                                                                         |               12 |             30 |         2.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_pmp_1_addr0                                                                                            |                                                                                                                                                                         |               14 |             30 |         2.14 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_pmp_7_addr0                                                                                            |                                                                                                                                                                         |               14 |             30 |         2.14 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_pmp_4_addr0                                                                                            |                                                                                                                                                                         |               13 |             30 |         2.31 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_pmp_5_addr0                                                                                            |                                                                                                                                                                         |               12 |             30 |         2.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_pmp_0_addr0                                                                                            |                                                                                                                                                                         |               12 |             30 |         2.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/mem_reg_valid_reg_0[0]                                                                                  |                                                                                                                                                                         |               11 |             30 |         2.73 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/mem_reg_valid_reg[0]                                                                                    |                                                                                                                                                                         |               10 |             30 |         3.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_1/o_data_q/E[0]                                                                                                           | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |               10 |             31 |         3.10 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_dpc[31]_i_1_n_0                                                                                        |                                                                                                                                                                         |               25 |             31 |         1.24 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_mepc[31]_i_1_n_0                                                                                       |                                                                                                                                                                         |               25 |             31 |         1.24 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_stvec[31]_i_1_n_0                                                                                      |                                                                                                                                                                         |               27 |             31 |         1.15 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_3/o_data_q/E[0]                                                                                                           | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |               11 |             31 |         2.82 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_mtvec0                                                                                                 | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |               20 |             31 |         1.55 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_2/o_data_q/a_first_counter_reg[2][0]                                                                                      | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |               12 |             31 |         2.58 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_sepc[31]_i_1_n_0                                                                                       |                                                                                                                                                                         |               18 |             31 |         1.72 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/E[0]                                                                                                       | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |                8 |             31 |         3.88 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/ex_reg_valid_reg_0                                                                                      |                                                                                                                                                                         |               18 |             31 |         1.72 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/pos_reg[0]_4[0]                                                                                     |                                                                                                                                                                         |                4 |             31 |         7.75 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/pos_reg[0]_3[0]                                                                                     |                                                                                                                                                                         |               14 |             31 |         2.21 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/pos_reg[0]_2[0]                                                                                     |                                                                                                                                                                         |               14 |             31 |         2.21 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/pos_reg[0]_1[0]                                                                                     |                                                                                                                                                                         |               14 |             31 |         2.21 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/pos_reg[0]_0[0]                                                                                     |                                                                                                                                                                         |               14 |             31 |         2.21 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/pos_reg[0][0]                                                                                       |                                                                                                                                                                         |                4 |             31 |         7.75 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/E[0]                                                                                                             | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |               13 |             31 |         2.38 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/io_in_valid013_out                                                                                  | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/in_in3[31]_i_1_n_0                                                           |               19 |             32 |         1.68 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_bp_0_address0                                                                                          |                                                                                                                                                                         |               15 |             32 |         2.13 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_mscratch0                                                                                              |                                                                                                                                                                         |               29 |             32 |         1.10 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/mem_reg_rs2[31]_i_1_n_0                                                                                        |                                                                                                                                                                         |               11 |             32 |         2.91 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_mtval[31]_i_1_n_0                                                                                      |                                                                                                                                                                         |               27 |             32 |         1.19 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_sscratch0                                                                                              |                                                                                                                                                                         |               30 |             32 |         1.07 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_dscratch00                                                                                             |                                                                                                                                                                         |               28 |             32 |         1.14 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/reg_stval[31]_i_1_n_0                                                                                      |                                                                                                                                                                         |               31 |             32 |         1.03 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/large_1[57]_i_1_n_0                                                                                        | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |               20 |             32 |         1.60 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/csr/large_0[57]_i_1_n_0                                                                                        | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |               16 |             32 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_tag_array/rockettile_icache_tag_array_ext/mem_0_2/s2_replay_REG_reg               | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |               22 |             32 |         1.45 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_0_data_0[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               20 |             33 |         1.65 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_5_data_1[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               24 |             33 |         1.38 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_5_data_2[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               23 |             33 |         1.43 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_1_data_0[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               18 |             33 |         1.83 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_5_data_3[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               24 |             33 |         1.38 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_0_data_3[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               21 |             33 |         1.57 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_0_data_2[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               21 |             33 |         1.57 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_0_data_1[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               21 |             33 |         1.57 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_5_data_0[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               25 |             33 |         1.32 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/divisor[32]_i_1_n_0                                                                                        |                                                                                                                                                                         |                5 |             33 |         6.60 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_6_data_0[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               23 |             33 |         1.43 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_7_data_3[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               22 |             33 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_7_data_2[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               21 |             33 |         1.57 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_7_data_1[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               20 |             33 |         1.65 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_7_data_0[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               19 |             33 |         1.74 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_6_data_3[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               24 |             33 |         1.38 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_6_data_2[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               23 |             33 |         1.43 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_6_data_1[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               24 |             33 |         1.38 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_3_data_3[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               21 |             33 |         1.57 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_1_data_3[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               19 |             33 |         1.74 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_2_data_0[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               21 |             33 |         1.57 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_2_data_1[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               21 |             33 |         1.57 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_2_data_2[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               22 |             33 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_2_data_3[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               22 |             33 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/io_in_valid013_out                                                                                  | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/in_in2                                                                       |               13 |             33 |         2.54 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_3_data_0[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               23 |             33 |         1.43 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_3_data_1[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               21 |             33 |         1.57 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_3_data_2[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               22 |             33 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_1_data_2[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               19 |             33 |         1.74 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_4_data_0[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               20 |             33 |         1.65 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/fpmu/io_in_valid0                                                                                            | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/regfile_ext/ex_reg_ctrl_typeTagIn_reg[0]                                          |               13 |             33 |         2.54 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/fpmu/io_in_valid0                                                                                            | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/regfile_ext/ex_reg_ctrl_typeTagIn_reg[0]_2                                        |               10 |             33 |         3.30 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_4_data_1[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               22 |             33 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/fpiu/io_in_valid019_out                                                                                      | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/regfile_ext/ex_reg_ctrl_typeTagIn_reg[0]_0                                        |                8 |             33 |         4.12 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/fpiu/io_in_valid019_out                                                                                      | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/regfile_ext/ex_reg_ctrl_typeTagIn_reg[0]_3                                        |               10 |             33 |         3.30 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_1_data_1[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               19 |             33 |         1.74 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_4_data_2[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               24 |             33 |         1.38 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_sectored_entries_0_4_data_3[41]_i_1_n_0                                                                  |                                                                                                                                                                         |               23 |             33 |         1.43 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_18[12]_i_1_n_0                                                                                    |                                                                                                                                                                         |               19 |             34 |         1.79 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_0[12]_i_1_n_0                                                                                     |                                                                                                                                                                         |               15 |             34 |         2.27 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_7[12]_i_1_n_0                                                                                     |                                                                                                                                                                         |               17 |             34 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_8[12]_i_1_n_0                                                                                     |                                                                                                                                                                         |               16 |             34 |         2.12 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_9[12]_i_1_n_0                                                                                     |                                                                                                                                                                         |               16 |             34 |         2.12 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_16[12]_i_1_n_0                                                                                    |                                                                                                                                                                         |               16 |             34 |         2.12 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_15[12]_i_1_n_0                                                                                    |                                                                                                                                                                         |               17 |             34 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_6[12]_i_1_n_0                                                                                     |                                                                                                                                                                         |               15 |             34 |         2.27 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_5[12]_i_1_n_0                                                                                     |                                                                                                                                                                         |               15 |             34 |         2.27 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/p_0_in                                                                                                 |                                                                                                                                                                         |               15 |             34 |         2.27 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_4[12]_i_1_n_0                                                                                     |                                                                                                                                                                         |               18 |             34 |         1.89 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_14[12]_i_1_n_0                                                                                    |                                                                                                                                                                         |               16 |             34 |         2.12 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_13[12]_i_1_n_0                                                                                    |                                                                                                                                                                         |               17 |             34 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_12[12]_i_1_n_0                                                                                    |                                                                                                                                                                         |               17 |             34 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_11[12]_i_1_n_0                                                                                    |                                                                                                                                                                         |               17 |             34 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_10[12]_i_1_n_0                                                                                    |                                                                                                                                                                         |               17 |             34 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_3[12]_i_1_n_0                                                                                     |                                                                                                                                                                         |               17 |             34 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_24[12]_i_1_n_0                                                                                    |                                                                                                                                                                         |               18 |             34 |         1.89 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_17[12]_i_1_n_0                                                                                    |                                                                                                                                                                         |               19 |             34 |         1.79 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_19[12]_i_1_n_0                                                                                    |                                                                                                                                                                         |               17 |             34 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_26[12]_i_1_n_0                                                                                    |                                                                                                                                                                         |               13 |             34 |         2.62 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_27[12]_i_1_n_0                                                                                    |                                                                                                                                                                         |               15 |             34 |         2.27 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_2[12]_i_1_n_0                                                                                     |                                                                                                                                                                         |               15 |             34 |         2.27 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_20[12]_i_1_n_0                                                                                    |                                                                                                                                                                         |               19 |             34 |         1.79 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_21[12]_i_1_n_0                                                                                    |                                                                                                                                                                         |               19 |             34 |         1.79 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_22[12]_i_1_n_0                                                                                    |                                                                                                                                                                         |               18 |             34 |         1.89 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_23[12]_i_1_n_0                                                                                    |                                                                                                                                                                         |               17 |             34 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/btb/idxs_25[12]_i_1_n_0                                                                                    |                                                                                                                                                                         |               13 |             34 |         2.62 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/ifpu/in_pipe_v                                                                                               |                                                                                                                                                                         |               15 |             35 |         2.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                    | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_2    |               19 |             37 |         1.95 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/_GEN_22                                                                                                |                                                                                                                                                                         |               23 |             37 |         1.61 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/fpmu/in_pipe_v                                                                                               |                                                                                                                                                                         |               21 |             37 |         1.76 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/_GEN_19                                                                                                |                                                                                                                                                                         |               24 |             37 |         1.54 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/ptw/waddr_reg[0]_0[0]                                                                                               |                                                                                                                                                                         |               25 |             37 |         1.48 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/ptw/waddr_reg[0][0]                                                                                                 |                                                                                                                                                                         |               23 |             37 |         1.61 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                    | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_6    |               19 |             37 |         1.95 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/s2_req_tag_reg[1]_1[0]                                                                                       |                                                                                                                                                                         |               20 |             38 |         1.90 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/valid_1_reg[0]                                                                                      |                                                                                                                                                                         |               12 |             38 |         3.17 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/ifpu/io_in_valid011_out                                                                                      |                                                                                                                                                                         |               13 |             38 |         2.92 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/hfma/valid                                                                                                   |                                                                                                                                                                         |               16 |             40 |         2.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/buffer/nodeIn_b_q/ram_ext/do_enq                                                                                                                    |                                                                                                                                                                         |                3 |             40 |        13.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/s2_req_size                                                                                                  |                                                                                                                                                                         |               18 |             42 |         2.33 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/_GEN_66                                                                                                      |                                                                                                                                                                         |               20 |             43 |         2.15 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/_GEN_63                                                                                                      |                                                                                                                                                                         |               20 |             43 |         2.15 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/_GEN_57                                                                                                      |                                                                                                                                                                         |               23 |             43 |         1.87 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/ptw/resp_valid_0_reg_1[0]                                                                                           |                                                                                                                                                                         |               23 |             43 |         1.87 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq                                                                                     |                                                                                                                                                                         |               10 |             44 |         4.40 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/E[0]                                                                                              |                                                                                                                                                                         |               18 |             45 |         2.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/fma/valid_stage0_pipe_v                                                                                 |                                                                                                                                                                         |               20 |             45 |         2.25 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/ptw/resp_valid_1_reg_1[0]                                                                                           |                                                                                                                                                                         |               22 |             46 |         2.09 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeOut_a_q/ram_ext/do_enq_0                                                                                                                             |                                                                                                                                                                         |                3 |             48 |        16.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/ptw/E[0]                                                                                                            |                                                                                                                                                                         |               20 |             48 |         2.40 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/ptw/tags_70                                                                                                         |                                                                                                                                                                         |               18 |             50 |         2.78 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/ptw/tags_6[31]_i_1_n_0                                                                                              |                                                                                                                                                                         |               21 |             50 |         2.38 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/ptw/tags_5[31]_i_1_n_0                                                                                              |                                                                                                                                                                         |               18 |             50 |         2.78 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/ptw/tags_4[31]_i_1_n_0                                                                                              |                                                                                                                                                                         |               17 |             50 |         2.94 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/ptw/tags_3[31]_i_1_n_0                                                                                              |                                                                                                                                                                         |               21 |             50 |         2.38 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/ptw/tags_2[31]_i_1_n_0                                                                                              |                                                                                                                                                                         |               20 |             50 |         2.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/ptw/tags_1[31]_i_1_n_0                                                                                              |                                                                                                                                                                         |               20 |             50 |         2.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/ptw/tags_0[31]_i_1_n_0                                                                                              |                                                                                                                                                                         |               19 |             50 |         2.63 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN/_GEN_2                                                              |                                                                                                                                                                         |               22 |             52 |         2.36 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/advance_pstore1                                                                                              |                                                                                                                                                                         |               36 |             54 |         1.50 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/Queue1_BundleMap_5/do_enq_0                                                                                       |                                                                                                                                                                         |                4 |             56 |        14.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/Queue1_BundleMap_2/do_enq                                                                                         |                                                                                                                                                                         |                4 |             56 |        14.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/pstore1_cmd0                                                                                                 |                                                                                                                                                                         |               21 |             56 |         2.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/rockettile_dcache_tag_array_s1_meta_en                                                                       |                                                                                                                                                                         |               36 |             58 |         1.61 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/valid_0_reg_0[0]                                                                                        |                                                                                                                                                                         |               30 |             63 |         2.10 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/bank/ram/REG                                                                                                                                                         |                                                                                                                                                                         |               13 |             64 |         4.92 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/s2_data_r[31]_i_1_n_0                                                                                        |                                                                                                                                                                         |               44 |             64 |         1.45 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeIn_d_q/ram_ext/wrap_1_reg[0]                                                                                                                         |                                                                                                                                                                         |               24 |             66 |         2.75 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/pbus/buffer/nodeIn_d_q/ram_ext/E[0]                                                                                                                                  |                                                                                                                                                                         |               25 |             66 |         2.64 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/remainder[65]_i_1_n_0                                                                                      |                                                                                                                                                                         |               19 |             66 |         3.47 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/nodeOut_w_deq_q/E[0]                                                                                               |                                                                                                                                                                         |               13 |             73 |         5.62 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/nodeOut_w_deq_q/do_enq                                                                                     |                                                                                                                                                                         |               13 |             73 |         5.62 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/buf_replay_reg[0]                                                                                       |                                                                                                                                                                         |               37 |             74 |         2.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/wen_4                                                                                                   |                                                                                                                                                                         |               39 |             77 |         1.97 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/div/p_16_in                                                                                                    |                                                                                                                                                                         |                5 |             80 |        16.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_0_btb_taken_i_1_n_0                                                                                |                                                                                                                                                                         |               38 |             81 |         2.13 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_1_btb_taken_i_1_n_0                                                                                |                                                                                                                                                                         |               39 |             81 |         2.08 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_2_btb_taken_i_1_n_0                                                                                |                                                                                                                                                                         |               37 |             81 |         2.19 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq/elts_3_btb_taken_i_1_n_0                                                                                |                                                                                                                                                                         |               40 |             81 |         2.03 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/ram_ext/do_enq                                                                                      |                                                                                                                                                                         |                6 |             82 |        13.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_2/o_data_q/probe_todo_reg[0]                                                                                              |                                                                                                                                                                         |                6 |             84 |        14.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_3/o_data_q/probe_todo_reg[0]                                                                                              |                                                                                                                                                                         |                6 |             84 |        14.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker_1/o_data_q/probe_todo_reg[0]                                                                                              |                                                                                                                                                                         |                6 |             84 |        14.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/coh_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/maybe_full_reg_1[0]                                                                                              |                                                                                                                                                                         |                6 |             84 |        14.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/nodeOut_w_deq_q/do_enq                                                                                             |                                                                                                                                                                         |                6 |             88 |        14.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/ram_ext/maybe_full_reg_1                                                                            |                                                                                                                                                                         |                6 |             96 |        16.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_0_13_i_1__15_n_0                                                                                                       |                                                                                                                                                                         |                6 |             96 |        16.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/buffer/nodeIn_d_q/ram_ext/do_enq                                                                                                                    |                                                                                                                                                                         |                6 |             96 |        16.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/p_20_in                                                                                                        |                                                                                                                                                                         |               55 |             96 |         1.75 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/bank/buffer/nodeIn_d_q/ram_ext/do_enq_0                                                                                                                              |                                                                                                                                                                         |                6 |             96 |        16.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/bank/buffer/nodeIn_d_q/do_enq                                                                                                                                        |                                                                                                                                                                         |                6 |             96 |        16.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/pbus/buffer/nodeIn_d_q/ram_ext/do_enq_2                                                                                                                              |                                                                                                                                                                         |                6 |             96 |        16.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/pbus/buffer/nodeIn_d_q/ram_ext/do_enq                                                                                                                                |                                                                                                                                                                         |                6 |             96 |        16.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/ram_ext/maybe_full_reg_0                                                                            |                                                                                                                                                                         |                6 |             96 |        16.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/ram_ext/maybe_full_reg                                                                              |                                                                                                                                                                         |                6 |             96 |        16.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/pbus/buffer_1/nodeOut_a_q/ram_ext/p_1_in5_out                                                                                                                        |                                                                                                                                                                         |               50 |             98 |         1.96 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/atomics/p_1_in5_out                                                                                                                                             | BD_i/core/inst/chiptop/system/cbus/atomics/cam_a_0_bits_source[1]_i_1_n_0                                                                                               |               54 |            101 |         1.87 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/fpuOpt/sfma/valid                                                                                                   |                                                                                                                                                                         |               31 |            106 |         3.42 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/pbus/atomics/do_enq                                                                                                                                                  |                                                                                                                                                                         |                7 |            112 |        16.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeOut_a_q/ram_ext/do_enq                                                                                                                               |                                                                                                                                                                         |                7 |            112 |        16.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/mem_reg_inst[31]_i_1_n_0                                                                                       |                                                                                                                                                                         |               68 |            126 |         1.85 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/buffer/nodeOut_c_q/ram_ext/do_enq                                                                                                                   |                                                                                                                                                                         |                8 |            128 |        16.00 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/bank/buffer/nodeOut_a_q/ram_ext/maybe_full_reg                                                                                                                       |                                                                                                                                                                         |                9 |            130 |        14.44 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/mbus/buffer_1/nodeOut_a_q/ram_ext/do_enq                                                                                                                             |                                                                                                                                                                         |                9 |            130 |        14.44 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/cbus/buffer/nodeOut_a_q/ram_ext/maybe_full_reg                                                                                                                       |                                                                                                                                                                         |                9 |            132 |        14.67 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/buffer/nodeOut_a_q/ram_ext/do_enq                                                                                                                   |                                                                                                                                                                         |                9 |            136 |        15.11 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/s2_meta_corrected_r0                                                                                         |                                                                                                                                                                         |               42 |            176 |         4.19 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/s1_valid_0                                                                                          |                                                                                                                                                                         |               60 |            265 |         4.42 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                    | BD_i/core/inst/chiptop/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0    |              178 |            373 |         2.10 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 | BD_i/core/inst/chiptop/system/tile_prci_domain/buffer/nodeIn_d_q/ram_ext/refill_one_beat                                                                                                           | BD_i/core/inst/chiptop/system/tile_prci_domain/element_reset_domain_rockettile/core/sync_0_reg[0]                                                                       |              107 |            512 |         4.79 |
|  BD_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                    |                                                                                                                                                                         |              505 |           1234 |         2.44 |
+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


