{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574482385504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574482385524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 22:13:03 2019 " "Processing started: Fri Nov 22 22:13:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574482385524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574482385524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipeline -c pipeline " "Command: quartus_sta pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574482385524 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574482386235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574482388342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574482388342 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574482388486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574482388486 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "879 " "The Timing Analyzer is analyzing 879 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1574482389197 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline.sdc " "Synopsys Design Constraints File file not found: 'pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1574482389428 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574482389428 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:inst5\|div divisor:inst5\|div " "create_clock -period 1.000 -name divisor:inst5\|div divisor:inst5\|div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574482389450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " "create_clock -period 1.000 -name etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574482389450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574482389450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name etapa3:inst2\|reg_acoplo_4:inst107\|memw etapa3:inst2\|reg_acoplo_4:inst107\|memw " "create_clock -period 1.000 -name etapa3:inst2\|reg_acoplo_4:inst107\|memw etapa3:inst2\|reg_acoplo_4:inst107\|memw" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574482389450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574482389450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574482389450 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574482389450 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ci~5  from: dataa  to: combout " "Cell: inst2\|inst3\|ci~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ii~0  from: dataa  to: combout " "Cell: inst2\|inst3\|ii~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ni~15  from: datab  to: combout " "Cell: inst2\|inst3\|ni~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout " "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|zi~2  from: datab  to: combout " "Cell: inst2\|inst3\|zi~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[0\]~5  from: dataa  to: combout " "Cell: inst3\|inst2\|sal\[0\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[1\]~7  from: datac  to: combout " "Cell: inst3\|inst2\|sal\[1\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[2\]~11  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[2\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[4\]~8  from: datac  to: combout " "Cell: inst3\|inst2\|sal\[4\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~2  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482389488 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574482389488 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1574482389505 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574482389540 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574482389569 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574482389597 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1574482389675 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574482389759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.431 " "Worst-case setup slack is -13.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.431           -4697.530 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "  -13.431           -4697.530 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.578            -149.233 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -9.578            -149.233 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.977            -573.855 divisor:inst5\|div  " "   -7.977            -573.855 divisor:inst5\|div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.367             -30.559 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "   -6.367             -30.559 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.231           -3354.259 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]  " "   -6.231           -3354.259 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.469             -53.588 clk  " "   -4.469             -53.588 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574482389765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.711 " "Worst-case hold slack is -2.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.711              -4.855 divisor:inst5\|div  " "   -2.711              -4.855 divisor:inst5\|div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.369            -548.520 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -2.369            -548.520 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.919            -202.071 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]  " "   -1.919            -202.071 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.445               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 clk  " "    0.640               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    1.013               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574482389857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574482389862 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574482389867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.767 " "Worst-case minimum pulse width slack is -6.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.767          -29118.474 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -6.767          -29118.474 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.882          -12525.153 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]  " "   -3.882          -12525.153 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 clk  " "   -3.000             -40.881 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -252.540 divisor:inst5\|div  " "   -1.403            -252.540 divisor:inst5\|div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.357               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.414               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482389876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574482389876 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574482389983 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574482389983 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574482390004 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574482390090 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574482397062 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ci~5  from: dataa  to: combout " "Cell: inst2\|inst3\|ci~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ii~0  from: dataa  to: combout " "Cell: inst2\|inst3\|ii~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ni~15  from: datab  to: combout " "Cell: inst2\|inst3\|ni~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout " "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|zi~2  from: datab  to: combout " "Cell: inst2\|inst3\|zi~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[0\]~5  from: dataa  to: combout " "Cell: inst3\|inst2\|sal\[0\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[1\]~7  from: datac  to: combout " "Cell: inst3\|inst2\|sal\[1\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[2\]~11  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[2\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[4\]~8  from: datac  to: combout " "Cell: inst3\|inst2\|sal\[4\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~2  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482397558 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574482397558 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574482397593 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574482397862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.196 " "Worst-case setup slack is -12.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.196           -4417.527 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "  -12.196           -4417.527 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.900            -138.371 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -8.900            -138.371 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.353            -516.034 divisor:inst5\|div  " "   -7.353            -516.034 divisor:inst5\|div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.941           -3137.887 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]  " "   -5.941           -3137.887 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.851             -27.953 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "   -5.851             -27.953 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.066             -46.425 clk  " "   -4.066             -46.425 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574482397866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.510 " "Worst-case hold slack is -2.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.510              -4.500 divisor:inst5\|div  " "   -2.510              -4.500 divisor:inst5\|div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.280            -543.373 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -2.280            -543.373 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.798            -205.293 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]  " "   -1.798            -205.293 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.433               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.592               0.000 clk  " "    0.592               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.930               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574482397937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574482397942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574482397945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.192 " "Worst-case minimum pulse width slack is -6.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.192          -26378.031 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -6.192          -26378.031 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.751          -11281.083 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]  " "   -3.751          -11281.083 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 clk  " "   -3.000             -40.881 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -252.540 divisor:inst5\|div  " "   -1.403            -252.540 divisor:inst5\|div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.369               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.382               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482397953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574482397953 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574482398082 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574482398082 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574482398091 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ci~5  from: dataa  to: combout " "Cell: inst2\|inst3\|ci~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ii~0  from: dataa  to: combout " "Cell: inst2\|inst3\|ii~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ni~15  from: datab  to: combout " "Cell: inst2\|inst3\|ni~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout " "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|zi~2  from: datab  to: combout " "Cell: inst2\|inst3\|zi~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[0\]~5  from: dataa  to: combout " "Cell: inst3\|inst2\|sal\[0\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[1\]~7  from: datac  to: combout " "Cell: inst3\|inst2\|sal\[1\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[2\]~11  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[2\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[4\]~8  from: datac  to: combout " "Cell: inst3\|inst2\|sal\[4\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~2  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574482398572 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574482398572 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574482398601 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574482398704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.930 " "Worst-case setup slack is -5.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.930           -2032.860 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -5.930           -2032.860 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.996             -61.209 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -3.996             -61.209 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.442            -208.719 divisor:inst5\|div  " "   -3.442            -208.719 divisor:inst5\|div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.768           -1393.680 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]  " "   -2.768           -1393.680 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.317             -10.995 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "   -2.317             -10.995 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460              -7.491 clk  " "   -1.460              -7.491 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574482398709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.380 " "Worst-case hold slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380              -2.530 divisor:inst5\|div  " "   -1.380              -2.530 divisor:inst5\|div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.732            -124.457 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -0.732            -124.457 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.276              -9.375 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]  " "   -0.276              -9.375 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.167               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 clk  " "    0.247               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.440               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574482398817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574482398821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574482398825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.856 clk  " "   -3.000             -30.856 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.663          -10068.477 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -2.663          -10068.477 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.725           -3733.452 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]  " "   -1.725           -3733.452 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -180.000 divisor:inst5\|div  " "   -1.000            -180.000 divisor:inst5\|div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.376               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.381               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574482398833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574482398833 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574482398934 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574482398934 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574482402439 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574482402465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574482402706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 22:13:22 2019 " "Processing ended: Fri Nov 22 22:13:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574482402706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574482402706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574482402706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574482402706 ""}
