AR memory bhv D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/memory.vhd sub00/vhpl01 1543653450
AR reg bhv D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/reg.vhd sub00/vhpl05 1543653454
AR cpu bhv D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/cpu.vhd sub00/vhpl13 1543653462
EN cpu NULL D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/cpu.vhd sub00/vhpl12 1543653461
AR pcselector bhv D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/pcselector.vhd sub00/vhpl11 1543653460
EN main NULL D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/main.vhd sub00/vhpl14 1543653463
EN pcselector NULL D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/pcselector.vhd sub00/vhpl10 1543653459
EN dataselector NULL D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/dataselector.vhd sub00/vhpl06 1543653455
EN memory NULL D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/memory.vhd sub00/vhpl00 1543653449
AR alu bhv D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/alu.vhd sub00/vhpl09 1543653458
AR dataselector bhv D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/dataselector.vhd sub00/vhpl07 1543653456
AR main bhv D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/main.vhd sub00/vhpl15 1543653464
AR decoder bhv D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/decoder.vhd sub00/vhpl03 1543653452
EN decoder NULL D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/decoder.vhd sub00/vhpl02 1543653451
EN reg NULL D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/reg.vhd sub00/vhpl04 1543653453
EN alu NULL D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/alu.vhd sub00/vhpl08 1543653457
