Info: Generated by version: 19.1 build 240
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\natha\Desktop\mid_cru_proto\modules\s3_pipe\ram_s3.ip --block-symbol-file --output-directory=C:\Users\natha\Desktop\mid_cru_proto\modules\s3_pipe\ram_s3 --family="Cyclone 10 GX" --part=10CX085YF672E5G
: ram_s3.ram_1port_0: Targeting device family: Cyclone 10 GX.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\natha\Desktop\mid_cru_proto\modules\s3_pipe\ram_s3.ip --synthesis=VHDL --output-directory=C:\Users\natha\Desktop\mid_cru_proto\modules\s3_pipe\ram_s3 --family="Cyclone 10 GX" --part=10CX085YF672E5G
: ram_s3.ram_1port_0: Targeting device family: Cyclone 10 GX.
Info: ram_s3: "Transforming system: ram_s3"
Info: ram_s3: "Naming system components in system: ram_s3"
Info: ram_s3: "Processing generation queue"
Info: ram_s3: "Generating: ram_s3"
Info: ram_s3: "Generating: ram_s3_ram_1port_191_ef7qrwa"
Info: ram_s3: Done "ram_s3" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in ram_s3. No files generated.
Info: Finished: Generate IP Core Documentation
