C:/Users/witdx/Desktop/Verilog1/3bitbinaryrippleupcounter.v {1 {vlog -work work C:/Users/witdx/Desktop/Verilog1/3bitbinaryrippleupcounter.v
Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
-- Compiling module counter

Top level modules:
	counter

} {} {}} C:/Users/witdx/Desktop/Verilog1/samplefunction.v {1 {vlog -work work C:/Users/witdx/Desktop/Verilog1/samplefunction.v
Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
-- Compiling module f1

Top level modules:
	f1

} {} {}} C:/Users/witdx/Desktop/Verilog1/decoder.v {1 {vlog -work work C:/Users/witdx/Desktop/Verilog1/decoder.v
Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
-- Compiling module decoder

Top level modules:
	decoder

} {} {}}
