$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 V clk_i $end
  $var wire 1 W rst_i $end
  $scope module top $end
   $var wire 1 V clk_i $end
   $var wire 1 W rst_i $end
   $var wire 32 C buyruk [31:0] $end
   $var wire 32 D buyruk_adres [31:0] $end
   $scope module bellek1 $end
    $var wire 1 V clk_i $end
    $var wire 1 Y wen_i $end
    $var wire 32 D adres_i [31:0] $end
    $var wire 32 Z veri_i [31:0] $end
    $var wire 32 C veri_o [31:0] $end
   $upscope $end
   $scope module kutu1 $end
    $var wire 1 V clk_i $end
    $var wire 1 W rst_i $end
    $var wire 32 C buyruk_i [31:0] $end
    $var wire 32 D buyruk_adres_o [31:0] $end
    $var wire 32 E getir_2_cozucu_buyruk [31:0] $end
    $var wire 1 F c2d_regfile_wen $end
    $var wire 3 G c2d_imm_ext_sel [2:0] $end
    $var wire 32 H w2d_result [31:0] $end
    $var wire 32 I d2a_reg_a [31:0] $end
    $var wire 32 X d2a_reg_b [31:0] $end
    $var wire 32 J d2a_imm_ext [31:0] $end
    $var wire 1 K c2a_alu_sel $end
    $var wire 4 L c2a_alu_fun [3:0] $end
    $var wire 32 H a2w_alu_out [31:0] $end
    $scope module amb1 $end
     $var wire 1 K amb_secim_i $end
     $var wire 4 L amb_fonksiyon_i [3:0] $end
     $var wire 32 I reg_a_i [31:0] $end
     $var wire 32 X reg_b_i [31:0] $end
     $var wire 32 J sabit_genisletici_i [31:0] $end
     $var wire 32 H amb_cikis_o [31:0] $end
     $var wire 32 I amb_a [31:0] $end
     $var wire 32 M amb_b [31:0] $end
    $upscope $end
    $scope module cozucu1 $end
     $var wire 1 V clk_i $end
     $var wire 1 F regfile_wen_i $end
     $var wire 3 G sabit_genisletici_secimi_i [2:0] $end
     $var wire 32 E buyruk_i [31:0] $end
     $var wire 32 H sonuc_i [31:0] $end
     $var wire 32 I reg_a_o [31:0] $end
     $var wire 32 X reg_b_o [31:0] $end
     $var wire 32 J sabit_genisletici_o [31:0] $end
     $var wire 32 # reg_dosyasi[0] [31:0] $end
     $var wire 32 $ reg_dosyasi[1] [31:0] $end
     $var wire 32 % reg_dosyasi[2] [31:0] $end
     $var wire 32 & reg_dosyasi[3] [31:0] $end
     $var wire 32 ' reg_dosyasi[4] [31:0] $end
     $var wire 32 ( reg_dosyasi[5] [31:0] $end
     $var wire 32 ) reg_dosyasi[6] [31:0] $end
     $var wire 32 * reg_dosyasi[7] [31:0] $end
     $var wire 32 + reg_dosyasi[8] [31:0] $end
     $var wire 32 , reg_dosyasi[9] [31:0] $end
     $var wire 32 - reg_dosyasi[10] [31:0] $end
     $var wire 32 . reg_dosyasi[11] [31:0] $end
     $var wire 32 / reg_dosyasi[12] [31:0] $end
     $var wire 32 0 reg_dosyasi[13] [31:0] $end
     $var wire 32 1 reg_dosyasi[14] [31:0] $end
     $var wire 32 2 reg_dosyasi[15] [31:0] $end
     $var wire 32 3 reg_dosyasi[16] [31:0] $end
     $var wire 32 4 reg_dosyasi[17] [31:0] $end
     $var wire 32 5 reg_dosyasi[18] [31:0] $end
     $var wire 32 6 reg_dosyasi[19] [31:0] $end
     $var wire 32 7 reg_dosyasi[20] [31:0] $end
     $var wire 32 8 reg_dosyasi[21] [31:0] $end
     $var wire 32 9 reg_dosyasi[22] [31:0] $end
     $var wire 32 : reg_dosyasi[23] [31:0] $end
     $var wire 32 ; reg_dosyasi[24] [31:0] $end
     $var wire 32 < reg_dosyasi[25] [31:0] $end
     $var wire 32 = reg_dosyasi[26] [31:0] $end
     $var wire 32 > reg_dosyasi[27] [31:0] $end
     $var wire 32 ? reg_dosyasi[28] [31:0] $end
     $var wire 32 @ reg_dosyasi[29] [31:0] $end
     $var wire 32 A reg_dosyasi[30] [31:0] $end
     $var wire 32 B reg_dosyasi[31] [31:0] $end
     $var wire 5 N reg_a_adres [4:0] $end
     $var wire 5 O reg_b_adres [4:0] $end
     $var wire 5 P hedef_reg_adres [4:0] $end
    $upscope $end
    $scope module gc_kaydedici1 $end
     $var wire 1 V clk_i $end
     $var wire 1 W rst_i $end
     $var wire 32 C buyruk_g_i [31:0] $end
     $var wire 32 E buyruk_c_o [31:0] $end
    $upscope $end
    $scope module geri_yazma1 $end
     $var wire 32 H amb_cikis_i [31:0] $end
     $var wire 32 H sonuc_o [31:0] $end
    $upscope $end
    $scope module getir1 $end
     $var wire 1 V clk_i $end
     $var wire 1 W rst_i $end
     $var wire 32 D pc_o [31:0] $end
    $upscope $end
    $scope module kontrolcu1 $end
     $var wire 32 E buyruk_i [31:0] $end
     $var wire 1 F regfile_wen_o $end
     $var wire 3 G sabit_genisletici_secimi_o [2:0] $end
     $var wire 1 K amb_secim_o $end
     $var wire 4 L amb_fonksiyon_o [3:0] $end
     $var wire 7 Q opcode [6:0] $end
     $var wire 3 R funct3 [2:0] $end
     $var wire 7 S funct7 [6:0] $end
     $var wire 2 T amb_cozucu [1:0] $end
     $var wire 7 U control_sinyalleri [6:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
b00000000000000000000000000000000 +
b00000000000000000000000000000000 ,
b00000000000000000000000000000000 -
b00000000000000000000000000000000 .
b00000000000000000000000000000000 /
b00000000000000000000000000000000 0
b00000000000000000000000000000000 1
b00000000000000000000000000000000 2
b00000000000000000000000000000000 3
b00000000000000000000000000000000 4
b00000000000000000000000000000000 5
b00000000000000000000000000000000 6
b00000000000000000000000000000000 7
b00000000000000000000000000000000 8
b00000000000000000000000000000000 9
b00000000000000000000000000000000 :
b00000000000000000000000000000000 ;
b00000000000000000000000000000000 <
b00000000000000000000000000000000 =
b00000000000000000000000000000000 >
b00000000000000000000000000000000 ?
b00000000000000000000000000000000 @
b00000000000000000000000000000000 A
b00000000000000000000000000000000 B
b00111110100000000000000010010011 C
b00000000000000000000000000000000 D
b00000000000000000000000000000000 E
0F
b000 G
b00000000000000000000000000000000 H
b00000000000000000000000000000000 I
b00000000000000000000000000000000 J
0K
b0000 L
b00000000000000000000000000000000 M
b00000 N
b00000 O
b00000 P
b0000000 Q
b000 R
b0000000 S
b00 T
b0000000 U
1V
0W
b00000000000000000000000000000000 X
0Y
b00000000000000000000000000000000 Z
#1
0V
#2
b01111101000000001000000100010011 C
b00000000000000000000000000000100 D
b00111110100000000000000010010011 E
1F
b00000000000000000000001111101000 H
b00000000000000000000001111101000 J
1K
b00000000000000000000001111101000 M
b01000 O
b00001 P
b0010011 Q
b0011111 S
b11 T
b1000111 U
1V
#3
0V
#4
b00000000000000000000001111101000 $
b11000001100000010000000110010011 C
b00000000000000000000000000001000 D
b01111101000000001000000100010011 E
b00000000000000000000101110111000 H
b00000000000000000000001111101000 I
b00000000000000000000011111010000 J
b00000000000000000000011111010000 M
b00001 N
b10000 O
b00010 P
b0111110 S
1V
#5
0V
#6
b00000000000000000000101110111000 %
b10000011000000011000001000010011 C
b00000000000000000000000000001100 D
b11000001100000010000000110010011 E
b00000000000000000000011111010000 H
b00000000000000000000101110111000 I
b11111111111111111111110000011000 J
b11111111111111111111110000011000 M
b00010 N
b11000 O
b00011 P
b1100000 S
1V
#7
0V
#8
b00000000000000000000011111010000 &
b00111110100000100000001010010011 C
b00000000000000000000000000010000 D
b10000011000000011000001000010011 E
b00000000000000000000000000000000 H
b00000000000000000000011111010000 I
b11111111111111111111100000110000 J
b11111111111111111111100000110000 M
b00011 N
b10000 O
b00100 P
b1000001 S
1V
#9
0V
#10
b00000000000000010000001100010111 C
b00000000000000000000000000010100 D
b00111110100000100000001010010011 E
b00000000000000000000001111101000 H
b00000000000000000000000000000000 I
b00000000000000000000001111101000 J
b00000000000000000000001111101000 M
b00100 N
b01000 O
b00101 P
b0011111 S
1V
#11
0V
#12
b00000000000000000000001111101000 (
b11111110110000110000001100010011 C
b00000000000000000000000000011000 D
b00000000000000010000001100010111 E
0F
b00000000000000000000101110111000 H
b00000000000000000000101110111000 I
b00000000000000000000000000000000 J
0K
b00000000000000000000000000000000 M
b00010 N
b00000 O
b00110 P
b0010111 Q
b0000000 S
b00 T
b0000000 U
1V
#13
0V
#14
b00000000010000110000001100010011 C
b00000000000000000000000000011100 D
b11111110110000110000001100010011 E
1F
b11111111111111111111111111101100 H
b00000000000000000000000000000000 I
b11111111111111111111111111101100 J
1K
b11111111111111111111111111101100 M
b00110 N
b01100 O
b0010011 Q
b1111111 S
b11 T
b1000111 U
1V
#15
0V
#16
b11111111111111111111111111101100 )
b00000000000000000000000000000000 C
b00000000000000000000000000100000 D
b00000000010000110000001100010011 E
b11111111111111111111111111110000 H
b11111111111111111111111111101100 I
b00000000000000000000000000000100 J
b00000000000000000000000000000100 M
b00100 O
b0000000 S
1V
#17
0V
#18
b11111111111111111111111111110000 )
b00000000000000000000000000100100 D
b00000000000000000000000000000000 E
0F
b00000000000000000000000000000000 H
b00000000000000000000000000000000 I
b00000000000000000000000000000000 J
0K
b00000000000000000000000000000000 M
b00000 N
b00000 O
b00000 P
b0000000 Q
b00 T
b0000000 U
1V
#19
0V
#20
b00000000000000000000000000101000 D
1V
#21
0V
#22
b00000000000000000000000000101100 D
1V
#23
0V
#24
b00000000000000000000000000110000 D
1V
#25
0V
#26
b00000000000000000000000000110100 D
1V
#27
0V
#28
b00000000000000000000000000111000 D
1V
#29
0V
