#ifndef zerOS_MACHINE_ALDERLAKE_MSR_H_INCLUDED
#define zerOS_MACHINE_ALDERLAKE_MSR_H_INCLUDED

#include <stddef.h>
#include <stdint.h>
#include <kernel/compiler/enum.h>

enum zerOS_msr_address
    UNDERLYING_TYPE(uintmax_t)
{
    IA32_P5_MC_ADDR = UINTMAX_C(0x0),
    IA32_P5_MC_TYPE = UINTMAX_C(0x1),
    IA32_MONITOR_FILTER_ = UINTMAX_C(0x6),
    IA32_TIME_STAMP_COUNTER = UINTMAX_C(0x10),
    IA32_PLATFORM_ID = UINTMAX_C(0x17),
    IA32_APIC_BASE = UINTMAX_C(0x1B),
    MSR_MEMORY_CTRL = UINTMAX_C(0x33),
    MSR_SMI_COUNT = UINTMAX_C(0x34),
    IA32_FEATURE_CONTROL = UINTMAX_C(0x3A),
    IA32_TSC_ADJUST = UINTMAX_C(0x3B),
    IA32_SPEC_CTRL = UINTMAX_C(0x48),
    IA32_PREDICT_CMD = UINTMAX_C(0x49),
    IA32_BIOS_UPDT_TRIG = UINTMAX_C(0x79),
    IA32_BIOS_SIGN_ID = UINTMAX_C(0x8B),
    IA32_SGXLEPUBKEYHASH0 = UINTMAX_C(0x8C),
    IA32_SGXLEPUBKEYHASH1 = UINTMAX_C(0x8D),
    IA32_SGXLEPUBKEYHASH2 = UINTMAX_C(0x8E),
    IA32_SGXLEPUBKEYHASH3 = UINTMAX_C(0x8F),
    MSR_BIOS_MCU_ERRORCODE = UINTMAX_C(0xA0),
    MSR_FIT_BIOS_ERROR = UINTMAX_C(0xA5),
    MSR_BIOS_DEBUG = UINTMAX_C(0xA7),
    IA32_MISC_PACKAGE_CTLS = UINTMAX_C(0xBC),
    IA32_PMC0 = UINTMAX_C(0xC1),
    IA32_PMC1 = UINTMAX_C(0xC2),
    IA32_PMC2 = UINTMAX_C(0xC3),
    IA32_PMC3 = UINTMAX_C(0xC4),
    IA32_PMC4 = UINTMAX_C(0xC5),
    IA32_PMC5 = UINTMAX_C(0xC6),
    IA32_PMC6 = UINTMAX_C(0xC7),
    IA32_PMC7 = UINTMAX_C(0xC8),
    MSR_PLATFORM_INFO = UINTMAX_C(0xCE),
    IA32_CORE_CAPABILITIES = UINTMAX_C(0xCF),
    IA32_UMWAIT_CONTROL = UINTMAX_C(0xE1),
    MSR_PKG_CST_CONFIG_CONTROL = UINTMAX_C(0xE2),
    MSR_PMG_IO_CAPTURE_BASE = UINTMAX_C(0xE4),
    IA32_MPERF = UINTMAX_C(0xE7),
    IA32_APERF = UINTMAX_C(0xE8),
    IA32_MTRRCAP = UINTMAX_C(0xFE),
    IA32_ARCH_CAPABILITIES = UINTMAX_C(0x10A),
    IA32_FLUSH_CMD = UINTMAX_C(0x10B),
    MSR_FEATURE_CONFIG = UINTMAX_C(0x13C),
    MSR_BIOS_DONE = UINTMAX_C(0x151),
    IA32_SYSENTER_CS = UINTMAX_C(0x174),
    IA32_SYSENTER_ESP = UINTMAX_C(0x175),
    IA32_SYSENTER_EIP = UINTMAX_C(0x176),
    IA32_MCG_CAP = UINTMAX_C(0x179),
    IA32_MCG_STATUS = UINTMAX_C(0x17A),
    IA32_PERFEVTSEL0 = UINTMAX_C(0x186),
    IA32_PERFEVTSEL1 = UINTMAX_C(0x187),
    IA32_PERFEVTSEL2 = UINTMAX_C(0x188),
    IA32_PERFEVTSEL3 = UINTMAX_C(0x189),
    IA32_PERFEVTSEL4 = UINTMAX_C(0x18A),
    IA32_PERFEVTSEL5 = UINTMAX_C(0x18B),
    IA32_PERFEVTSEL6 = UINTMAX_C(0x18C),
    IA32_PERFEVTSEL7 = UINTMAX_C(0x18D),
    IA32_OVERCLOCKING_STATUS = UINTMAX_C(0x195),
    IA32_PERF_STATUS = UINTMAX_C(0x198),
    IA32_PERF_CTL = UINTMAX_C(0x199),
    IA32_CLOCK_MODULATION = UINTMAX_C(0x19A),
    IA32_THERM_INTERRUPT = UINTMAX_C(0x19B),
    IA32_THERM_STATUS = UINTMAX_C(0x19C),
    IA32_MISC_ENABLE = UINTMAX_C(0x1A0),
    MSR_TEMPERATURE_TARGET = UINTMAX_C(0x1A2),
    MSR_PREFETCH_CONTROL = UINTMAX_C(0x1A4),
    MSR_OFFCORE_RSP_0 = UINTMAX_C(0x1A6),
    MSR_OFFCORE_RSP_1 = UINTMAX_C(0x1A7),
    MSR_MISC_PWR_MGMT = UINTMAX_C(0x1AA),
    MSR_PRIMARY_TURBO_RATIO_LIMIT = UINTMAX_C(0x1AD),
    IA32_ENERGY_PERF_BIAS = UINTMAX_C(0x1B0),
    IA32_PACKAGE_THERM_STATUS = UINTMAX_C(0x1B1),
    IA32_PACKAGE_THERM_INTERRUPT = UINTMAX_C(0x1B2),
    MSR_LBR_SELECT = UINTMAX_C(0x1C8),
    MSR_LASTBRANCH_TOS = UINTMAX_C(0x1C9),
    IA32_DEBUGCTL = UINTMAX_C(0x1D9),
    MSR_LER_FROM_LIP = UINTMAX_C(0x1DD),
    MSR_LER_TO_LIP = UINTMAX_C(0x1DE),
    MSR_CRASHLOG_CONTROL = UINTMAX_C(0x1F1),
    IA32_SMRR_PHYSBASE = UINTMAX_C(0x1F2),
    IA32_SMRR_PHYSMASK = UINTMAX_C(0x1F3),
    MSR_POWER_CTL = UINTMAX_C(0x1FC),
    IA32_MTRR_PHYSBASE0 = UINTMAX_C(0x200),
    IA32_MTRR_PHYSMASK0 = UINTMAX_C(0x201),
    IA32_MTRR_PHYSBASE1 = UINTMAX_C(0x202),
    IA32_MTRR_PHYSMASK1 = UINTMAX_C(0x203),
    IA32_MTRR_PHYSBASE2 = UINTMAX_C(0x204),
    IA32_MTRR_PHYSMASK2 = UINTMAX_C(0x205),
    IA32_MTRR_PHYSBASE3 = UINTMAX_C(0x206),
    IA32_MTRR_PHYSMASK3 = UINTMAX_C(0x207),
    IA32_MTRR_PHYSBASE4 = UINTMAX_C(0x208),
    IA32_MTRR_PHYSMASK4 = UINTMAX_C(0x209),
    IA32_MTRR_PHYSBASE5 = UINTMAX_C(0x20A),
    IA32_MTRR_PHYSMASK5 = UINTMAX_C(0x20B),
    IA32_MTRR_PHYSBASE6 = UINTMAX_C(0x20C),
    IA32_MTRR_PHYSMASK6 = UINTMAX_C(0x20D),
    IA32_MTRR_PHYSBASE7 = UINTMAX_C(0x20E),
    IA32_MTRR_PHYSMASK7 = UINTMAX_C(0x20F),
    IA32_MTRR_PHYSBASE8 = UINTMAX_C(0x210),
    IA32_MTRR_PHYSMASK8 = UINTMAX_C(0x211),
    IA32_MTRR_PHYSBASE9 = UINTMAX_C(0x212),
    IA32_MTRR_PHYSMASK9 = UINTMAX_C(0x213),
    IA32_MTRR_FIX64K_00000 = UINTMAX_C(0x250),
    IA32_MTRR_FIX16K_80000 = UINTMAX_C(0x258),
    IA32_MTRR_FIX16K_A0000 = UINTMAX_C(0x259),
    IA32_MTRR_FIX4K_C0000 = UINTMAX_C(0x268),
    IA32_MTRR_FIX4K_C8000 = UINTMAX_C(0x269),
    IA32_MTRR_FIX4K_D0000 = UINTMAX_C(0x26A),
    IA32_MTRR_FIX4K_D8000 = UINTMAX_C(0x26B),
    IA32_MTRR_FIX4K_E0000 = UINTMAX_C(0x26C),
    IA32_MTRR_FIX4K_E8000 = UINTMAX_C(0x26D),
    IA32_MTRR_FIX4K_F0000 = UINTMAX_C(0x26E),
    IA32_MTRR_FIX4K_F8000 = UINTMAX_C(0x26F),
    IA32_PAT = UINTMAX_C(0x277),
    IA32_MC0_CTL2 = UINTMAX_C(0x280),
    IA32_MC1_CTL2 = UINTMAX_C(0x281),
    IA32_MC2_CTL2 = UINTMAX_C(0x282),
    IA32_MC3_CTL2 = UINTMAX_C(0x283),
    IA32_MC4_CTL2 = UINTMAX_C(0x284),
    MSR_PRMRR_BASE_0 = UINTMAX_C(0x2A0),
    IA32_MTRR_DEF_TYPE = UINTMAX_C(0x2FF),
    MSR_SGXOWNEREPOCH0 = UINTMAX_C(0x300),
    MSR_SGXOWNEREPOCH1 = UINTMAX_C(0x301),
    IA32_FIXED_CTR0 = UINTMAX_C(0x309),
    IA32_FIXED_CTR1 = UINTMAX_C(0x30A),
    IA32_FIXED_CTR2 = UINTMAX_C(0x30B),
    IA32_FIXED_CTR3 = UINTMAX_C(0x30C),
    MSR_PERF_METRICS = UINTMAX_C(0x329),
    IA32_PERF_CAPABILITIES = UINTMAX_C(0x345),
    IA32_FIXED_CTR_CTRL = UINTMAX_C(0x38D),
    IA32_PERF_GLOBAL_STATUS = UINTMAX_C(0x38E),
    IA32_PERF_GLOBAL_CTRL = UINTMAX_C(0x38F),
    IA32_PERF_GLOBAL_STATUS_RESET = UINTMAX_C(0x390),
    IA32_PERF_GLOBAL_STATUS_SET = UINTMAX_C(0x391),
    IA32_PERF_GLOBAL_INUSE = UINTMAX_C(0x392),
    MSR_UNC_CBO_CONFIG = UINTMAX_C(0x396),
    IA32_PEBS_ENABLE = UINTMAX_C(0x3F1),
    MSR_PEBS_DATA_CFG = UINTMAX_C(0x3F2),
    MSR_PEBS_LD_LAT = UINTMAX_C(0x3F6),
    MSR_PEBS_FRONTEND = UINTMAX_C(0x3F7),
    MSR_PKG_C3_RESIDENCY = UINTMAX_C(0x3F8),
    MSR_PKG_C6_RESIDENCY = UINTMAX_C(0x3F9),
    MSR_PKG_C7_RESIDENCY = UINTMAX_C(0x3FA),
    MSR_CORE_C3_RESIDENCY = UINTMAX_C(0x3FC),
    MSR_CORE_C6_RESIDENCY = UINTMAX_C(0x3FD),
    MSR_CORE_C7_RESIDENCY = UINTMAX_C(0x3FE),
    IA32_MC0_CTL = UINTMAX_C(0x400),
    IA32_MC0_STATUS = UINTMAX_C(0x401),
    IA32_MC0_ADDR = UINTMAX_C(0x402),
    IA32_MC0_MISC = UINTMAX_C(0x403),
    IA32_MC1_CTL = UINTMAX_C(0x404),
    IA32_MC1_STATUS = UINTMAX_C(0x405),
    IA32_MC1_ADDR = UINTMAX_C(0x406),
    IA32_MC1_MISC = UINTMAX_C(0x407),
    IA32_MC2_CTL = UINTMAX_C(0x408),
    IA32_MC2_STATUS = UINTMAX_C(0x409),
    IA32_MC2_ADDR = UINTMAX_C(0x40A),
    IA32_MC2_MISC = UINTMAX_C(0x40B),
    IA32_MC3_CTL = UINTMAX_C(0x40C),
    IA32_MC3_STATUS = UINTMAX_C(0x40D),
    IA32_MC3_ADDR = UINTMAX_C(0x40E),
    IA32_MC3_MISC = UINTMAX_C(0x40F),
    IA32_MC4_CTL = UINTMAX_C(0x410),
    IA32_MC4_STATUS = UINTMAX_C(0x411),
    IA32_VMX_BASIC = UINTMAX_C(0x480),
    IA32_VMX_PINBASED_CTLS = UINTMAX_C(0x481),
    IA32_VMX_PROCBASED_CTLS = UINTMAX_C(0x482),
    IA32_VMX_EXIT_CTLS = UINTMAX_C(0x483),
    IA32_VMX_ENTRY_CTLS = UINTMAX_C(0x484),
    IA32_VMX_MISC = UINTMAX_C(0x485),
    IA32_VMX_CR0_FIXED0 = UINTMAX_C(0x486),
    IA32_VMX_CR0_FIXED1 = UINTMAX_C(0x487),
    IA32_VMX_CR4_FIXED0 = UINTMAX_C(0x488),
    IA32_VMX_CR4_FIXED1 = UINTMAX_C(0x489),
    IA32_VMX_VMCS_ENUM = UINTMAX_C(0x48A),
    IA32_VMX_PROCBASED_CTLS2 = UINTMAX_C(0x48B),
    IA32_VMX_EPT_VPID_ENUM = UINTMAX_C(0x48C),
    IA32_VMX_TRUE_PINBASED_CTLS = UINTMAX_C(0x48D),
    IA32_VMX_TRUE_PROCBASED_CTLS = UINTMAX_C(0x48E),
    IA32_VMX_TRUE_EXIT_CTLS = UINTMAX_C(0x48F),
    IA32_VMX_TRUE_ENTRY_CTLS = UINTMAX_C(0x490),
    IA32_VMX_VMFUNC = UINTMAX_C(0x491),
    IA32_VMX_PROCBASED_CTLS3 = UINTMAX_C(0x492),
    IA32_VMX_EXIT_CTLS2 = UINTMAX_C(0x493),
    IA32_A_PMC0 = UINTMAX_C(0x4C1),
    IA32_A_PMC1 = UINTMAX_C(0x4C2),
    IA32_A_PMC2 = UINTMAX_C(0x4C3),
    IA32_A_PMC3 = UINTMAX_C(0x4C4),
    IA32_A_PMC4 = UINTMAX_C(0x4C5),
    IA32_A_PMC5 = UINTMAX_C(0x4C6),
    IA32_A_PMC6 = UINTMAX_C(0x4C7),
    IA32_A_PMC7 = UINTMAX_C(0x4C8),
    IA32_SGX_SVN_STATUS = UINTMAX_C(0x500),
    MSR_THREAD_UARCH_CTL = UINTMAX_C(0x540),
    MSR_CORE_UARCH_CTL = UINTMAX_C(0x541),
    IA32_RTIT_OUTPUT_BASE = UINTMAX_C(0x560),
    IA32_RTIT_OUTPUT_MASK_PTRS = UINTMAX_C(0x561),
    IA32_RTIT_CTL = UINTMAX_C(0x570),
    IA32_RTIT_STATUS = UINTMAX_C(0x571),
    IA32_RTIT_CR3_MATCH = UINTMAX_C(0x572),
    IA32_RTIT_ADDR0_A = UINTMAX_C(0x580),
    IA32_RTIT_ADDR0_B = UINTMAX_C(0x581),
    IA32_RTIT_ADDR1_A = UINTMAX_C(0x582),
    IA32_RTIT_ADDR1_B = UINTMAX_C(0x583),
    IA32_DS_AREA = UINTMAX_C(0x600),
    MSR_VR_CURRENT_CONFIG = UINTMAX_C(0x601),
    MSR_RAPL_POWER_UNIT = UINTMAX_C(0x606),
    MSR_PKGC3_IRTL = UINTMAX_C(0x60A),
    MSR_PKGC_IRTL1 = UINTMAX_C(0x60B),
    MSR_PKGC_IRTL2 = UINTMAX_C(0x60C),
    MSR_PKG_C2_RESIDENCY = UINTMAX_C(0x60D),
    MSR_PKG_POWER_LIMIT = UINTMAX_C(0x610),
    MSR_PKG_ENERGY_STATUS = UINTMAX_C(0x611),
    MSR_PKG_PERF_STATUS = UINTMAX_C(0x613),
    MSR_PKG_POWER_INFO = UINTMAX_C(0x614),
    MSR_DRAM_ENERGY_STATUS = UINTMAX_C(0x619),
    MSR_DRAM_PERF_STATUS = UINTMAX_C(0x61B),
    MSR_PP0_POWER_LIMIT = UINTMAX_C(0x638),
    MSR_PP0_ENERGY_STATUS = UINTMAX_C(0x639),
    MSR_PP0_POLICY = UINTMAX_C(0x63A),
    MSR_PP1_POWER_LIMIT = UINTMAX_C(0x640),
    MSR_PP1_ENERGY_STATUS = UINTMAX_C(0x641),
    MSR_PP1_POLICY = UINTMAX_C(0x642),
    MSR_CONFIG_TDP_NOMINAL = UINTMAX_C(0x648),
    MSR_CONFIG_TDP_LEVEL1 = UINTMAX_C(0x649),
    MSR_CONFIG_TDP_LEVEL2 = UINTMAX_C(0x64A),
    MSR_CONFIG_TDP_CONTROL = UINTMAX_C(0x64B),
    MSR_TURBO_ACTIVATION_RATIO = UINTMAX_C(0x64C),
    MSR_PLATFORM_ENERGY_COUNTER = UINTMAX_C(0x64D),
    MSR_PPERF = UINTMAX_C(0x64E),
    MSR_CORE_PERF_LIMIT_REASONS = UINTMAX_C(0x64F),
    MSR_SECONDARY_TURBO_RATIO_LIMIT = UINTMAX_C(0x650),
    MSR_PKG_HDC_CONFIG = UINTMAX_C(0x652),
    MSR_CORE_HDC_RESIDENCY = UINTMAX_C(0x653),
    MSR_PKG_HDC_SHALLOW_RESIDENCY = UINTMAX_C(0x655),
    MSR_PKG_HDC_DEEP_RESIDENCY = UINTMAX_C(0x656),
    MSR_FAST_UNCORE_MSRS_CTL = UINTMAX_C(0x657),
    MSR_WEIGHTED_CORE_C0 = UINTMAX_C(0x658),
    MSR_ANY_CORE_C0 = UINTMAX_C(0x659),
    MSR_ANY_GFXE_C0 = UINTMAX_C(0x65A),
    MSR_CORE_GFXE_OVERLAP_C0 = UINTMAX_C(0x65B),
    MSR_PLATFORM_POWER_LIMIT = UINTMAX_C(0x65C),
    MSR_FAST_UNCORE_MSRS_STATUS = UINTMAX_C(0x65E),
    MSR_FAST_UNCORE_MSRS_CAPABILITY = UINTMAX_C(0x65F),
    MSR_MC6_RESIDENCY_COUNTER = UINTMAX_C(0x664),
    MSR_LASTBRANCH_0_FROM_IP = UINTMAX_C(0x680),
    MSR_LASTBRANCH_1_FROM_IP = UINTMAX_C(0x681),
    MSR_LASTBRANCH_2_FROM_IP = UINTMAX_C(0x682),
    MSR_LASTBRANCH_3_FROM_IP = UINTMAX_C(0x683),
    MSR_LASTBRANCH_4_FROM_IP = UINTMAX_C(0x684),
    MSR_LASTBRANCH_5_FROM_IP = UINTMAX_C(0x685),
    MSR_LASTBRANCH_6_FROM_IP = UINTMAX_C(0x686),
    MSR_LASTBRANCH_7_FROM_IP = UINTMAX_C(0x687),
    MSR_LASTBRANCH_8_FROM_IP = UINTMAX_C(0x688),
    MSR_LASTBRANCH_9_FROM_IP = UINTMAX_C(0x689),
    MSR_LASTBRANCH_10_FROM_IP = UINTMAX_C(0x68A),
    MSR_LASTBRANCH_11_FROM_IP = UINTMAX_C(0x68B),
    MSR_LASTBRANCH_12_FROM_IP = UINTMAX_C(0x68C),
    MSR_LASTBRANCH_13_FROM_IP = UINTMAX_C(0x68D),
    MSR_LASTBRANCH_14_FROM_IP = UINTMAX_C(0x68E),
    MSR_LASTBRANCH_15_FROM_IP = UINTMAX_C(0x68F),
    MSR_LASTBRANCH_16_FROM_IP = UINTMAX_C(0x690),
    MSR_LASTBRANCH_17_FROM_IP = UINTMAX_C(0x691),
    MSR_LASTBRANCH_18_FROM_IP = UINTMAX_C(0x692),
    MSR_LASTBRANCH_19_FROM_IP = UINTMAX_C(0x693),
    MSR_LASTBRANCH_20_FROM_IP = UINTMAX_C(0x694),
    MSR_LASTBRANCH_21_FROM_IP = UINTMAX_C(0x695),
    MSR_LASTBRANCH_22_FROM_IP = UINTMAX_C(0x696),
    MSR_LASTBRANCH_23_FROM_IP = UINTMAX_C(0x697),
    MSR_LASTBRANCH_24_FROM_IP = UINTMAX_C(0x698),
    MSR_LASTBRANCH_25_FROM_IP = UINTMAX_C(0x699),
    MSR_LASTBRANCH_26_FROM_IP = UINTMAX_C(0x69A),
    MSR_LASTBRANCH_27_FROM_IP = UINTMAX_C(0x69B),
    MSR_LASTBRANCH_28_FROM_IP = UINTMAX_C(0x69C),
    MSR_LASTBRANCH_29_FROM_IP = UINTMAX_C(0x69D),
    MSR_LASTBRANCH_30_FROM_IP = UINTMAX_C(0x69E),
    MSR_LASTBRANCH_31_FROM_IP = UINTMAX_C(0x69F),
    IA32_U_CET = UINTMAX_C(0x6A0),
    IA32_S_CET = UINTMAX_C(0x6A2),
    IA32_PL0_SSP = UINTMAX_C(0x6A4),
    IA32_PL1_SSP = UINTMAX_C(0x6A5),
    IA32_PL2_SSP = UINTMAX_C(0x6A6),
    IA32_PL3_SSP = UINTMAX_C(0x6A7),
    IA32_INTERRUPT_SSP_TABLE_ADDR = UINTMAX_C(0x6A8),
    MSR_GRAPHICS_PERF_LIMIT_REASONS = UINTMAX_C(0x6B0),
    MSR_RING_PERF_LIMIT_REASONS = UINTMAX_C(0x6B1),
    MSR_LASTBRANCH_0_TO_IP = UINTMAX_C(0x6C0),
    MSR_LASTBRANCH_1_TO_IP = UINTMAX_C(0x6C1),
    MSR_LASTBRANCH_2_TO_IP = UINTMAX_C(0x6C2),
    MSR_LASTBRANCH_3_TO_IP = UINTMAX_C(0x6C3),
    MSR_LASTBRANCH_4_TO_IP = UINTMAX_C(0x6C4),
    MSR_LASTBRANCH_5_TO_IP = UINTMAX_C(0x6C5),
    MSR_LASTBRANCH_6_TO_IP = UINTMAX_C(0x6C6),
    MSR_LASTBRANCH_7_TO_IP = UINTMAX_C(0x6C7),
    MSR_LASTBRANCH_8_TO_IP = UINTMAX_C(0x6C8),
    MSR_LASTBRANCH_9_TO_IP = UINTMAX_C(0x6C9),
    MSR_LASTBRANCH_10_TO_IP = UINTMAX_C(0x6CA),
    MSR_LASTBRANCH_11_TO_IP = UINTMAX_C(0x6CB),
    MSR_LASTBRANCH_12_TO_IP = UINTMAX_C(0x6CC),
    MSR_LASTBRANCH_13_TO_IP = UINTMAX_C(0x6CD),
    MSR_LASTBRANCH_14_TO_IP = UINTMAX_C(0x6CE),
    MSR_LASTBRANCH_15_TO_IP = UINTMAX_C(0x6CF),
    MSR_LASTBRANCH_16_TO_IP = UINTMAX_C(0x6D0),
    MSR_LASTBRANCH_17_TO_IP = UINTMAX_C(0x6D1),
    MSR_LASTBRANCH_18_TO_IP = UINTMAX_C(0x6D2),
    MSR_LASTBRANCH_19_TO_IP = UINTMAX_C(0x6D3),
    MSR_LASTBRANCH_20_TO_IP = UINTMAX_C(0x6D4),
    MSR_LASTBRANCH_21_TO_IP = UINTMAX_C(0x6D5),
    MSR_LASTBRANCH_22_TO_IP = UINTMAX_C(0x6D6),
    MSR_LASTBRANCH_23_TO_IP = UINTMAX_C(0x6D7),
    MSR_LASTBRANCH_24_TO_IP = UINTMAX_C(0x6D8),
    MSR_LASTBRANCH_25_TO_IP = UINTMAX_C(0x6D9),
    MSR_LASTBRANCH_26_TO_IP = UINTMAX_C(0x6DA),
    MSR_LASTBRANCH_27_TO_IP = UINTMAX_C(0x6DB),
    MSR_LASTBRANCH_28_TO_IP = UINTMAX_C(0x6DC),
    MSR_LASTBRANCH_29_TO_IP = UINTMAX_C(0x6DD),
    MSR_LASTBRANCH_30_TO_IP = UINTMAX_C(0x6DE),
    MSR_LASTBRANCH_31_TO_IP = UINTMAX_C(0x6DF),
    IA32_TSC_DEADLINE = UINTMAX_C(0x6E0),
    IA32_PKRS = UINTMAX_C(0x6E1),
    IA32_PM_ENABLE = UINTMAX_C(0x770),
    IA32_HWP_CAPABILITIES = UINTMAX_C(0x771),
    IA32_HWP_REQUEST_PKG = UINTMAX_C(0x772),
    IA32_HWP_INTERRUPT = UINTMAX_C(0x773),
    IA32_HWP_REQUEST = UINTMAX_C(0x774),
    IA32_PECI_HWP_REQUEST_INFO = UINTMAX_C(0x775),
    IA32_HWP_CTL = UINTMAX_C(0x776),
    IA32_HWP_STATUS = UINTMAX_C(0x777),
    IA32_X2APIC_APICID = UINTMAX_C(0x802),
    IA32_X2APIC_VERSION = UINTMAX_C(0x803),
    IA32_X2APIC_TPR = UINTMAX_C(0x808),
    IA32_X2APIC_PPR = UINTMAX_C(0x80A),
    IA32_X2APIC_EOI = UINTMAX_C(0x80B),
    IA32_X2APIC_LDR = UINTMAX_C(0x80D),
    IA32_X2APIC_SIVR = UINTMAX_C(0x80F),
    IA32_X2APIC_ISR0 = UINTMAX_C(0x810),
    IA32_X2APIC_ISR1 = UINTMAX_C(0x811),
    IA32_X2APIC_ISR2 = UINTMAX_C(0x812),
    IA32_X2APIC_ISR3 = UINTMAX_C(0x813),
    IA32_X2APIC_ISR4 = UINTMAX_C(0x814),
    IA32_X2APIC_ISR5 = UINTMAX_C(0x815),
    IA32_X2APIC_ISR6 = UINTMAX_C(0x816),
    IA32_X2APIC_ISR7 = UINTMAX_C(0x817),
    IA32_X2APIC_TMR0 = UINTMAX_C(0x818),
    IA32_X2APIC_TMR1 = UINTMAX_C(0x819),
    IA32_X2APIC_TMR2 = UINTMAX_C(0x81A),
    IA32_X2APIC_TMR3 = UINTMAX_C(0x81B),
    IA32_X2APIC_TMR4 = UINTMAX_C(0x81C),
    IA32_X2APIC_TMR5 = UINTMAX_C(0x81D),
    IA32_X2APIC_TMR6 = UINTMAX_C(0x81E),
    IA32_X2APIC_TMR7 = UINTMAX_C(0x81F),
    IA32_X2APIC_IRR0 = UINTMAX_C(0x820),
    IA32_X2APIC_IRR1 = UINTMAX_C(0x821),
    IA32_X2APIC_IRR2 = UINTMAX_C(0x822),
    IA32_X2APIC_IRR3 = UINTMAX_C(0x823),
    IA32_X2APIC_IRR4 = UINTMAX_C(0x824),
    IA32_X2APIC_IRR5 = UINTMAX_C(0x825),
    IA32_X2APIC_IRR6 = UINTMAX_C(0x826),
    IA32_X2APIC_IRR7 = UINTMAX_C(0x827),
    IA32_X2APIC_ESR = UINTMAX_C(0x828),
    IA32_X2APIC_LVT_CMCI = UINTMAX_C(0x82F),
    IA32_X2APIC_ICR = UINTMAX_C(0x830),
    IA32_X2APIC_LVT_TIMER = UINTMAX_C(0x832),
    IA32_X2APIC_LVT_THERMAL = UINTMAX_C(0x833),
    IA32_X2APIC_LVT_PMI = UINTMAX_C(0x834),
    IA32_X2APIC_LVT_LINT0 = UINTMAX_C(0x835),
    IA32_X2APIC_LVT_LINT1 = UINTMAX_C(0x836),
    IA32_X2APIC_LVT_ERROR = UINTMAX_C(0x837),
    IA32_X2APIC_INIT_COUNT = UINTMAX_C(0x838),
    IA32_X2APIC_CUR_COUNT = UINTMAX_C(0x839),
    IA32_X2APIC_DIV_CONF = UINTMAX_C(0x83E),
    IA32_X2APIC_SELF_IPI = UINTMAX_C(0x83F),
    IA32_TME_CAPABILITY = UINTMAX_C(0x981),
    IA32_TME_ACTIVATE = UINTMAX_C(0x982),
    IA32_TME_EXCLUDE_MASK = UINTMAX_C(0x983),
    IA32_TME_EXCLUDE_BASE = UINTMAX_C(0x984),
    IA32_COPY_STATUS1 = UINTMAX_C(0x990),
    IA32_IWKEYBACKUP_STATUS1 = UINTMAX_C(0x991),
    IA32_DEBUG_INTERFACE = UINTMAX_C(0xC80),
    IA32_L2_QOS_CFG = UINTMAX_C(0xC82),
    IA32_BNDCFGS = UINTMAX_C(0xD90),
    IA32_COPY_LOCAL_TO_PLATFORM1 = UINTMAX_C(0xD91),
    IA32_COPY_PLATFORM_TO_LOCAL1 = UINTMAX_C(0xD92),
    IA32_XSS = UINTMAX_C(0xDA0),
    IA32_PKG_HDC_CTL = UINTMAX_C(0xDB0),
    IA32_PM_CTL1 = UINTMAX_C(0xDB1),
    IA32_THREAD_STALL = UINTMAX_C(0xDB2),
    MSR_LBR_INFO_0 = UINTMAX_C(0xDC0),
    MSR_LBR_INFO_1 = UINTMAX_C(0xDC1),
    MSR_LBR_INFO_2 = UINTMAX_C(0xDC2),
    MSR_LBR_INFO_3 = UINTMAX_C(0xDC3),
    MSR_LBR_INFO_4 = UINTMAX_C(0xDC4),
    MSR_LBR_INFO_5 = UINTMAX_C(0xDC5),
    MSR_LBR_INFO_6 = UINTMAX_C(0xDC6),
    MSR_LBR_INFO_7 = UINTMAX_C(0xDC7),
    MSR_LBR_INFO_8 = UINTMAX_C(0xDC8),
    MSR_LBR_INFO_9 = UINTMAX_C(0xDC9),
    MSR_LBR_INFO_10 = UINTMAX_C(0xDCA),
    MSR_LBR_INFO_11 = UINTMAX_C(0xDCB),
    MSR_LBR_INFO_12 = UINTMAX_C(0xDCC),
    MSR_LBR_INFO_13 = UINTMAX_C(0xDCD),
    MSR_LBR_INFO_14 = UINTMAX_C(0xDCE),
    MSR_LBR_INFO_15 = UINTMAX_C(0xDCF),
    MSR_LBR_INFO_16 = UINTMAX_C(0xDD0),
    MSR_LBR_INFO_17 = UINTMAX_C(0xDD1),
    MSR_LBR_INFO_18 = UINTMAX_C(0xDD2),
    MSR_LBR_INFO_19 = UINTMAX_C(0xDD3),
    MSR_LBR_INFO_20 = UINTMAX_C(0xDD4),
    MSR_LBR_INFO_21 = UINTMAX_C(0xDD5),
    MSR_LBR_INFO_22 = UINTMAX_C(0xDD6),
    MSR_LBR_INFO_23 = UINTMAX_C(0xDD7),
    MSR_LBR_INFO_24 = UINTMAX_C(0xDD8),
    MSR_LBR_INFO_25 = UINTMAX_C(0xDD9),
    MSR_LBR_INFO_26 = UINTMAX_C(0xDDA),
    MSR_LBR_INFO_27 = UINTMAX_C(0xDDB),
    MSR_LBR_INFO_28 = UINTMAX_C(0xDDC),
    MSR_LBR_INFO_29 = UINTMAX_C(0xDDD),
    MSR_LBR_INFO_30 = UINTMAX_C(0xDDE),
    MSR_LBR_INFO_31 = UINTMAX_C(0xDDF),
    IA32_LBR_0_INFO = UINTMAX_C(0x1200),
    IA32_LBR_1_INFO = UINTMAX_C(0x1201),
    IA32_LBR_2_INFO = UINTMAX_C(0x1202),
    IA32_LBR_3_INFO = UINTMAX_C(0x1203),
    IA32_LBR_4_INFO = UINTMAX_C(0x1204),
    IA32_LBR_5_INFO = UINTMAX_C(0x1205),
    IA32_LBR_6_INFO = UINTMAX_C(0x1206),
    IA32_LBR_7_INFO = UINTMAX_C(0x1207),
    IA32_LBR_8_INFO = UINTMAX_C(0x1208),
    IA32_LBR_9_INFO = UINTMAX_C(0x1209),
    IA32_LBR_10_INFO = UINTMAX_C(0x120A),
    IA32_LBR_11_INFO = UINTMAX_C(0x120B),
    IA32_LBR_10_INFO = UINTMAX_C(0x120C),
    IA32_LBR_13_INFO = UINTMAX_C(0x120D),
    IA32_LBR_14_INFO = UINTMAX_C(0x120E),
    IA32_LBR_15_INFO = UINTMAX_C(0x120F),
    IA32_LBR_16_INFO = UINTMAX_C(0x1210),
    IA32_LBR_17_INFO = UINTMAX_C(0x1211),
    IA32_LBR_18_INFO = UINTMAX_C(0x1212),
    IA32_LBR_19_INFO = UINTMAX_C(0x1213),
    IA32_LBR_20_INFO = UINTMAX_C(0x1214),
    IA32_LBR_21_INFO = UINTMAX_C(0x1215),
    IA32_LBR_22_INFO = UINTMAX_C(0x1216),
    IA32_LBR_23_INFO = UINTMAX_C(0x1217),
    IA32_LBR_24_INFO = UINTMAX_C(0x1218),
    IA32_LBR_25_INFO = UINTMAX_C(0x1219),
    IA32_LBR_26_INFO = UINTMAX_C(0x121A),
    IA32_LBR_27_INFO = UINTMAX_C(0x121B),
    IA32_LBR_28_INFO = UINTMAX_C(0x121C),
    IA32_LBR_29_INFO = UINTMAX_C(0x121D),
    IA32_LBR_30_INFO = UINTMAX_C(0x121E),
    IA32_LBR_31_INFO = UINTMAX_C(0x121F),
    IA32_LBR_CTL = UINTMAX_C(0x14CE),
    IA32_LBR_DEPTH = UINTMAX_C(0x14CF),
    IA32_LBR_0_FROM_IP = UINTMAX_C(0x1500),
    IA32_LBR_1_FROM_IP = UINTMAX_C(0x1501),
    IA32_LBR_2_FROM_IP = UINTMAX_C(0x1502),
    IA32_LBR_3_FROM_IP = UINTMAX_C(0x1503),
    IA32_LBR_4_FROM_IP = UINTMAX_C(0x1504),
    IA32_LBR_5_FROM_IP = UINTMAX_C(0x1505),
    IA32_LBR_6_FROM_IP = UINTMAX_C(0x1506),
    IA32_LBR_7_FROM_IP = UINTMAX_C(0x1507),
    IA32_LBR_8_FROM_IP = UINTMAX_C(0x1508),
    IA32_LBR_9_FROM_IP = UINTMAX_C(0x1509),
    IA32_LBR_10_FROM_IP = UINTMAX_C(0x150A),
    IA32_LBR_11_FROM_IP = UINTMAX_C(0x150B),
    IA32_LBR_12_FROM_IP = UINTMAX_C(0x150C),
    IA32_LBR_13_FROM_IP = UINTMAX_C(0x150D),
    IA32_LBR_14_FROM_IP = UINTMAX_C(0x150E),
    IA32_LBR_15_FROM_IP = UINTMAX_C(0x150F),
    IA32_LBR_16_FROM_IP = UINTMAX_C(0x1510),
    IA32_LBR_17_FROM_IP = UINTMAX_C(0x1511),
    IA32_LBR_18_FROM_IP = UINTMAX_C(0x1512),
    IA32_LBR_19_FROM_IP = UINTMAX_C(0x1513),
    IA32_LBR_20_FROM_IP = UINTMAX_C(0x1514),
    IA32_LBR_21_FROM_IP = UINTMAX_C(0x1515),
    IA32_LBR_22_FROM_IP = UINTMAX_C(0x1516),
    IA32_LBR_23_FROM_IP = UINTMAX_C(0x1517),
    IA32_LBR_24_FROM_IP = UINTMAX_C(0x1518),
    IA32_LBR_25_FROM_IP = UINTMAX_C(0x1519),
    IA32_LBR_26_FROM_IP = UINTMAX_C(0x151A),
    IA32_LBR_27_FROM_IP = UINTMAX_C(0x151B),
    IA32_LBR_28_FROM_IP = UINTMAX_C(0x151C),
    IA32_LBR_29_FROM_IP = UINTMAX_C(0x151D),
    IA32_LBR_30_FROM_IP = UINTMAX_C(0x151E),
    IA32_LBR_31_FROM_IP = UINTMAX_C(0x151F),
    IA32_LBR_0_TO_IP = UINTMAX_C(0x1600),
    IA32_LBR_1_TO_IP = UINTMAX_C(0x1601),
    IA32_LBR_2_TO_IP = UINTMAX_C(0x1602),
    IA32_LBR_3_TO_IP = UINTMAX_C(0x1603),
    IA32_LBR_4_TO_IP = UINTMAX_C(0x1604),
    IA32_LBR_5_TO_IP = UINTMAX_C(0x1605),
    IA32_LBR_6_TO_IP = UINTMAX_C(0x1606),
    IA32_LBR_7_TO_IP = UINTMAX_C(0x1607),
    IA32_LBR_8_TO_IP = UINTMAX_C(0x1608),
    IA32_LBR_9_TO_IP = UINTMAX_C(0x1609),
    IA32_LBR_10_TO_IP = UINTMAX_C(0x160A),
    IA32_LBR_11_TO_IP = UINTMAX_C(0x160B),
    IA32_LBR_12_TO_IP = UINTMAX_C(0x160C),
    IA32_LBR_13_TO_IP = UINTMAX_C(0x160D),
    IA32_LBR_14_TO_IP = UINTMAX_C(0x160E),
    IA32_LBR_15_TO_IP = UINTMAX_C(0x160F),
    IA32_LBR_16_TO_IP = UINTMAX_C(0x1610),
    IA32_LBR_17_TO_IP = UINTMAX_C(0x1611),
    IA32_LBR_18_TO_IP = UINTMAX_C(0x1612),
    IA32_LBR_19_TO_IP = UINTMAX_C(0x1613),
    IA32_LBR_20_TO_IP = UINTMAX_C(0x1614),
    IA32_LBR_21_TO_IP = UINTMAX_C(0x1615),
    IA32_LBR_22_TO_IP = UINTMAX_C(0x1616),
    IA32_LBR_23_TO_IP = UINTMAX_C(0x1617),
    IA32_LBR_24_TO_IP = UINTMAX_C(0x1618),
    IA32_LBR_25_TO_IP = UINTMAX_C(0x1619),
    IA32_LBR_26_TO_IP = UINTMAX_C(0x161A),
    IA32_LBR_27_TO_IP = UINTMAX_C(0x161B),
    IA32_LBR_28_TO_IP = UINTMAX_C(0x161C),
    IA32_LBR_29_TO_IP = UINTMAX_C(0x161D),
    IA32_LBR_30_TO_IP = UINTMAX_C(0x161E),
    IA32_LBR_31_TO_IP = UINTMAX_C(0x161F),
    IA32_THREAD_FEEDBACK_CHAR = UINTMAX_C(0x17D2),
    IA32_HW_FEEDBACK_THREAD_CONFIG = UINTMAX_C(0x17D4),
    IA32_HRESET_ENABLE = UINTMAX_C(0x17DA),
    MSR_UNC_CBO_0_PERFEVTSEL0 = UINTMAX_C(0x2000),
    MSR_UNC_CBO_0_PERFEVTSEL1 = UINTMAX_C(0x2001),
    MSR_UNC_CBO_0_PERFCTR0 = UINTMAX_C(0x2002),
    MSR_UNC_CBO_0_PERFCTR1 = UINTMAX_C(0x2003),
    MSR_UNC_CBO_1_PERFEVTSEL0 = UINTMAX_C(0x2008),
    MSR_UNC_CBO_1_PERFEVTSEL1 = UINTMAX_C(0x2009),
    MSR_UNC_CBO_1_PERFCTR0 = UINTMAX_C(0x200A),
    MSR_UNC_CBO_1_PERFCTR1 = UINTMAX_C(0x200B),
    MSR_UNC_CBO_2_PERFEVTSEL0 = UINTMAX_C(0x2010),
    MSR_UNC_CBO_2_PERFEVTSEL1 = UINTMAX_C(0x2011),
    MSR_UNC_CBO_2_PERFCTR0 = UINTMAX_C(0x2012),
    MSR_UNC_CBO_2_PERFCTR1 = UINTMAX_C(0x2013),
    MSR_UNC_CBO_3_PERFEVTSEL0 = UINTMAX_C(0x2018),
    MSR_UNC_CBO_3_PERFEVTSEL1 = UINTMAX_C(0x2019),
    MSR_UNC_CBO_3_PERFCTR0 = UINTMAX_C(0x201A),
    MSR_UNC_CBO_3_PERFCTR1 = UINTMAX_C(0x201B),
    MSR_UNC_CBO_4_PERFEVTSEL0 = UINTMAX_C(0x2020),
    MSR_UNC_CBO_4_PERFEVTSEL1 = UINTMAX_C(0x2021),
    MSR_UNC_CBO_4_PERFCTR0 = UINTMAX_C(0x2022),
    MSR_UNC_CBO_4_PERFCTR1 = UINTMAX_C(0x2023),
    MSR_UNC_CBO_5_PERFEVTSEL0 = UINTMAX_C(0x2028),
    MSR_UNC_CBO_5_PERFEVTSEL1 = UINTMAX_C(0x2029),
    MSR_UNC_CBO_5_PERFCTR0 = UINTMAX_C(0x202A),
    MSR_UNC_CBO_5_PERFCTR1 = UINTMAX_C(0x202B),
    MSR_UNC_CBO_6_PERFEVTSEL0 = UINTMAX_C(0x2030),
    MSR_UNC_CBO_6_PERFEVTSEL1 = UINTMAX_C(0x2031),
    MSR_UNC_CBO_6_PERFCTR0 = UINTMAX_C(0x2032),
    MSR_UNC_CBO_6_PERFCTR1 = UINTMAX_C(0x2033),
    MSR_UNC_CBO_7_PERFEVTSEL0 = UINTMAX_C(0x2038),
    MSR_UNC_CBO_7_PERFEVTSEL1 = UINTMAX_C(0x2039),
    MSR_UNC_CBO_7_PERFCTR0 = UINTMAX_C(0x203A),
    MSR_UNC_CBO_7_PERFCTR1 = UINTMAX_C(0x203B),
    MSR_UNC_CBO_8_PERFEVTSEL0 = UINTMAX_C(0x2040),
    MSR_UNC_CBO_8_PERFEVTSEL1 = UINTMAX_C(0x2041),
    MSR_UNC_CBO_8_PERFCTR0 = UINTMAX_C(0x2042),
    MSR_UNC_CBO_8_PERFCTR1 = UINTMAX_C(0x2043),
    MSR_UNC_CBO_9_PERFEVTSEL0 = UINTMAX_C(0x2048),
    MSR_UNC_CBO_9_PERFEVTSEL1 = UINTMAX_C(0x2049),
    MSR_UNC_CBO_9_PERFCTR0 = UINTMAX_C(0x204A),
    MSR_UNC_CBO_9_PERFCTR1 = UINTMAX_C(0x204B),
    MSR_UNC_ARB_0_PERFEVTSEL0 = UINTMAX_C(0x2FD0),
    MSR_UNC_ARB_0_PERFEVTSEL1 = UINTMAX_C(0x2FD1),
    MSR_UNC_ARB_0_PERFCTR0 = UINTMAX_C(0x2FD2),
    MSR_UNC_ARB_0_PERFCTR1 = UINTMAX_C(0x2FD3),
    MSR_UNC_ARB_0_PERF_STATUS = UINTMAX_C(0x2FD4),
    MSR_UNC_ARB_0_PERF_CTRL = UINTMAX_C(0x2FD5),
    MSR_UNC_ARB_1_PERFEVTSEL0 = UINTMAX_C(0x2FD8),
    MSR_UNC_ARB_1_PERFEVTSEL1 = UINTMAX_C(0x2FD9),
    MSR_UNC_ARB_1_PERFCTR0 = UINTMAX_C(0x2FDA),
    MSR_UNC_ARB_1_PERFCTR1 = UINTMAX_C(0x2FDB),
    MSR_UNC_ARB_1_PERF_STATUS = UINTMAX_C(0x2FDC),
    MSR_UNC_ARB_1_PERF_CTRL = UINTMAX_C(0x2FDD),
    MSR_UNC_PERF_FIXED_CTRL = UINTMAX_C(0x2FDE),
    MSR_UNC_PERF_FIXED_CTR = UINTMAX_C(0x2FDF),
    MSR_UNC_PERF_GLOBAL_CTRL = UINTMAX_C(0x2FF0),
    MSR_UNC_PERF_GLOBAL_STATUS = UINTMAX_C(0x2FF2),
    IA32_EFER = UINTMAX_C(0xC0000080),
    IA32_STAR = UINTMAX_C(0xC0000081),
    IA32_LSTAR = UINTMAX_C(0xC0000082),
    IA32_FMASK = UINTMAX_C(0xC0000084),
    IA32_FS_BASE = UINTMAX_C(0xC0000100),
    IA32_GS_BASE = UINTMAX_C(0xC0000101),
    IA32_KERNEL_GS_BASE = UINTMAX_C(0xC0000102),
    IA32_TSC_AUX = UINTMAX_C(0xC0000103),

    IA32_L2_QOS_MASK_0 = UINTMAX_C(0xD10),
    IA32_L2_QOS_MASK_1 = UINTMAX_C(0xD10) + 1,
    IA32_L2_QOS_MASK_2 = UINTMAX_C(0xD10) + 2,
    IA32_L2_QOS_MASK_3 = UINTMAX_C(0xD10) + 3,
    IA32_L2_QOS_MASK_4 = UINTMAX_C(0xD10) + 4,
    IA32_L2_QOS_MASK_5 = UINTMAX_C(0xD10) + 5,
    IA32_L2_QOS_MASK_6 = UINTMAX_C(0xD10) + 6,
    IA32_L2_QOS_MASK_7 = UINTMAX_C(0xD10) + 7,
    IA32_L2_QOS_MASK_8 = UINTMAX_C(0xD10) + 8,
    IA32_L2_QOS_MASK_9 = UINTMAX_C(0xD10) + 9,
    IA32_L2_QOS_MASK_10 = UINTMAX_C(0xD10) + 10,
    IA32_L2_QOS_MASK_11 = UINTMAX_C(0xD10) + 11,
    IA32_L2_QOS_MASK_12 = UINTMAX_C(0xD10) + 12,
    IA32_L2_QOS_MASK_13 = UINTMAX_C(0xD10) + 13,
    IA32_L2_QOS_MASK_14 = UINTMAX_C(0xD10) + 14,
    IA32_L2_QOS_MASK_15 = UINTMAX_C(0xD10) + 15
};

#endif
