#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* A */
#define A__0__INTTYPE CYREG_PICU15_INTTYPE1
#define A__0__MASK 0x02u
#define A__0__PC CYREG_IO_PC_PRT15_PC1
#define A__0__PORT 15u
#define A__0__SHIFT 1u
#define A__AG CYREG_PRT15_AG
#define A__AMUX CYREG_PRT15_AMUX
#define A__BIE CYREG_PRT15_BIE
#define A__BIT_MASK CYREG_PRT15_BIT_MASK
#define A__BYP CYREG_PRT15_BYP
#define A__CTL CYREG_PRT15_CTL
#define A__DM0 CYREG_PRT15_DM0
#define A__DM1 CYREG_PRT15_DM1
#define A__DM2 CYREG_PRT15_DM2
#define A__DR CYREG_PRT15_DR
#define A__INP_DIS CYREG_PRT15_INP_DIS
#define A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define A__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define A__LCD_EN CYREG_PRT15_LCD_EN
#define A__MASK 0x02u
#define A__PORT 15u
#define A__PRT CYREG_PRT15_PRT
#define A__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define A__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define A__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define A__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define A__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define A__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define A__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define A__PS CYREG_PRT15_PS
#define A__SHIFT 1u
#define A__SLW CYREG_PRT15_SLW

/* B */
#define B__0__INTTYPE CYREG_PICU15_INTTYPE3
#define B__0__MASK 0x08u
#define B__0__PC CYREG_IO_PC_PRT15_PC3
#define B__0__PORT 15u
#define B__0__SHIFT 3u
#define B__AG CYREG_PRT15_AG
#define B__AMUX CYREG_PRT15_AMUX
#define B__BIE CYREG_PRT15_BIE
#define B__BIT_MASK CYREG_PRT15_BIT_MASK
#define B__BYP CYREG_PRT15_BYP
#define B__CTL CYREG_PRT15_CTL
#define B__DM0 CYREG_PRT15_DM0
#define B__DM1 CYREG_PRT15_DM1
#define B__DM2 CYREG_PRT15_DM2
#define B__DR CYREG_PRT15_DR
#define B__INP_DIS CYREG_PRT15_INP_DIS
#define B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define B__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define B__LCD_EN CYREG_PRT15_LCD_EN
#define B__MASK 0x08u
#define B__PORT 15u
#define B__PRT CYREG_PRT15_PRT
#define B__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define B__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define B__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define B__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define B__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define B__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define B__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define B__PS CYREG_PRT15_PS
#define B__SHIFT 3u
#define B__SLW CYREG_PRT15_SLW

/* C */
#define C__0__INTTYPE CYREG_PICU3_INTTYPE0
#define C__0__MASK 0x01u
#define C__0__PC CYREG_PRT3_PC0
#define C__0__PORT 3u
#define C__0__SHIFT 0u
#define C__AG CYREG_PRT3_AG
#define C__AMUX CYREG_PRT3_AMUX
#define C__BIE CYREG_PRT3_BIE
#define C__BIT_MASK CYREG_PRT3_BIT_MASK
#define C__BYP CYREG_PRT3_BYP
#define C__CTL CYREG_PRT3_CTL
#define C__DM0 CYREG_PRT3_DM0
#define C__DM1 CYREG_PRT3_DM1
#define C__DM2 CYREG_PRT3_DM2
#define C__DR CYREG_PRT3_DR
#define C__INP_DIS CYREG_PRT3_INP_DIS
#define C__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define C__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define C__LCD_EN CYREG_PRT3_LCD_EN
#define C__MASK 0x01u
#define C__PORT 3u
#define C__PRT CYREG_PRT3_PRT
#define C__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define C__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define C__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define C__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define C__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define C__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define C__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define C__PS CYREG_PRT3_PS
#define C__SHIFT 0u
#define C__SLW CYREG_PRT3_SLW

/* D */
#define D__0__INTTYPE CYREG_PICU3_INTTYPE2
#define D__0__MASK 0x04u
#define D__0__PC CYREG_PRT3_PC2
#define D__0__PORT 3u
#define D__0__SHIFT 2u
#define D__AG CYREG_PRT3_AG
#define D__AMUX CYREG_PRT3_AMUX
#define D__BIE CYREG_PRT3_BIE
#define D__BIT_MASK CYREG_PRT3_BIT_MASK
#define D__BYP CYREG_PRT3_BYP
#define D__CTL CYREG_PRT3_CTL
#define D__DM0 CYREG_PRT3_DM0
#define D__DM1 CYREG_PRT3_DM1
#define D__DM2 CYREG_PRT3_DM2
#define D__DR CYREG_PRT3_DR
#define D__INP_DIS CYREG_PRT3_INP_DIS
#define D__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define D__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define D__LCD_EN CYREG_PRT3_LCD_EN
#define D__MASK 0x04u
#define D__PORT 3u
#define D__PRT CYREG_PRT3_PRT
#define D__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define D__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define D__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define D__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define D__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define D__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define D__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define D__PS CYREG_PRT3_PS
#define D__SHIFT 2u
#define D__SLW CYREG_PRT3_SLW

/* E */
#define E__0__INTTYPE CYREG_PICU3_INTTYPE4
#define E__0__MASK 0x10u
#define E__0__PC CYREG_PRT3_PC4
#define E__0__PORT 3u
#define E__0__SHIFT 4u
#define E__AG CYREG_PRT3_AG
#define E__AMUX CYREG_PRT3_AMUX
#define E__BIE CYREG_PRT3_BIE
#define E__BIT_MASK CYREG_PRT3_BIT_MASK
#define E__BYP CYREG_PRT3_BYP
#define E__CTL CYREG_PRT3_CTL
#define E__DM0 CYREG_PRT3_DM0
#define E__DM1 CYREG_PRT3_DM1
#define E__DM2 CYREG_PRT3_DM2
#define E__DR CYREG_PRT3_DR
#define E__INP_DIS CYREG_PRT3_INP_DIS
#define E__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define E__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define E__LCD_EN CYREG_PRT3_LCD_EN
#define E__MASK 0x10u
#define E__PORT 3u
#define E__PRT CYREG_PRT3_PRT
#define E__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define E__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define E__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define E__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define E__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define E__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define E__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define E__PS CYREG_PRT3_PS
#define E__SHIFT 4u
#define E__SLW CYREG_PRT3_SLW

/* F */
#define F__0__INTTYPE CYREG_PICU3_INTTYPE5
#define F__0__MASK 0x20u
#define F__0__PC CYREG_PRT3_PC5
#define F__0__PORT 3u
#define F__0__SHIFT 5u
#define F__AG CYREG_PRT3_AG
#define F__AMUX CYREG_PRT3_AMUX
#define F__BIE CYREG_PRT3_BIE
#define F__BIT_MASK CYREG_PRT3_BIT_MASK
#define F__BYP CYREG_PRT3_BYP
#define F__CTL CYREG_PRT3_CTL
#define F__DM0 CYREG_PRT3_DM0
#define F__DM1 CYREG_PRT3_DM1
#define F__DM2 CYREG_PRT3_DM2
#define F__DR CYREG_PRT3_DR
#define F__INP_DIS CYREG_PRT3_INP_DIS
#define F__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define F__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define F__LCD_EN CYREG_PRT3_LCD_EN
#define F__MASK 0x20u
#define F__PORT 3u
#define F__PRT CYREG_PRT3_PRT
#define F__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define F__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define F__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define F__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define F__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define F__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define F__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define F__PS CYREG_PRT3_PS
#define F__SHIFT 5u
#define F__SLW CYREG_PRT3_SLW

/* G */
#define G__0__INTTYPE CYREG_PICU3_INTTYPE7
#define G__0__MASK 0x80u
#define G__0__PC CYREG_PRT3_PC7
#define G__0__PORT 3u
#define G__0__SHIFT 7u
#define G__AG CYREG_PRT3_AG
#define G__AMUX CYREG_PRT3_AMUX
#define G__BIE CYREG_PRT3_BIE
#define G__BIT_MASK CYREG_PRT3_BIT_MASK
#define G__BYP CYREG_PRT3_BYP
#define G__CTL CYREG_PRT3_CTL
#define G__DM0 CYREG_PRT3_DM0
#define G__DM1 CYREG_PRT3_DM1
#define G__DM2 CYREG_PRT3_DM2
#define G__DR CYREG_PRT3_DR
#define G__INP_DIS CYREG_PRT3_INP_DIS
#define G__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define G__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define G__LCD_EN CYREG_PRT3_LCD_EN
#define G__MASK 0x80u
#define G__PORT 3u
#define G__PRT CYREG_PRT3_PRT
#define G__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define G__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define G__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define G__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define G__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define G__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define G__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define G__PS CYREG_PRT3_PS
#define G__SHIFT 7u
#define G__SLW CYREG_PRT3_SLW

/* AS */
#define AS__0__INTTYPE CYREG_PICU15_INTTYPE2
#define AS__0__MASK 0x04u
#define AS__0__PC CYREG_IO_PC_PRT15_PC2
#define AS__0__PORT 15u
#define AS__0__SHIFT 2u
#define AS__AG CYREG_PRT15_AG
#define AS__AMUX CYREG_PRT15_AMUX
#define AS__BIE CYREG_PRT15_BIE
#define AS__BIT_MASK CYREG_PRT15_BIT_MASK
#define AS__BYP CYREG_PRT15_BYP
#define AS__CTL CYREG_PRT15_CTL
#define AS__DM0 CYREG_PRT15_DM0
#define AS__DM1 CYREG_PRT15_DM1
#define AS__DM2 CYREG_PRT15_DM2
#define AS__DR CYREG_PRT15_DR
#define AS__INP_DIS CYREG_PRT15_INP_DIS
#define AS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define AS__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define AS__LCD_EN CYREG_PRT15_LCD_EN
#define AS__MASK 0x04u
#define AS__PORT 15u
#define AS__PRT CYREG_PRT15_PRT
#define AS__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define AS__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define AS__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define AS__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define AS__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define AS__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define AS__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define AS__PS CYREG_PRT15_PS
#define AS__SHIFT 2u
#define AS__SLW CYREG_PRT15_SLW

/* CS */
#define CS__0__INTTYPE CYREG_PICU3_INTTYPE1
#define CS__0__MASK 0x02u
#define CS__0__PC CYREG_PRT3_PC1
#define CS__0__PORT 3u
#define CS__0__SHIFT 1u
#define CS__AG CYREG_PRT3_AG
#define CS__AMUX CYREG_PRT3_AMUX
#define CS__BIE CYREG_PRT3_BIE
#define CS__BIT_MASK CYREG_PRT3_BIT_MASK
#define CS__BYP CYREG_PRT3_BYP
#define CS__CTL CYREG_PRT3_CTL
#define CS__DM0 CYREG_PRT3_DM0
#define CS__DM1 CYREG_PRT3_DM1
#define CS__DM2 CYREG_PRT3_DM2
#define CS__DR CYREG_PRT3_DR
#define CS__INP_DIS CYREG_PRT3_INP_DIS
#define CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define CS__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CS__LCD_EN CYREG_PRT3_LCD_EN
#define CS__MASK 0x02u
#define CS__PORT 3u
#define CS__PRT CYREG_PRT3_PRT
#define CS__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CS__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CS__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CS__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CS__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CS__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CS__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CS__PS CYREG_PRT3_PS
#define CS__SHIFT 1u
#define CS__SLW CYREG_PRT3_SLW

/* DS */
#define DS__0__INTTYPE CYREG_PICU3_INTTYPE3
#define DS__0__MASK 0x08u
#define DS__0__PC CYREG_PRT3_PC3
#define DS__0__PORT 3u
#define DS__0__SHIFT 3u
#define DS__AG CYREG_PRT3_AG
#define DS__AMUX CYREG_PRT3_AMUX
#define DS__BIE CYREG_PRT3_BIE
#define DS__BIT_MASK CYREG_PRT3_BIT_MASK
#define DS__BYP CYREG_PRT3_BYP
#define DS__CTL CYREG_PRT3_CTL
#define DS__DM0 CYREG_PRT3_DM0
#define DS__DM1 CYREG_PRT3_DM1
#define DS__DM2 CYREG_PRT3_DM2
#define DS__DR CYREG_PRT3_DR
#define DS__INP_DIS CYREG_PRT3_INP_DIS
#define DS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define DS__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define DS__LCD_EN CYREG_PRT3_LCD_EN
#define DS__MASK 0x08u
#define DS__PORT 3u
#define DS__PRT CYREG_PRT3_PRT
#define DS__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define DS__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define DS__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define DS__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define DS__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define DS__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define DS__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define DS__PS CYREG_PRT3_PS
#define DS__SHIFT 3u
#define DS__SLW CYREG_PRT3_SLW

/* FS */
#define FS__0__INTTYPE CYREG_PICU3_INTTYPE6
#define FS__0__MASK 0x40u
#define FS__0__PC CYREG_PRT3_PC6
#define FS__0__PORT 3u
#define FS__0__SHIFT 6u
#define FS__AG CYREG_PRT3_AG
#define FS__AMUX CYREG_PRT3_AMUX
#define FS__BIE CYREG_PRT3_BIE
#define FS__BIT_MASK CYREG_PRT3_BIT_MASK
#define FS__BYP CYREG_PRT3_BYP
#define FS__CTL CYREG_PRT3_CTL
#define FS__DM0 CYREG_PRT3_DM0
#define FS__DM1 CYREG_PRT3_DM1
#define FS__DM2 CYREG_PRT3_DM2
#define FS__DR CYREG_PRT3_DR
#define FS__INP_DIS CYREG_PRT3_INP_DIS
#define FS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define FS__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define FS__LCD_EN CYREG_PRT3_LCD_EN
#define FS__MASK 0x40u
#define FS__PORT 3u
#define FS__PRT CYREG_PRT3_PRT
#define FS__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define FS__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define FS__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define FS__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define FS__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define FS__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define FS__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define FS__PS CYREG_PRT3_PS
#define FS__SHIFT 6u
#define FS__SLW CYREG_PRT3_SLW

/* GS */
#define GS__0__INTTYPE CYREG_PICU15_INTTYPE0
#define GS__0__MASK 0x01u
#define GS__0__PC CYREG_IO_PC_PRT15_PC0
#define GS__0__PORT 15u
#define GS__0__SHIFT 0u
#define GS__AG CYREG_PRT15_AG
#define GS__AMUX CYREG_PRT15_AMUX
#define GS__BIE CYREG_PRT15_BIE
#define GS__BIT_MASK CYREG_PRT15_BIT_MASK
#define GS__BYP CYREG_PRT15_BYP
#define GS__CTL CYREG_PRT15_CTL
#define GS__DM0 CYREG_PRT15_DM0
#define GS__DM1 CYREG_PRT15_DM1
#define GS__DM2 CYREG_PRT15_DM2
#define GS__DR CYREG_PRT15_DR
#define GS__INP_DIS CYREG_PRT15_INP_DIS
#define GS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define GS__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define GS__LCD_EN CYREG_PRT15_LCD_EN
#define GS__MASK 0x01u
#define GS__PORT 15u
#define GS__PRT CYREG_PRT15_PRT
#define GS__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define GS__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define GS__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define GS__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define GS__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define GS__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define GS__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define GS__PS CYREG_PRT15_PS
#define GS__SHIFT 0u
#define GS__SLW CYREG_PRT15_SLW

/* UC */
#define UC__0__INTTYPE CYREG_PICU15_INTTYPE4
#define UC__0__MASK 0x10u
#define UC__0__PC CYREG_IO_PC_PRT15_PC4
#define UC__0__PORT 15u
#define UC__0__SHIFT 4u
#define UC__AG CYREG_PRT15_AG
#define UC__AMUX CYREG_PRT15_AMUX
#define UC__BIE CYREG_PRT15_BIE
#define UC__BIT_MASK CYREG_PRT15_BIT_MASK
#define UC__BYP CYREG_PRT15_BYP
#define UC__CTL CYREG_PRT15_CTL
#define UC__DM0 CYREG_PRT15_DM0
#define UC__DM1 CYREG_PRT15_DM1
#define UC__DM2 CYREG_PRT15_DM2
#define UC__DR CYREG_PRT15_DR
#define UC__INP_DIS CYREG_PRT15_INP_DIS
#define UC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define UC__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define UC__LCD_EN CYREG_PRT15_LCD_EN
#define UC__MASK 0x10u
#define UC__PORT 15u
#define UC__PRT CYREG_PRT15_PRT
#define UC__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define UC__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define UC__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define UC__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define UC__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define UC__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define UC__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define UC__PS CYREG_PRT15_PS
#define UC__SHIFT 4u
#define UC__SLW CYREG_PRT15_SLW

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x01u
#define isr_1__INTC_NUMBER 0u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* VDAC8_1_viDAC8 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC3_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC3_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC3_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x08u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x08u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC3_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC3_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC3_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC3_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC3_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC3_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC3_TST

/* DacOutput */
#define DacOutput__0__INTTYPE CYREG_PICU1_INTTYPE7
#define DacOutput__0__MASK 0x80u
#define DacOutput__0__PC CYREG_PRT1_PC7
#define DacOutput__0__PORT 1u
#define DacOutput__0__SHIFT 7u
#define DacOutput__AG CYREG_PRT1_AG
#define DacOutput__AMUX CYREG_PRT1_AMUX
#define DacOutput__BIE CYREG_PRT1_BIE
#define DacOutput__BIT_MASK CYREG_PRT1_BIT_MASK
#define DacOutput__BYP CYREG_PRT1_BYP
#define DacOutput__CTL CYREG_PRT1_CTL
#define DacOutput__DM0 CYREG_PRT1_DM0
#define DacOutput__DM1 CYREG_PRT1_DM1
#define DacOutput__DM2 CYREG_PRT1_DM2
#define DacOutput__DR CYREG_PRT1_DR
#define DacOutput__INP_DIS CYREG_PRT1_INP_DIS
#define DacOutput__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define DacOutput__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define DacOutput__LCD_EN CYREG_PRT1_LCD_EN
#define DacOutput__MASK 0x80u
#define DacOutput__PORT 1u
#define DacOutput__PRT CYREG_PRT1_PRT
#define DacOutput__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define DacOutput__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define DacOutput__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define DacOutput__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define DacOutput__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define DacOutput__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define DacOutput__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define DacOutput__PS CYREG_PRT1_PS
#define DacOutput__SHIFT 7u
#define DacOutput__SLW CYREG_PRT1_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 72000000U
#define BCLK__BUS_CLK__KHZ 72000U
#define BCLK__BUS_CLK__MHZ 72U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
