{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 19:00:35 2016 " "Info: Processing started: Tue Apr 12 19:00:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testbench -c testbench " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off testbench -c testbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documenti/politecnico/laboratori/eln sist dig/lab04/sinccounter_nbit/decoder_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /documenti/politecnico/laboratori/eln sist dig/lab04/sinccounter_nbit/decoder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_7seg-behavioral " "Info: Found design unit 1: decoder_7seg-behavioral" {  } { { "../SincCounter_nbit/decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/decoder_7seg.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Info: Found entity 1: decoder_7seg" {  } { { "../SincCounter_nbit/decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/decoder_7seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documenti/politecnico/laboratori/eln sist dig/lab04/sinccounter_nbit/sinccounter_nbit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /documenti/politecnico/laboratori/eln sist dig/lab04/sinccounter_nbit/sinccounter_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SincCounter_nbit-behavioral " "Info: Found design unit 1: SincCounter_nbit-behavioral" {  } { { "../SincCounter_nbit/SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/SincCounter_nbit.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SincCounter_nbit " "Info: Found entity 1: SincCounter_nbit" {  } { { "../SincCounter_nbit/SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/SincCounter_nbit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documenti/politecnico/laboratori/eln sist dig/lab04/sinccounter_nbit/t_flip_flop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /documenti/politecnico/laboratori/eln sist dig/lab04/sinccounter_nbit/t_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_flip_flop-behavioral " "Info: Found design unit 1: T_flip_flop-behavioral" {  } { { "../SincCounter_nbit/T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 T_flip_flop " "Info: Found entity 1: T_flip_flop" {  } { { "../SincCounter_nbit/T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coder_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file coder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coder_7seg-behavior " "Info: Found design unit 1: coder_7seg-behavior" {  } { { "coder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit \[tb\]/coder_7seg.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 coder_7seg " "Info: Found entity 1: coder_7seg" {  } { { "coder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit \[tb\]/coder_7seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-test " "Info: Found design unit 1: testbench-test" {  } { { "testbench.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit \[tb\]/testbench.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Info: Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit \[tb\]/testbench.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tester-behavioral " "Info: Found design unit 1: tester-behavioral" {  } { { "tester.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit \[tb\]/tester.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tester " "Info: Found entity 1: tester" {  } { { "tester.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit \[tb\]/tester.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Info: Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error testbench.vhd(25) " "Warning (10036): Verilog HDL or VHDL warning at testbench.vhd(25): object \"error\" assigned a value but never read" {  } { { "testbench.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit \[tb\]/testbench.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SincCounter_nbit SincCounter_nbit:uut " "Info: Elaborating entity \"SincCounter_nbit\" for hierarchy \"SincCounter_nbit:uut\"" {  } { { "testbench.vhd" "uut" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit \[tb\]/testbench.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_flip_flop SincCounter_nbit:uut\|T_flip_flop:\\gen_add:0:gen01:T0 " "Info: Elaborating entity \"T_flip_flop\" for hierarchy \"SincCounter_nbit:uut\|T_flip_flop:\\gen_add:0:gen01:T0\"" {  } { { "../SincCounter_nbit/SincCounter_nbit.vhd" "\\gen_add:0:gen01:T0" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/SincCounter_nbit.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seg SincCounter_nbit:uut\|decoder_7seg:H3 " "Info: Elaborating entity \"decoder_7seg\" for hierarchy \"SincCounter_nbit:uut\|decoder_7seg:H3\"" {  } { { "../SincCounter_nbit/SincCounter_nbit.vhd" "H3" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/SincCounter_nbit.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tester tester:testUnit " "Info: Elaborating entity \"tester\" for hierarchy \"tester:testUnit\"" {  } { { "testbench.vhd" "testUnit" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit \[tb\]/testbench.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "tester.vhd(27) " "Warning (10785): VHDL warning at tester.vhd(27): synthesis ignores all but the first waveform" {  } { { "tester.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit \[tb\]/tester.vhd" 27 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "tester.vhd(28) " "Warning (10785): VHDL warning at tester.vhd(28): synthesis ignores all but the first waveform" {  } { { "tester.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit \[tb\]/tester.vhd" 28 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "tester.vhd(29) " "Warning (10785): VHDL warning at tester.vhd(29): synthesis ignores all but the first waveform" {  } { { "tester.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit \[tb\]/tester.vhd" 29 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "tester.vhd(30) " "Warning (10785): VHDL warning at tester.vhd(30): synthesis ignores all but the first waveform" {  } { { "tester.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit \[tb\]/tester.vhd" 30 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "tester.vhd(31) " "Error (10533): VHDL Wait Statement error at tester.vhd(31): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "tester.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit \[tb\]/tester.vhd" 31 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "tester:testUnit " "Error: Can't elaborate user hierarchy \"tester:testUnit\"" {  } { { "testbench.vhd" "testUnit" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit \[tb\]/testbench.vhd" 32 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Error: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 12 19:00:36 2016 " "Error: Processing ended: Tue Apr 12 19:00:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
