{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681309755359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681309755361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 11:29:15 2023 " "Processing started: Wed Apr 12 11:29:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681309755361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681309755361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parteIII -c parteIII " "Command: quartus_map --read_settings_files=on --write_settings_files=off parteIII -c parteIII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681309755361 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1681309756631 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"/\";  expecting \"endmodule\" parteIII.v(43) " "Verilog HDL syntax error at parteIII.v(43) near text \"/\";  expecting \"endmodule\"" {  } { { "parteIII.v" "" { Text "F:/Pratica03_oficial/parteIII.v" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1681309756986 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "Ã parteIII.v(43) " "Verilog HDL syntax error at parteIII.v(43) near text Ã" {  } { { "parteIII.v" "" { Text "F:/Pratica03_oficial/parteIII.v" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1681309756987 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "ƒ parteIII.v(43) " "Verilog HDL syntax error at parteIII.v(43) near text ƒ" {  } { { "parteIII.v" "" { Text "F:/Pratica03_oficial/parteIII.v" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1681309756987 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "Â parteIII.v(43) " "Verilog HDL syntax error at parteIII.v(43) near text Â" {  } { { "parteIII.v" "" { Text "F:/Pratica03_oficial/parteIII.v" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1681309756987 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "£ parteIII.v(43) " "Verilog HDL syntax error at parteIII.v(43) near text £" {  } { { "parteIII.v" "" { Text "F:/Pratica03_oficial/parteIII.v" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1681309756987 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "parteIII parteIII.v(1) " "Ignored design unit \"parteIII\" at parteIII.v(1) due to previous errors" {  } { { "parteIII.v" "" { Text "F:/Pratica03_oficial/parteIII.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1681309756991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parteiii.v 0 0 " "Found 0 design units, including 0 entities, in source file parteiii.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681309756991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_parteiii.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_parteiii.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_parteIII " "Found entity 1: tb_parteIII" {  } { { "tb_parteIII.v" "" { Text "F:/Pratica03_oficial/tb_parteIII.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681309757499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681309757499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache2vias.v 1 1 " "Found 1 design units, including 1 entities, in source file cache2vias.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache2vias " "Found entity 1: cache2vias" {  } { { "cache2vias.v" "" { Text "F:/Pratica03_oficial/cache2vias.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681309757513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681309757513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.v" "" { Text "F:/Pratica03_oficial/sistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681309757535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681309757535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor3para8.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor3para8.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor3para8 " "Found entity 1: extensor3para8" {  } { { "extensor3para8.v" "" { Text "F:/Pratica03_oficial/extensor3para8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681309757549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681309757549 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux.v " "Can't analyze file -- file mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1681309757570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlecache.v 1 1 " "Found 1 design units, including 1 entities, in source file controlecache.v" { { "Info" "ISGN_ENTITY_NAME" "1 controleCache " "Found entity 1: controleCache" {  } { { "controleCache.v" "" { Text "F:/Pratica03_oficial/controleCache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681309757585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681309757585 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681309758839 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 12 11:29:18 2023 " "Processing ended: Wed Apr 12 11:29:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681309758839 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681309758839 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681309758839 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681309758839 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 2 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681309760532 ""}
