{
    "id": "1545289930",
    "title": "Automated design space exploration of transient fault detectable datapath based on user specified power and delay constraints",
    "venue": "international symposium on vlsi design, automation and test",
    "year": 2015,
    "authors": [
        {
            "name": "Anirban Sengupta",
            "id": "2137163955",
            "org": "Computer Science & Engineering, Indian Institute of Technology, Indore, India"
        },
        {
            "name": "Saumya Bhadauria",
            "id": "2041647370",
            "org": "Computer Science & Engineering, Indian Institute of Technology, Indore, India"
        }
    ],
    "fields_of_study": [
        "Electronic engineering",
        "High-level synthesis",
        "Stuck-at fault",
        "Algorithm design",
        "Computer science",
        "Quality of results",
        "Fault detection and isolation",
        "Pareto principle",
        "Multi-objective optimization",
        "Design space exploration",
        "Real-time computing"
    ],
    "references": [
        "1512418237",
        "2025082298",
        "2103924580",
        "2128629307",
        "2140836475"
    ]
}