Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: SpaceInvaderWrapper.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SpaceInvaderWrapper.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SpaceInvaderWrapper"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : SpaceInvaderWrapper
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/Register_T.vhd" in Library work.
Architecture behavioral of Entity register_t is up to date.
Compiling vhdl file "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/Register_D.vhd" in Library work.
Architecture behavioral of Entity register_d is up to date.
Compiling vhdl file "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/Counter2bit.vhd" in Library work.
Architecture structural of Entity counter2bit is up to date.
Compiling vhdl file "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/Decoder.vhd" in Library work.
Architecture behavioral of Entity decoder is up to date.
Compiling vhdl file "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/PriorityEnconder.vhd" in Library work.
Architecture behavioral of Entity priorityenconder is up to date.
Compiling vhdl file "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/SerialControl.vhd" in Library work.
Architecture structural of Entity serialcontrol is up to date.
Compiling vhdl file "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/ParityCheck.vhd" in Library work.
Architecture behavioral of Entity paritycheck is up to date.
Compiling vhdl file "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/Counter3bit.vhd" in Library work.
Architecture structural of Entity counter3bit is up to date.
Compiling vhdl file "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/ShiftRegister.vhd" in Library work.
Architecture behavioral of Entity shiftregister is up to date.
Compiling vhdl file "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/KeyBufferControl.vhd" in Library work.
Architecture behavioral of Entity keybuffercontrol is up to date.
Compiling vhdl file "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/KeyControl.vhd" in Library work.
Architecture behavioral of Entity keycontrol is up to date.
Compiling vhdl file "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/KeyScan.vhd" in Library work.
Architecture structural of Entity keyscan is up to date.
Compiling vhdl file "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/SerialReceiver.vhd" in Library work.
Architecture structural of Entity serialreceiver is up to date.
Compiling vhdl file "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/LCDDispatcher.vhd" in Library work.
Architecture structural of Entity lcddispatcher is up to date.
Compiling vhdl file "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/KeyDecoder.vhd" in Library work.
Architecture structural of Entity keydecoder is up to date.
Compiling vhdl file "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/KeyBuffer.vhd" in Library work.
Architecture structural of Entity keybuffer is up to date.
Compiling vhdl file "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/KeyboardReader.vhd" in Library work.
Architecture structural of Entity keyboardreader is up to date.
Compiling vhdl file "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/SLCDC.vhd" in Library work.
Architecture structural of Entity slcdc is up to date.
Compiling vhdl file "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/SpaceInvaderWrapper.vhd" in Library work.
Entity <spaceinvaderwrapper> compiled.
Entity <spaceinvaderwrapper> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <SpaceInvaderWrapper> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <KeyboardReader> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <SLCDC> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <KeyDecoder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <KeyBuffer> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <SerialReceiver> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <LCDDispatcher> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <KeyControl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <KeyScan> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Register_D> in library <work> (architecture <behavioral>) with generics.
	WIDTH = 4

Analyzing hierarchy for entity <KeyBufferControl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SerialControl> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ParityCheck> in library <work> (architecture <behavioral>) with generics.
	WIDTH = 1

Analyzing hierarchy for entity <Counter3bit> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ShiftRegister> in library <work> (architecture <behavioral>) with generics.
	WIDTH = 5

Analyzing hierarchy for entity <Counter2bit> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Register_D> in library <work> (architecture <behavioral>) with generics.
	WIDTH = 2

Analyzing hierarchy for entity <Decoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PriorityEnconder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Register_D> in library <work> (architecture <behavioral>) with generics.
	WIDTH = 1

Analyzing hierarchy for entity <Register_T> in library <work> (architecture <behavioral>) with generics.
	WIDTH = 1


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <SpaceInvaderWrapper> in library <work> (Architecture <behavioral>).
Entity <SpaceInvaderWrapper> analyzed. Unit <SpaceInvaderWrapper> generated.

Analyzing Entity <KeyboardReader> in library <work> (Architecture <structural>).
Entity <KeyboardReader> analyzed. Unit <KeyboardReader> generated.

Analyzing Entity <KeyDecoder> in library <work> (Architecture <structural>).
Entity <KeyDecoder> analyzed. Unit <KeyDecoder> generated.

Analyzing Entity <KeyControl> in library <work> (Architecture <behavioral>).
Entity <KeyControl> analyzed. Unit <KeyControl> generated.

Analyzing Entity <KeyScan> in library <work> (Architecture <structural>).
Entity <KeyScan> analyzed. Unit <KeyScan> generated.

Analyzing Entity <Counter2bit> in library <work> (Architecture <structural>).
INFO:Xst:1739 - HDL ADVISOR - "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/Counter2bit.vhd" line 40: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/Counter2bit.vhd" line 40: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <Counter2bit> analyzed. Unit <Counter2bit> generated.

Analyzing generic Entity <Register_T> in library <work> (Architecture <behavioral>).
	WIDTH = 1
Entity <Register_T> analyzed. Unit <Register_T> generated.

Analyzing generic Entity <Register_D.2> in library <work> (Architecture <behavioral>).
	WIDTH = 2
Entity <Register_D.2> analyzed. Unit <Register_D.2> generated.

Analyzing Entity <Decoder> in library <work> (Architecture <behavioral>).
Entity <Decoder> analyzed. Unit <Decoder> generated.

Analyzing Entity <PriorityEnconder> in library <work> (Architecture <behavioral>).
Entity <PriorityEnconder> analyzed. Unit <PriorityEnconder> generated.

Analyzing Entity <KeyBuffer> in library <work> (Architecture <structural>).
Entity <KeyBuffer> analyzed. Unit <KeyBuffer> generated.

Analyzing generic Entity <Register_D.1> in library <work> (Architecture <behavioral>).
	WIDTH = 4
Entity <Register_D.1> analyzed. Unit <Register_D.1> generated.

Analyzing Entity <KeyBufferControl> in library <work> (Architecture <behavioral>).
Entity <KeyBufferControl> analyzed. Unit <KeyBufferControl> generated.

Analyzing Entity <SLCDC> in library <work> (Architecture <structural>).
Entity <SLCDC> analyzed. Unit <SLCDC> generated.

Analyzing Entity <SerialReceiver> in library <work> (Architecture <structural>).
Entity <SerialReceiver> analyzed. Unit <SerialReceiver> generated.

Analyzing Entity <SerialControl> in library <work> (Architecture <structural>).
Entity <SerialControl> analyzed. Unit <SerialControl> generated.

Analyzing generic Entity <ParityCheck> in library <work> (Architecture <behavioral>).
	WIDTH = 1
Entity <ParityCheck> analyzed. Unit <ParityCheck> generated.

Analyzing generic Entity <Register_D.3> in library <work> (Architecture <behavioral>).
	WIDTH = 1
Entity <Register_D.3> analyzed. Unit <Register_D.3> generated.

Analyzing Entity <Counter3bit> in library <work> (Architecture <structural>).
INFO:Xst:1739 - HDL ADVISOR - "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/Counter3bit.vhd" line 40: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/Counter3bit.vhd" line 40: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/Counter3bit.vhd" line 40: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <Counter3bit> analyzed. Unit <Counter3bit> generated.

Analyzing generic Entity <ShiftRegister> in library <work> (Architecture <behavioral>).
	WIDTH = 5
Entity <ShiftRegister> analyzed. Unit <ShiftRegister> generated.

Analyzing Entity <LCDDispatcher> in library <work> (Architecture <structural>).
Entity <LCDDispatcher> analyzed. Unit <LCDDispatcher> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <KeyControl>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/KeyControl.vhd".
    Found finite state machine <FSM_0> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | state_idle                                     |
    | Power Up State     | state_idle                                     |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <KeyControl> synthesized.


Synthesizing Unit <Register_D_2>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/Register_D.vhd".
    Found 2-bit register for signal <Q>.
Unit <Register_D_2> synthesized.


Synthesizing Unit <Decoder>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/Decoder.vhd".
WARNING:Xst:737 - Found 3-bit latch for signal <O>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <Decoder> synthesized.


Synthesizing Unit <PriorityEnconder>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/PriorityEnconder.vhd".
Unit <PriorityEnconder> synthesized.


Synthesizing Unit <Register_T>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/Register_T.vhd".
    Found 1-bit register for signal <Q<0>>.
    Found 1-bit xor2 for signal <Q_0$xor0000> created at line 51.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <Register_T> synthesized.


Synthesizing Unit <Register_D_1>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/Register_D.vhd".
    Found 4-bit register for signal <Q>.
Unit <Register_D_1> synthesized.


Synthesizing Unit <KeyBufferControl>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/KeyBufferControl.vhd".
    Found finite state machine <FSM_1> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | state_idle                                     |
    | Power Up State     | state_idle                                     |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <KeyBufferControl> synthesized.


Synthesizing Unit <LCDDispatcher>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/LCDDispatcher.vhd".
    Found finite state machine <FSM_2> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | state_idle                                     |
    | Power Up State     | state_idle                                     |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <LCDDispatcher> synthesized.


Synthesizing Unit <SerialControl>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/SerialControl.vhd".
    Found finite state machine <FSM_3> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | state_idle                                     |
    | Power Up State     | state_idle                                     |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <SerialControl> synthesized.


Synthesizing Unit <ShiftRegister>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/ShiftRegister.vhd".
    Found 5-bit register for signal <IQ>.
Unit <ShiftRegister> synthesized.


Synthesizing Unit <Register_D_3>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/Register_D.vhd".
    Found 1-bit register for signal <Q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Register_D_3> synthesized.


Synthesizing Unit <KeyBuffer>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/KeyBuffer.vhd".
Unit <KeyBuffer> synthesized.


Synthesizing Unit <Counter2bit>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/Counter2bit.vhd".
Unit <Counter2bit> synthesized.


Synthesizing Unit <ParityCheck>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/ParityCheck.vhd".
    Found 1-bit xor2 for signal <D1<0>>.
    Summary:
	inferred   1 Xor(s).
Unit <ParityCheck> synthesized.


Synthesizing Unit <Counter3bit>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/Counter3bit.vhd".
Unit <Counter3bit> synthesized.


Synthesizing Unit <KeyScan>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/KeyScan.vhd".
Unit <KeyScan> synthesized.


Synthesizing Unit <SerialReceiver>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/SerialReceiver.vhd".
Unit <SerialReceiver> synthesized.


Synthesizing Unit <SLCDC>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/SLCDC.vhd".
Unit <SLCDC> synthesized.


Synthesizing Unit <KeyDecoder>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/KeyDecoder.vhd".
Unit <KeyDecoder> synthesized.


Synthesizing Unit <KeyboardReader>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/KeyboardReader.vhd".
Unit <KeyboardReader> synthesized.


Synthesizing Unit <SpaceInvaderWrapper>.
    Related source file is "C:/Users/marti/Documents/Projects/Isel/SpaceInvader/VHDL/SpaceInvaderWrapper.vhd".
Unit <SpaceInvaderWrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 9
 1-bit register                                        : 6
 2-bit register                                        : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
# Latches                                              : 1
 3-bit latch                                           : 1
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <SLCD/SerialReceive/SerialCtrl/CS/FSM> on signal <CS[1:3]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 state_idle      | 000
 state_key_enrx  | 001
 state_dflag_on  | 011
 state_no_error  | 010
 state_accept_on | 110
-----------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <SLCD/LCDDispatch/CS/FSM> on signal <CS[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 state_idle | 00
 state_wrl  | 01
 state_done | 10
------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <KeyboardRead/KeyBuff/KeyBufferCtrl/CS/FSM> on signal <CS[1:2]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 state_idle    | 00
 state_dav_on  | 01
 state_dav_off | 10
 state_ack_on  | 11
---------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <KeyboardRead/KeyDecode/KeyCtrl/CS/FSM> on signal <CS[1:2]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 state_idle        | 00
 state_key_pressed | 01
 state_key_ack     | 10
-------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# Registers                                            : 6
 Flip-Flops                                            : 6
# Latches                                              : 1
 3-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SpaceInvaderWrapper> ...

Optimizing unit <PriorityEnconder> ...

Optimizing unit <KeyControl> ...
  implementation constraint: INIT=r	 : CS_FSM_FFd1
  implementation constraint: INIT=r	 : CS_FSM_FFd2

Optimizing unit <Register_T> ...

Optimizing unit <KeyBufferControl> ...
  implementation constraint: INIT=r	 : CS_FSM_FFd1
  implementation constraint: INIT=r	 : CS_FSM_FFd2

Optimizing unit <LCDDispatcher> ...
  implementation constraint: INIT=r	 : CS_FSM_FFd2
  implementation constraint: INIT=r	 : CS_FSM_FFd1

Optimizing unit <SerialControl> ...
  implementation constraint: INIT=r	 : CS_FSM_FFd1
  implementation constraint: INIT=r	 : CS_FSM_FFd2
  implementation constraint: INIT=r	 : CS_FSM_FFd3

Optimizing unit <Register_D_3> ...

Optimizing unit <Register_D_2> ...

Optimizing unit <Decoder> ...

Optimizing unit <Register_D_1> ...

Optimizing unit <ShiftRegister> ...

Optimizing unit <Counter2bit> ...

Optimizing unit <ParityCheck> ...

Optimizing unit <Counter3bit> ...

Optimizing unit <KeyBuffer> ...

Optimizing unit <KeyScan> ...

Optimizing unit <SerialReceiver> ...

Optimizing unit <SLCDC> ...

Optimizing unit <KeyDecoder> ...

Optimizing unit <KeyboardReader> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SpaceInvaderWrapper.ngr
Top Level Output File Name         : SpaceInvaderWrapper
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 105
#      AND2                        : 30
#      AND3                        : 6
#      GND                         : 1
#      INV                         : 47
#      OR2                         : 14
#      OR3                         : 1
#      OR4                         : 1
#      XOR2                        : 5
# FlipFlops/Latches                : 29
#      FDC                         : 21
#      FDCE                        : 5
#      LDCP                        : 3
# IO Buffers                       : 28
#      IBUF                        : 12
#      OBUF                        : 16
=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.88 secs
 
--> 

Total memory usage is 4513460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    5 (   0 filtered)

