#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jul  6 14:42:00 2020
# Process ID: 13620
# Current directory: C:/Users/Pikachu/Desktop/Hardware course design/EXperiment_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18260 C:\Users\Pikachu\Desktop\Hardware course design\EXperiment_2\EXperiment_2.xpr
# Log file: C:/Users/Pikachu/Desktop/Hardware course design/EXperiment_2/vivado.log
# Journal file: C:/Users/Pikachu/Desktop/Hardware course design/EXperiment_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Pikachu/Desktop/Hardware course design/EXperiment_2/EXperiment_2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado18.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 777.246 ; gain = 152.176
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Jul  6 14:42:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/Pikachu/Desktop/Hardware course design/EXperiment_2/EXperiment_2.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tftg256-1
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Pikachu/Desktop/Hardware course design/EXperiment_2/EXperiment_2.srcs/constrs_1/new/dispaly_xdc.xdc]
Finished Parsing XDC File [C:/Users/Pikachu/Desktop/Hardware course design/EXperiment_2/EXperiment_2.srcs/constrs_1/new/dispaly_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1104.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1266.746 ; gain = 415.168
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Jul  6 15:05:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/Pikachu/Desktop/Hardware course design/EXperiment_2/EXperiment_2.runs/synth_1/runme.log
[Mon Jul  6 15:05:04 2020] Launched impl_1...
Run output will be captured here: C:/Users/Pikachu/Desktop/Hardware course design/EXperiment_2/EXperiment_2.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  6 15:07:58 2020...
