// Seed: 2361241850
module module_0 (
    output wire id_0
);
  logic id_2 = id_2;
  parameter real id_3 = 1;
  wand id_4;
  assign id_2 = 1;
  assign module_1.id_6 = 0;
  assign id_4 = id_2 - -1;
endmodule
program module_1 #(
    parameter id_0 = 32'd17
) (
    input  tri0 _id_0,
    output wand id_1
    , id_3
);
  assign id_3 = id_3;
  logic id_4;
  wire  id_5;
  always_latch id_3 = -1 && id_3;
  module_0 modCall_1 (id_1);
  supply1 id_6, id_7[1 'd0 ==  id_0 : -1], id_8;
  assign id_8 = id_6;
  logic id_9;
  assign id_7 = 1;
  logic id_10 = 1;
  always id_9 <= id_10;
  assign id_9#(
      .id_6(1'b0),
      .id_7(1)
  ) = 1'd0;
endprogram
