{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449103725763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449103725764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  3 00:48:45 2015 " "Processing started: Thu Dec  3 00:48:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449103725764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449103725764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ce281final -c ce281final " "Command: quartus_map --read_settings_files=on --write_settings_files=off ce281final -c ce281final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449103725765 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449103725992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ce281final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ce281final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ce281final " "Found entity 1: ce281final" {  } { { "ce281final.bdf" "" { Schematic "/home/imalerich/dev/ce281final/ce281final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449103726067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449103726067 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "4bit_register.bdf " "Can't analyze file -- file 4bit_register.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449103726068 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "4bit_4register_file.bdf " "Can't analyze file -- file 4bit_4register_file.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449103726069 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "8shift_register.bdf " "Can't analyze file -- file 8shift_register.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1449103726069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_shift_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8bit_shift_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bit_shift_register " "Found entity 1: 8bit_shift_register" {  } { { "8bit_shift_register.bdf" "" { Schematic "/home/imalerich/dev/ce281final/8bit_shift_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449103726070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449103726070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_parallel_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bit_parallel_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_parallel_register " "Found entity 1: 4bit_parallel_register" {  } { { "4bit_parallel_register.bdf" "" { Schematic "/home/imalerich/dev/ce281final/4bit_parallel_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449103726070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449103726070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_4reg_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bit_4reg_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_4reg_file " "Found entity 1: 4bit_4reg_file" {  } { { "4bit_4reg_file.bdf" "" { Schematic "/home/imalerich/dev/ce281final/4bit_4reg_file.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449103726071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449103726071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_value.v 1 1 " "Found 1 design units, including 1 entities, in source file set_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 set_value " "Found entity 1: set_value" {  } { { "set_value.v" "" { Text "/home/imalerich/dev/ce281final/set_value.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449103726074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449103726074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file write_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_selector " "Found entity 1: write_selector" {  } { { "write_selector.v" "" { Text "/home/imalerich/dev/ce281final/write_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449103726075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449103726075 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "WA write_selector.v(5) " "Verilog HDL error at write_selector.v(5): object \"WA\" is not declared" {  } { { "write_selector.v" "" { Text "/home/imalerich/dev/ce281final/write_selector.v" 5 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1449103726075 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "WA write_selector.v(6) " "Verilog HDL error at write_selector.v(6): object \"WA\" is not declared" {  } { { "write_selector.v" "" { Text "/home/imalerich/dev/ce281final/write_selector.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1449103726075 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "WA write_selector.v(7) " "Verilog HDL error at write_selector.v(7): object \"WA\" is not declared" {  } { { "write_selector.v" "" { Text "/home/imalerich/dev/ce281final/write_selector.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1449103726075 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "WA write_selector.v(8) " "Verilog HDL error at write_selector.v(8): object \"WA\" is not declared" {  } { { "write_selector.v" "" { Text "/home/imalerich/dev/ce281final/write_selector.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1449103726075 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449103726136 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec  3 00:48:46 2015 " "Processing ended: Thu Dec  3 00:48:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449103726136 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449103726136 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449103726136 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449103726136 ""}
