
---------- Begin Simulation Statistics ----------
final_tick                                28121135000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    348                       # Simulator instruction rate (inst/s)
host_mem_usage                               10426208                       # Number of bytes of host memory used
host_op_rate                                      357                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 41248.96                       # Real time elapsed on the host
host_tick_rate                                 413957                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14342031                       # Number of instructions simulated
sim_ops                                      14718266                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017075                       # Number of seconds simulated
sim_ticks                                 17075315000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.522417                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   73431                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                92340                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                814                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7489                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             95131                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9443                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11108                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1665                       # Number of indirect misses.
system.cpu.branchPred.lookups                  162247                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25693                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1199                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1010864                       # Number of instructions committed
system.cpu.committedOps                       1074000                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.375037                       # CPI: cycles per instruction
system.cpu.discardedOps                         19059                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             729552                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            152136                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            75377                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1189020                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.421046                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      653                       # number of quiesce instructions executed
system.cpu.numCycles                          2400839                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       653                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  801506     74.63%     74.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2664      0.25%     74.88% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 162131     15.10%     89.97% # Class of committed instruction
system.cpu.op_class_0::MemWrite                107699     10.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1074000                       # Class of committed instruction
system.cpu.quiesceCycles                     24919665                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1211819                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1130                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2484                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              257976                       # Transaction distribution
system.membus.trans_dist::ReadResp             259008                       # Transaction distribution
system.membus.trans_dist::WriteReq             101417                       # Transaction distribution
system.membus.trans_dist::WriteResp            101417                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          608                       # Transaction distribution
system.membus.trans_dist::CleanEvict              507                       # Transaction distribution
system.membus.trans_dist::ReadExReq               331                       # Transaction distribution
system.membus.trans_dist::ReadExResp              332                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            351                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           681                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       705082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       705082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 722628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        22464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        22464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       123796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22562284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22562284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22708544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            361024                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000133                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011530                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  360976     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      48      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              361024                       # Request fanout histogram
system.membus.reqLayer6.occupancy           836061500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13927375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              813562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2663000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13314665                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1530393488                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1778250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       243200                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       243200                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       572871                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       572871                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4956                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        11036                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1511424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1632142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24182784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25952104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2730756625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          1773951                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          738                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2276412433                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1303239000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3838055                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19190276                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2878541                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3838055                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29744927                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3838055                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2878541                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6716596                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3838055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19190276                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6716596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6716596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36461524                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2878541                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6716596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9595138                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2878541                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       989733                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3868274                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2878541                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9595138                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       989733                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13463412                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       257309                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       257309                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        95232                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        95232                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       694272                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       705082                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22216704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22562284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       412816                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       412816    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       412816                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    890942750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1381764000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33073984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8067792                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1883214453                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15352220                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38380551                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1936947225                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38380551                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38439115                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     76819666                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1921595004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     53791336                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38380551                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2013766891                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38076416                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17432576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35389440                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       180224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8128512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       544768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5033984                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34542496                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1857618674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    337748850                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2229910019                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1051627100                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1020922659                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2072549760                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34542496                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2909245774                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1358671509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4302459779                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        22464                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        24000                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        22464                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        22464                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          351                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          375                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1315583                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        89954                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1405538                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1315583                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1315583                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1315583                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        89954                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1405538                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16530732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5767168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6133760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       257024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              258298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          608                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        90112                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              95840                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        58564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    963351833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       989733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3706872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             968107001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2278845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15352220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    337748850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3838055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            359217971                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2278845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15410785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1301100682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3838055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       989733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3706872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1327324972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    346876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006382994750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          347                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          347                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              468356                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101824                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      258297                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      95840                       # Number of write requests accepted
system.mem_ctrls.readBursts                    258297                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    95840                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    261                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5985                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8375505425                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1290180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15148950425                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32458.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58708.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       262                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240600                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88964                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                258296                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                95840                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  226036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    726                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.240923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   845.106328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.404131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          699      2.87%      2.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          688      2.83%      5.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          391      1.61%      7.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          304      1.25%      8.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          621      2.55%     11.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          299      1.23%     12.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          286      1.18%     13.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          380      1.56%     15.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20651     84.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24319                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     743.645533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1525.447749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           262     75.50%     75.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.29%     75.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.58%     76.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19      5.48%     81.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.29%     82.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            5      1.44%     83.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.29%     83.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.29%     84.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.58%     84.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29      8.36%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            4      1.15%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.58%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      2.02%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      1.44%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      1.73%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           347                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     276.207493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     64.833072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    427.558058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            220     63.40%     63.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            22      6.34%     69.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      1.73%     71.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.58%     72.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.86%     72.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.15%     74.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.58%     74.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.29%     74.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.29%     75.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.29%     75.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.29%     75.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.58%     76.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      0.86%     77.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           79     22.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           347                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16514304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6134016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16530668                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6133760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       967.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       359.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    968.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    359.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17075174375                       # Total gap between requests
system.mem_ctrls.avgGap                      48216.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16432896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5766080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 58564.073342131604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 962377326.567621111870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 989732.839482024196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3699375.384875769261                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2357555.336460850202                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15352220.442199748009                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 337685132.016598224640                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3838055.110549937002                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          988                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          608                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        90112                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1018415                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15087720570                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19194980                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41016460                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  35676209815                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6054096815                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 306648231125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3756967570                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     50920.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58701.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72433.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41514.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  58677976.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1478050.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3402967.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3668913.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12005030.250000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8377530.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        469330256.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          133221435                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     163445952.599998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     142983192.637511                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     223478107.199997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1152841503.937499                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         67.515094                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11663005530                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    923580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4490031470                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1306                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           653                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23851531.393568                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    145572450.931948                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          653    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       354375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             653                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12546085000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15575050000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       331930                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           331930                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       331930                       # number of overall hits
system.cpu.icache.overall_hits::total          331930                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          351                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            351                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          351                       # number of overall misses
system.cpu.icache.overall_misses::total           351                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     15277500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15277500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     15277500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15277500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       332281                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       332281                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       332281                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       332281                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43525.641026                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43525.641026                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43525.641026                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43525.641026                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          351                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          351                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     14721750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14721750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     14721750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14721750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001056                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41942.307692                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41942.307692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41942.307692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41942.307692                       # average overall mshr miss latency
system.cpu.icache.replacements                    158                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       331930                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          331930                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          351                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           351                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     15277500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15277500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       332281                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       332281                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43525.641026                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43525.641026                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     14721750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14721750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41942.307692                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41942.307692                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           430.076376                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1183935                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               158                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7493.259494                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   430.076376                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.839993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.839993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            664913                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           664913                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       262803                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           262803                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       262803                       # number of overall hits
system.cpu.dcache.overall_hits::total          262803                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1323                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1323                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1323                       # number of overall misses
system.cpu.dcache.overall_misses::total          1323                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98261875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98261875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98261875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98261875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       264126                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       264126                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       264126                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       264126                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005009                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005009                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005009                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005009                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74272.014361                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74272.014361                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74272.014361                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74272.014361                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          608                       # number of writebacks
system.cpu.dcache.writebacks::total               608                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          311                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          311                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          311                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          311                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6852                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6852                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74404000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74404000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74404000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74404000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14527625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14527625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003832                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003832                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003832                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003832                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73521.739130                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73521.739130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73521.739130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73521.739130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2120.202131                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2120.202131                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    957                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       162713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          162713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     51899000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     51899000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       163395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       163395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76098.240469                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76098.240469                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          681                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          681                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          667                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          667                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50796250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50796250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14527625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14527625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74590.675477                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74590.675477                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21780.547226                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21780.547226                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       100090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         100090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46362875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46362875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       100731                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       100731                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72328.978159                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72328.978159                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          310                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          310                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6185                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6185                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23607750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23607750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003286                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003286                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71322.507553                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71322.507553                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.144184                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              301347                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               957                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            314.887147                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.144184                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1057517                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1057517                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28121135000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28121221250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    348                       # Simulator instruction rate (inst/s)
host_mem_usage                               10426208                       # Number of bytes of host memory used
host_op_rate                                      357                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 41249.05                       # Real time elapsed on the host
host_tick_rate                                 413959                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14342040                       # Number of instructions simulated
sim_ops                                      14718281                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017075                       # Number of seconds simulated
sim_ticks                                 17075401250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.521138                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   73433                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                92344                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                815                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7491                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             95131                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9443                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11108                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1665                       # Number of indirect misses.
system.cpu.branchPred.lookups                  162253                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25695                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1199                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1010873                       # Number of instructions committed
system.cpu.committedOps                       1074015                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.375152                       # CPI: cycles per instruction
system.cpu.discardedOps                         19066                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             729569                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            152136                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            75380                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1189114                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.421026                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      653                       # number of quiesce instructions executed
system.cpu.numCycles                          2400977                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       653                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  801514     74.63%     74.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2664      0.25%     74.88% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 162137     15.10%     89.97% # Class of committed instruction
system.cpu.op_class_0::MemWrite                107699     10.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1074015                       # Class of committed instruction
system.cpu.quiesceCycles                     24919665                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1211863                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1131                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2486                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              257976                       # Transaction distribution
system.membus.trans_dist::ReadResp             259009                       # Transaction distribution
system.membus.trans_dist::WriteReq             101417                       # Transaction distribution
system.membus.trans_dist::WriteResp            101417                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          608                       # Transaction distribution
system.membus.trans_dist::CleanEvict              508                       # Transaction distribution
system.membus.trans_dist::ReadExReq               331                       # Transaction distribution
system.membus.trans_dist::ReadExResp              332                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            351                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           682                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       705082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       705082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 722631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        22464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        22464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       123860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22562284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22562284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22708608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            361025                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000133                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011530                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  360977     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      48      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              361025                       # Request fanout histogram
system.membus.reqLayer6.occupancy           836064875                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13927375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              813562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2663000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13320415                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1530393488                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1778250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       243200                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       243200                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       572871                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       572871                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4956                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        11036                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1511424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1632142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24182784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25952104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2730756625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          1773951                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          738                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2276412433                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1303239000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3838036                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19190179                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2878527                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3838036                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29744777                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3838036                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2878527                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6716563                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3838036                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19190179                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6716563                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6716563                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36461339                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2878527                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6716563                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9595089                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2878527                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       989728                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3868255                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2878527                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9595089                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       989728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13463344                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       257309                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       257309                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        95232                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        95232                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       694272                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       705082                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22216704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22562284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       412816                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       412816    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       412816                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    890942750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1381764000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33073984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8067792                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1883204941                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15352143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38380357                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1936937441                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38380357                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38438921                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     76819278                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1921585298                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     53791064                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38380357                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2013756719                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38076416                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17432576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35389440                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       180224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8128512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       544768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5033984                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34542322                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1857609290                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    337747144                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2229898756                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1051621788                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1020917503                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2072539291                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34542322                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2909231079                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1358664646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4302438047                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        22464                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        24000                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        22464                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        22464                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          351                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          375                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1315577                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        89954                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1405531                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1315577                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1315577                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1315577                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        89954                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1405531                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16530796                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5767168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6133760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       257024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              258299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          608                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        90112                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              95840                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        58564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    963346967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       989728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3710601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             968105859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2278834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15352143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    337747144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3838036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            359216156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2278834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15410707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1301094110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3838036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       989728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3710601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1327322015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    346876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006382994750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          347                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          347                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              468358                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101824                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      258298                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      95840                       # Number of write requests accepted
system.mem_ctrls.readBursts                    258298                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    95840                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    261                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5985                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8375505425                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1290185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15148976675                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32458.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58708.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       262                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240601                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88964                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                258297                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                95840                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  226036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    726                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.157375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   844.998463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.476848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          699      2.87%      2.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          689      2.83%      5.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          392      1.61%      7.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          304      1.25%      8.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          622      2.56%     11.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          300      1.23%     12.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          286      1.18%     13.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          381      1.57%     15.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20651     84.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24324                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     743.645533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1525.447749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           262     75.50%     75.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.29%     75.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.58%     76.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19      5.48%     81.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.29%     82.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            5      1.44%     83.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.29%     83.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.29%     84.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.58%     84.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29      8.36%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            4      1.15%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.58%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      2.02%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      1.44%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      1.73%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           347                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     276.207493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     64.833072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    427.558058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            220     63.40%     63.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            22      6.34%     69.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      1.73%     71.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.58%     72.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.86%     72.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.15%     74.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.58%     74.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.29%     74.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.29%     75.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.29%     75.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.29%     75.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.58%     76.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      0.86%     77.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           79     22.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           347                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16514368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6134016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16530732                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6133760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       967.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       359.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    968.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    359.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17075370000                       # Total gap between requests
system.mem_ctrls.avgGap                      48216.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16432896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5766080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 58563.777527629107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 962372465.478666305542                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 989727.840216931887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3703104.780627043918                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2357543.428152237553                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15352142.896202804521                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 337683426.326511621475                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3838035.724050701130                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          608                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        90112                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1018415                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15087720570                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19194980                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41042710                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  35676209815                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6054096815                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 306648231125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3756967570                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     50920.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58701.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72433.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41499.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  58677976.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1478050.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3402967.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3668913.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12005030.250000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8379252.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           469332075                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          133221435                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     163445952.599998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     142985186.100011                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     223478344.199997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1152847275.149999                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         67.515091                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11663005530                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    923580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4490117720                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1306                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           653                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23851531.393568                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    145572450.931948                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          653    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       354375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             653                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12546171250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15575050000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       331942                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           331942                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       331942                       # number of overall hits
system.cpu.icache.overall_hits::total          331942                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          351                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            351                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          351                       # number of overall misses
system.cpu.icache.overall_misses::total           351                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     15277500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15277500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     15277500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15277500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       332293                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       332293                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       332293                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       332293                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43525.641026                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43525.641026                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43525.641026                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43525.641026                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          351                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          351                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     14721750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14721750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     14721750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14721750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001056                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41942.307692                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41942.307692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41942.307692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41942.307692                       # average overall mshr miss latency
system.cpu.icache.replacements                    158                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       331942                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          331942                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          351                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           351                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     15277500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15277500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       332293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       332293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43525.641026                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43525.641026                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     14721750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14721750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41942.307692                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41942.307692                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           430.076391                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4340806                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               591                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7344.849408                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   430.076391                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.839993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.839993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            664937                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           664937                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       262807                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           262807                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       262807                       # number of overall hits
system.cpu.dcache.overall_hits::total          262807                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1324                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1324                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1324                       # number of overall misses
system.cpu.dcache.overall_misses::total          1324                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98322500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98322500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98322500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98322500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       264131                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       264131                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       264131                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       264131                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005013                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005013                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005013                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005013                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74261.706949                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74261.706949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74261.706949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74261.706949                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          608                       # number of writebacks
system.cpu.dcache.writebacks::total               608                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          311                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          311                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          311                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          311                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1013                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1013                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6852                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6852                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74463125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74463125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74463125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74463125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14527625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14527625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003835                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003835                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003835                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003835                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73507.527147                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73507.527147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73507.527147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73507.527147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2120.202131                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2120.202131                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    958                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       162717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          162717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     51959625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     51959625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       163400                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       163400                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76075.585652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76075.585652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          682                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          682                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          667                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          667                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50855375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50855375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14527625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14527625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74567.998534                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74567.998534                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21780.547226                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21780.547226                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       100090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         100090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46362875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46362875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       100731                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       100731                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72328.978159                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72328.978159                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          310                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          310                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6185                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6185                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23607750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23607750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003286                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003286                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71322.507553                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71322.507553                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.144224                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              545642                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1467                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            371.944104                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.144224                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1057538                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1057538                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28121221250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
