[
  {
    "index": 0,
    "papers": [
      {
        "key": "Gao:2021:EFV",
        "author": "Dapeng Gao and Tom Melham",
        "title": "End-to-End Formal Verification of a {RISC-V} Processor Extended with Capability Pointers"
      }
    ]
  },
  {
    "index": 1,
    "papers": [
      {
        "key": "CTSRDCHERIFluteRISCV",
        "author": "Unknown",
        "title": "{{CTSRD}}-{{CHERI}}/{{Flute}}: {{RISC}}-{{V CPU}}, Simple 5-Stage in-Order Pipeline, for Low-End Applications Needing {{MMUs}} and Some Performance"
      }
    ]
  },
  {
    "index": 2,
    "papers": [
      {
        "key": "Flute",
        "author": "CTSRD-CHERI",
        "title": "Flute"
      },
      {
        "key": "FluteAnnouncement",
        "author": "Unknown",
        "title": "Bluespec Announces Flute"
      }
    ]
  },
  {
    "index": 3,
    "papers": [
      {
        "key": "Gao:2021:EFV",
        "author": "Dapeng Gao and Tom Melham",
        "title": "End-to-End Formal Verification of a {RISC-V} Processor Extended with Capability Pointers"
      }
    ]
  },
  {
    "index": 4,
    "papers": [
      {
        "key": "vericheri2024",
        "author": "Duque Ant{\\'o}n, Anna Lena and M{\\\"u}ller, Johannes and Schmitz, Philipp and Jauch, Tobias and Wezel, Alex and Deutschmann, Lucas and Fadiheh, Mohammad Rahmani and Stoffel, Dominik and Kunz, Wolfgang",
        "title": "{VeriCHERI}: Exhaustive Formal Security Verification of {CHERI} at the {RTL}"
      }
    ]
  },
  {
    "index": 5,
    "papers": [
      {
        "key": "cheriot-sail-properties",
        "author": "Unknown",
        "title": "Properties Proved for CHERIoT-Sail"
      }
    ]
  },
  {
    "index": 6,
    "papers": [
      {
        "key": "vericheri2024",
        "author": "Duque Ant{\\'o}n, Anna Lena and M{\\\"u}ller, Johannes and Schmitz, Philipp and Jauch, Tobias and Wezel, Alex and Deutschmann, Lucas and Fadiheh, Mohammad Rahmani and Stoffel, Dominik and Kunz, Wolfgang",
        "title": "{VeriCHERI}: Exhaustive Formal Security Verification of {CHERI} at the {RTL}"
      }
    ]
  },
  {
    "index": 7,
    "papers": [
      {
        "key": "Reid-2016-EEV",
        "author": "Alastair Reid and Rick Chen and Anastasios Deligiannis and David Gilday and David Hoyes and\nWill Keen and Ashan Pathirane and Owen Shepherd and Peter Vrabel and Ali Zaidi",
        "title": "End-to-End Verification of Processors with {ISA}-{Formal}"
      }
    ]
  },
  {
    "index": 8,
    "papers": [
      {
        "key": "Gao:2021:EFV",
        "author": "Dapeng Gao and Tom Melham",
        "title": "End-to-End Formal Verification of a {RISC-V} Processor Extended with Capability Pointers"
      }
    ]
  },
  {
    "index": 9,
    "papers": [
      {
        "key": "Reid-2016-EEV",
        "author": "Alastair Reid and Rick Chen and Anastasios Deligiannis and David Gilday and David Hoyes and\nWill Keen and Ashan Pathirane and Owen Shepherd and Peter Vrabel and Ali Zaidi",
        "title": "End-to-End Verification of Processors with {ISA}-{Formal}"
      }
    ]
  },
  {
    "index": 10,
    "papers": [
      {
        "key": "Reid-2016-EEV",
        "author": "Alastair Reid and Rick Chen and Anastasios Deligiannis and David Gilday and David Hoyes and\nWill Keen and Ashan Pathirane and Owen Shepherd and Peter Vrabel and Ali Zaidi",
        "title": "End-to-End Verification of Processors with {ISA}-{Formal}"
      }
    ]
  }
]