#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Jun 23 16:49:47 2016
# Process ID: 7455
# Current directory: /home/liucheng/projects/backup/zynq_cdma
# Command line: vivado zynq_cdma.xpr
# Log file: /home/liucheng/projects/backup/zynq_cdma/vivado.log
# Journal file: /home/liucheng/projects/backup/zynq_cdma/vivado.jou
#-----------------------------------------------------------
start_gui
open_project zynq_cdma.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/liucheng/projects/backup/ip_repo/Usr_to_M_AXI_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5771.391 ; gain = 134.898 ; free physical = 1705 ; free virtual = 4806
open_bd_design {/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/cdma_sim.bd}
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - clk_wiz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_100M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <cdma_sim> from BD file </home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/cdma_sim.bd>
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false}] [get_bd_cells blk_mem_gen_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false}] [get_bd_cells blk_mem_gen_1]
endgroup
save_bd_design
Wrote  : </home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/cdma_sim.bd> 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/liucheng/projects/backup/zynq_cdma/src/bram0_init.coe}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/liucheng/projects/backup/zynq_cdma/src/bram0_init.coe' provided. It will be converted relative to IP Instance files '../../../../../../src/bram0_init.coe'
endgroup
save_bd_design
Wrote  : </home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/cdma_sim.bd> 
launch_simulation
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTA(OTHER) and /axi_bram_ctrl_1/BRAM_PORTA(BRAM_CTRL)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(10) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to net 'axi_bram_ctrl_0_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/wea'(1) to net 'axi_bram_ctrl_1_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(10) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
Verilog Output written to : /home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/hdl/cdma_sim.v
Verilog Output written to : /home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/hdl/cdma_sim_wrapper.v
Wrote  : </home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/cdma_sim.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cdma_sim_axi_bram_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cdma_sim_blk_mem_gen_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cdma_sim_axi_bram_ctrl_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cdma_sim_blk_mem_gen_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cdma_sim_axi_cdma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cdma_sim_clk_wiz_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cdma_sim_rst_clk_wiz_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cdma_sim_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
Exporting to file /home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/hw_handoff/cdma_sim.hwh
Generated Block Design Tcl file /home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/hw_handoff/cdma_sim_bd.tcl
Generated Hardware Definition File /home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/hdl/cdma_sim.hwdef
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CDMA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.sim/sim_1/behav/bram0_init.coe'
INFO: [USF-XSim-25] Exported '/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.sim/sim_1/behav/cdma_sim_blk_mem_gen_0_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.sim/sim_1/behav'
xvlog -m64 --relax -prj CDMA_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/bd/cdma_sim/ip/cdma_sim_clk_wiz_0/cdma_sim_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdma_sim_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in1_cdma_sim_clk_wiz_0, assumed default net type wire [/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/bd/cdma_sim/ip/cdma_sim_clk_wiz_0/cdma_sim_clk_wiz_0_clk_wiz.v:80]
INFO: [VRFC 10-2458] undeclared symbol clk_out1_cdma_sim_clk_wiz_0, assumed default net type wire [/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/bd/cdma_sim/ip/cdma_sim_clk_wiz_0/cdma_sim_clk_wiz_0_clk_wiz.v:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/bd/cdma_sim/ip/cdma_sim_clk_wiz_0/cdma_sim_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdma_sim_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_mask_static
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask_static
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_static
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_mux_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_nto1_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axi2vector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axic_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_vector2axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" into library axi_register_slice_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_7_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" into library axi_register_slice_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_7_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axic_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_fifo_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axic_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axic_reg_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_ndeep_srl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axi_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_addr_arbiter_sasd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_addr_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_addr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_arbiter_resp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_crossbar_sasd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_crossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_decerr_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_si_transactor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_wdata_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_wdata_router
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_axi_crossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/bd/cdma_sim/ip/cdma_sim_xbar_0/sim/cdma_sim_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdma_sim_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/bd/cdma_sim/hdl/cdma_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdma_sim
INFO: [VRFC 10-311] analyzing module cdma_sim_axi_mem_intercon_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_12ZEFEB
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_RIN4WI
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_WJ85DD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/src/CDMA_Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CDMA_Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/hdl/cdma_sim_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdma_sim_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/src/CDMA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CDMA_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj CDMA_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-307] analyzing entity SRL_FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl_funcs.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/coregen_comp_defs.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_lite_if.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-307] analyzing entity axi_lite_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/checkbit_handler_64.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-307] analyzing entity checkbit_handler_64
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/checkbit_handler.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-307] analyzing entity checkbit_handler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/correct_one_bit_64.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-307] analyzing entity Correct_One_Bit_64
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/correct_one_bit.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-307] analyzing entity Correct_One_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/xor18.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-307] analyzing entity XOR18
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/parity.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-307] analyzing entity Parity
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/ecc_gen.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-307] analyzing entity ecc_gen
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/lite_ecc_reg.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-307] analyzing entity lite_ecc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_lite.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-307] analyzing entity axi_lite
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/sng_port_arb.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-307] analyzing entity sng_port_arb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/ua_narrow.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-307] analyzing entity ua_narrow
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/wrap_brst.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-307] analyzing entity wrap_brst
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/rd_chnl.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-307] analyzing entity rd_chnl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/wr_chnl.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-307] analyzing entity wr_chnl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/full_axi.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-307] analyzing entity full_axi
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl_top.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-307] analyzing entity axi_bram_ctrl_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl.vhd" into library axi_bram_ctrl_v4_0_6
INFO: [VRFC 10-307] analyzing entity axi_bram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/bd/cdma_sim/ip/cdma_sim_axi_bram_ctrl_0_0/sim/cdma_sim_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cdma_sim_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/bd/cdma_sim/ip/cdma_sim_blk_mem_gen_0_0/sim/cdma_sim_blk_mem_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cdma_sim_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/bd/cdma_sim/ip/cdma_sim_axi_bram_ctrl_0_1/sim/cdma_sim_axi_bram_ctrl_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cdma_sim_axi_bram_ctrl_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/bd/cdma_sim/ip/cdma_sim_blk_mem_gen_0_1/sim/cdma_sim_blk_mem_gen_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cdma_sim_blk_mem_gen_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/lib_pkg_v1_0/hdl/src/vhdl/lib_pkg.vhd" into library lib_pkg_v1_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd" into library lib_srl_fifo_v1_0_2
INFO: [VRFC 10-307] analyzing entity cntr_incr_decr_addn_f
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd" into library lib_srl_fifo_v1_0_2
INFO: [VRFC 10-307] analyzing entity dynshreg_f
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd" into library lib_srl_fifo_v1_0_2
INFO: [VRFC 10-307] analyzing entity srl_fifo_rbu_f
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd" into library lib_srl_fifo_v1_0_2
INFO: [VRFC 10-307] analyzing entity srl_fifo_f
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/fifo_generator_v13_0/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/fifo_generator_v13_0/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/lib_fifo_v1_0/hdl/src/vhdl/async_fifo_fg.vhd" into library lib_fifo_v1_0_4
INFO: [VRFC 10-307] analyzing entity async_fifo_fg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd" into library lib_fifo_v1_0_4
INFO: [VRFC 10-307] analyzing entity sync_fifo_fg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd" into library lib_cdc_v1_0_2
INFO: [VRFC 10-307] analyzing entity cdc_sync
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_afifo_autord.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_afifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_sfifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_cmd_status
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_scc.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_scc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_strb_gen2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_pcc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_addr_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_rdmux
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_rddata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_rd_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_wr_demux
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_wrdata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_wr_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_skid2mm_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_rd_sf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_sf.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_wr_sf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_stbs_set
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_stbs_set_nodre
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_ibttcc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_indet_btt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_dre_mux2_1_x_n
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_dre_mux4_1_x_n
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux8_1_x_n.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_dre_mux8_1_x_n
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_dre
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_dre
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_ms_strb_set
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_mssai_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_slice
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_scatter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_realign
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_basic_wrap.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_omit_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_full_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_basic_wrap.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_omit_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_full_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd" into library axi_datamover_v5_1_9
INFO: [VRFC 10-307] analyzing entity axi_datamover
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_pkg.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_reset.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_sfifo_autord.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_sfifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_afifo_autord.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_afifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cmd_status.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_cmd_status
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rdmux.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_rdmux
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_addr_cntl.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_addr_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rddata_cntl.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_rddata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_rd_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_scc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wr_demux.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_wr_demux
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc_wr.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_scc_wr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_skid2mm_buf.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_skid2mm_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_wrdata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_wr_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_skid_buf.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_mm2s_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_s2mm_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_datamover.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_datamover
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_sm.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_sm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_pntr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_mngr.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cntrl_strm.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_cntrl_strm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_queue
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_noqueue.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_noqueue
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_q_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_sm.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_sm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_mngr.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_queue.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_queue
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_noqueue.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_noqueue
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_q_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg_intrpt.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg_intrpt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_sg_v4_1/hdl/src/vhdl/axi_sg.vhd" into library axi_sg_v4_1_2
INFO: [VRFC 10-307] analyzing entity axi_sg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_pkg.vhd" into library axi_cdma_v4_1_7
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_pulse_gen.vhd" into library axi_cdma_v4_1_7
INFO: [VRFC 10-307] analyzing entity axi_cdma_pulse_gen
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_reset.vhd" into library axi_cdma_v4_1_7
INFO: [VRFC 10-307] analyzing entity axi_cdma_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_lite_if.vhd" into library axi_cdma_v4_1_7
INFO: [VRFC 10-307] analyzing entity axi_cdma_lite_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_register.vhd" into library axi_cdma_v4_1_7
INFO: [VRFC 10-307] analyzing entity axi_cdma_register
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_reg_module.vhd" into library axi_cdma_v4_1_7
INFO: [VRFC 10-307] analyzing entity axi_cdma_reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_sfifo_autord.vhd" into library axi_cdma_v4_1_7
INFO: [VRFC 10-307] analyzing entity axi_cdma_sfifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_sf.vhd" into library axi_cdma_v4_1_7
INFO: [VRFC 10-307] analyzing entity axi_cdma_sf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_simple_cntlr.vhd" into library axi_cdma_v4_1_7
INFO: [VRFC 10-307] analyzing entity axi_cdma_simple_cntlr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_simple_wrap.vhd" into library axi_cdma_v4_1_7
INFO: [VRFC 10-307] analyzing entity axi_cdma_simple_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd" into library axi_cdma_v4_1_7
INFO: [VRFC 10-307] analyzing entity axi_cdma_sg_cntlr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_sg_wrap.vhd" into library axi_cdma_v4_1_7
INFO: [VRFC 10-307] analyzing entity axi_cdma_sg_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma.vhd" into library axi_cdma_v4_1_7
INFO: [VRFC 10-307] analyzing entity axi_cdma
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/bd/cdma_sim/ip/cdma_sim_axi_cdma_0_0/sim/cdma_sim_axi_cdma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cdma_sim_axi_cdma_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd" into library proc_sys_reset_v5_0_8
INFO: [VRFC 10-307] analyzing entity upcnt_n
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd" into library proc_sys_reset_v5_0_8
INFO: [VRFC 10-307] analyzing entity sequence_psr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd" into library proc_sys_reset_v5_0_8
INFO: [VRFC 10-307] analyzing entity lpf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v5_0_8
INFO: [VRFC 10-307] analyzing entity proc_sys_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.ip_user_files/bd/cdma_sim/ip/cdma_sim_rst_clk_wiz_100M_0/sim/cdma_sim_rst_clk_wiz_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cdma_sim_rst_clk_wiz_100M_0
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 5945.668 ; gain = 0.000 ; free physical = 1427 ; free virtual = 4543
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 3d6f71657dcc4e3d97ab1fcab5ec0706 --debug typical --relax --mt 8 -L blk_mem_gen_v8_3_1 -L axi_bram_ctrl_v4_0_6 -L xil_defaultlib -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_0_1 -L lib_fifo_v1_0_4 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_9 -L axi_sg_v4_1_2 -L axi_cdma_v4_1_7 -L proc_sys_reset_v5_0_8 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_7 -L axi_data_fifo_v2_1_6 -L axi_crossbar_v2_1_8 -L unisims_ver -L unimacro_ver -L secureip --snapshot CDMA_tb_behav xil_defaultlib.CDMA_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 6 for port S_AXI_LITE_araddr [/home/liucheng/projects/backup/zynq_cdma/src/CDMA_tb.v:119]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 6 for port S_AXI_LITE_awaddr [/home/liucheng/projects/backup/zynq_cdma/src/CDMA_tb.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_6.axi_bram_ctrl_funcs
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_7.axi_cdma_pkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.CDMA_Wrapper(DATA_WIDTH=32,ADDR_...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_6.sng_port_arb [\sng_port_arb(12)\]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_6.wrap_brst [\wrap_brst(12,2,32)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("0000000000000000",'0')(...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fdr_v of entity unisim.FDR [\FDR('0')\]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_6.SRL_FIFO [\SRL_FIFO(1,8,false)\]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_6.wr_chnl [\wr_chnl(12,2,32,1,0,"AXI4",1,0,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_6.rd_chnl [\rd_chnl(12,2,32,1,0,"AXI4",1,0,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_6.full_axi [\full_axi(12,32,1,"AXI4",0,1,32,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(10,12,32,1,"A...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_6.axi_bram_ctrl [\axi_bram_ctrl("EXTERNAL",1024,1...]
Compiling architecture cdma_sim_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.cdma_sim_axi_bram_ctrl_0_0 [cdma_sim_axi_bram_ctrl_0_0_defau...]
Compiling architecture cdma_sim_axi_bram_ctrl_0_1_arch of entity xil_defaultlib.cdma_sim_axi_bram_ctrl_0_1 [cdma_sim_axi_bram_ctrl_0_1_defau...]
Compiling architecture implementation of entity axi_datamover_v5_1_9.axi_datamover_reset [\axi_datamover_reset(0)\]
Compiling architecture imp of entity axi_datamover_v5_1_9.axi_datamover_fifo [\axi_datamover_fifo(8,1,0,2,"zyn...]
Compiling architecture imp of entity axi_datamover_v5_1_9.axi_datamover_fifo [\axi_datamover_fifo(68,1,0,2,"zy...]
Compiling architecture implementation of entity axi_datamover_v5_1_9.axi_datamover_cmd_status [\axi_datamover_cmd_status(32,1,1...]
Compiling architecture implementation of entity axi_datamover_v5_1_9.axi_datamover_rd_status_cntl [\axi_datamover_rd_status_cntl(8,...]
Compiling architecture implementation of entity axi_datamover_v5_1_9.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(0,4,2,3...]
Compiling architecture implementation of entity axi_datamover_v5_1_9.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(1,4,2,2...]
Compiling architecture implementation of entity axi_datamover_v5_1_9.axi_datamover_pcc [\axi_datamover_pcc(1,1,2,32,32,1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(3,"zynq")...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(4,59,"zynq")(1,4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(59,4,"zynq")(1,4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(59,4,"zynq")(1,4)\]
Compiling architecture imp of entity axi_datamover_v5_1_9.axi_datamover_fifo [\axi_datamover_fifo(59,4,0,2,"zy...]
Compiling architecture implementation of entity axi_datamover_v5_1_9.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(4,32,0,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(4,29,"zynq")(1,4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(29,4,"zynq")(1,4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(29,4,"zynq")(1,4)\]
Compiling architecture imp of entity axi_datamover_v5_1_9.axi_datamover_fifo [\axi_datamover_fifo(29,4,0,2,"zy...]
Compiling architecture implementation of entity axi_datamover_v5_1_9.axi_datamover_rdmux [\axi_datamover_rdmux(2,32,32)\]
Compiling architecture implementation of entity axi_datamover_v5_1_9.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(0,1,2...]
Compiling architecture implementation of entity axi_datamover_v5_1_9.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(1,...]
Compiling architecture implementation of entity axi_datamover_v5_1_9.axi_datamover_pcc [\axi_datamover_pcc(0,1,2,32,32,1...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(6,7,"zynq")(1,4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(7,6,"zynq")(1,4)...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(7,6,"zynq")(1,4)\]
Compiling architecture imp of entity axi_datamover_v5_1_9.axi_datamover_fifo [\axi_datamover_fifo(7,6,0,2,"zyn...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(4,"zynq")...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(6,2,"zynq")(1,4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(2,6,"zynq")(1,4)...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(2,6,"zynq")(1,4)\]
Compiling architecture imp of entity axi_datamover_v5_1_9.axi_datamover_fifo [\axi_datamover_fifo(2,6,0,2,"zyn...]
Compiling architecture implementation of entity axi_datamover_v5_1_9.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(0,...]
Compiling architecture implementation of entity axi_datamover_v5_1_9.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(4,32,1,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(4,27,"zynq")(1,4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(27,4,"zynq")(1,4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(27,4,"zynq")(1,4)\]
Compiling architecture imp of entity axi_datamover_v5_1_9.axi_datamover_fifo [\axi_datamover_fifo(27,4,0,2,"zy...]
Compiling architecture implementation of entity axi_datamover_v5_1_9.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(0,0,2...]
Compiling architecture implementation of entity axi_datamover_v5_1_9.axi_datamover_wr_demux [\axi_datamover_wr_demux(2,32,32)...]
Compiling architecture implementation of entity axi_datamover_v5_1_9.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(32,32...]
Compiling architecture implementation of entity axi_datamover_v5_1_9.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(1,...]
Compiling architecture implementation of entity axi_datamover_v5_1_9.axi_datamover [\axi_datamover(1,0,4,32,32,32,1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_7.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(0,1,8)\]
Compiling architecture implementation of entity axi_cdma_v4_1_7.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(0,0,2)\]
Compiling architecture implementation of entity axi_cdma_v4_1_7.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(0,1,1)\]
Compiling architecture implementation of entity axi_cdma_v4_1_7.axi_cdma_reset [\axi_cdma_reset(0,8)\]
Compiling architecture implementation of entity axi_cdma_v4_1_7.axi_cdma_lite_if [\axi_cdma_lite_if(16,0,6,32)\]
Compiling architecture implementation of entity axi_cdma_v4_1_7.axi_cdma_register [\axi_cdma_register(0,16,32,32)\]
Compiling architecture implementation of entity axi_cdma_v4_1_7.axi_cdma_reg_module [\axi_cdma_reg_module(0,6,32,0,32...]
Compiling architecture implementation of entity axi_cdma_v4_1_7.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(72,32,8,8...]
Compiling architecture implementation of entity axi_cdma_v4_1_7.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(6,32,0,32,...]
Compiling architecture implementation of entity axi_cdma_v4_1_7.axi_cdma [\axi_cdma(6,32,0,32,32,16,0,0,4,...]
Compiling architecture cdma_sim_axi_cdma_0_0_arch of entity xil_defaultlib.cdma_sim_axi_cdma_0_0 [cdma_sim_axi_cdma_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_12ZEFEB
Compiling module xil_defaultlib.m01_couplers_imp_RIN4WI
Compiling module xil_defaultlib.s00_couplers_imp_WJ85DD
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_8.axi_crossbar_v2_1_8_addr_decoder...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E
Compiling module axi_data_fifo_v2_1_6.axi_data_fifo_v2_1_6_ndeep_srl(C...
Compiling module axi_data_fifo_v2_1_6.axi_data_fifo_v2_1_6_axic_srl_fi...
Compiling module axi_crossbar_v2_1_8.axi_crossbar_v2_1_8_si_transacto...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_8.axi_crossbar_v2_1_8_si_transacto...
Compiling module axi_crossbar_v2_1_8.axi_crossbar_v2_1_8_splitter
Compiling module axi_data_fifo_v2_1_6.axi_data_fifo_v2_1_6_ndeep_srl(C...
Compiling module axi_data_fifo_v2_1_6.axi_data_fifo_v2_1_6_axic_reg_sr...
Compiling module axi_crossbar_v2_1_8.axi_crossbar_v2_1_8_wdata_router...
Compiling module axi_crossbar_v2_1_8.axi_crossbar_v2_1_8_wdata_mux(C_...
Compiling module axi_data_fifo_v2_1_6.axi_data_fifo_v2_1_6_axic_srl_fi...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axi_re...
Compiling module axi_crossbar_v2_1_8.axi_crossbar_v2_1_8_wdata_mux(C_...
Compiling module axi_data_fifo_v2_1_6.axi_data_fifo_v2_1_6_axic_srl_fi...
Compiling module axi_crossbar_v2_1_8.axi_crossbar_v2_1_8_addr_arbiter...
Compiling module axi_crossbar_v2_1_8.axi_crossbar_v2_1_8_decerr_slave...
Compiling module axi_crossbar_v2_1_8.axi_crossbar_v2_1_8_crossbar(C_F...
Compiling module axi_crossbar_v2_1_8.axi_crossbar_v2_1_8_axi_crossbar...
Compiling module xil_defaultlib.cdma_sim_xbar_0
Compiling module xil_defaultlib.cdma_sim_axi_mem_intercon_0
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture cdma_sim_blk_mem_gen_0_0_arch of entity xil_defaultlib.cdma_sim_blk_mem_gen_0_0 [cdma_sim_blk_mem_gen_0_0_default]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture cdma_sim_blk_mem_gen_0_1_arch of entity xil_defaultlib.cdma_sim_blk_mem_gen_0_1 [cdma_sim_blk_mem_gen_0_1_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cdma_sim_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.cdma_sim_clk_wiz_0
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(1,0,1,0,2,4)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("1111111111111111",'0')(...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.lpf [\lpf(4,4,'0','0')\]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.proc_sys_reset [\proc_sys_reset("zynq",4,4,'0','...]
Compiling architecture cdma_sim_rst_clk_wiz_100m_0_arch of entity xil_defaultlib.cdma_sim_rst_clk_wiz_100M_0 [cdma_sim_rst_clk_wiz_100m_0_defa...]
Compiling module xil_defaultlib.cdma_sim
Compiling module xil_defaultlib.cdma_sim_wrapper
Compiling module xil_defaultlib.CDMA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CDMA_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/liucheng/projects/backup/zynq_cdma/zynq_cdma.sim/sim_1/behav/xsim.dir/CDMA_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 23 17:37:57 2016...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 5945.668 ; gain = 0.000 ; free physical = 1422 ; free virtual = 4542
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liucheng/projects/backup/zynq_cdma/zynq_cdma.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CDMA_tb_behav -key {Behavioral:sim_1:Functional:CDMA_tb} -tclbatch {CDMA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source CDMA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CDMA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 6032.395 ; gain = 88.113 ; free physical = 1367 ; free virtual = 4491
save_wave_config {/home/liucheng/projects/backup/zynq_cdma/CDMA_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/liucheng/projects/backup/zynq_cdma/CDMA_tb_behav.wcfg
set_property xsim.view /home/liucheng/projects/backup/zynq_cdma/CDMA_tb_behav.wcfg [get_filesets sim_1]
restart
