-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.4
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity inference_maxPoolNxN_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_ce0 : OUT STD_LOGIC;
    x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_feature_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    out_feature_ce0 : OUT STD_LOGIC;
    out_feature_we0 : OUT STD_LOGIC;
    out_feature_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of inference_maxPoolNxN_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_25 : BOOLEAN;
    signal tmp_3_fu_215_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_reg_492 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_50 : BOOLEAN;
    signal tmp_fu_183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_cast_fu_246_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_15_cast_reg_500 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_64 : BOOLEAN;
    signal tmp_2_fu_221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_r_idx_1_fu_254_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal in_ch_idx_fu_266_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_ch_idx_reg_513 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_bdd_80 : BOOLEAN;
    signal tmp_4_cast1_fu_272_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_cast1_reg_518 : STD_LOGIC_VECTOR (11 downto 0);
    signal exitcond2_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_feature_addr_reg_523 : STD_LOGIC_VECTOR (8 downto 0);
    signal in_c_idx_1_fu_290_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_idx_1_fu_306_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_idx_1_reg_536 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_bdd_100 : BOOLEAN;
    signal tmp_12_fu_342_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_reg_541 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond1_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_idx_1_fu_358_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal c_idx_1_reg_549 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_bdd_114 : BOOLEAN;
    signal exitcond_fu_352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_2_fu_481_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st7_fsm_6 : STD_LOGIC;
    signal ap_sig_bdd_128 : BOOLEAN;
    signal in_r_idx_reg_95 : STD_LOGIC_VECTOR (3 downto 0);
    signal in_c_idx_reg_107 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_ch_idx_reg_119 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_reg_130 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_idx_reg_143 : STD_LOGIC_VECTOR (1 downto 0);
    signal out_1_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_idx_reg_166 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_cast_fu_285_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_32_cast_fu_392_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_lshr_f_cast_fu_189_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_203_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_cast_fu_199_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl_cast_fu_211_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_7_fu_227_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_cast_fu_237_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_241_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_cast_fu_276_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_9_fu_280_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_idx_cast2_fu_296_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_312_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_318_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_11_fu_330_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl2_cast_fu_338_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl1_cast_fu_326_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal c_idx_cast1_fu_348_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_364_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_cast_fu_370_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_fu_374_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_cast_fu_379_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_14_fu_387_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_4_to_int_fu_397_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_1_to_int_fu_415_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_401_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_411_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs_fu_439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_fu_433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_419_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_429_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs7_fu_457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs6_fu_451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_177_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);

    component inference_fcmp_32ns_32ns_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    inference_fcmp_32ns_32ns_1_1_U18 : component inference_fcmp_32ns_32ns_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => x_q0,
        din1 => out_1_reg_154,
        opcode => tmp_21_fu_177_opcode,
        dout => tmp_21_fu_177_p2);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- c_idx_reg_166 assign process. --
    c_idx_reg_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = exitcond1_fu_300_p2))) then 
                c_idx_reg_166 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
                c_idx_reg_166 <= c_idx_1_reg_549;
            end if; 
        end if;
    end process;

    -- in_c_idx_reg_107 assign process. --
    in_c_idx_reg_107_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((tmp_fu_183_p2 = ap_const_lv1_0)))) then 
                in_c_idx_reg_107 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_lv1_0 = exitcond2_fu_260_p2)))) then 
                in_c_idx_reg_107 <= in_c_idx_1_fu_290_p2;
            end if; 
        end if;
    end process;

    -- in_r_idx_reg_95 assign process. --
    in_r_idx_reg_95_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = tmp_2_fu_221_p2))) then 
                in_r_idx_reg_95 <= in_r_idx_1_fu_254_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                in_r_idx_reg_95 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    -- out_1_reg_154 assign process. --
    out_1_reg_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = exitcond1_fu_300_p2))) then 
                out_1_reg_154 <= out_reg_130;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
                out_1_reg_154 <= out_2_fu_481_p3;
            end if; 
        end if;
    end process;

    -- out_ch_idx_reg_119 assign process. --
    out_ch_idx_reg_119_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = exitcond1_fu_300_p2)))) then 
                out_ch_idx_reg_119 <= in_ch_idx_reg_513;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = tmp_2_fu_221_p2)))) then 
                out_ch_idx_reg_119 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    -- out_reg_130 assign process. --
    out_reg_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = exitcond_fu_352_p2)))) then 
                out_reg_130 <= out_1_reg_154;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond2_fu_260_p2))) then 
                out_reg_130 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    -- r_idx_reg_143 assign process. --
    r_idx_reg_143_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = exitcond_fu_352_p2)))) then 
                r_idx_reg_143 <= r_idx_1_reg_536;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond2_fu_260_p2))) then 
                r_idx_reg_143 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then
                c_idx_1_reg_549 <= c_idx_1_fu_358_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
                in_ch_idx_reg_513 <= in_ch_idx_fu_266_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond2_fu_260_p2))) then
                out_feature_addr_reg_523 <= tmp_16_cast_fu_285_p1(9 - 1 downto 0);
                    tmp_4_cast1_reg_518(4 downto 0) <= tmp_4_cast1_fu_272_p1(4 downto 0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then
                r_idx_1_reg_536 <= r_idx_1_fu_306_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = exitcond1_fu_300_p2))) then
                    tmp_12_reg_541(7 downto 1) <= tmp_12_fu_342_p2(7 downto 1);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = tmp_2_fu_221_p2)))) then
                    tmp_15_cast_reg_500(9 downto 4) <= tmp_15_cast_fu_246_p3(9 downto 4);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((tmp_fu_183_p2 = ap_const_lv1_0)))) then
                tmp_3_reg_492 <= tmp_3_fu_215_p2;
            end if;
        end if;
    end process;
    tmp_15_cast_reg_500(3 downto 0) <= "0000";
    tmp_4_cast1_reg_518(11 downto 5) <= "0000000";
    tmp_12_reg_541(0) <= '0';

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, tmp_fu_183_p2, tmp_2_fu_221_p2, exitcond2_fu_260_p2, exitcond1_fu_300_p2, exitcond_fu_352_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((tmp_fu_183_p2 = ap_const_lv1_0)) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_st3_fsm_2 => 
                if ((ap_const_lv1_0 = tmp_2_fu_221_p2)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st4_fsm_3 => 
                if (not((ap_const_lv1_0 = exitcond2_fu_260_p2))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                end if;
            when ap_ST_st5_fsm_4 => 
                if (not((ap_const_lv1_0 = exitcond1_fu_300_p2))) then
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                end if;
            when ap_ST_st6_fsm_5 => 
                if ((ap_const_lv1_0 = exitcond_fu_352_p2)) then
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                end if;
            when ap_ST_st7_fsm_6 => 
                ap_NS_fsm <= ap_ST_st6_fsm_5;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st2_fsm_1, tmp_fu_183_p2)
    begin
        if (((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (tmp_fu_183_p2 = ap_const_lv1_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, tmp_fu_183_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (tmp_fu_183_p2 = ap_const_lv1_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_100 assign process. --
    ap_sig_bdd_100_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_100 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    -- ap_sig_bdd_114 assign process. --
    ap_sig_bdd_114_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_114 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    -- ap_sig_bdd_128 assign process. --
    ap_sig_bdd_128_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_128 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    -- ap_sig_bdd_25 assign process. --
    ap_sig_bdd_25_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_25 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_50 assign process. --
    ap_sig_bdd_50_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_50 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_bdd_64 assign process. --
    ap_sig_bdd_64_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_64 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_bdd_80 assign process. --
    ap_sig_bdd_80_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_80 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_25)
    begin
        if (ap_sig_bdd_25) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st2_fsm_1 assign process. --
    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_bdd_50)
    begin
        if (ap_sig_bdd_50) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st3_fsm_2 assign process. --
    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_bdd_64)
    begin
        if (ap_sig_bdd_64) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st4_fsm_3 assign process. --
    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_bdd_80)
    begin
        if (ap_sig_bdd_80) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st5_fsm_4 assign process. --
    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_bdd_100)
    begin
        if (ap_sig_bdd_100) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st6_fsm_5 assign process. --
    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_bdd_114)
    begin
        if (ap_sig_bdd_114) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st7_fsm_6 assign process. --
    ap_sig_cseq_ST_st7_fsm_6_assign_proc : process(ap_sig_bdd_128)
    begin
        if (ap_sig_bdd_128) then 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;

    c_idx_1_fu_358_p2 <= std_logic_vector(unsigned(c_idx_reg_166) + unsigned(ap_const_lv2_1));
    c_idx_cast1_fu_348_p1 <= std_logic_vector(resize(unsigned(c_idx_reg_166),4));
    exitcond1_fu_300_p2 <= "1" when (r_idx_reg_143 = ap_const_lv2_2) else "0";
    exitcond2_fu_260_p2 <= "1" when (out_ch_idx_reg_119 = ap_const_lv5_10) else "0";
    exitcond_fu_352_p2 <= "1" when (c_idx_reg_166 = ap_const_lv2_2) else "0";
    in_c_idx_1_fu_290_p2 <= std_logic_vector(unsigned(in_c_idx_reg_107) + unsigned(ap_const_lv4_2));
    in_ch_idx_fu_266_p2 <= std_logic_vector(unsigned(out_ch_idx_reg_119) + unsigned(ap_const_lv5_1));
    in_r_idx_1_fu_254_p2 <= std_logic_vector(unsigned(in_r_idx_reg_95) + unsigned(ap_const_lv4_2));
    notlhs6_fu_451_p2 <= "0" when (tmp_16_fu_419_p4 = ap_const_lv8_FF) else "1";
    notlhs_fu_433_p2 <= "0" when (tmp_1_fu_401_p4 = ap_const_lv8_FF) else "1";
    notrhs7_fu_457_p2 <= "1" when (tmp_17_fu_429_p1 = ap_const_lv23_0) else "0";
    notrhs_fu_439_p2 <= "1" when (tmp_15_fu_411_p1 = ap_const_lv23_0) else "0";
    out_1_to_int_fu_415_p1 <= out_1_reg_154;
    out_2_fu_481_p3 <= 
        x_q0 when (tmp_22_fu_475_p2(0) = '1') else 
        out_1_reg_154;
    out_4_to_int_fu_397_p1 <= x_q0;
    out_feature_address0 <= out_feature_addr_reg_523;

    -- out_feature_ce0 assign process. --
    out_feature_ce0_assign_proc : process(ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            out_feature_ce0 <= ap_const_logic_1;
        else 
            out_feature_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_feature_d0 <= out_reg_130;

    -- out_feature_we0 assign process. --
    out_feature_we0_assign_proc : process(ap_sig_cseq_ST_st5_fsm_4, exitcond1_fu_300_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = exitcond1_fu_300_p2))))) then 
            out_feature_we0 <= ap_const_logic_1;
        else 
            out_feature_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_lshr_f_cast_fu_189_p4 <= in_r_idx_reg_95(3 downto 1);
    p_shl1_cast_fu_326_p1 <= std_logic_vector(resize(unsigned(tmp_10_fu_318_p3),8));
    p_shl2_cast_fu_338_p1 <= std_logic_vector(resize(unsigned(tmp_11_fu_330_p3),8));
    p_shl_cast_fu_211_p1 <= std_logic_vector(resize(unsigned(tmp_s_fu_203_p3),6));
    r_idx_1_fu_306_p2 <= std_logic_vector(unsigned(r_idx_reg_143) + unsigned(ap_const_lv2_1));
    r_idx_cast2_fu_296_p1 <= std_logic_vector(resize(unsigned(r_idx_reg_143),4));
    tmp_10_fu_318_p3 <= (tmp_6_fu_312_p2 & ap_const_lv3_0);
    tmp_11_fu_330_p3 <= (tmp_6_fu_312_p2 & ap_const_lv1_0);
    tmp_12_fu_342_p2 <= std_logic_vector(unsigned(p_shl2_cast_fu_338_p1) + unsigned(p_shl1_cast_fu_326_p1));
    tmp_13_fu_374_p2 <= std_logic_vector(unsigned(tmp_12_reg_541) + unsigned(tmp_9_cast_fu_370_p1));
    tmp_14_fu_387_p2 <= std_logic_vector(unsigned(tmp_31_cast_fu_379_p3) + unsigned(tmp_4_cast1_reg_518));
    tmp_15_cast_fu_246_p3 <= (tmp_4_fu_241_p2 & ap_const_lv4_0);
    tmp_15_fu_411_p1 <= out_4_to_int_fu_397_p1(23 - 1 downto 0);
    tmp_16_cast_fu_285_p1 <= std_logic_vector(resize(unsigned(tmp_9_fu_280_p2),64));
    tmp_16_fu_419_p4 <= out_1_to_int_fu_415_p1(30 downto 23);
    tmp_17_fu_429_p1 <= out_1_to_int_fu_415_p1(23 - 1 downto 0);
    tmp_18_fu_445_p2 <= (notrhs_fu_439_p2 or notlhs_fu_433_p2);
    tmp_19_fu_463_p2 <= (notrhs7_fu_457_p2 or notlhs6_fu_451_p2);
    tmp_1_fu_401_p4 <= out_4_to_int_fu_397_p1(30 downto 23);
    tmp_20_fu_469_p2 <= (tmp_18_fu_445_p2 and tmp_19_fu_463_p2);
    tmp_21_fu_177_opcode <= ap_const_lv5_2;
    tmp_22_fu_475_p2 <= (tmp_20_fu_469_p2 and tmp_21_fu_177_p2);
    tmp_2_fu_221_p2 <= "1" when (unsigned(in_c_idx_reg_107) < unsigned(ap_const_lv4_A)) else "0";
    tmp_31_cast_fu_379_p3 <= (tmp_13_fu_374_p2 & ap_const_lv4_0);
    tmp_32_cast_fu_392_p1 <= std_logic_vector(resize(unsigned(tmp_14_fu_387_p2),64));
    tmp_3_cast_fu_237_p1 <= std_logic_vector(resize(unsigned(tmp_7_fu_227_p4),6));
    tmp_3_fu_215_p2 <= std_logic_vector(unsigned(tmp_cast_fu_199_p1) + unsigned(p_shl_cast_fu_211_p1));
    tmp_4_cast1_fu_272_p1 <= std_logic_vector(resize(unsigned(out_ch_idx_reg_119),12));
    tmp_4_cast_fu_276_p1 <= std_logic_vector(resize(unsigned(out_ch_idx_reg_119),10));
    tmp_4_fu_241_p2 <= std_logic_vector(unsigned(tmp_3_reg_492) + unsigned(tmp_3_cast_fu_237_p1));
    tmp_6_fu_312_p2 <= std_logic_vector(unsigned(r_idx_cast2_fu_296_p1) + unsigned(in_r_idx_reg_95));
    tmp_7_fu_227_p4 <= in_c_idx_reg_107(3 downto 1);
    tmp_8_fu_364_p2 <= std_logic_vector(unsigned(c_idx_cast1_fu_348_p1) + unsigned(in_c_idx_reg_107));
    tmp_9_cast_fu_370_p1 <= std_logic_vector(resize(unsigned(tmp_8_fu_364_p2),8));
    tmp_9_fu_280_p2 <= std_logic_vector(unsigned(tmp_15_cast_reg_500) + unsigned(tmp_4_cast_fu_276_p1));
    tmp_cast_fu_199_p1 <= std_logic_vector(resize(unsigned(p_lshr_f_cast_fu_189_p4),6));
    tmp_fu_183_p2 <= "1" when (unsigned(in_r_idx_reg_95) < unsigned(ap_const_lv4_A)) else "0";
    tmp_s_fu_203_p3 <= (p_lshr_f_cast_fu_189_p4 & ap_const_lv2_0);
    x_address0 <= tmp_32_cast_fu_392_p1(11 - 1 downto 0);

    -- x_ce0 assign process. --
    x_ce0_assign_proc : process(ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            x_ce0 <= ap_const_logic_1;
        else 
            x_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
