<profile>

<section name = "Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config5_s'" level="0">
<item name = "Date">Fri Jun 27 00:35:59 2025
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 5.910 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 1160, 11.820 ns, 6.856 us, 2, 1160, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377">dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0, 1157, 1158, 6.838 us, 6.844 us, 1152, 1152, loop rewind(delay=0 initiation interval(s))</column>
<column name="call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_529">shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config5_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 344, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 1, 2103, 3082, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 210, -</column>
<column name="Register">-, -, 1513, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, 3, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377">dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0, 2, 1, 1078, 2570, 0</column>
<column name="call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_529">shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config5_s, 0, 0, 1025, 512, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln311_fu_1792_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln313_fu_1803_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln316_fu_1752_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln318_fu_1763_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln284_1_fu_1655_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_2_fu_1661_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_fu_1649_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_227">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_236">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op253">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln284_13_fu_1623_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_14_fu_1643_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_1_fu_1603_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln284_fu_1593_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln303_fu_1747_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="icmp_ln307_fu_1787_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="select_ln313_fu_1808_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln318_fu_1768_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_phi_mux_storemerge_phi_fu_370_p4">9, 2, 32, 64</column>
<column name="pX_4">9, 2, 32, 64</column>
<column name="pY_4">9, 2, 32, 64</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_9_V_blk_n">9, 2, 1, 2</column>
<column name="sX_4">9, 2, 32, 64</column>
<column name="storemerge_reg_366">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln284_2_reg_1864">1, 0, 1, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln284_1_reg_1847">1, 0, 1, 0</column>
<column name="icmp_ln284_reg_1837">1, 0, 1, 0</column>
<column name="icmp_ln303_reg_1868">1, 0, 1, 0</column>
<column name="icmp_ln307_reg_1877">1, 0, 1, 0</column>
<column name="kernel_data_V_5_0">16, 0, 16, 0</column>
<column name="kernel_data_V_5_1">16, 0, 16, 0</column>
<column name="kernel_data_V_5_10">16, 0, 16, 0</column>
<column name="kernel_data_V_5_11">16, 0, 16, 0</column>
<column name="kernel_data_V_5_12">16, 0, 16, 0</column>
<column name="kernel_data_V_5_13">16, 0, 16, 0</column>
<column name="kernel_data_V_5_14">16, 0, 16, 0</column>
<column name="kernel_data_V_5_15">16, 0, 16, 0</column>
<column name="kernel_data_V_5_16">16, 0, 16, 0</column>
<column name="kernel_data_V_5_17">16, 0, 16, 0</column>
<column name="kernel_data_V_5_18">16, 0, 16, 0</column>
<column name="kernel_data_V_5_19">16, 0, 16, 0</column>
<column name="kernel_data_V_5_2">16, 0, 16, 0</column>
<column name="kernel_data_V_5_20">16, 0, 16, 0</column>
<column name="kernel_data_V_5_21">16, 0, 16, 0</column>
<column name="kernel_data_V_5_22">16, 0, 16, 0</column>
<column name="kernel_data_V_5_23">16, 0, 16, 0</column>
<column name="kernel_data_V_5_24">16, 0, 16, 0</column>
<column name="kernel_data_V_5_25">16, 0, 16, 0</column>
<column name="kernel_data_V_5_26">16, 0, 16, 0</column>
<column name="kernel_data_V_5_27">16, 0, 16, 0</column>
<column name="kernel_data_V_5_28">16, 0, 16, 0</column>
<column name="kernel_data_V_5_29">16, 0, 16, 0</column>
<column name="kernel_data_V_5_3">16, 0, 16, 0</column>
<column name="kernel_data_V_5_30">16, 0, 16, 0</column>
<column name="kernel_data_V_5_31">16, 0, 16, 0</column>
<column name="kernel_data_V_5_32">16, 0, 16, 0</column>
<column name="kernel_data_V_5_33">16, 0, 16, 0</column>
<column name="kernel_data_V_5_34">16, 0, 16, 0</column>
<column name="kernel_data_V_5_35">16, 0, 16, 0</column>
<column name="kernel_data_V_5_36">16, 0, 16, 0</column>
<column name="kernel_data_V_5_37">16, 0, 16, 0</column>
<column name="kernel_data_V_5_38">16, 0, 16, 0</column>
<column name="kernel_data_V_5_39">16, 0, 16, 0</column>
<column name="kernel_data_V_5_4">16, 0, 16, 0</column>
<column name="kernel_data_V_5_40">16, 0, 16, 0</column>
<column name="kernel_data_V_5_41">16, 0, 16, 0</column>
<column name="kernel_data_V_5_42">16, 0, 16, 0</column>
<column name="kernel_data_V_5_43">16, 0, 16, 0</column>
<column name="kernel_data_V_5_44">16, 0, 16, 0</column>
<column name="kernel_data_V_5_45">16, 0, 16, 0</column>
<column name="kernel_data_V_5_46">16, 0, 16, 0</column>
<column name="kernel_data_V_5_47">16, 0, 16, 0</column>
<column name="kernel_data_V_5_48">16, 0, 16, 0</column>
<column name="kernel_data_V_5_49">16, 0, 16, 0</column>
<column name="kernel_data_V_5_5">16, 0, 16, 0</column>
<column name="kernel_data_V_5_50">16, 0, 16, 0</column>
<column name="kernel_data_V_5_51">16, 0, 16, 0</column>
<column name="kernel_data_V_5_52">16, 0, 16, 0</column>
<column name="kernel_data_V_5_53">16, 0, 16, 0</column>
<column name="kernel_data_V_5_54">16, 0, 16, 0</column>
<column name="kernel_data_V_5_55">16, 0, 16, 0</column>
<column name="kernel_data_V_5_56">16, 0, 16, 0</column>
<column name="kernel_data_V_5_57">16, 0, 16, 0</column>
<column name="kernel_data_V_5_58">16, 0, 16, 0</column>
<column name="kernel_data_V_5_59">16, 0, 16, 0</column>
<column name="kernel_data_V_5_6">16, 0, 16, 0</column>
<column name="kernel_data_V_5_60">16, 0, 16, 0</column>
<column name="kernel_data_V_5_61">16, 0, 16, 0</column>
<column name="kernel_data_V_5_62">16, 0, 16, 0</column>
<column name="kernel_data_V_5_63">16, 0, 16, 0</column>
<column name="kernel_data_V_5_64">16, 0, 16, 0</column>
<column name="kernel_data_V_5_65">16, 0, 16, 0</column>
<column name="kernel_data_V_5_66">16, 0, 16, 0</column>
<column name="kernel_data_V_5_67">16, 0, 16, 0</column>
<column name="kernel_data_V_5_68">16, 0, 16, 0</column>
<column name="kernel_data_V_5_69">16, 0, 16, 0</column>
<column name="kernel_data_V_5_7">16, 0, 16, 0</column>
<column name="kernel_data_V_5_70">16, 0, 16, 0</column>
<column name="kernel_data_V_5_71">16, 0, 16, 0</column>
<column name="kernel_data_V_5_8">16, 0, 16, 0</column>
<column name="kernel_data_V_5_9">16, 0, 16, 0</column>
<column name="pX_4">32, 0, 32, 0</column>
<column name="pX_4_load_reg_1858">32, 0, 32, 0</column>
<column name="pY_4">32, 0, 32, 0</column>
<column name="pY_4_load_reg_1852">32, 0, 32, 0</column>
<column name="sX_4">32, 0, 32, 0</column>
<column name="sX_4_load_reg_1832">32, 0, 32, 0</column>
<column name="sY_4">32, 0, 32, 0</column>
<column name="sY_4_load_reg_1842">32, 0, 32, 0</column>
<column name="select_ln313_reg_1881">32, 0, 32, 0</column>
<column name="select_ln318_reg_1872">32, 0, 32, 0</column>
<column name="storemerge_reg_366">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config5&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config5&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config5&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config5&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config5&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config5&gt;, return value</column>
<column name="in_elem_data_0_V_read">in, 16, ap_none, in_elem_data_0_V_read, scalar</column>
<column name="in_elem_data_1_V_read">in, 16, ap_none, in_elem_data_1_V_read, scalar</column>
<column name="in_elem_data_2_V_read">in, 16, ap_none, in_elem_data_2_V_read, scalar</column>
<column name="in_elem_data_3_V_read">in, 16, ap_none, in_elem_data_3_V_read, scalar</column>
<column name="in_elem_data_4_V_read">in, 16, ap_none, in_elem_data_4_V_read, scalar</column>
<column name="in_elem_data_5_V_read">in, 16, ap_none, in_elem_data_5_V_read, scalar</column>
<column name="in_elem_data_6_V_read">in, 16, ap_none, in_elem_data_6_V_read, scalar</column>
<column name="in_elem_data_7_V_read">in, 16, ap_none, in_elem_data_7_V_read, scalar</column>
<column name="res_stream_V_data_0_V_din">out, 16, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 16, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 16, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 16, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_4_V_din">out, 16, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_full_n">in, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_write">out, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_5_V_din">out, 16, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_full_n">in, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_write">out, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_6_V_din">out, 16, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_full_n">in, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_write">out, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_7_V_din">out, 16, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_full_n">in, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_write">out, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_8_V_din">out, 16, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_full_n">in, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_write">out, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_9_V_din">out, 16, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_full_n">in, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_write">out, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_10_V_din">out, 16, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_10_V_full_n">in, 1, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_10_V_write">out, 1, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_11_V_din">out, 16, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_11_V_full_n">in, 1, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_11_V_write">out, 1, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_12_V_din">out, 16, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_12_V_full_n">in, 1, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_12_V_write">out, 1, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_13_V_din">out, 16, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_13_V_full_n">in, 1, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_13_V_write">out, 1, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_14_V_din">out, 16, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_14_V_full_n">in, 1, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_14_V_write">out, 1, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_15_V_din">out, 16, ap_fifo, res_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_15_V_full_n">in, 1, ap_fifo, res_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_15_V_write">out, 1, ap_fifo, res_stream_V_data_15_V, pointer</column>
</table>
</item>
</section>
</profile>
