
Board1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010d84  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  08010f68  08010f68  00011f68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011404  08011404  0001321c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011404  08011404  00012404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801140c  0801140c  0001321c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801140c  0801140c  0001240c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011410  08011410  00012410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000021c  20000000  08011414  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000960  20000220  08011630  00013220  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000b80  08011630  00013b80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001321c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cd7f  00000000  00000000  0001324c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046e3  00000000  00000000  0002ffcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001660  00000000  00000000  000346b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001113  00000000  00000000  00035d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a768  00000000  00000000  00036e23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020731  00000000  00000000  0006158b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102925  00000000  00000000  00081cbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001845e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f78  00000000  00000000  00184624  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0018b59c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000220 	.word	0x20000220
 80001fc:	00000000 	.word	0x00000000
 8000200:	08010f4c 	.word	0x08010f4c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000224 	.word	0x20000224
 800021c:	08010f4c 	.word	0x08010f4c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_frsub>:
 8000cd8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000cdc:	e002      	b.n	8000ce4 <__addsf3>
 8000cde:	bf00      	nop

08000ce0 <__aeabi_fsub>:
 8000ce0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ce4 <__addsf3>:
 8000ce4:	0042      	lsls	r2, r0, #1
 8000ce6:	bf1f      	itttt	ne
 8000ce8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cec:	ea92 0f03 	teqne	r2, r3
 8000cf0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cf4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cf8:	d06a      	beq.n	8000dd0 <__addsf3+0xec>
 8000cfa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cfe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000d02:	bfc1      	itttt	gt
 8000d04:	18d2      	addgt	r2, r2, r3
 8000d06:	4041      	eorgt	r1, r0
 8000d08:	4048      	eorgt	r0, r1
 8000d0a:	4041      	eorgt	r1, r0
 8000d0c:	bfb8      	it	lt
 8000d0e:	425b      	neglt	r3, r3
 8000d10:	2b19      	cmp	r3, #25
 8000d12:	bf88      	it	hi
 8000d14:	4770      	bxhi	lr
 8000d16:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d1a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d1e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000d22:	bf18      	it	ne
 8000d24:	4240      	negne	r0, r0
 8000d26:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d2a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d2e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d32:	bf18      	it	ne
 8000d34:	4249      	negne	r1, r1
 8000d36:	ea92 0f03 	teq	r2, r3
 8000d3a:	d03f      	beq.n	8000dbc <__addsf3+0xd8>
 8000d3c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d40:	fa41 fc03 	asr.w	ip, r1, r3
 8000d44:	eb10 000c 	adds.w	r0, r0, ip
 8000d48:	f1c3 0320 	rsb	r3, r3, #32
 8000d4c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d50:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d54:	d502      	bpl.n	8000d5c <__addsf3+0x78>
 8000d56:	4249      	negs	r1, r1
 8000d58:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d5c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d60:	d313      	bcc.n	8000d8a <__addsf3+0xa6>
 8000d62:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d66:	d306      	bcc.n	8000d76 <__addsf3+0x92>
 8000d68:	0840      	lsrs	r0, r0, #1
 8000d6a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d6e:	f102 0201 	add.w	r2, r2, #1
 8000d72:	2afe      	cmp	r2, #254	@ 0xfe
 8000d74:	d251      	bcs.n	8000e1a <__addsf3+0x136>
 8000d76:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d7a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d7e:	bf08      	it	eq
 8000d80:	f020 0001 	biceq.w	r0, r0, #1
 8000d84:	ea40 0003 	orr.w	r0, r0, r3
 8000d88:	4770      	bx	lr
 8000d8a:	0049      	lsls	r1, r1, #1
 8000d8c:	eb40 0000 	adc.w	r0, r0, r0
 8000d90:	3a01      	subs	r2, #1
 8000d92:	bf28      	it	cs
 8000d94:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d98:	d2ed      	bcs.n	8000d76 <__addsf3+0x92>
 8000d9a:	fab0 fc80 	clz	ip, r0
 8000d9e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000da2:	ebb2 020c 	subs.w	r2, r2, ip
 8000da6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000daa:	bfaa      	itet	ge
 8000dac:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000db0:	4252      	neglt	r2, r2
 8000db2:	4318      	orrge	r0, r3
 8000db4:	bfbc      	itt	lt
 8000db6:	40d0      	lsrlt	r0, r2
 8000db8:	4318      	orrlt	r0, r3
 8000dba:	4770      	bx	lr
 8000dbc:	f092 0f00 	teq	r2, #0
 8000dc0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000dc4:	bf06      	itte	eq
 8000dc6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000dca:	3201      	addeq	r2, #1
 8000dcc:	3b01      	subne	r3, #1
 8000dce:	e7b5      	b.n	8000d3c <__addsf3+0x58>
 8000dd0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dd8:	bf18      	it	ne
 8000dda:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dde:	d021      	beq.n	8000e24 <__addsf3+0x140>
 8000de0:	ea92 0f03 	teq	r2, r3
 8000de4:	d004      	beq.n	8000df0 <__addsf3+0x10c>
 8000de6:	f092 0f00 	teq	r2, #0
 8000dea:	bf08      	it	eq
 8000dec:	4608      	moveq	r0, r1
 8000dee:	4770      	bx	lr
 8000df0:	ea90 0f01 	teq	r0, r1
 8000df4:	bf1c      	itt	ne
 8000df6:	2000      	movne	r0, #0
 8000df8:	4770      	bxne	lr
 8000dfa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000dfe:	d104      	bne.n	8000e0a <__addsf3+0x126>
 8000e00:	0040      	lsls	r0, r0, #1
 8000e02:	bf28      	it	cs
 8000e04:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000e08:	4770      	bx	lr
 8000e0a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000e0e:	bf3c      	itt	cc
 8000e10:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000e14:	4770      	bxcc	lr
 8000e16:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e1a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000e1e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e22:	4770      	bx	lr
 8000e24:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e28:	bf16      	itet	ne
 8000e2a:	4608      	movne	r0, r1
 8000e2c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e30:	4601      	movne	r1, r0
 8000e32:	0242      	lsls	r2, r0, #9
 8000e34:	bf06      	itte	eq
 8000e36:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e3a:	ea90 0f01 	teqeq	r0, r1
 8000e3e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e42:	4770      	bx	lr

08000e44 <__aeabi_ui2f>:
 8000e44:	f04f 0300 	mov.w	r3, #0
 8000e48:	e004      	b.n	8000e54 <__aeabi_i2f+0x8>
 8000e4a:	bf00      	nop

08000e4c <__aeabi_i2f>:
 8000e4c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e50:	bf48      	it	mi
 8000e52:	4240      	negmi	r0, r0
 8000e54:	ea5f 0c00 	movs.w	ip, r0
 8000e58:	bf08      	it	eq
 8000e5a:	4770      	bxeq	lr
 8000e5c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e60:	4601      	mov	r1, r0
 8000e62:	f04f 0000 	mov.w	r0, #0
 8000e66:	e01c      	b.n	8000ea2 <__aeabi_l2f+0x2a>

08000e68 <__aeabi_ul2f>:
 8000e68:	ea50 0201 	orrs.w	r2, r0, r1
 8000e6c:	bf08      	it	eq
 8000e6e:	4770      	bxeq	lr
 8000e70:	f04f 0300 	mov.w	r3, #0
 8000e74:	e00a      	b.n	8000e8c <__aeabi_l2f+0x14>
 8000e76:	bf00      	nop

08000e78 <__aeabi_l2f>:
 8000e78:	ea50 0201 	orrs.w	r2, r0, r1
 8000e7c:	bf08      	it	eq
 8000e7e:	4770      	bxeq	lr
 8000e80:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e84:	d502      	bpl.n	8000e8c <__aeabi_l2f+0x14>
 8000e86:	4240      	negs	r0, r0
 8000e88:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e8c:	ea5f 0c01 	movs.w	ip, r1
 8000e90:	bf02      	ittt	eq
 8000e92:	4684      	moveq	ip, r0
 8000e94:	4601      	moveq	r1, r0
 8000e96:	2000      	moveq	r0, #0
 8000e98:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e9c:	bf08      	it	eq
 8000e9e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000ea2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000ea6:	fabc f28c 	clz	r2, ip
 8000eaa:	3a08      	subs	r2, #8
 8000eac:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000eb0:	db10      	blt.n	8000ed4 <__aeabi_l2f+0x5c>
 8000eb2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eb6:	4463      	add	r3, ip
 8000eb8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ebc:	f1c2 0220 	rsb	r2, r2, #32
 8000ec0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ec4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ec8:	eb43 0002 	adc.w	r0, r3, r2
 8000ecc:	bf08      	it	eq
 8000ece:	f020 0001 	biceq.w	r0, r0, #1
 8000ed2:	4770      	bx	lr
 8000ed4:	f102 0220 	add.w	r2, r2, #32
 8000ed8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000edc:	f1c2 0220 	rsb	r2, r2, #32
 8000ee0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ee4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ee8:	eb43 0002 	adc.w	r0, r3, r2
 8000eec:	bf08      	it	eq
 8000eee:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ef2:	4770      	bx	lr

08000ef4 <__aeabi_uldivmod>:
 8000ef4:	b953      	cbnz	r3, 8000f0c <__aeabi_uldivmod+0x18>
 8000ef6:	b94a      	cbnz	r2, 8000f0c <__aeabi_uldivmod+0x18>
 8000ef8:	2900      	cmp	r1, #0
 8000efa:	bf08      	it	eq
 8000efc:	2800      	cmpeq	r0, #0
 8000efe:	bf1c      	itt	ne
 8000f00:	f04f 31ff 	movne.w	r1, #4294967295
 8000f04:	f04f 30ff 	movne.w	r0, #4294967295
 8000f08:	f000 b9be 	b.w	8001288 <__aeabi_idiv0>
 8000f0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f14:	f000 f83c 	bl	8000f90 <__udivmoddi4>
 8000f18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f20:	b004      	add	sp, #16
 8000f22:	4770      	bx	lr

08000f24 <__aeabi_d2lz>:
 8000f24:	b538      	push	{r3, r4, r5, lr}
 8000f26:	2200      	movs	r2, #0
 8000f28:	2300      	movs	r3, #0
 8000f2a:	4604      	mov	r4, r0
 8000f2c:	460d      	mov	r5, r1
 8000f2e:	f7ff fdfd 	bl	8000b2c <__aeabi_dcmplt>
 8000f32:	b928      	cbnz	r0, 8000f40 <__aeabi_d2lz+0x1c>
 8000f34:	4620      	mov	r0, r4
 8000f36:	4629      	mov	r1, r5
 8000f38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f3c:	f000 b80a 	b.w	8000f54 <__aeabi_d2ulz>
 8000f40:	4620      	mov	r0, r4
 8000f42:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000f46:	f000 f805 	bl	8000f54 <__aeabi_d2ulz>
 8000f4a:	4240      	negs	r0, r0
 8000f4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f50:	bd38      	pop	{r3, r4, r5, pc}
 8000f52:	bf00      	nop

08000f54 <__aeabi_d2ulz>:
 8000f54:	b5d0      	push	{r4, r6, r7, lr}
 8000f56:	4b0c      	ldr	r3, [pc, #48]	@ (8000f88 <__aeabi_d2ulz+0x34>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	4606      	mov	r6, r0
 8000f5c:	460f      	mov	r7, r1
 8000f5e:	f7ff fb73 	bl	8000648 <__aeabi_dmul>
 8000f62:	f7ff fe49 	bl	8000bf8 <__aeabi_d2uiz>
 8000f66:	4604      	mov	r4, r0
 8000f68:	f7ff faf4 	bl	8000554 <__aeabi_ui2d>
 8000f6c:	4b07      	ldr	r3, [pc, #28]	@ (8000f8c <__aeabi_d2ulz+0x38>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	f7ff fb6a 	bl	8000648 <__aeabi_dmul>
 8000f74:	4602      	mov	r2, r0
 8000f76:	460b      	mov	r3, r1
 8000f78:	4630      	mov	r0, r6
 8000f7a:	4639      	mov	r1, r7
 8000f7c:	f7ff f9ac 	bl	80002d8 <__aeabi_dsub>
 8000f80:	f7ff fe3a 	bl	8000bf8 <__aeabi_d2uiz>
 8000f84:	4621      	mov	r1, r4
 8000f86:	bdd0      	pop	{r4, r6, r7, pc}
 8000f88:	3df00000 	.word	0x3df00000
 8000f8c:	41f00000 	.word	0x41f00000

08000f90 <__udivmoddi4>:
 8000f90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f94:	9d08      	ldr	r5, [sp, #32]
 8000f96:	468e      	mov	lr, r1
 8000f98:	4604      	mov	r4, r0
 8000f9a:	4688      	mov	r8, r1
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d14a      	bne.n	8001036 <__udivmoddi4+0xa6>
 8000fa0:	428a      	cmp	r2, r1
 8000fa2:	4617      	mov	r7, r2
 8000fa4:	d962      	bls.n	800106c <__udivmoddi4+0xdc>
 8000fa6:	fab2 f682 	clz	r6, r2
 8000faa:	b14e      	cbz	r6, 8000fc0 <__udivmoddi4+0x30>
 8000fac:	f1c6 0320 	rsb	r3, r6, #32
 8000fb0:	fa01 f806 	lsl.w	r8, r1, r6
 8000fb4:	fa20 f303 	lsr.w	r3, r0, r3
 8000fb8:	40b7      	lsls	r7, r6
 8000fba:	ea43 0808 	orr.w	r8, r3, r8
 8000fbe:	40b4      	lsls	r4, r6
 8000fc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fc4:	fa1f fc87 	uxth.w	ip, r7
 8000fc8:	fbb8 f1fe 	udiv	r1, r8, lr
 8000fcc:	0c23      	lsrs	r3, r4, #16
 8000fce:	fb0e 8811 	mls	r8, lr, r1, r8
 8000fd2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000fd6:	fb01 f20c 	mul.w	r2, r1, ip
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d909      	bls.n	8000ff2 <__udivmoddi4+0x62>
 8000fde:	18fb      	adds	r3, r7, r3
 8000fe0:	f101 30ff 	add.w	r0, r1, #4294967295
 8000fe4:	f080 80ea 	bcs.w	80011bc <__udivmoddi4+0x22c>
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	f240 80e7 	bls.w	80011bc <__udivmoddi4+0x22c>
 8000fee:	3902      	subs	r1, #2
 8000ff0:	443b      	add	r3, r7
 8000ff2:	1a9a      	subs	r2, r3, r2
 8000ff4:	b2a3      	uxth	r3, r4
 8000ff6:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ffa:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ffe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001002:	fb00 fc0c 	mul.w	ip, r0, ip
 8001006:	459c      	cmp	ip, r3
 8001008:	d909      	bls.n	800101e <__udivmoddi4+0x8e>
 800100a:	18fb      	adds	r3, r7, r3
 800100c:	f100 32ff 	add.w	r2, r0, #4294967295
 8001010:	f080 80d6 	bcs.w	80011c0 <__udivmoddi4+0x230>
 8001014:	459c      	cmp	ip, r3
 8001016:	f240 80d3 	bls.w	80011c0 <__udivmoddi4+0x230>
 800101a:	443b      	add	r3, r7
 800101c:	3802      	subs	r0, #2
 800101e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001022:	eba3 030c 	sub.w	r3, r3, ip
 8001026:	2100      	movs	r1, #0
 8001028:	b11d      	cbz	r5, 8001032 <__udivmoddi4+0xa2>
 800102a:	40f3      	lsrs	r3, r6
 800102c:	2200      	movs	r2, #0
 800102e:	e9c5 3200 	strd	r3, r2, [r5]
 8001032:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001036:	428b      	cmp	r3, r1
 8001038:	d905      	bls.n	8001046 <__udivmoddi4+0xb6>
 800103a:	b10d      	cbz	r5, 8001040 <__udivmoddi4+0xb0>
 800103c:	e9c5 0100 	strd	r0, r1, [r5]
 8001040:	2100      	movs	r1, #0
 8001042:	4608      	mov	r0, r1
 8001044:	e7f5      	b.n	8001032 <__udivmoddi4+0xa2>
 8001046:	fab3 f183 	clz	r1, r3
 800104a:	2900      	cmp	r1, #0
 800104c:	d146      	bne.n	80010dc <__udivmoddi4+0x14c>
 800104e:	4573      	cmp	r3, lr
 8001050:	d302      	bcc.n	8001058 <__udivmoddi4+0xc8>
 8001052:	4282      	cmp	r2, r0
 8001054:	f200 8105 	bhi.w	8001262 <__udivmoddi4+0x2d2>
 8001058:	1a84      	subs	r4, r0, r2
 800105a:	eb6e 0203 	sbc.w	r2, lr, r3
 800105e:	2001      	movs	r0, #1
 8001060:	4690      	mov	r8, r2
 8001062:	2d00      	cmp	r5, #0
 8001064:	d0e5      	beq.n	8001032 <__udivmoddi4+0xa2>
 8001066:	e9c5 4800 	strd	r4, r8, [r5]
 800106a:	e7e2      	b.n	8001032 <__udivmoddi4+0xa2>
 800106c:	2a00      	cmp	r2, #0
 800106e:	f000 8090 	beq.w	8001192 <__udivmoddi4+0x202>
 8001072:	fab2 f682 	clz	r6, r2
 8001076:	2e00      	cmp	r6, #0
 8001078:	f040 80a4 	bne.w	80011c4 <__udivmoddi4+0x234>
 800107c:	1a8a      	subs	r2, r1, r2
 800107e:	0c03      	lsrs	r3, r0, #16
 8001080:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001084:	b280      	uxth	r0, r0
 8001086:	b2bc      	uxth	r4, r7
 8001088:	2101      	movs	r1, #1
 800108a:	fbb2 fcfe 	udiv	ip, r2, lr
 800108e:	fb0e 221c 	mls	r2, lr, ip, r2
 8001092:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001096:	fb04 f20c 	mul.w	r2, r4, ip
 800109a:	429a      	cmp	r2, r3
 800109c:	d907      	bls.n	80010ae <__udivmoddi4+0x11e>
 800109e:	18fb      	adds	r3, r7, r3
 80010a0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80010a4:	d202      	bcs.n	80010ac <__udivmoddi4+0x11c>
 80010a6:	429a      	cmp	r2, r3
 80010a8:	f200 80e0 	bhi.w	800126c <__udivmoddi4+0x2dc>
 80010ac:	46c4      	mov	ip, r8
 80010ae:	1a9b      	subs	r3, r3, r2
 80010b0:	fbb3 f2fe 	udiv	r2, r3, lr
 80010b4:	fb0e 3312 	mls	r3, lr, r2, r3
 80010b8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80010bc:	fb02 f404 	mul.w	r4, r2, r4
 80010c0:	429c      	cmp	r4, r3
 80010c2:	d907      	bls.n	80010d4 <__udivmoddi4+0x144>
 80010c4:	18fb      	adds	r3, r7, r3
 80010c6:	f102 30ff 	add.w	r0, r2, #4294967295
 80010ca:	d202      	bcs.n	80010d2 <__udivmoddi4+0x142>
 80010cc:	429c      	cmp	r4, r3
 80010ce:	f200 80ca 	bhi.w	8001266 <__udivmoddi4+0x2d6>
 80010d2:	4602      	mov	r2, r0
 80010d4:	1b1b      	subs	r3, r3, r4
 80010d6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80010da:	e7a5      	b.n	8001028 <__udivmoddi4+0x98>
 80010dc:	f1c1 0620 	rsb	r6, r1, #32
 80010e0:	408b      	lsls	r3, r1
 80010e2:	fa22 f706 	lsr.w	r7, r2, r6
 80010e6:	431f      	orrs	r7, r3
 80010e8:	fa0e f401 	lsl.w	r4, lr, r1
 80010ec:	fa20 f306 	lsr.w	r3, r0, r6
 80010f0:	fa2e fe06 	lsr.w	lr, lr, r6
 80010f4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80010f8:	4323      	orrs	r3, r4
 80010fa:	fa00 f801 	lsl.w	r8, r0, r1
 80010fe:	fa1f fc87 	uxth.w	ip, r7
 8001102:	fbbe f0f9 	udiv	r0, lr, r9
 8001106:	0c1c      	lsrs	r4, r3, #16
 8001108:	fb09 ee10 	mls	lr, r9, r0, lr
 800110c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8001110:	fb00 fe0c 	mul.w	lr, r0, ip
 8001114:	45a6      	cmp	lr, r4
 8001116:	fa02 f201 	lsl.w	r2, r2, r1
 800111a:	d909      	bls.n	8001130 <__udivmoddi4+0x1a0>
 800111c:	193c      	adds	r4, r7, r4
 800111e:	f100 3aff 	add.w	sl, r0, #4294967295
 8001122:	f080 809c 	bcs.w	800125e <__udivmoddi4+0x2ce>
 8001126:	45a6      	cmp	lr, r4
 8001128:	f240 8099 	bls.w	800125e <__udivmoddi4+0x2ce>
 800112c:	3802      	subs	r0, #2
 800112e:	443c      	add	r4, r7
 8001130:	eba4 040e 	sub.w	r4, r4, lr
 8001134:	fa1f fe83 	uxth.w	lr, r3
 8001138:	fbb4 f3f9 	udiv	r3, r4, r9
 800113c:	fb09 4413 	mls	r4, r9, r3, r4
 8001140:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001144:	fb03 fc0c 	mul.w	ip, r3, ip
 8001148:	45a4      	cmp	ip, r4
 800114a:	d908      	bls.n	800115e <__udivmoddi4+0x1ce>
 800114c:	193c      	adds	r4, r7, r4
 800114e:	f103 3eff 	add.w	lr, r3, #4294967295
 8001152:	f080 8082 	bcs.w	800125a <__udivmoddi4+0x2ca>
 8001156:	45a4      	cmp	ip, r4
 8001158:	d97f      	bls.n	800125a <__udivmoddi4+0x2ca>
 800115a:	3b02      	subs	r3, #2
 800115c:	443c      	add	r4, r7
 800115e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001162:	eba4 040c 	sub.w	r4, r4, ip
 8001166:	fba0 ec02 	umull	lr, ip, r0, r2
 800116a:	4564      	cmp	r4, ip
 800116c:	4673      	mov	r3, lr
 800116e:	46e1      	mov	r9, ip
 8001170:	d362      	bcc.n	8001238 <__udivmoddi4+0x2a8>
 8001172:	d05f      	beq.n	8001234 <__udivmoddi4+0x2a4>
 8001174:	b15d      	cbz	r5, 800118e <__udivmoddi4+0x1fe>
 8001176:	ebb8 0203 	subs.w	r2, r8, r3
 800117a:	eb64 0409 	sbc.w	r4, r4, r9
 800117e:	fa04 f606 	lsl.w	r6, r4, r6
 8001182:	fa22 f301 	lsr.w	r3, r2, r1
 8001186:	431e      	orrs	r6, r3
 8001188:	40cc      	lsrs	r4, r1
 800118a:	e9c5 6400 	strd	r6, r4, [r5]
 800118e:	2100      	movs	r1, #0
 8001190:	e74f      	b.n	8001032 <__udivmoddi4+0xa2>
 8001192:	fbb1 fcf2 	udiv	ip, r1, r2
 8001196:	0c01      	lsrs	r1, r0, #16
 8001198:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800119c:	b280      	uxth	r0, r0
 800119e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80011a2:	463b      	mov	r3, r7
 80011a4:	4638      	mov	r0, r7
 80011a6:	463c      	mov	r4, r7
 80011a8:	46b8      	mov	r8, r7
 80011aa:	46be      	mov	lr, r7
 80011ac:	2620      	movs	r6, #32
 80011ae:	fbb1 f1f7 	udiv	r1, r1, r7
 80011b2:	eba2 0208 	sub.w	r2, r2, r8
 80011b6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80011ba:	e766      	b.n	800108a <__udivmoddi4+0xfa>
 80011bc:	4601      	mov	r1, r0
 80011be:	e718      	b.n	8000ff2 <__udivmoddi4+0x62>
 80011c0:	4610      	mov	r0, r2
 80011c2:	e72c      	b.n	800101e <__udivmoddi4+0x8e>
 80011c4:	f1c6 0220 	rsb	r2, r6, #32
 80011c8:	fa2e f302 	lsr.w	r3, lr, r2
 80011cc:	40b7      	lsls	r7, r6
 80011ce:	40b1      	lsls	r1, r6
 80011d0:	fa20 f202 	lsr.w	r2, r0, r2
 80011d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80011d8:	430a      	orrs	r2, r1
 80011da:	fbb3 f8fe 	udiv	r8, r3, lr
 80011de:	b2bc      	uxth	r4, r7
 80011e0:	fb0e 3318 	mls	r3, lr, r8, r3
 80011e4:	0c11      	lsrs	r1, r2, #16
 80011e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80011ea:	fb08 f904 	mul.w	r9, r8, r4
 80011ee:	40b0      	lsls	r0, r6
 80011f0:	4589      	cmp	r9, r1
 80011f2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80011f6:	b280      	uxth	r0, r0
 80011f8:	d93e      	bls.n	8001278 <__udivmoddi4+0x2e8>
 80011fa:	1879      	adds	r1, r7, r1
 80011fc:	f108 3cff 	add.w	ip, r8, #4294967295
 8001200:	d201      	bcs.n	8001206 <__udivmoddi4+0x276>
 8001202:	4589      	cmp	r9, r1
 8001204:	d81f      	bhi.n	8001246 <__udivmoddi4+0x2b6>
 8001206:	eba1 0109 	sub.w	r1, r1, r9
 800120a:	fbb1 f9fe 	udiv	r9, r1, lr
 800120e:	fb09 f804 	mul.w	r8, r9, r4
 8001212:	fb0e 1119 	mls	r1, lr, r9, r1
 8001216:	b292      	uxth	r2, r2
 8001218:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800121c:	4542      	cmp	r2, r8
 800121e:	d229      	bcs.n	8001274 <__udivmoddi4+0x2e4>
 8001220:	18ba      	adds	r2, r7, r2
 8001222:	f109 31ff 	add.w	r1, r9, #4294967295
 8001226:	d2c4      	bcs.n	80011b2 <__udivmoddi4+0x222>
 8001228:	4542      	cmp	r2, r8
 800122a:	d2c2      	bcs.n	80011b2 <__udivmoddi4+0x222>
 800122c:	f1a9 0102 	sub.w	r1, r9, #2
 8001230:	443a      	add	r2, r7
 8001232:	e7be      	b.n	80011b2 <__udivmoddi4+0x222>
 8001234:	45f0      	cmp	r8, lr
 8001236:	d29d      	bcs.n	8001174 <__udivmoddi4+0x1e4>
 8001238:	ebbe 0302 	subs.w	r3, lr, r2
 800123c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001240:	3801      	subs	r0, #1
 8001242:	46e1      	mov	r9, ip
 8001244:	e796      	b.n	8001174 <__udivmoddi4+0x1e4>
 8001246:	eba7 0909 	sub.w	r9, r7, r9
 800124a:	4449      	add	r1, r9
 800124c:	f1a8 0c02 	sub.w	ip, r8, #2
 8001250:	fbb1 f9fe 	udiv	r9, r1, lr
 8001254:	fb09 f804 	mul.w	r8, r9, r4
 8001258:	e7db      	b.n	8001212 <__udivmoddi4+0x282>
 800125a:	4673      	mov	r3, lr
 800125c:	e77f      	b.n	800115e <__udivmoddi4+0x1ce>
 800125e:	4650      	mov	r0, sl
 8001260:	e766      	b.n	8001130 <__udivmoddi4+0x1a0>
 8001262:	4608      	mov	r0, r1
 8001264:	e6fd      	b.n	8001062 <__udivmoddi4+0xd2>
 8001266:	443b      	add	r3, r7
 8001268:	3a02      	subs	r2, #2
 800126a:	e733      	b.n	80010d4 <__udivmoddi4+0x144>
 800126c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001270:	443b      	add	r3, r7
 8001272:	e71c      	b.n	80010ae <__udivmoddi4+0x11e>
 8001274:	4649      	mov	r1, r9
 8001276:	e79c      	b.n	80011b2 <__udivmoddi4+0x222>
 8001278:	eba1 0109 	sub.w	r1, r1, r9
 800127c:	46c4      	mov	ip, r8
 800127e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001282:	fb09 f804 	mul.w	r8, r9, r4
 8001286:	e7c4      	b.n	8001212 <__udivmoddi4+0x282>

08001288 <__aeabi_idiv0>:
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop

0800128c <ActionsMod_MovingObstacles_Init>:
  BUS_RedLeds *rty_redLeds);

/* System initialize for function-call system: '<Root>/MovingObstacles' */
void ActionsMod_MovingObstacles_Init(ENUM_TrackingObstacles *rty_statusObstacles,
  DW_MovingObstacles_ActionsMod_T *localDW)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
  /* Chart: '<Root>/MovingObstacles' */
  /*  Il chart deve attivarsi all'avvio, e il rover all'avvio sar in IDLE
     [set == 0] */
  localDW->is_c2_ActionsModel = ActionsModel_IN_Inactive;
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	2201      	movs	r2, #1
 800129a:	701a      	strb	r2, [r3, #0]
  *rty_statusObstacles = NOT_TRACKING;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2200      	movs	r2, #0
 80012a0:	701a      	strb	r2, [r3, #0]
}
 80012a2:	bf00      	nop
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
	...

080012b0 <ActionsModel_MovingObstacles>:

/* Output and update for function-call system: '<Root>/MovingObstacles' */
void ActionsModel_MovingObstacles(uint8_T rtu_set, const BUS_Sonar *rtu_sonar,
  ENUM_TrackingObstacles *rty_statusObstacles, DW_MovingObstacles_ActionsMod_T
  *localDW)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b085      	sub	sp, #20
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60b9      	str	r1, [r7, #8]
 80012b8:	607a      	str	r2, [r7, #4]
 80012ba:	603b      	str	r3, [r7, #0]
 80012bc:	4603      	mov	r3, r0
 80012be:	73fb      	strb	r3, [r7, #15]
  if (localDW->is_c2_ActionsModel == ActionsModel_IN_Inactive) {
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	d132      	bne.n	800132e <ActionsModel_MovingObstacles+0x7e>
    *rty_statusObstacles = NOT_TRACKING;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2200      	movs	r2, #0
 80012cc:	701a      	strb	r2, [r3, #0]
    if (rtu_set == ActionsModel_ON) {
 80012ce:	7bfb      	ldrb	r3, [r7, #15]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	f040 80d5 	bne.w	8001480 <ActionsModel_MovingObstacles+0x1d0>
      localDW->is_c2_ActionsModel = Acti_IN_TrackingMovingObstacles;
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	2202      	movs	r2, #2
 80012da:	701a      	strb	r2, [r3, #0]
      if ((rtu_sonar->left <= ActionsModel_OBSTACLE_DETECTED) &&
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	881b      	ldrh	r3, [r3, #0]
 80012e0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80012e4:	d80b      	bhi.n	80012fe <ActionsModel_MovingObstacles+0x4e>
          (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	885b      	ldrh	r3, [r3, #2]
      if ((rtu_sonar->left <= ActionsModel_OBSTACLE_DETECTED) &&
 80012ea:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80012ee:	d806      	bhi.n	80012fe <ActionsModel_MovingObstacles+0x4e>
        localDW->is_TrackingMovingObstacles = Act_IN_PossibleStartingFromLeft;
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	2203      	movs	r2, #3
 80012f4:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2201      	movs	r2, #1
 80012fa:	701a      	strb	r2, [r3, #0]
 80012fc:	e0c0      	b.n	8001480 <ActionsModel_MovingObstacles+0x1d0>
      } else if ((rtu_sonar->right <= ActionsModel_OBSTACLE_DETECTED) &&
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	889b      	ldrh	r3, [r3, #4]
 8001302:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001306:	d80b      	bhi.n	8001320 <ActionsModel_MovingObstacles+0x70>
                 (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	885b      	ldrh	r3, [r3, #2]
      } else if ((rtu_sonar->right <= ActionsModel_OBSTACLE_DETECTED) &&
 800130c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001310:	d806      	bhi.n	8001320 <ActionsModel_MovingObstacles+0x70>
        localDW->is_TrackingMovingObstacles = Ac_IN_PossibleStartingFromRight;
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	2204      	movs	r2, #4
 8001316:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2201      	movs	r2, #1
 800131c:	701a      	strb	r2, [r3, #0]
 800131e:	e0af      	b.n	8001480 <ActionsModel_MovingObstacles+0x1d0>
      } else {
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	2201      	movs	r2, #1
 8001324:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2201      	movs	r2, #1
 800132a:	701a      	strb	r2, [r3, #0]
        *rty_statusObstacles = NO_OBSTACLE;
      }
      break;
    }
  }
}
 800132c:	e0a8      	b.n	8001480 <ActionsModel_MovingObstacles+0x1d0>
  } else if (rtu_set == ActionsModel_OFF) {
 800132e:	7bfb      	ldrb	r3, [r7, #15]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d109      	bne.n	8001348 <ActionsModel_MovingObstacles+0x98>
    localDW->is_TrackingMovingObstacles = ActionsModel_IN_NO_ACTIVE_CHILD;
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	2200      	movs	r2, #0
 8001338:	705a      	strb	r2, [r3, #1]
    localDW->is_c2_ActionsModel = ActionsModel_IN_Inactive;
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	2201      	movs	r2, #1
 800133e:	701a      	strb	r2, [r3, #0]
    *rty_statusObstacles = NOT_TRACKING;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2200      	movs	r2, #0
 8001344:	701a      	strb	r2, [r3, #0]
}
 8001346:	e09b      	b.n	8001480 <ActionsModel_MovingObstacles+0x1d0>
    switch (localDW->is_TrackingMovingObstacles) {
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	785b      	ldrb	r3, [r3, #1]
 800134c:	3b01      	subs	r3, #1
 800134e:	2b03      	cmp	r3, #3
 8001350:	d87e      	bhi.n	8001450 <ActionsModel_MovingObstacles+0x1a0>
 8001352:	a201      	add	r2, pc, #4	@ (adr r2, 8001358 <ActionsModel_MovingObstacles+0xa8>)
 8001354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001358:	08001369 	.word	0x08001369
 800135c:	080013b3 	.word	0x080013b3
 8001360:	080013d1 	.word	0x080013d1
 8001364:	08001411 	.word	0x08001411
      *rty_statusObstacles = NO_OBSTACLE;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2201      	movs	r2, #1
 800136c:	701a      	strb	r2, [r3, #0]
      if ((rtu_sonar->left <= ActionsModel_OBSTACLE_DETECTED) &&
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001376:	d80b      	bhi.n	8001390 <ActionsModel_MovingObstacles+0xe0>
          (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	885b      	ldrh	r3, [r3, #2]
      if ((rtu_sonar->left <= ActionsModel_OBSTACLE_DETECTED) &&
 800137c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001380:	d806      	bhi.n	8001390 <ActionsModel_MovingObstacles+0xe0>
        localDW->is_TrackingMovingObstacles = Act_IN_PossibleStartingFromLeft;
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	2203      	movs	r2, #3
 8001386:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2201      	movs	r2, #1
 800138c:	701a      	strb	r2, [r3, #0]
      break;
 800138e:	e06e      	b.n	800146e <ActionsModel_MovingObstacles+0x1be>
      } else if ((rtu_sonar->right <= ActionsModel_OBSTACLE_DETECTED) &&
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	889b      	ldrh	r3, [r3, #4]
 8001394:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001398:	d869      	bhi.n	800146e <ActionsModel_MovingObstacles+0x1be>
                 (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	885b      	ldrh	r3, [r3, #2]
      } else if ((rtu_sonar->right <= ActionsModel_OBSTACLE_DETECTED) &&
 800139e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80013a2:	d864      	bhi.n	800146e <ActionsModel_MovingObstacles+0x1be>
        localDW->is_TrackingMovingObstacles = Ac_IN_PossibleStartingFromRight;
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	2204      	movs	r2, #4
 80013a8:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2201      	movs	r2, #1
 80013ae:	701a      	strb	r2, [r3, #0]
      break;
 80013b0:	e05d      	b.n	800146e <ActionsModel_MovingObstacles+0x1be>
      *rty_statusObstacles = OBSTACLE_FROM_LEFT;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2202      	movs	r2, #2
 80013b6:	701a      	strb	r2, [r3, #0]
      if (rtu_sonar->front > ActionsModel_OBSTACLE_DETECTED) {
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	885b      	ldrh	r3, [r3, #2]
 80013bc:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80013c0:	d957      	bls.n	8001472 <ActionsModel_MovingObstacles+0x1c2>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	2201      	movs	r2, #1
 80013c6:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2201      	movs	r2, #1
 80013cc:	701a      	strb	r2, [r3, #0]
      break;
 80013ce:	e050      	b.n	8001472 <ActionsModel_MovingObstacles+0x1c2>
      *rty_statusObstacles = NO_OBSTACLE;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2201      	movs	r2, #1
 80013d4:	701a      	strb	r2, [r3, #0]
      if ((rtu_sonar->left > ActionsModel_OBSTACLE_DETECTED) &&
 80013d6:	68bb      	ldr	r3, [r7, #8]
 80013d8:	881b      	ldrh	r3, [r3, #0]
 80013da:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80013de:	d90b      	bls.n	80013f8 <ActionsModel_MovingObstacles+0x148>
          (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	885b      	ldrh	r3, [r3, #2]
      if ((rtu_sonar->left > ActionsModel_OBSTACLE_DETECTED) &&
 80013e4:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80013e8:	d806      	bhi.n	80013f8 <ActionsModel_MovingObstacles+0x148>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_MovedFromLeft;
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	2202      	movs	r2, #2
 80013ee:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = OBSTACLE_FROM_LEFT;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2202      	movs	r2, #2
 80013f4:	701a      	strb	r2, [r3, #0]
      break;
 80013f6:	e03e      	b.n	8001476 <ActionsModel_MovingObstacles+0x1c6>
      } else if (rtu_sonar->front > ActionsModel_OBSTACLE_DETECTED) {
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	885b      	ldrh	r3, [r3, #2]
 80013fc:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001400:	d939      	bls.n	8001476 <ActionsModel_MovingObstacles+0x1c6>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	2201      	movs	r2, #1
 8001406:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2201      	movs	r2, #1
 800140c:	701a      	strb	r2, [r3, #0]
      break;
 800140e:	e032      	b.n	8001476 <ActionsModel_MovingObstacles+0x1c6>
      *rty_statusObstacles = NO_OBSTACLE;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2201      	movs	r2, #1
 8001414:	701a      	strb	r2, [r3, #0]
      if ((rtu_sonar->right > ActionsModel_OBSTACLE_DETECTED) &&
 8001416:	68bb      	ldr	r3, [r7, #8]
 8001418:	889b      	ldrh	r3, [r3, #4]
 800141a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800141e:	d90b      	bls.n	8001438 <ActionsModel_MovingObstacles+0x188>
          (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	885b      	ldrh	r3, [r3, #2]
      if ((rtu_sonar->right > ActionsModel_OBSTACLE_DETECTED) &&
 8001424:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001428:	d806      	bhi.n	8001438 <ActionsModel_MovingObstacles+0x188>
        localDW->is_TrackingMovingObstacles = ActionsMod_IN_StartingFromRight;
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	2205      	movs	r2, #5
 800142e:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = OBSTACLE_FROM_RIGHT;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2203      	movs	r2, #3
 8001434:	701a      	strb	r2, [r3, #0]
      break;
 8001436:	e020      	b.n	800147a <ActionsModel_MovingObstacles+0x1ca>
      } else if (rtu_sonar->front > ActionsModel_OBSTACLE_DETECTED) {
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	885b      	ldrh	r3, [r3, #2]
 800143c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001440:	d91b      	bls.n	800147a <ActionsModel_MovingObstacles+0x1ca>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	2201      	movs	r2, #1
 8001446:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2201      	movs	r2, #1
 800144c:	701a      	strb	r2, [r3, #0]
      break;
 800144e:	e014      	b.n	800147a <ActionsModel_MovingObstacles+0x1ca>
      *rty_statusObstacles = OBSTACLE_FROM_RIGHT;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2203      	movs	r2, #3
 8001454:	701a      	strb	r2, [r3, #0]
      if (rtu_sonar->front > ActionsModel_OBSTACLE_DETECTED) {
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	885b      	ldrh	r3, [r3, #2]
 800145a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800145e:	d90e      	bls.n	800147e <ActionsModel_MovingObstacles+0x1ce>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	2201      	movs	r2, #1
 8001464:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2201      	movs	r2, #1
 800146a:	701a      	strb	r2, [r3, #0]
      break;
 800146c:	e007      	b.n	800147e <ActionsModel_MovingObstacles+0x1ce>
      break;
 800146e:	bf00      	nop
 8001470:	e006      	b.n	8001480 <ActionsModel_MovingObstacles+0x1d0>
      break;
 8001472:	bf00      	nop
 8001474:	e004      	b.n	8001480 <ActionsModel_MovingObstacles+0x1d0>
      break;
 8001476:	bf00      	nop
 8001478:	e002      	b.n	8001480 <ActionsModel_MovingObstacles+0x1d0>
      break;
 800147a:	bf00      	nop
 800147c:	e000      	b.n	8001480 <ActionsModel_MovingObstacles+0x1d0>
      break;
 800147e:	bf00      	nop
}
 8001480:	bf00      	nop
 8001482:	3714      	adds	r7, #20
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <ActionsMo_checkSafetyFromRotate>:

/* Function for Chart: '<Root>/RoverAction' */
static ENUM_SafeAction ActionsMo_checkSafetyFromRotate(uint16_T obstacleDetected)
{
 800148c:	b480      	push	{r7}
 800148e:	b085      	sub	sp, #20
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	80fb      	strh	r3, [r7, #6]
  ENUM_SafeAction emergencyAction;
  emergencyAction = SA_NONE;
 8001496:	2300      	movs	r3, #0
 8001498:	73fb      	strb	r3, [r7, #15]
  if (obstacleDetected <= ActionsM_MIN_DISTANCE_TO_ROTATE) {
 800149a:	88fb      	ldrh	r3, [r7, #6]
 800149c:	2b14      	cmp	r3, #20
 800149e:	d801      	bhi.n	80014a4 <ActionsMo_checkSafetyFromRotate+0x18>
    emergencyAction = SA_BRAKING_HARD;
 80014a0:	2303      	movs	r3, #3
 80014a2:	73fb      	strb	r3, [r7, #15]
  }

  return emergencyAction;
 80014a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3714      	adds	r7, #20
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr

080014b2 <ActionsM_checkSafetyFromForward>:

/* Function for Chart: '<Root>/RoverAction' */
static ENUM_SafeAction ActionsM_checkSafetyFromForward(ENUM_TrackingObstacles
  movingObstacle, uint16_T sonarFront)
{
 80014b2:	b480      	push	{r7}
 80014b4:	b085      	sub	sp, #20
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	4603      	mov	r3, r0
 80014ba:	460a      	mov	r2, r1
 80014bc:	71fb      	strb	r3, [r7, #7]
 80014be:	4613      	mov	r3, r2
 80014c0:	80bb      	strh	r3, [r7, #4]
  ENUM_SafeAction emergencyAction;
  emergencyAction = SA_NONE;
 80014c2:	2300      	movs	r3, #0
 80014c4:	73fb      	strb	r3, [r7, #15]
  if (sonarFront <= ActionsMode_OBSTACLE_DETECTED_h) {
 80014c6:	88bb      	ldrh	r3, [r7, #4]
 80014c8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80014cc:	d817      	bhi.n	80014fe <ActionsM_checkSafetyFromForward+0x4c>
    if (sonarFront <= ActionsModel_BRAKE_DISTANCE) {
 80014ce:	88bb      	ldrh	r3, [r7, #4]
 80014d0:	2b96      	cmp	r3, #150	@ 0x96
 80014d2:	d808      	bhi.n	80014e6 <ActionsM_checkSafetyFromForward+0x34>
      if (sonarFront <= ActionsModel_CRITICAL_DISTANCE) {
 80014d4:	88bb      	ldrh	r3, [r7, #4]
 80014d6:	2b4b      	cmp	r3, #75	@ 0x4b
 80014d8:	d802      	bhi.n	80014e0 <ActionsM_checkSafetyFromForward+0x2e>
        emergencyAction = SA_BRAKING_HARD;
 80014da:	2303      	movs	r3, #3
 80014dc:	73fb      	strb	r3, [r7, #15]
 80014de:	e00e      	b.n	80014fe <ActionsM_checkSafetyFromForward+0x4c>
      } else {
        emergencyAction = SA_BRAKING_SMOOTH;
 80014e0:	2304      	movs	r3, #4
 80014e2:	73fb      	strb	r3, [r7, #15]
 80014e4:	e00b      	b.n	80014fe <ActionsM_checkSafetyFromForward+0x4c>
      }
    } else {
      switch (movingObstacle) {
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	2b02      	cmp	r3, #2
 80014ea:	d002      	beq.n	80014f2 <ActionsM_checkSafetyFromForward+0x40>
 80014ec:	2b03      	cmp	r3, #3
 80014ee:	d003      	beq.n	80014f8 <ActionsM_checkSafetyFromForward+0x46>
 80014f0:	e005      	b.n	80014fe <ActionsM_checkSafetyFromForward+0x4c>
       case OBSTACLE_FROM_LEFT:
        emergencyAction = SA_SWERVE_LEFT;
 80014f2:	2301      	movs	r3, #1
 80014f4:	73fb      	strb	r3, [r7, #15]
        break;
 80014f6:	e002      	b.n	80014fe <ActionsM_checkSafetyFromForward+0x4c>

       case OBSTACLE_FROM_RIGHT:
        emergencyAction = SA_SWERVE_RIGHT;
 80014f8:	2302      	movs	r3, #2
 80014fa:	73fb      	strb	r3, [r7, #15]
        break;
 80014fc:	bf00      	nop
      }
    }
  }

  return emergencyAction;
 80014fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001500:	4618      	mov	r0, r3
 8001502:	3714      	adds	r7, #20
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr

0800150c <ActionsModel_areAllSpeedsZero>:

/* Function for Chart: '<Root>/RoverAction' */
static uint8_T ActionsModel_areAllSpeedsZero(real32_T speed1, real32_T speed2,
  real32_T speed3, real32_T speed4, real32_T zero_velocity)
{
 800150c:	b480      	push	{r7}
 800150e:	b087      	sub	sp, #28
 8001510:	af00      	add	r7, sp, #0
 8001512:	ed87 0a05 	vstr	s0, [r7, #20]
 8001516:	edc7 0a04 	vstr	s1, [r7, #16]
 800151a:	ed87 1a03 	vstr	s2, [r7, #12]
 800151e:	edc7 1a02 	vstr	s3, [r7, #8]
 8001522:	ed87 2a01 	vstr	s4, [r7, #4]
  return (uint8_T)((fabsf(speed1) <= zero_velocity) && ((fabsf(speed2) <=
 8001526:	edd7 7a05 	vldr	s15, [r7, #20]
 800152a:	eef0 7ae7 	vabs.f32	s15, s15
 800152e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001532:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153a:	db22      	blt.n	8001582 <ActionsModel_areAllSpeedsZero+0x76>
 800153c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001540:	eef0 7ae7 	vabs.f32	s15, s15
 8001544:	ed97 7a01 	vldr	s14, [r7, #4]
 8001548:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800154c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001550:	db17      	blt.n	8001582 <ActionsModel_areAllSpeedsZero+0x76>
    zero_velocity) && ((fabsf(speed3) <= zero_velocity) && (fabsf(speed4) <=
 8001552:	edd7 7a03 	vldr	s15, [r7, #12]
 8001556:	eef0 7ae7 	vabs.f32	s15, s15
 800155a:	ed97 7a01 	vldr	s14, [r7, #4]
 800155e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001566:	db0c      	blt.n	8001582 <ActionsModel_areAllSpeedsZero+0x76>
 8001568:	edd7 7a02 	vldr	s15, [r7, #8]
 800156c:	eef0 7ae7 	vabs.f32	s15, s15
 8001570:	ed97 7a01 	vldr	s14, [r7, #4]
 8001574:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800157c:	db01      	blt.n	8001582 <ActionsModel_areAllSpeedsZero+0x76>
  return (uint8_T)((fabsf(speed1) <= zero_velocity) && ((fabsf(speed2) <=
 800157e:	2301      	movs	r3, #1
 8001580:	e000      	b.n	8001584 <ActionsModel_areAllSpeedsZero+0x78>
 8001582:	2300      	movs	r3, #0
 8001584:	b2db      	uxtb	r3, r3
    zero_velocity))));
}
 8001586:	4618      	mov	r0, r3
 8001588:	371c      	adds	r7, #28
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
	...

08001594 <Acti_trackGyroAngleChangeRobust>:

/* Function for Chart: '<Root>/RoverAction' */
static uint8_T Acti_trackGyroAngleChangeRobust(real32_T *accumulatedChange,
  real32_T previousValue, real32_T currentValue, real32_T threshold)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	60f8      	str	r0, [r7, #12]
 800159c:	ed87 0a02 	vstr	s0, [r7, #8]
 80015a0:	edc7 0a01 	vstr	s1, [r7, #4]
 80015a4:	ed87 1a00 	vstr	s2, [r7]
  uint8_T hasChanged;
  if (rtIsInfF(previousValue) || rtIsNaNF(previousValue)) {
 80015a8:	ed97 0a02 	vldr	s0, [r7, #8]
 80015ac:	f003 ffa4 	bl	80054f8 <rtIsInfF>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d106      	bne.n	80015c4 <Acti_trackGyroAngleChangeRobust+0x30>
 80015b6:	ed97 0a02 	vldr	s0, [r7, #8]
 80015ba:	f003 ffc3 	bl	8005544 <rtIsNaNF>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d002      	beq.n	80015ca <Acti_trackGyroAngleChangeRobust+0x36>
    hasChanged = 0U;
 80015c4:	2300      	movs	r3, #0
 80015c6:	75fb      	strb	r3, [r7, #23]
 80015c8:	e068      	b.n	800169c <Acti_trackGyroAngleChangeRobust+0x108>
  } else if (rtIsInfF(currentValue) || rtIsNaNF(currentValue)) {
 80015ca:	ed97 0a01 	vldr	s0, [r7, #4]
 80015ce:	f003 ff93 	bl	80054f8 <rtIsInfF>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d106      	bne.n	80015e6 <Acti_trackGyroAngleChangeRobust+0x52>
 80015d8:	ed97 0a01 	vldr	s0, [r7, #4]
 80015dc:	f003 ffb2 	bl	8005544 <rtIsNaNF>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d002      	beq.n	80015ec <Acti_trackGyroAngleChangeRobust+0x58>
    hasChanged = 0U;
 80015e6:	2300      	movs	r3, #0
 80015e8:	75fb      	strb	r3, [r7, #23]
 80015ea:	e057      	b.n	800169c <Acti_trackGyroAngleChangeRobust+0x108>
  } else if (rtIsInfF(threshold) || rtIsNaNF(threshold)) {
 80015ec:	ed97 0a00 	vldr	s0, [r7]
 80015f0:	f003 ff82 	bl	80054f8 <rtIsInfF>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d106      	bne.n	8001608 <Acti_trackGyroAngleChangeRobust+0x74>
 80015fa:	ed97 0a00 	vldr	s0, [r7]
 80015fe:	f003 ffa1 	bl	8005544 <rtIsNaNF>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d002      	beq.n	800160e <Acti_trackGyroAngleChangeRobust+0x7a>
    hasChanged = 0U;
 8001608:	2300      	movs	r3, #0
 800160a:	75fb      	strb	r3, [r7, #23]
 800160c:	e046      	b.n	800169c <Acti_trackGyroAngleChangeRobust+0x108>
  } else {
    real32_T deltaRaw;
    deltaRaw = currentValue - previousValue;
 800160e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001612:	edd7 7a02 	vldr	s15, [r7, #8]
 8001616:	ee77 7a67 	vsub.f32	s15, s14, s15
 800161a:	edc7 7a04 	vstr	s15, [r7, #16]
    if (deltaRaw > 180.0F) {
 800161e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001622:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80016a8 <Acti_trackGyroAngleChangeRobust+0x114>
 8001626:	eef4 7ac7 	vcmpe.f32	s15, s14
 800162a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800162e:	dd08      	ble.n	8001642 <Acti_trackGyroAngleChangeRobust+0xae>
      deltaRaw -= 360.0F;
 8001630:	edd7 7a04 	vldr	s15, [r7, #16]
 8001634:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80016ac <Acti_trackGyroAngleChangeRobust+0x118>
 8001638:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800163c:	edc7 7a04 	vstr	s15, [r7, #16]
 8001640:	e010      	b.n	8001664 <Acti_trackGyroAngleChangeRobust+0xd0>
    } else if (deltaRaw < -180.0F) {
 8001642:	edd7 7a04 	vldr	s15, [r7, #16]
 8001646:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80016b0 <Acti_trackGyroAngleChangeRobust+0x11c>
 800164a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800164e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001652:	d507      	bpl.n	8001664 <Acti_trackGyroAngleChangeRobust+0xd0>
      deltaRaw += 360.0F;
 8001654:	edd7 7a04 	vldr	s15, [r7, #16]
 8001658:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80016ac <Acti_trackGyroAngleChangeRobust+0x118>
 800165c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001660:	edc7 7a04 	vstr	s15, [r7, #16]
    }

    *accumulatedChange += deltaRaw;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	ed93 7a00 	vldr	s14, [r3]
 800166a:	edd7 7a04 	vldr	s15, [r7, #16]
 800166e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	edc3 7a00 	vstr	s15, [r3]
    hasChanged = (uint8_T)(fabsf(*accumulatedChange) >= fabsf(threshold));
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	edd3 7a00 	vldr	s15, [r3]
 800167e:	eeb0 7ae7 	vabs.f32	s14, s15
 8001682:	edd7 7a00 	vldr	s15, [r7]
 8001686:	eef0 7ae7 	vabs.f32	s15, s15
 800168a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800168e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001692:	bfac      	ite	ge
 8001694:	2301      	movge	r3, #1
 8001696:	2300      	movlt	r3, #0
 8001698:	b2db      	uxtb	r3, r3
 800169a:	75fb      	strb	r3, [r7, #23]
  }

  return hasChanged;
 800169c:	7dfb      	ldrb	r3, [r7, #23]
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3718      	adds	r7, #24
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	43340000 	.word	0x43340000
 80016ac:	43b40000 	.word	0x43b40000
 80016b0:	c3340000 	.word	0xc3340000

080016b4 <enter_internal_BW_FW_SafeAction>:

/* Function for Chart: '<Root>/RoverAction' */
static void enter_internal_BW_FW_SafeAction(const real32_T *rtu_gyroscope,
  BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction, ENUM_SafeAction
  *rty_safeAction)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	607a      	str	r2, [r7, #4]
 80016c0:	603b      	str	r3, [r7, #0]
  switch (*rty_safeAction) {
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b04      	cmp	r3, #4
 80016c8:	d015      	beq.n	80016f6 <enter_internal_BW_FW_SafeAction+0x42>
 80016ca:	2b04      	cmp	r3, #4
 80016cc:	dc3b      	bgt.n	8001746 <enter_internal_BW_FW_SafeAction+0x92>
 80016ce:	2b02      	cmp	r3, #2
 80016d0:	d021      	beq.n	8001716 <enter_internal_BW_FW_SafeAction+0x62>
 80016d2:	2b03      	cmp	r3, #3
 80016d4:	d137      	bne.n	8001746 <enter_internal_BW_FW_SafeAction+0x92>
   case SA_BRAKING_HARD:
    ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_BW_FW_BrakingHard;
 80016d6:	4b2b      	ldr	r3, [pc, #172]	@ (8001784 <enter_internal_BW_FW_SafeAction+0xd0>)
 80016d8:	2201      	movs	r2, #1
 80016da:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    *rty_roverAction = RA_BRAKING_HARD;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2205      	movs	r2, #5
 80016e2:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	f04f 0200 	mov.w	r2, #0
 80016ea:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	f04f 0200 	mov.w	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
    break;
 80016f4:	e03f      	b.n	8001776 <enter_internal_BW_FW_SafeAction+0xc2>

   case SA_BRAKING_SMOOTH:
    ActionsModel_DW.is_BW_FW_SafeAction = ActionsM_IN_BW_FW_BrakingSmooth;
 80016f6:	4b23      	ldr	r3, [pc, #140]	@ (8001784 <enter_internal_BW_FW_SafeAction+0xd0>)
 80016f8:	2202      	movs	r2, #2
 80016fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    *rty_roverAction = RA_BRAKING_SMOOTH;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2206      	movs	r2, #6
 8001702:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	f04f 0200 	mov.w	r2, #0
 800170a:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	f04f 0200 	mov.w	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
    break;
 8001714:	e02f      	b.n	8001776 <enter_internal_BW_FW_SafeAction+0xc2>

   case SA_SWERVE_RIGHT:
    ActionsModel_DW.accumulated_change = 0.0F;
 8001716:	4b1b      	ldr	r3, [pc, #108]	@ (8001784 <enter_internal_BW_FW_SafeAction+0xd0>)
 8001718:	f04f 0200 	mov.w	r2, #0
 800171c:	605a      	str	r2, [r3, #4]
    ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a18      	ldr	r2, [pc, #96]	@ (8001784 <enter_internal_BW_FW_SafeAction+0xd0>)
 8001724:	6013      	str	r3, [r2, #0]
    ActionsModel_DW.is_BW_FW_SafeAction = ActionsM_IN_BW_FW_SR_StopMotors;
 8001726:	4b17      	ldr	r3, [pc, #92]	@ (8001784 <enter_internal_BW_FW_SafeAction+0xd0>)
 8001728:	2206      	movs	r2, #6
 800172a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    *rty_roverAction = RA_BRAKING_HARD;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2205      	movs	r2, #5
 8001732:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	f04f 0200 	mov.w	r2, #0
 800173a:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	f04f 0200 	mov.w	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
    break;
 8001744:	e017      	b.n	8001776 <enter_internal_BW_FW_SafeAction+0xc2>

   default:
    /* [safeAction == ENUM_SafeAction.SA_SWERVE_LEFT] */
    ActionsModel_DW.accumulated_change = 0.0F;
 8001746:	4b0f      	ldr	r3, [pc, #60]	@ (8001784 <enter_internal_BW_FW_SafeAction+0xd0>)
 8001748:	f04f 0200 	mov.w	r2, #0
 800174c:	605a      	str	r2, [r3, #4]
    ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a0c      	ldr	r2, [pc, #48]	@ (8001784 <enter_internal_BW_FW_SafeAction+0xd0>)
 8001754:	6013      	str	r3, [r2, #0]
    ActionsModel_DW.is_BW_FW_SafeAction = ActionsM_IN_BW_FW_SL_StopMotors;
 8001756:	4b0b      	ldr	r3, [pc, #44]	@ (8001784 <enter_internal_BW_FW_SafeAction+0xd0>)
 8001758:	2204      	movs	r2, #4
 800175a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    *rty_roverAction = RA_BRAKING_HARD;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2205      	movs	r2, #5
 8001762:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	f04f 0200 	mov.w	r2, #0
 800176a:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	f04f 0200 	mov.w	r2, #0
 8001772:	601a      	str	r2, [r3, #0]
    break;
 8001774:	bf00      	nop
  }
}
 8001776:	bf00      	nop
 8001778:	3714      	adds	r7, #20
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	20000244 	.word	0x20000244

08001788 <ActionsModel_BW_Forward>:
static void ActionsModel_BW_Forward(const ENUM_UserAction *rtu_currentUserAction,
  const BUS_Speed *rtu_speed, const int16_T *rtu_y_lever, const real32_T
  *rtu_gyroscope, const BUS_Sonar *rtu_sonar, BUS_SetPoint *rty_setPoint,
  ENUM_RoverAction *rty_roverAction, ENUM_SafeAction *rty_safeAction,
  ENUM_TrackingObstacles *rty_statusObstacles)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b086      	sub	sp, #24
 800178c:	af00      	add	r7, sp, #0
 800178e:	60f8      	str	r0, [r7, #12]
 8001790:	60b9      	str	r1, [r7, #8]
 8001792:	607a      	str	r2, [r7, #4]
 8001794:	603b      	str	r3, [r7, #0]
  uint8_T rotation_ended;
  *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8001796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001798:	781a      	ldrb	r2, [r3, #0]
    rtu_sonar->front);
 800179a:	6a3b      	ldr	r3, [r7, #32]
 800179c:	885b      	ldrh	r3, [r3, #2]
  *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 800179e:	4619      	mov	r1, r3
 80017a0:	4610      	mov	r0, r2
 80017a2:	f7ff fe86 	bl	80014b2 <ActionsM_checkSafetyFromForward>
 80017a6:	4603      	mov	r3, r0
 80017a8:	461a      	mov	r2, r3
 80017aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017ac:	701a      	strb	r2, [r3, #0]
  switch (ActionsModel_DW.is_BW_Forward) {
 80017ae:	4bb4      	ldr	r3, [pc, #720]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 80017b0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d002      	beq.n	80017be <ActionsModel_BW_Forward+0x36>
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	d039      	beq.n	8001830 <ActionsModel_BW_Forward+0xa8>
 80017bc:	e1ae      	b.n	8001b1c <ActionsModel_BW_Forward+0x394>
   case Action_IN_BW_FW_EndedSafeAction:
    if (*rtu_currentUserAction != UA_BACKWARD) {
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	2b04      	cmp	r3, #4
 80017c4:	d007      	beq.n	80017d6 <ActionsModel_BW_Forward+0x4e>
      ActionsModel_DW.is_BW_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80017c6:	4bae      	ldr	r3, [pc, #696]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      ActionsModel_DW.exit_port_index_BW_Forward = 2U;
 80017ce:	4bac      	ldr	r3, [pc, #688]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 80017d0:	2202      	movs	r2, #2
 80017d2:	60da      	str	r2, [r3, #12]
      /*  Set point */
      rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
        ActionsModel_MAX_SPEED_Y;
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
    }
    break;
 80017d4:	e1f1      	b.n	8001bba <ActionsModel_BW_Forward+0x432>
    } else if (*rty_safeAction == SA_NONE) {
 80017d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	f040 81ed 	bne.w	8001bba <ActionsModel_BW_Forward+0x432>
      ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_UserAction;
 80017e0:	4ba7      	ldr	r3, [pc, #668]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 80017e2:	2203      	movs	r2, #3
 80017e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      ActionsModel_B.set = 1U;
 80017e8:	4ba6      	ldr	r3, [pc, #664]	@ (8001a84 <ActionsModel_BW_Forward+0x2fc>)
 80017ea:	2201      	movs	r2, #1
 80017ec:	701a      	strb	r2, [r3, #0]
      ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 80017ee:	4ba6      	ldr	r3, [pc, #664]	@ (8001a88 <ActionsModel_BW_Forward+0x300>)
 80017f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80017f2:	6a39      	ldr	r1, [r7, #32]
 80017f4:	2001      	movs	r0, #1
 80017f6:	f7ff fd5b 	bl	80012b0 <ActionsModel_MovingObstacles>
      *rty_roverAction = RA_FORWARD;
 80017fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017fc:	2201      	movs	r2, #1
 80017fe:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001806:	425b      	negs	r3, r3
 8001808:	ee07 3a90 	vmov	s15, r3
 800180c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001810:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8001a8c <ActionsModel_BW_Forward+0x304>
 8001814:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001818:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 8001a90 <ActionsModel_BW_Forward+0x308>
 800181c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001822:	edc3 7a01 	vstr	s15, [r3, #4]
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8001826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001828:	685a      	ldr	r2, [r3, #4]
 800182a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800182c:	601a      	str	r2, [r3, #0]
    break;
 800182e:	e1c4      	b.n	8001bba <ActionsModel_BW_Forward+0x432>

   case ActionsMode_IN_BW_FW_SafeAction:
    switch (ActionsModel_DW.is_BW_FW_SafeAction) {
 8001830:	4b93      	ldr	r3, [pc, #588]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 8001832:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001836:	3b01      	subs	r3, #1
 8001838:	2b04      	cmp	r3, #4
 800183a:	f200 80d8 	bhi.w	80019ee <ActionsModel_BW_Forward+0x266>
 800183e:	a201      	add	r2, pc, #4	@ (adr r2, 8001844 <ActionsModel_BW_Forward+0xbc>)
 8001840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001844:	08001859 	.word	0x08001859
 8001848:	080018a1 	.word	0x080018a1
 800184c:	08001911 	.word	0x08001911
 8001850:	08001953 	.word	0x08001953
 8001854:	080019ad 	.word	0x080019ad
     case ActionsMod_IN_BW_FW_BrakingHard:
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	edd3 7a00 	vldr	s15, [r3]
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	edd3 6a02 	vldr	s13, [r3, #8]
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001870:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8001874:	eef0 1a46 	vmov.f32	s3, s12
 8001878:	eeb0 1a66 	vmov.f32	s2, s13
 800187c:	eef0 0a47 	vmov.f32	s1, s14
 8001880:	eeb0 0a67 	vmov.f32	s0, s15
 8001884:	f7ff fe42 	bl	800150c <ActionsModel_areAllSpeedsZero>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	f000 80dc 	beq.w	8001a48 <ActionsModel_BW_Forward+0x2c0>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001890:	4b7b      	ldr	r3, [pc, #492]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 8001892:	2200      	movs	r2, #0
 8001894:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 2U;
 8001898:	4b79      	ldr	r3, [pc, #484]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 800189a:	2202      	movs	r2, #2
 800189c:	611a      	str	r2, [r3, #16]
      }
      break;
 800189e:	e0d3      	b.n	8001a48 <ActionsModel_BW_Forward+0x2c0>

     case ActionsM_IN_BW_FW_BrakingSmooth:
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	edd3 7a00 	vldr	s15, [r3]
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	edd3 6a02 	vldr	s13, [r3, #8]
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80018b8:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 80018bc:	eef0 1a46 	vmov.f32	s3, s12
 80018c0:	eeb0 1a66 	vmov.f32	s2, s13
 80018c4:	eef0 0a47 	vmov.f32	s1, s14
 80018c8:	eeb0 0a67 	vmov.f32	s0, s15
 80018cc:	f7ff fe1e 	bl	800150c <ActionsModel_areAllSpeedsZero>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d007      	beq.n	80018e6 <ActionsModel_BW_Forward+0x15e>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80018d6:	4b6a      	ldr	r3, [pc, #424]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 80018d8:	2200      	movs	r2, #0
 80018da:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 2U;
 80018de:	4b68      	ldr	r3, [pc, #416]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 80018e0:	2202      	movs	r2, #2
 80018e2:	611a      	str	r2, [r3, #16]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
        rty_setPoint->leftAxis = 0.0F;
      }
      break;
 80018e4:	e0b2      	b.n	8001a4c <ActionsModel_BW_Forward+0x2c4>
      } else if (*rty_safeAction == SA_BRAKING_HARD) {
 80018e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	2b03      	cmp	r3, #3
 80018ec:	f040 80ae 	bne.w	8001a4c <ActionsModel_BW_Forward+0x2c4>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_BW_FW_BrakingHard;
 80018f0:	4b63      	ldr	r3, [pc, #396]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 80018f2:	2201      	movs	r2, #1
 80018f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        *rty_roverAction = RA_BRAKING_HARD;
 80018f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018fa:	2205      	movs	r2, #5
 80018fc:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 80018fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001900:	f04f 0200 	mov.w	r2, #0
 8001904:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8001906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001908:	f04f 0200 	mov.w	r2, #0
 800190c:	601a      	str	r2, [r3, #0]
      break;
 800190e:	e09d      	b.n	8001a4c <ActionsModel_BW_Forward+0x2c4>

     case ActionsM_IN_BW_FW_SL_RotateLeft:
      rotation_ended = Acti_trackGyroAngleChangeRobust
 8001910:	4b5b      	ldr	r3, [pc, #364]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 8001912:	edd3 7a00 	vldr	s15, [r3]
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	ed93 7a00 	vldr	s14, [r3]
 800191c:	ed9f 1a5d 	vldr	s2, [pc, #372]	@ 8001a94 <ActionsModel_BW_Forward+0x30c>
 8001920:	eef0 0a47 	vmov.f32	s1, s14
 8001924:	eeb0 0a67 	vmov.f32	s0, s15
 8001928:	485b      	ldr	r0, [pc, #364]	@ (8001a98 <ActionsModel_BW_Forward+0x310>)
 800192a:	f7ff fe33 	bl	8001594 <Acti_trackGyroAngleChangeRobust>
 800192e:	4603      	mov	r3, r0
 8001930:	75fb      	strb	r3, [r7, #23]
        (&ActionsModel_DW.accumulated_change, ActionsModel_DW.previousGyroscope,
         *rtu_gyroscope, ActionsModel_SWERVE_DEGREE);
      if (rotation_ended == 1) {
 8001932:	7dfb      	ldrb	r3, [r7, #23]
 8001934:	2b01      	cmp	r3, #1
 8001936:	d107      	bne.n	8001948 <ActionsModel_BW_Forward+0x1c0>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001938:	4b51      	ldr	r3, [pc, #324]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 800193a:	2200      	movs	r2, #0
 800193c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 2U;
 8001940:	4b4f      	ldr	r3, [pc, #316]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 8001942:	2202      	movs	r2, #2
 8001944:	611a      	str	r2, [r3, #16]
      } else {
        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
      }
      break;
 8001946:	e086      	b.n	8001a56 <ActionsModel_BW_Forward+0x2ce>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a4c      	ldr	r2, [pc, #304]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 800194e:	6013      	str	r3, [r2, #0]
      break;
 8001950:	e081      	b.n	8001a56 <ActionsModel_BW_Forward+0x2ce>

     case ActionsM_IN_BW_FW_SL_StopMotors:
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001952:	68bb      	ldr	r3, [r7, #8]
 8001954:	edd3 7a00 	vldr	s15, [r3]
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 800195e:	68bb      	ldr	r3, [r7, #8]
 8001960:	edd3 6a02 	vldr	s13, [r3, #8]
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800196a:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 800196e:	eef0 1a46 	vmov.f32	s3, s12
 8001972:	eeb0 1a66 	vmov.f32	s2, s13
 8001976:	eef0 0a47 	vmov.f32	s1, s14
 800197a:	eeb0 0a67 	vmov.f32	s0, s15
 800197e:	f7ff fdc5 	bl	800150c <ActionsModel_areAllSpeedsZero>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d063      	beq.n	8001a50 <ActionsModel_BW_Forward+0x2c8>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsM_IN_BW_FW_SL_RotateLeft;
 8001988:	4b3d      	ldr	r3, [pc, #244]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 800198a:	2203      	movs	r2, #3
 800198c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        *rty_roverAction = RA_ROTATE_LEFT;
 8001990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001992:	2202      	movs	r2, #2
 8001994:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = ActionsModel_SPEED_SWERVE;
 8001996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001998:	4a40      	ldr	r2, [pc, #256]	@ (8001a9c <ActionsModel_BW_Forward+0x314>)
 800199a:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = -40.0F;
 800199c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800199e:	4a40      	ldr	r2, [pc, #256]	@ (8001aa0 <ActionsModel_BW_Forward+0x318>)
 80019a0:	601a      	str	r2, [r3, #0]

        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a36      	ldr	r2, [pc, #216]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 80019a8:	6013      	str	r3, [r2, #0]
      }
      break;
 80019aa:	e051      	b.n	8001a50 <ActionsModel_BW_Forward+0x2c8>

     case Actions_IN_BW_FW_SR_RotateRight:
      rotation_ended = Acti_trackGyroAngleChangeRobust
 80019ac:	4b34      	ldr	r3, [pc, #208]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 80019ae:	edd3 7a00 	vldr	s15, [r3]
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	ed93 7a00 	vldr	s14, [r3]
 80019b8:	ed9f 1a36 	vldr	s2, [pc, #216]	@ 8001a94 <ActionsModel_BW_Forward+0x30c>
 80019bc:	eef0 0a47 	vmov.f32	s1, s14
 80019c0:	eeb0 0a67 	vmov.f32	s0, s15
 80019c4:	4834      	ldr	r0, [pc, #208]	@ (8001a98 <ActionsModel_BW_Forward+0x310>)
 80019c6:	f7ff fde5 	bl	8001594 <Acti_trackGyroAngleChangeRobust>
 80019ca:	4603      	mov	r3, r0
 80019cc:	75fb      	strb	r3, [r7, #23]
        (&ActionsModel_DW.accumulated_change, ActionsModel_DW.previousGyroscope,
         *rtu_gyroscope, ActionsModel_SWERVE_DEGREE);
      if (rotation_ended == 1) {
 80019ce:	7dfb      	ldrb	r3, [r7, #23]
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d107      	bne.n	80019e4 <ActionsModel_BW_Forward+0x25c>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80019d4:	4b2a      	ldr	r3, [pc, #168]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 2U;
 80019dc:	4b28      	ldr	r3, [pc, #160]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 80019de:	2202      	movs	r2, #2
 80019e0:	611a      	str	r2, [r3, #16]
      } else {
        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
      }
      break;
 80019e2:	e038      	b.n	8001a56 <ActionsModel_BW_Forward+0x2ce>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a25      	ldr	r2, [pc, #148]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 80019ea:	6013      	str	r3, [r2, #0]
      break;
 80019ec:	e033      	b.n	8001a56 <ActionsModel_BW_Forward+0x2ce>

     default:
      /* case IN_BW_FW_SR_StopMotors: */
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	edd3 7a00 	vldr	s15, [r3]
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	edd3 6a02 	vldr	s13, [r3, #8]
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001a06:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8001a0a:	eef0 1a46 	vmov.f32	s3, s12
 8001a0e:	eeb0 1a66 	vmov.f32	s2, s13
 8001a12:	eef0 0a47 	vmov.f32	s1, s14
 8001a16:	eeb0 0a67 	vmov.f32	s0, s15
 8001a1a:	f7ff fd77 	bl	800150c <ActionsModel_areAllSpeedsZero>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d017      	beq.n	8001a54 <ActionsModel_BW_Forward+0x2cc>
        ActionsModel_DW.is_BW_FW_SafeAction = Actions_IN_BW_FW_SR_RotateRight;
 8001a24:	4b16      	ldr	r3, [pc, #88]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 8001a26:	2205      	movs	r2, #5
 8001a28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        *rty_roverAction = RA_ROTATE_RIGHT;
 8001a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a2e:	2203      	movs	r2, #3
 8001a30:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = -40.0F;
 8001a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a34:	4a1a      	ldr	r2, [pc, #104]	@ (8001aa0 <ActionsModel_BW_Forward+0x318>)
 8001a36:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = ActionsModel_SPEED_SWERVE;
 8001a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a3a:	4a18      	ldr	r2, [pc, #96]	@ (8001a9c <ActionsModel_BW_Forward+0x314>)
 8001a3c:	601a      	str	r2, [r3, #0]

        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a0f      	ldr	r2, [pc, #60]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 8001a44:	6013      	str	r3, [r2, #0]
      }
      break;
 8001a46:	e005      	b.n	8001a54 <ActionsModel_BW_Forward+0x2cc>
      break;
 8001a48:	bf00      	nop
 8001a4a:	e004      	b.n	8001a56 <ActionsModel_BW_Forward+0x2ce>
      break;
 8001a4c:	bf00      	nop
 8001a4e:	e002      	b.n	8001a56 <ActionsModel_BW_Forward+0x2ce>
      break;
 8001a50:	bf00      	nop
 8001a52:	e000      	b.n	8001a56 <ActionsModel_BW_Forward+0x2ce>
      break;
 8001a54:	bf00      	nop
    }

    if (ActionsModel_DW.exit_port_index_BW_FW_SafeActio == 2U) {
 8001a56:	4b0a      	ldr	r3, [pc, #40]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 8001a58:	691b      	ldr	r3, [r3, #16]
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	f040 80af 	bne.w	8001bbe <ActionsModel_BW_Forward+0x436>
      ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 0U;
 8001a60:	4b07      	ldr	r3, [pc, #28]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	611a      	str	r2, [r3, #16]
      if (*rtu_currentUserAction != UA_BACKWARD) {
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	2b04      	cmp	r3, #4
 8001a6c:	d01a      	beq.n	8001aa4 <ActionsModel_BW_Forward+0x31c>
        ActionsModel_DW.is_BW_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001a6e:	4b04      	ldr	r3, [pc, #16]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        ActionsModel_DW.exit_port_index_BW_Forward = 2U;
 8001a76:	4b02      	ldr	r3, [pc, #8]	@ (8001a80 <ActionsModel_BW_Forward+0x2f8>)
 8001a78:	2202      	movs	r2, #2
 8001a7a:	60da      	str	r2, [r3, #12]
        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
        rty_setPoint->leftAxis = 0.0F;
      }
    }
    break;
 8001a7c:	e09f      	b.n	8001bbe <ActionsModel_BW_Forward+0x436>
 8001a7e:	bf00      	nop
 8001a80:	20000244 	.word	0x20000244
 8001a84:	20000240 	.word	0x20000240
 8001a88:	2000028c 	.word	0x2000028c
 8001a8c:	44000000 	.word	0x44000000
 8001a90:	42c80000 	.word	0x42c80000
 8001a94:	42340000 	.word	0x42340000
 8001a98:	20000248 	.word	0x20000248
 8001a9c:	42200000 	.word	0x42200000
 8001aa0:	c2200000 	.word	0xc2200000
      } else if (*rty_safeAction == SA_NONE) {
 8001aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d127      	bne.n	8001afc <ActionsModel_BW_Forward+0x374>
        ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_UserAction;
 8001aac:	4b4d      	ldr	r3, [pc, #308]	@ (8001be4 <ActionsModel_BW_Forward+0x45c>)
 8001aae:	2203      	movs	r2, #3
 8001ab0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        ActionsModel_B.set = 1U;
 8001ab4:	4b4c      	ldr	r3, [pc, #304]	@ (8001be8 <ActionsModel_BW_Forward+0x460>)
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8001aba:	4b4c      	ldr	r3, [pc, #304]	@ (8001bec <ActionsModel_BW_Forward+0x464>)
 8001abc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001abe:	6a39      	ldr	r1, [r7, #32]
 8001ac0:	2001      	movs	r0, #1
 8001ac2:	f7ff fbf5 	bl	80012b0 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 8001ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ac8:	2201      	movs	r2, #1
 8001aca:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ad2:	425b      	negs	r3, r3
 8001ad4:	ee07 3a90 	vmov	s15, r3
 8001ad8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001adc:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8001bf0 <ActionsModel_BW_Forward+0x468>
 8001ae0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ae4:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8001bf4 <ActionsModel_BW_Forward+0x46c>
 8001ae8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aee:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8001af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001af4:	685a      	ldr	r2, [r3, #4]
 8001af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001af8:	601a      	str	r2, [r3, #0]
    break;
 8001afa:	e060      	b.n	8001bbe <ActionsModel_BW_Forward+0x436>
        ActionsModel_DW.is_BW_Forward = Action_IN_BW_FW_EndedSafeAction;
 8001afc:	4b39      	ldr	r3, [pc, #228]	@ (8001be4 <ActionsModel_BW_Forward+0x45c>)
 8001afe:	2201      	movs	r2, #1
 8001b00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        *rty_roverAction = RA_IDLE;
 8001b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b06:	2200      	movs	r2, #0
 8001b08:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 8001b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b0c:	f04f 0200 	mov.w	r2, #0
 8001b10:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8001b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b14:	f04f 0200 	mov.w	r2, #0
 8001b18:	601a      	str	r2, [r3, #0]
    break;
 8001b1a:	e050      	b.n	8001bbe <ActionsModel_BW_Forward+0x436>

   default:
    /* case IN_BW_FW_UserAction: */
    if (*rty_safeAction != SA_NONE) {
 8001b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d013      	beq.n	8001b4c <ActionsModel_BW_Forward+0x3c4>
      /*  Stop tracking */
      ActionsModel_B.set = 0U;
 8001b24:	4b30      	ldr	r3, [pc, #192]	@ (8001be8 <ActionsModel_BW_Forward+0x460>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	701a      	strb	r2, [r3, #0]

      /* Chart: '<Root>/MovingObstacles' */
      /* Chart: '<Root>/MovingObstacles' */
      ActionsModel_MovingObstacles(0, rtu_sonar, rty_statusObstacles,
 8001b2a:	4b30      	ldr	r3, [pc, #192]	@ (8001bec <ActionsModel_BW_Forward+0x464>)
 8001b2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b2e:	6a39      	ldr	r1, [r7, #32]
 8001b30:	2000      	movs	r0, #0
 8001b32:	f7ff fbbd 	bl	80012b0 <ActionsModel_MovingObstacles>
        &ActionsModel_DW.sf_MovingObstacles);
      ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_SafeAction;
 8001b36:	4b2b      	ldr	r3, [pc, #172]	@ (8001be4 <ActionsModel_BW_Forward+0x45c>)
 8001b38:	2202      	movs	r2, #2
 8001b3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      enter_internal_BW_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8001b3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b42:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b44:	6838      	ldr	r0, [r7, #0]
 8001b46:	f7ff fdb5 	bl	80016b4 <enter_internal_BW_FW_SafeAction>
      /*  Set point */
      rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
        ActionsModel_MAX_SPEED_Y;
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
    }
    break;
 8001b4a:	e039      	b.n	8001bc0 <ActionsModel_BW_Forward+0x438>
    } else if (*rtu_currentUserAction != UA_BACKWARD) {
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	2b04      	cmp	r3, #4
 8001b52:	d010      	beq.n	8001b76 <ActionsModel_BW_Forward+0x3ee>
      ActionsModel_B.set = 0U;
 8001b54:	4b24      	ldr	r3, [pc, #144]	@ (8001be8 <ActionsModel_BW_Forward+0x460>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	701a      	strb	r2, [r3, #0]
      ActionsModel_MovingObstacles(0, rtu_sonar, rty_statusObstacles,
 8001b5a:	4b24      	ldr	r3, [pc, #144]	@ (8001bec <ActionsModel_BW_Forward+0x464>)
 8001b5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b5e:	6a39      	ldr	r1, [r7, #32]
 8001b60:	2000      	movs	r0, #0
 8001b62:	f7ff fba5 	bl	80012b0 <ActionsModel_MovingObstacles>
      ActionsModel_DW.is_BW_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001b66:	4b1f      	ldr	r3, [pc, #124]	@ (8001be4 <ActionsModel_BW_Forward+0x45c>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      ActionsModel_DW.exit_port_index_BW_Forward = 2U;
 8001b6e:	4b1d      	ldr	r3, [pc, #116]	@ (8001be4 <ActionsModel_BW_Forward+0x45c>)
 8001b70:	2202      	movs	r2, #2
 8001b72:	60da      	str	r2, [r3, #12]
    break;
 8001b74:	e024      	b.n	8001bc0 <ActionsModel_BW_Forward+0x438>
      ActionsModel_MovingObstacles(ActionsModel_B.set, rtu_sonar,
 8001b76:	4b1c      	ldr	r3, [pc, #112]	@ (8001be8 <ActionsModel_BW_Forward+0x460>)
 8001b78:	7818      	ldrb	r0, [r3, #0]
 8001b7a:	4b1c      	ldr	r3, [pc, #112]	@ (8001bec <ActionsModel_BW_Forward+0x464>)
 8001b7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b7e:	6a39      	ldr	r1, [r7, #32]
 8001b80:	f7ff fb96 	bl	80012b0 <ActionsModel_MovingObstacles>
      *rty_roverAction = RA_FORWARD;
 8001b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b86:	2201      	movs	r2, #1
 8001b88:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b90:	425b      	negs	r3, r3
 8001b92:	ee07 3a90 	vmov	s15, r3
 8001b96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b9a:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8001bf0 <ActionsModel_BW_Forward+0x468>
 8001b9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ba2:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001bf4 <ActionsModel_BW_Forward+0x46c>
 8001ba6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bac:	edc3 7a01 	vstr	s15, [r3, #4]
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8001bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb2:	685a      	ldr	r2, [r3, #4]
 8001bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb6:	601a      	str	r2, [r3, #0]
    break;
 8001bb8:	e002      	b.n	8001bc0 <ActionsModel_BW_Forward+0x438>
    break;
 8001bba:	bf00      	nop
 8001bbc:	e000      	b.n	8001bc0 <ActionsModel_BW_Forward+0x438>
    break;
 8001bbe:	bf00      	nop
  }

  if (ActionsModel_DW.exit_port_index_BW_Forward == 2U) {
 8001bc0:	4b08      	ldr	r3, [pc, #32]	@ (8001be4 <ActionsModel_BW_Forward+0x45c>)
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d109      	bne.n	8001bdc <ActionsModel_BW_Forward+0x454>
    ActionsModel_DW.exit_port_index_BW_Forward = 0U;
 8001bc8:	4b06      	ldr	r3, [pc, #24]	@ (8001be4 <ActionsModel_BW_Forward+0x45c>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	60da      	str	r2, [r3, #12]
    ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001bce:	4b05      	ldr	r3, [pc, #20]	@ (8001be4 <ActionsModel_BW_Forward+0x45c>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    ActionsModel_DW.exit_port_index_Backward = 2U;
 8001bd6:	4b03      	ldr	r3, [pc, #12]	@ (8001be4 <ActionsModel_BW_Forward+0x45c>)
 8001bd8:	2202      	movs	r2, #2
 8001bda:	609a      	str	r2, [r3, #8]
  }
}
 8001bdc:	bf00      	nop
 8001bde:	3718      	adds	r7, #24
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	20000244 	.word	0x20000244
 8001be8:	20000240 	.word	0x20000240
 8001bec:	2000028c 	.word	0x2000028c
 8001bf0:	44000000 	.word	0x44000000
 8001bf4:	42c80000 	.word	0x42c80000

08001bf8 <ActionsModel_BW_RotateLeft>:
static void ActionsModel_BW_RotateLeft(const ENUM_UserAction
  *rtu_currentUserAction, const BUS_Speed *rtu_speed, const int16_T *rtu_y_lever,
  const real32_T *rtu_gyroscope, const BUS_Sonar *rtu_sonar, BUS_SetPoint
  *rty_setPoint, ENUM_RoverAction *rty_roverAction, ENUM_SafeAction
  *rty_safeAction)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	60f8      	str	r0, [r7, #12]
 8001c00:	60b9      	str	r1, [r7, #8]
 8001c02:	607a      	str	r2, [r7, #4]
 8001c04:	603b      	str	r3, [r7, #0]
  uint8_T rotation_ended;
  *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->left);
 8001c06:	6a3b      	ldr	r3, [r7, #32]
 8001c08:	881b      	ldrh	r3, [r3, #0]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff fc3e 	bl	800148c <ActionsMo_checkSafetyFromRotate>
 8001c10:	4603      	mov	r3, r0
 8001c12:	461a      	mov	r2, r3
 8001c14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c16:	701a      	strb	r2, [r3, #0]
  switch (ActionsModel_DW.is_BW_RotateLeft) {
 8001c18:	4b9b      	ldr	r3, [pc, #620]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001c1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d002      	beq.n	8001c28 <ActionsModel_BW_RotateLeft+0x30>
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d037      	beq.n	8001c96 <ActionsModel_BW_RotateLeft+0x9e>
 8001c26:	e0a2      	b.n	8001d6e <ActionsModel_BW_RotateLeft+0x176>
   case Action_IN_BW_RL_EndedSafeAction:
    if (*rtu_currentUserAction != UA_BACKWARD) {
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	2b04      	cmp	r3, #4
 8001c2e:	d007      	beq.n	8001c40 <ActionsModel_BW_RotateLeft+0x48>
      ActionsModel_DW.is_BW_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001c30:	4b95      	ldr	r3, [pc, #596]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      ActionsModel_DW.exit_port_index_BW_RotateLeft = 2U;
 8001c38:	4b93      	ldr	r3, [pc, #588]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001c3a:	2202      	movs	r2, #2
 8001c3c:	61da      	str	r2, [r3, #28]
      /*  Set point */
      rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
        ActionsModel_MAX_SPEED_X;
      rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
    }
    break;
 8001c3e:	e0f4      	b.n	8001e2a <ActionsModel_BW_RotateLeft+0x232>
    } else if (*rty_safeAction == SA_NONE) {
 8001c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	f040 80f0 	bne.w	8001e2a <ActionsModel_BW_RotateLeft+0x232>
      ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_UserAction;
 8001c4a:	4b8f      	ldr	r3, [pc, #572]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001c4c:	2203      	movs	r2, #3
 8001c4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a8c      	ldr	r2, [pc, #560]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001c58:	6013      	str	r3, [r2, #0]
      *rty_roverAction = RA_ROTATE_LEFT;
 8001c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c5c:	2202      	movs	r2, #2
 8001c5e:	701a      	strb	r2, [r3, #0]
      rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c66:	ee07 3a90 	vmov	s15, r3
 8001c6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c6e:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8001e8c <ActionsModel_BW_RotateLeft+0x294>
 8001c72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c76:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8001e90 <ActionsModel_BW_RotateLeft+0x298>
 8001c7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c80:	edc3 7a00 	vstr	s15, [r3]
      rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8001c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c86:	edd3 7a00 	vldr	s15, [r3]
 8001c8a:	eef1 7a67 	vneg.f32	s15, s15
 8001c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c90:	edc3 7a01 	vstr	s15, [r3, #4]
    break;
 8001c94:	e0c9      	b.n	8001e2a <ActionsModel_BW_RotateLeft+0x232>

   case ActionsMode_IN_BW_RL_SafeAction:
    /*     */
    if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	edd3 7a00 	vldr	s15, [r3]
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	ed93 7a01 	vldr	s14, [r3, #4]
         rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	edd3 6a02 	vldr	s13, [r3, #8]
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	ed93 6a03 	vldr	s12, [r3, #12]
    if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001cae:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8001cb2:	eef0 1a46 	vmov.f32	s3, s12
 8001cb6:	eeb0 1a66 	vmov.f32	s2, s13
 8001cba:	eef0 0a47 	vmov.f32	s1, s14
 8001cbe:	eeb0 0a67 	vmov.f32	s0, s15
 8001cc2:	f7ff fc23 	bl	800150c <ActionsModel_areAllSpeedsZero>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d002      	beq.n	8001cd2 <ActionsModel_BW_RotateLeft+0xda>
      ActionsModel_DW.exit_port_index_BW_RL_SafeActio = 2U;
 8001ccc:	4b6e      	ldr	r3, [pc, #440]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001cce:	2202      	movs	r2, #2
 8001cd0:	621a      	str	r2, [r3, #32]
    }

    if (ActionsModel_DW.exit_port_index_BW_RL_SafeActio == 2U) {
 8001cd2:	4b6d      	ldr	r3, [pc, #436]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001cd4:	6a1b      	ldr	r3, [r3, #32]
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	f040 80a9 	bne.w	8001e2e <ActionsModel_BW_RotateLeft+0x236>
      ActionsModel_DW.exit_port_index_BW_RL_SafeActio = 0U;
 8001cdc:	4b6a      	ldr	r3, [pc, #424]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	621a      	str	r2, [r3, #32]
      if (*rtu_currentUserAction != UA_BACKWARD) {
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	2b04      	cmp	r3, #4
 8001ce8:	d007      	beq.n	8001cfa <ActionsModel_BW_RotateLeft+0x102>
        ActionsModel_DW.is_BW_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001cea:	4b67      	ldr	r3, [pc, #412]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        ActionsModel_DW.exit_port_index_BW_RotateLeft = 2U;
 8001cf2:	4b65      	ldr	r3, [pc, #404]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001cf4:	2202      	movs	r2, #2
 8001cf6:	61da      	str	r2, [r3, #28]
        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
        rty_setPoint->leftAxis = 0.0F;
      }
    }
    break;
 8001cf8:	e099      	b.n	8001e2e <ActionsModel_BW_RotateLeft+0x236>
      } else if (*rty_safeAction == SA_NONE) {
 8001cfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d125      	bne.n	8001d4e <ActionsModel_BW_RotateLeft+0x156>
        ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_UserAction;
 8001d02:	4b61      	ldr	r3, [pc, #388]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001d04:	2203      	movs	r2, #3
 8001d06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a5e      	ldr	r2, [pc, #376]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001d10:	6013      	str	r3, [r2, #0]
        *rty_roverAction = RA_ROTATE_LEFT;
 8001d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d14:	2202      	movs	r2, #2
 8001d16:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d1e:	ee07 3a90 	vmov	s15, r3
 8001d22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d26:	eddf 6a59 	vldr	s13, [pc, #356]	@ 8001e8c <ActionsModel_BW_RotateLeft+0x294>
 8001d2a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d2e:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8001e90 <ActionsModel_BW_RotateLeft+0x298>
 8001d32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d38:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8001d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d3e:	edd3 7a00 	vldr	s15, [r3]
 8001d42:	eef1 7a67 	vneg.f32	s15, s15
 8001d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d48:	edc3 7a01 	vstr	s15, [r3, #4]
    break;
 8001d4c:	e06f      	b.n	8001e2e <ActionsModel_BW_RotateLeft+0x236>
        ActionsModel_DW.is_BW_RotateLeft = Action_IN_BW_RL_EndedSafeAction;
 8001d4e:	4b4e      	ldr	r3, [pc, #312]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001d50:	2201      	movs	r2, #1
 8001d52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        *rty_roverAction = RA_IDLE;
 8001d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d58:	2200      	movs	r2, #0
 8001d5a:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 8001d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5e:	f04f 0200 	mov.w	r2, #0
 8001d62:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8001d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d66:	f04f 0200 	mov.w	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
    break;
 8001d6c:	e05f      	b.n	8001e2e <ActionsModel_BW_RotateLeft+0x236>

   default:
    /* case IN_BW_RL_UserAction: */
    if (*rty_safeAction != SA_NONE) {
 8001d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d00f      	beq.n	8001d96 <ActionsModel_BW_RotateLeft+0x19e>
      ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_SafeAction;
 8001d76:	4b44      	ldr	r3, [pc, #272]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001d78:	2202      	movs	r2, #2
 8001d7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      *rty_roverAction = RA_BRAKING_HARD;
 8001d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d80:	2205      	movs	r2, #5
 8001d82:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8001d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d86:	f04f 0200 	mov.w	r2, #0
 8001d8a:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8001d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d8e:	f04f 0200 	mov.w	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }
    }
    break;
 8001d94:	e04c      	b.n	8001e30 <ActionsModel_BW_RotateLeft+0x238>
    } else if (*rtu_currentUserAction != UA_BACKWARD) {
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	2b04      	cmp	r3, #4
 8001d9c:	d007      	beq.n	8001dae <ActionsModel_BW_RotateLeft+0x1b6>
      ActionsModel_DW.is_BW_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001d9e:	4b3a      	ldr	r3, [pc, #232]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      ActionsModel_DW.exit_port_index_BW_RotateLeft = 2U;
 8001da6:	4b38      	ldr	r3, [pc, #224]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001da8:	2202      	movs	r2, #2
 8001daa:	61da      	str	r2, [r3, #28]
    break;
 8001dac:	e040      	b.n	8001e30 <ActionsModel_BW_RotateLeft+0x238>
      rotation_ended = Acti_trackGyroAngleChangeRobust
 8001dae:	4b36      	ldr	r3, [pc, #216]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001db0:	edd3 7a00 	vldr	s15, [r3]
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	ed93 7a00 	vldr	s14, [r3]
 8001dba:	ed9f 1a36 	vldr	s2, [pc, #216]	@ 8001e94 <ActionsModel_BW_RotateLeft+0x29c>
 8001dbe:	eef0 0a47 	vmov.f32	s1, s14
 8001dc2:	eeb0 0a67 	vmov.f32	s0, s15
 8001dc6:	4834      	ldr	r0, [pc, #208]	@ (8001e98 <ActionsModel_BW_RotateLeft+0x2a0>)
 8001dc8:	f7ff fbe4 	bl	8001594 <Acti_trackGyroAngleChangeRobust>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	75fb      	strb	r3, [r7, #23]
      if (rotation_ended == 1) {
 8001dd0:	7dfb      	ldrb	r3, [r7, #23]
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d107      	bne.n	8001de6 <ActionsModel_BW_RotateLeft+0x1ee>
        ActionsModel_DW.is_BW_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001dd6:	4b2c      	ldr	r3, [pc, #176]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        ActionsModel_DW.exit_port_index_BW_RotateLeft = 3U;
 8001dde:	4b2a      	ldr	r3, [pc, #168]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001de0:	2203      	movs	r2, #3
 8001de2:	61da      	str	r2, [r3, #28]
    break;
 8001de4:	e024      	b.n	8001e30 <ActionsModel_BW_RotateLeft+0x238>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a27      	ldr	r2, [pc, #156]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001dec:	6013      	str	r3, [r2, #0]
        *rty_roverAction = RA_ROTATE_LEFT;
 8001dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001df0:	2202      	movs	r2, #2
 8001df2:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dfa:	ee07 3a90 	vmov	s15, r3
 8001dfe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e02:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001e8c <ActionsModel_BW_RotateLeft+0x294>
 8001e06:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e0a:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001e90 <ActionsModel_BW_RotateLeft+0x298>
 8001e0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e14:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8001e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e1a:	edd3 7a00 	vldr	s15, [r3]
 8001e1e:	eef1 7a67 	vneg.f32	s15, s15
 8001e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e24:	edc3 7a01 	vstr	s15, [r3, #4]
    break;
 8001e28:	e002      	b.n	8001e30 <ActionsModel_BW_RotateLeft+0x238>
    break;
 8001e2a:	bf00      	nop
 8001e2c:	e000      	b.n	8001e30 <ActionsModel_BW_RotateLeft+0x238>
    break;
 8001e2e:	bf00      	nop
  }

  switch (ActionsModel_DW.exit_port_index_BW_RotateLeft) {
 8001e30:	4b15      	ldr	r3, [pc, #84]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001e32:	69db      	ldr	r3, [r3, #28]
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d002      	beq.n	8001e3e <ActionsModel_BW_RotateLeft+0x246>
 8001e38:	2b03      	cmp	r3, #3
 8001e3a:	d00b      	beq.n	8001e54 <ActionsModel_BW_RotateLeft+0x25c>
    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
    rty_setPoint->leftAxis = 0.0F;
    break;
  }
}
 8001e3c:	e020      	b.n	8001e80 <ActionsModel_BW_RotateLeft+0x288>
    ActionsModel_DW.exit_port_index_BW_RotateLeft = 0U;
 8001e3e:	4b12      	ldr	r3, [pc, #72]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	61da      	str	r2, [r3, #28]
    ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001e44:	4b10      	ldr	r3, [pc, #64]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    ActionsModel_DW.exit_port_index_Backward = 2U;
 8001e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001e4e:	2202      	movs	r2, #2
 8001e50:	609a      	str	r2, [r3, #8]
    break;
 8001e52:	e015      	b.n	8001e80 <ActionsModel_BW_RotateLeft+0x288>
    ActionsModel_DW.exit_port_index_BW_RotateLeft = 0U;
 8001e54:	4b0c      	ldr	r3, [pc, #48]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	61da      	str	r2, [r3, #28]
    ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors2;
 8001e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e88 <ActionsModel_BW_RotateLeft+0x290>)
 8001e5c:	2205      	movs	r2, #5
 8001e5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    *rty_roverAction = RA_BRAKING_SMOOTH;
 8001e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e64:	2206      	movs	r2, #6
 8001e66:	701a      	strb	r2, [r3, #0]
    *rty_safeAction = SA_NONE;
 8001e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	701a      	strb	r2, [r3, #0]
    rty_setPoint->rightAxis = 0.0F;
 8001e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e70:	f04f 0200 	mov.w	r2, #0
 8001e74:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e78:	f04f 0200 	mov.w	r2, #0
 8001e7c:	601a      	str	r2, [r3, #0]
    break;
 8001e7e:	bf00      	nop
}
 8001e80:	bf00      	nop
 8001e82:	3718      	adds	r7, #24
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	20000244 	.word	0x20000244
 8001e8c:	44000000 	.word	0x44000000
 8001e90:	42a00000 	.word	0x42a00000
 8001e94:	43340000 	.word	0x43340000
 8001e98:	20000248 	.word	0x20000248

08001e9c <Ac_enter_internal_FW_SafeAction>:

/* Function for Chart: '<Root>/RoverAction' */
static void Ac_enter_internal_FW_SafeAction(const real32_T *rtu_gyroscope,
  BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction, ENUM_SafeAction
  *rty_safeAction)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	60f8      	str	r0, [r7, #12]
 8001ea4:	60b9      	str	r1, [r7, #8]
 8001ea6:	607a      	str	r2, [r7, #4]
 8001ea8:	603b      	str	r3, [r7, #0]
  switch (*rty_safeAction) {
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	2b04      	cmp	r3, #4
 8001eb0:	d015      	beq.n	8001ede <Ac_enter_internal_FW_SafeAction+0x42>
 8001eb2:	2b04      	cmp	r3, #4
 8001eb4:	dc3b      	bgt.n	8001f2e <Ac_enter_internal_FW_SafeAction+0x92>
 8001eb6:	2b02      	cmp	r3, #2
 8001eb8:	d021      	beq.n	8001efe <Ac_enter_internal_FW_SafeAction+0x62>
 8001eba:	2b03      	cmp	r3, #3
 8001ebc:	d137      	bne.n	8001f2e <Ac_enter_internal_FW_SafeAction+0x92>
   case SA_BRAKING_HARD:
    ActionsModel_DW.is_FW_SafeAction = ActionsModel_IN_FW_BrakingHard;
 8001ebe:	4b2b      	ldr	r3, [pc, #172]	@ (8001f6c <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    *rty_roverAction = RA_BRAKING_HARD;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2205      	movs	r2, #5
 8001eca:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	f04f 0200 	mov.w	r2, #0
 8001ed2:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	f04f 0200 	mov.w	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]
    break;
 8001edc:	e03f      	b.n	8001f5e <Ac_enter_internal_FW_SafeAction+0xc2>

   case SA_BRAKING_SMOOTH:
    ActionsModel_DW.is_FW_SafeAction = ActionsMode_IN_FW_BrakingSmooth;
 8001ede:	4b23      	ldr	r3, [pc, #140]	@ (8001f6c <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001ee0:	2202      	movs	r2, #2
 8001ee2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    *rty_roverAction = RA_BRAKING_SMOOTH;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2206      	movs	r2, #6
 8001eea:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	f04f 0200 	mov.w	r2, #0
 8001ef2:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	f04f 0200 	mov.w	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
    break;
 8001efc:	e02f      	b.n	8001f5e <Ac_enter_internal_FW_SafeAction+0xc2>

   case SA_SWERVE_RIGHT:
    ActionsModel_DW.accumulated_change = 0.0F;
 8001efe:	4b1b      	ldr	r3, [pc, #108]	@ (8001f6c <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001f00:	f04f 0200 	mov.w	r2, #0
 8001f04:	605a      	str	r2, [r3, #4]
    ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a18      	ldr	r2, [pc, #96]	@ (8001f6c <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001f0c:	6013      	str	r3, [r2, #0]
    ActionsModel_DW.is_FW_SafeAction = ActionsMode_IN_FW_SR_StopMotors;
 8001f0e:	4b17      	ldr	r3, [pc, #92]	@ (8001f6c <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001f10:	2206      	movs	r2, #6
 8001f12:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    *rty_roverAction = RA_BRAKING_HARD;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2205      	movs	r2, #5
 8001f1a:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	f04f 0200 	mov.w	r2, #0
 8001f22:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	f04f 0200 	mov.w	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
    break;
 8001f2c:	e017      	b.n	8001f5e <Ac_enter_internal_FW_SafeAction+0xc2>

   default:
    /* [safeAction == ENUM_SafeAction.SA_SWERVE_LEFT] */
    ActionsModel_DW.accumulated_change = 0.0F;
 8001f2e:	4b0f      	ldr	r3, [pc, #60]	@ (8001f6c <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001f30:	f04f 0200 	mov.w	r2, #0
 8001f34:	605a      	str	r2, [r3, #4]
    ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a0c      	ldr	r2, [pc, #48]	@ (8001f6c <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001f3c:	6013      	str	r3, [r2, #0]
    ActionsModel_DW.is_FW_SafeAction = ActionsMode_IN_FW_SL_StopMotors;
 8001f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f6c <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001f40:	2204      	movs	r2, #4
 8001f42:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    *rty_roverAction = RA_BRAKING_HARD;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2205      	movs	r2, #5
 8001f4a:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	f04f 0200 	mov.w	r2, #0
 8001f52:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	f04f 0200 	mov.w	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
    break;
 8001f5c:	bf00      	nop
  }
}
 8001f5e:	bf00      	nop
 8001f60:	3714      	adds	r7, #20
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	20000244 	.word	0x20000244

08001f70 <ActionsModel_Backward>:
static void ActionsModel_Backward(const ENUM_UserAction *rtu_currentUserAction,
  const BUS_Speed *rtu_speed, const int16_T *rtu_y_lever, const real32_T
  *rtu_gyroscope, const BUS_Sonar *rtu_sonar, BUS_SetPoint *rty_setPoint,
  ENUM_RoverAction *rty_roverAction, ENUM_SafeAction *rty_safeAction,
  ENUM_TrackingObstacles *rty_statusObstacles, BUS_RedLeds *rty_redLeds)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b08c      	sub	sp, #48	@ 0x30
 8001f74:	af06      	add	r7, sp, #24
 8001f76:	60f8      	str	r0, [r7, #12]
 8001f78:	60b9      	str	r1, [r7, #8]
 8001f7a:	607a      	str	r2, [r7, #4]
 8001f7c:	603b      	str	r3, [r7, #0]
  uint8_T rotation_ended;
  switch (ActionsModel_DW.is_Backward) {
 8001f7e:	4ba5      	ldr	r3, [pc, #660]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 8001f80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f84:	3b01      	subs	r3, #1
 8001f86:	2b03      	cmp	r3, #3
 8001f88:	f200 823b 	bhi.w	8002402 <ActionsModel_Backward+0x492>
 8001f8c:	a201      	add	r2, pc, #4	@ (adr r2, 8001f94 <ActionsModel_Backward+0x24>)
 8001f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f92:	bf00      	nop
 8001f94:	08001fa5 	.word	0x08001fa5
 8001f98:	08001fc7 	.word	0x08001fc7
 8001f9c:	08002257 	.word	0x08002257
 8001fa0:	08002275 	.word	0x08002275
   case ActionsModel_IN_BW_Forward:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    ActionsModel_BW_Forward(rtu_currentUserAction, rtu_speed, rtu_y_lever,
 8001fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fa6:	9304      	str	r3, [sp, #16]
 8001fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001faa:	9303      	str	r3, [sp, #12]
 8001fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fae:	9302      	str	r3, [sp, #8]
 8001fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb2:	9301      	str	r3, [sp, #4]
 8001fb4:	6a3b      	ldr	r3, [r7, #32]
 8001fb6:	9300      	str	r3, [sp, #0]
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	68b9      	ldr	r1, [r7, #8]
 8001fbe:	68f8      	ldr	r0, [r7, #12]
 8001fc0:	f7ff fbe2 	bl	8001788 <ActionsModel_BW_Forward>
      rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction, rty_safeAction,
      rty_statusObstacles);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 8001fc4:	e29b      	b.n	80024fe <ActionsModel_Backward+0x58e>
   case ActionsMod_IN_BW_RR_RotateRight:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->right);
 8001fc6:	6a3b      	ldr	r3, [r7, #32]
 8001fc8:	889b      	ldrh	r3, [r3, #4]
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f7ff fa5e 	bl	800148c <ActionsMo_checkSafetyFromRotate>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fd6:	701a      	strb	r2, [r3, #0]

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    switch (ActionsModel_DW.is_BW_RR_RotateRight) {
 8001fd8:	4b8e      	ldr	r3, [pc, #568]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 8001fda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d002      	beq.n	8001fe8 <ActionsModel_Backward+0x78>
 8001fe2:	2b02      	cmp	r3, #2
 8001fe4:	d037      	beq.n	8002056 <ActionsModel_Backward+0xe6>
 8001fe6:	e0a2      	b.n	800212e <ActionsModel_Backward+0x1be>
     case Action_IN_BW_RR_EndedSafeAction:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (*rtu_currentUserAction != UA_BACKWARD) {
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	2b04      	cmp	r3, #4
 8001fee:	d007      	beq.n	8002000 <ActionsModel_Backward+0x90>
        ActionsModel_DW.is_BW_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001ff0:	4b88      	ldr	r3, [pc, #544]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 2U;
 8001ff8:	4b86      	ldr	r3, [pc, #536]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 8001ffa:	2202      	movs	r2, #2
 8001ffc:	615a      	str	r2, [r3, #20]
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8001ffe:	e0f4      	b.n	80021ea <ActionsModel_Backward+0x27a>
      } else if (*rty_safeAction == SA_NONE) {
 8002000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	2b00      	cmp	r3, #0
 8002006:	f040 80f0 	bne.w	80021ea <ActionsModel_Backward+0x27a>
        ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_UserAction;
 800200a:	4b82      	ldr	r3, [pc, #520]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 800200c:	2203      	movs	r2, #3
 800200e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a7f      	ldr	r2, [pc, #508]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 8002018:	6013      	str	r3, [r2, #0]
        *rty_roverAction = RA_ROTATE_RIGHT;
 800201a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800201c:	2203      	movs	r2, #3
 800201e:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002026:	ee07 3a90 	vmov	s15, r3
 800202a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800202e:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 8002218 <ActionsModel_Backward+0x2a8>
 8002032:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002036:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 800221c <ActionsModel_Backward+0x2ac>
 800203a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800203e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002040:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
 8002044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002046:	edd3 7a01 	vldr	s15, [r3, #4]
 800204a:	eef1 7a67 	vneg.f32	s15, s15
 800204e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002050:	edc3 7a00 	vstr	s15, [r3]
      break;
 8002054:	e0c9      	b.n	80021ea <ActionsModel_Backward+0x27a>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	edd3 7a00 	vldr	s15, [r3]
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	edd3 6a02 	vldr	s13, [r3, #8]
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800206e:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8002072:	eef0 1a46 	vmov.f32	s3, s12
 8002076:	eeb0 1a66 	vmov.f32	s2, s13
 800207a:	eef0 0a47 	vmov.f32	s1, s14
 800207e:	eeb0 0a67 	vmov.f32	s0, s15
 8002082:	f7ff fa43 	bl	800150c <ActionsModel_areAllSpeedsZero>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d002      	beq.n	8002092 <ActionsModel_Backward+0x122>
        ActionsModel_DW.exit_port_index_BW_RR_SafeActio = 2U;
 800208c:	4b61      	ldr	r3, [pc, #388]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 800208e:	2202      	movs	r2, #2
 8002090:	619a      	str	r2, [r3, #24]
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (ActionsModel_DW.exit_port_index_BW_RR_SafeActio == 2U) {
 8002092:	4b60      	ldr	r3, [pc, #384]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 8002094:	699b      	ldr	r3, [r3, #24]
 8002096:	2b02      	cmp	r3, #2
 8002098:	f040 80a9 	bne.w	80021ee <ActionsModel_Backward+0x27e>
        ActionsModel_DW.exit_port_index_BW_RR_SafeActio = 0U;
 800209c:	4b5d      	ldr	r3, [pc, #372]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 800209e:	2200      	movs	r2, #0
 80020a0:	619a      	str	r2, [r3, #24]

        /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
         *  Chart: '<Root>/RoverAction'
         */
        /* Chart: '<Root>/RoverAction' */
        if (*rtu_currentUserAction != UA_BACKWARD) {
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	2b04      	cmp	r3, #4
 80020a8:	d007      	beq.n	80020ba <ActionsModel_Backward+0x14a>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80020aa:	4b5a      	ldr	r3, [pc, #360]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 2U;
 80020b2:	4b58      	ldr	r3, [pc, #352]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 80020b4:	2202      	movs	r2, #2
 80020b6:	615a      	str	r2, [r3, #20]
          rty_setPoint->leftAxis = 0.0F;
        }

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 80020b8:	e099      	b.n	80021ee <ActionsModel_Backward+0x27e>
        } else if (*rty_safeAction == SA_NONE) {
 80020ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d125      	bne.n	800210e <ActionsModel_Backward+0x19e>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_UserAction;
 80020c2:	4b54      	ldr	r3, [pc, #336]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 80020c4:	2203      	movs	r2, #3
 80020c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a51      	ldr	r2, [pc, #324]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 80020d0:	6013      	str	r3, [r2, #0]
          *rty_roverAction = RA_ROTATE_RIGHT;
 80020d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020d4:	2203      	movs	r2, #3
 80020d6:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020de:	ee07 3a90 	vmov	s15, r3
 80020e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020e6:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 8002218 <ActionsModel_Backward+0x2a8>
 80020ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020ee:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 800221c <ActionsModel_Backward+0x2ac>
 80020f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f8:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
 80020fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fe:	edd3 7a01 	vldr	s15, [r3, #4]
 8002102:	eef1 7a67 	vneg.f32	s15, s15
 8002106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002108:	edc3 7a00 	vstr	s15, [r3]
      break;
 800210c:	e06f      	b.n	80021ee <ActionsModel_Backward+0x27e>
          ActionsModel_DW.is_BW_RR_RotateRight = Action_IN_BW_RR_EndedSafeAction;
 800210e:	4b41      	ldr	r3, [pc, #260]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 8002110:	2201      	movs	r2, #1
 8002112:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          *rty_roverAction = RA_IDLE;
 8002116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002118:	2200      	movs	r2, #0
 800211a:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 800211c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800211e:	f04f 0200 	mov.w	r2, #0
 8002122:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 8002124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002126:	f04f 0200 	mov.w	r2, #0
 800212a:	601a      	str	r2, [r3, #0]
      break;
 800212c:	e05f      	b.n	80021ee <ActionsModel_Backward+0x27e>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /* case IN_BW_RR_UserAction: */
      if (*rty_safeAction != SA_NONE) {
 800212e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d00f      	beq.n	8002156 <ActionsModel_Backward+0x1e6>
        ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_SafeAction;
 8002136:	4b37      	ldr	r3, [pc, #220]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 8002138:	2202      	movs	r2, #2
 800213a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        *rty_roverAction = RA_BRAKING_HARD;
 800213e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002140:	2205      	movs	r2, #5
 8002142:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8002144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002146:	f04f 0200 	mov.w	r2, #0
 800214a:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 800214c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214e:	f04f 0200 	mov.w	r2, #0
 8002152:	601a      	str	r2, [r3, #0]
          rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
        }
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8002154:	e04c      	b.n	80021f0 <ActionsModel_Backward+0x280>
      } else if (*rtu_currentUserAction != UA_BACKWARD) {
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	2b04      	cmp	r3, #4
 800215c:	d007      	beq.n	800216e <ActionsModel_Backward+0x1fe>
        ActionsModel_DW.is_BW_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 800215e:	4b2d      	ldr	r3, [pc, #180]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 8002160:	2200      	movs	r2, #0
 8002162:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 2U;
 8002166:	4b2b      	ldr	r3, [pc, #172]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 8002168:	2202      	movs	r2, #2
 800216a:	615a      	str	r2, [r3, #20]
      break;
 800216c:	e040      	b.n	80021f0 <ActionsModel_Backward+0x280>
        rotation_ended = Acti_trackGyroAngleChangeRobust
 800216e:	4b29      	ldr	r3, [pc, #164]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 8002170:	edd3 7a00 	vldr	s15, [r3]
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	ed93 7a00 	vldr	s14, [r3]
 800217a:	ed9f 1a29 	vldr	s2, [pc, #164]	@ 8002220 <ActionsModel_Backward+0x2b0>
 800217e:	eef0 0a47 	vmov.f32	s1, s14
 8002182:	eeb0 0a67 	vmov.f32	s0, s15
 8002186:	4827      	ldr	r0, [pc, #156]	@ (8002224 <ActionsModel_Backward+0x2b4>)
 8002188:	f7ff fa04 	bl	8001594 <Acti_trackGyroAngleChangeRobust>
 800218c:	4603      	mov	r3, r0
 800218e:	75fb      	strb	r3, [r7, #23]
        if (rotation_ended == 1) {
 8002190:	7dfb      	ldrb	r3, [r7, #23]
 8002192:	2b01      	cmp	r3, #1
 8002194:	d107      	bne.n	80021a6 <ActionsModel_Backward+0x236>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002196:	4b1f      	ldr	r3, [pc, #124]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 8002198:	2200      	movs	r2, #0
 800219a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 3U;
 800219e:	4b1d      	ldr	r3, [pc, #116]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 80021a0:	2203      	movs	r2, #3
 80021a2:	615a      	str	r2, [r3, #20]
      break;
 80021a4:	e024      	b.n	80021f0 <ActionsModel_Backward+0x280>
          ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a1a      	ldr	r2, [pc, #104]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 80021ac:	6013      	str	r3, [r2, #0]
          *rty_roverAction = RA_ROTATE_RIGHT;
 80021ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021b0:	2203      	movs	r2, #3
 80021b2:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021ba:	ee07 3a90 	vmov	s15, r3
 80021be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021c2:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8002218 <ActionsModel_Backward+0x2a8>
 80021c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021ca:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800221c <ActionsModel_Backward+0x2ac>
 80021ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d4:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
 80021d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021da:	edd3 7a01 	vldr	s15, [r3, #4]
 80021de:	eef1 7a67 	vneg.f32	s15, s15
 80021e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e4:	edc3 7a00 	vstr	s15, [r3]
      break;
 80021e8:	e002      	b.n	80021f0 <ActionsModel_Backward+0x280>
      break;
 80021ea:	bf00      	nop
 80021ec:	e000      	b.n	80021f0 <ActionsModel_Backward+0x280>
      break;
 80021ee:	bf00      	nop
    }

    switch (ActionsModel_DW.exit_port_index_BW_RR_RotateRig) {
 80021f0:	4b08      	ldr	r3, [pc, #32]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 80021f2:	695b      	ldr	r3, [r3, #20]
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d002      	beq.n	80021fe <ActionsModel_Backward+0x28e>
 80021f8:	2b03      	cmp	r3, #3
 80021fa:	d015      	beq.n	8002228 <ActionsModel_Backward+0x2b8>
      rty_setPoint->leftAxis = 0.0F;

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
    }
    break;
 80021fc:	e17f      	b.n	80024fe <ActionsModel_Backward+0x58e>
      ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 0U;
 80021fe:	4b05      	ldr	r3, [pc, #20]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 8002200:	2200      	movs	r2, #0
 8002202:	615a      	str	r2, [r3, #20]
      ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002204:	4b03      	ldr	r3, [pc, #12]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 8002206:	2200      	movs	r2, #0
 8002208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      ActionsModel_DW.exit_port_index_Backward = 2U;
 800220c:	4b01      	ldr	r3, [pc, #4]	@ (8002214 <ActionsModel_Backward+0x2a4>)
 800220e:	2202      	movs	r2, #2
 8002210:	609a      	str	r2, [r3, #8]
      break;
 8002212:	e01f      	b.n	8002254 <ActionsModel_Backward+0x2e4>
 8002214:	20000244 	.word	0x20000244
 8002218:	44000000 	.word	0x44000000
 800221c:	42a00000 	.word	0x42a00000
 8002220:	43340000 	.word	0x43340000
 8002224:	20000248 	.word	0x20000248
      ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 0U;
 8002228:	4bae      	ldr	r3, [pc, #696]	@ (80024e4 <ActionsModel_Backward+0x574>)
 800222a:	2200      	movs	r2, #0
 800222c:	615a      	str	r2, [r3, #20]
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors2;
 800222e:	4bad      	ldr	r3, [pc, #692]	@ (80024e4 <ActionsModel_Backward+0x574>)
 8002230:	2205      	movs	r2, #5
 8002232:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002238:	2206      	movs	r2, #6
 800223a:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800223c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800223e:	2200      	movs	r2, #0
 8002240:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = 0.0F;
 8002242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002244:	f04f 0200 	mov.w	r2, #0
 8002248:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800224a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800224c:	f04f 0200 	mov.w	r2, #0
 8002250:	601a      	str	r2, [r3, #0]
      break;
 8002252:	bf00      	nop
    break;
 8002254:	e153      	b.n	80024fe <ActionsModel_Backward+0x58e>
   case ActionsModel_IN_BW_RotateLeft:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    ActionsModel_BW_RotateLeft(rtu_currentUserAction, rtu_speed, rtu_y_lever,
 8002256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002258:	9303      	str	r3, [sp, #12]
 800225a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800225c:	9302      	str	r3, [sp, #8]
 800225e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002260:	9301      	str	r3, [sp, #4]
 8002262:	6a3b      	ldr	r3, [r7, #32]
 8002264:	9300      	str	r3, [sp, #0]
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	687a      	ldr	r2, [r7, #4]
 800226a:	68b9      	ldr	r1, [r7, #8]
 800226c:	68f8      	ldr	r0, [r7, #12]
 800226e:	f7ff fcc3 	bl	8001bf8 <ActionsModel_BW_RotateLeft>
      rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction, rty_safeAction);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 8002272:	e144      	b.n	80024fe <ActionsModel_Backward+0x58e>
   case ActionsModel_IN_BW_StopMotors1:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    if (*rtu_currentUserAction != UA_BACKWARD) {
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	2b04      	cmp	r3, #4
 800227a:	d007      	beq.n	800228c <ActionsModel_Backward+0x31c>
      ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 800227c:	4b99      	ldr	r3, [pc, #612]	@ (80024e4 <ActionsModel_Backward+0x574>)
 800227e:	2200      	movs	r2, #0
 8002280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      ActionsModel_DW.exit_port_index_Backward = 2U;
 8002284:	4b97      	ldr	r3, [pc, #604]	@ (80024e4 <ActionsModel_Backward+0x574>)
 8002286:	2202      	movs	r2, #2
 8002288:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 800228a:	e128      	b.n	80024de <ActionsModel_Backward+0x56e>
    } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1,
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	edd3 7a00 	vldr	s15, [r3]
                rtu_speed->motor2, rtu_speed->motor3, rtu_speed->motor4,
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	ed93 7a01 	vldr	s14, [r3, #4]
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	edd3 6a02 	vldr	s13, [r3, #8]
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	ed93 6a03 	vldr	s12, [r3, #12]
    } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1,
 80022a4:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 80022a8:	eef0 1a46 	vmov.f32	s3, s12
 80022ac:	eeb0 1a66 	vmov.f32	s2, s13
 80022b0:	eef0 0a47 	vmov.f32	s1, s14
 80022b4:	eeb0 0a67 	vmov.f32	s0, s15
 80022b8:	f7ff f928 	bl	800150c <ActionsModel_areAllSpeedsZero>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	f000 810d 	beq.w	80024de <ActionsModel_Backward+0x56e>
      if (rtu_sonar->left > ActionsM_MIN_DISTANCE_TO_ROTATE) {
 80022c4:	6a3b      	ldr	r3, [r7, #32]
 80022c6:	881b      	ldrh	r3, [r3, #0]
 80022c8:	2b14      	cmp	r3, #20
 80022ca:	d94a      	bls.n	8002362 <ActionsModel_Backward+0x3f2>
        ActionsModel_DW.is_Backward = ActionsModel_IN_BW_RotateLeft;
 80022cc:	4b85      	ldr	r3, [pc, #532]	@ (80024e4 <ActionsModel_Backward+0x574>)
 80022ce:	2203      	movs	r2, #3
 80022d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->left);
 80022d4:	6a3b      	ldr	r3, [r7, #32]
 80022d6:	881b      	ldrh	r3, [r3, #0]
 80022d8:	4618      	mov	r0, r3
 80022da:	f7ff f8d7 	bl	800148c <ActionsMo_checkSafetyFromRotate>
 80022de:	4603      	mov	r3, r0
 80022e0:	461a      	mov	r2, r3
 80022e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022e4:	701a      	strb	r2, [r3, #0]
        ActionsModel_DW.accumulated_change = 0.0F;
 80022e6:	4b7f      	ldr	r3, [pc, #508]	@ (80024e4 <ActionsModel_Backward+0x574>)
 80022e8:	f04f 0200 	mov.w	r2, #0
 80022ec:	605a      	str	r2, [r3, #4]
        if (*rty_safeAction != SA_NONE) {
 80022ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d00f      	beq.n	8002316 <ActionsModel_Backward+0x3a6>
          ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_SafeAction;
 80022f6:	4b7b      	ldr	r3, [pc, #492]	@ (80024e4 <ActionsModel_Backward+0x574>)
 80022f8:	2202      	movs	r2, #2
 80022fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          *rty_roverAction = RA_BRAKING_HARD;
 80022fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002300:	2205      	movs	r2, #5
 8002302:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 8002304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002306:	f04f 0200 	mov.w	r2, #0
 800230a:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 800230c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800230e:	f04f 0200 	mov.w	r2, #0
 8002312:	601a      	str	r2, [r3, #0]
    break;
 8002314:	e0e3      	b.n	80024de <ActionsModel_Backward+0x56e>
          ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_UserAction;
 8002316:	4b73      	ldr	r3, [pc, #460]	@ (80024e4 <ActionsModel_Backward+0x574>)
 8002318:	2203      	movs	r2, #3
 800231a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a70      	ldr	r2, [pc, #448]	@ (80024e4 <ActionsModel_Backward+0x574>)
 8002324:	6013      	str	r3, [r2, #0]
          *rty_roverAction = RA_ROTATE_LEFT;
 8002326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002328:	2202      	movs	r2, #2
 800232a:	701a      	strb	r2, [r3, #0]
          rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002332:	ee07 3a90 	vmov	s15, r3
 8002336:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800233a:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 80024e8 <ActionsModel_Backward+0x578>
 800233e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002342:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 80024ec <ActionsModel_Backward+0x57c>
 8002346:	ee67 7a87 	vmul.f32	s15, s15, s14
 800234a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800234c:	edc3 7a00 	vstr	s15, [r3]
          rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8002350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002352:	edd3 7a00 	vldr	s15, [r3]
 8002356:	eef1 7a67 	vneg.f32	s15, s15
 800235a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800235c:	edc3 7a01 	vstr	s15, [r3, #4]
    break;
 8002360:	e0bd      	b.n	80024de <ActionsModel_Backward+0x56e>
      } else if (rtu_sonar->right > ActionsM_MIN_DISTANCE_TO_ROTATE) {
 8002362:	6a3b      	ldr	r3, [r7, #32]
 8002364:	889b      	ldrh	r3, [r3, #4]
 8002366:	2b14      	cmp	r3, #20
 8002368:	f240 80b9 	bls.w	80024de <ActionsModel_Backward+0x56e>
        ActionsModel_DW.is_Backward = ActionsMod_IN_BW_RR_RotateRight;
 800236c:	4b5d      	ldr	r3, [pc, #372]	@ (80024e4 <ActionsModel_Backward+0x574>)
 800236e:	2202      	movs	r2, #2
 8002370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->right);
 8002374:	6a3b      	ldr	r3, [r7, #32]
 8002376:	889b      	ldrh	r3, [r3, #4]
 8002378:	4618      	mov	r0, r3
 800237a:	f7ff f887 	bl	800148c <ActionsMo_checkSafetyFromRotate>
 800237e:	4603      	mov	r3, r0
 8002380:	461a      	mov	r2, r3
 8002382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002384:	701a      	strb	r2, [r3, #0]
        ActionsModel_DW.accumulated_change = 0.0F;
 8002386:	4b57      	ldr	r3, [pc, #348]	@ (80024e4 <ActionsModel_Backward+0x574>)
 8002388:	f04f 0200 	mov.w	r2, #0
 800238c:	605a      	str	r2, [r3, #4]
        if (*rty_safeAction != SA_NONE) {
 800238e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d00f      	beq.n	80023b6 <ActionsModel_Backward+0x446>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_SafeAction;
 8002396:	4b53      	ldr	r3, [pc, #332]	@ (80024e4 <ActionsModel_Backward+0x574>)
 8002398:	2202      	movs	r2, #2
 800239a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          *rty_roverAction = RA_BRAKING_HARD;
 800239e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023a0:	2205      	movs	r2, #5
 80023a2:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 80023a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a6:	f04f 0200 	mov.w	r2, #0
 80023aa:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 80023ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ae:	f04f 0200 	mov.w	r2, #0
 80023b2:	601a      	str	r2, [r3, #0]
    break;
 80023b4:	e093      	b.n	80024de <ActionsModel_Backward+0x56e>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_UserAction;
 80023b6:	4b4b      	ldr	r3, [pc, #300]	@ (80024e4 <ActionsModel_Backward+0x574>)
 80023b8:	2203      	movs	r2, #3
 80023ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a48      	ldr	r2, [pc, #288]	@ (80024e4 <ActionsModel_Backward+0x574>)
 80023c4:	6013      	str	r3, [r2, #0]
          *rty_roverAction = RA_ROTATE_RIGHT;
 80023c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023c8:	2203      	movs	r2, #3
 80023ca:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023d2:	ee07 3a90 	vmov	s15, r3
 80023d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023da:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80024e8 <ActionsModel_Backward+0x578>
 80023de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023e2:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80024ec <ActionsModel_Backward+0x57c>
 80023e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ec:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
 80023f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f2:	edd3 7a01 	vldr	s15, [r3, #4]
 80023f6:	eef1 7a67 	vneg.f32	s15, s15
 80023fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023fc:	edc3 7a00 	vstr	s15, [r3]
    break;
 8002400:	e06d      	b.n	80024de <ActionsModel_Backward+0x56e>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    /* case IN_BW_StopMotors2: */
    if (*rtu_currentUserAction != UA_BACKWARD) {
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	2b04      	cmp	r3, #4
 8002408:	d007      	beq.n	800241a <ActionsModel_Backward+0x4aa>
      ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 800240a:	4b36      	ldr	r3, [pc, #216]	@ (80024e4 <ActionsModel_Backward+0x574>)
 800240c:	2200      	movs	r2, #0
 800240e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      ActionsModel_DW.exit_port_index_Backward = 2U;
 8002412:	4b34      	ldr	r3, [pc, #208]	@ (80024e4 <ActionsModel_Backward+0x574>)
 8002414:	2202      	movs	r2, #2
 8002416:	609a      	str	r2, [r3, #8]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 8002418:	e070      	b.n	80024fc <ActionsModel_Backward+0x58c>
    } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1,
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	edd3 7a00 	vldr	s15, [r3]
                rtu_speed->motor2, rtu_speed->motor3, rtu_speed->motor4,
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	ed93 7a01 	vldr	s14, [r3, #4]
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	edd3 6a02 	vldr	s13, [r3, #8]
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	ed93 6a03 	vldr	s12, [r3, #12]
    } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1,
 8002432:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8002436:	eef0 1a46 	vmov.f32	s3, s12
 800243a:	eeb0 1a66 	vmov.f32	s2, s13
 800243e:	eef0 0a47 	vmov.f32	s1, s14
 8002442:	eeb0 0a67 	vmov.f32	s0, s15
 8002446:	f7ff f861 	bl	800150c <ActionsModel_areAllSpeedsZero>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d055      	beq.n	80024fc <ActionsModel_Backward+0x58c>
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_Forward;
 8002450:	4b24      	ldr	r3, [pc, #144]	@ (80024e4 <ActionsModel_Backward+0x574>)
 8002452:	2201      	movs	r2, #1
 8002454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8002458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800245a:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 800245c:	6a3b      	ldr	r3, [r7, #32]
 800245e:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8002460:	4619      	mov	r1, r3
 8002462:	4610      	mov	r0, r2
 8002464:	f7ff f825 	bl	80014b2 <ActionsM_checkSafetyFromForward>
 8002468:	4603      	mov	r3, r0
 800246a:	461a      	mov	r2, r3
 800246c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800246e:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 8002470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d00a      	beq.n	800248e <ActionsModel_Backward+0x51e>
        ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_SafeAction;
 8002478:	4b1a      	ldr	r3, [pc, #104]	@ (80024e4 <ActionsModel_Backward+0x574>)
 800247a:	2202      	movs	r2, #2
 800247c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        enter_internal_BW_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8002480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002482:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002484:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002486:	6838      	ldr	r0, [r7, #0]
 8002488:	f7ff f914 	bl	80016b4 <enter_internal_BW_FW_SafeAction>
    break;
 800248c:	e036      	b.n	80024fc <ActionsModel_Backward+0x58c>
        ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_UserAction;
 800248e:	4b15      	ldr	r3, [pc, #84]	@ (80024e4 <ActionsModel_Backward+0x574>)
 8002490:	2203      	movs	r2, #3
 8002492:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        ActionsModel_B.set = 1U;
 8002496:	4b16      	ldr	r3, [pc, #88]	@ (80024f0 <ActionsModel_Backward+0x580>)
 8002498:	2201      	movs	r2, #1
 800249a:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 800249c:	4b15      	ldr	r3, [pc, #84]	@ (80024f4 <ActionsModel_Backward+0x584>)
 800249e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80024a0:	6a39      	ldr	r1, [r7, #32]
 80024a2:	2001      	movs	r0, #1
 80024a4:	f7fe ff04 	bl	80012b0 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 80024a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024aa:	2201      	movs	r2, #1
 80024ac:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024b4:	425b      	negs	r3, r3
 80024b6:	ee07 3a90 	vmov	s15, r3
 80024ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024be:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 80024e8 <ActionsModel_Backward+0x578>
 80024c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024c6:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80024f8 <ActionsModel_Backward+0x588>
 80024ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d0:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 80024d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d6:	685a      	ldr	r2, [r3, #4]
 80024d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024da:	601a      	str	r2, [r3, #0]
    break;
 80024dc:	e00e      	b.n	80024fc <ActionsModel_Backward+0x58c>
    break;
 80024de:	bf00      	nop
 80024e0:	e00d      	b.n	80024fe <ActionsModel_Backward+0x58e>
 80024e2:	bf00      	nop
 80024e4:	20000244 	.word	0x20000244
 80024e8:	44000000 	.word	0x44000000
 80024ec:	42a00000 	.word	0x42a00000
 80024f0:	20000240 	.word	0x20000240
 80024f4:	2000028c 	.word	0x2000028c
 80024f8:	42c80000 	.word	0x42c80000
    break;
 80024fc:	bf00      	nop
  }

  if (ActionsModel_DW.exit_port_index_Backward == 2U) {
 80024fe:	4b75      	ldr	r3, [pc, #468]	@ (80026d4 <ActionsModel_Backward+0x764>)
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	2b02      	cmp	r3, #2
 8002504:	f040 80e2 	bne.w	80026cc <ActionsModel_Backward+0x75c>
    ActionsModel_DW.exit_port_index_Backward = 0U;
 8002508:	4b72      	ldr	r3, [pc, #456]	@ (80026d4 <ActionsModel_Backward+0x764>)
 800250a:	2200      	movs	r2, #0
 800250c:	609a      	str	r2, [r3, #8]

    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    switch (*rtu_currentUserAction) {
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	3b01      	subs	r3, #1
 8002514:	2b05      	cmp	r3, #5
 8002516:	f200 80c0 	bhi.w	800269a <ActionsModel_Backward+0x72a>
 800251a:	a201      	add	r2, pc, #4	@ (adr r2, 8002520 <ActionsModel_Backward+0x5b0>)
 800251c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002520:	080025c3 	.word	0x080025c3
 8002524:	08002595 	.word	0x08002595
 8002528:	08002567 	.word	0x08002567
 800252c:	08002539 	.word	0x08002539
 8002530:	08002675 	.word	0x08002675
 8002534:	0800264f 	.word	0x0800264f
     case UA_BACKWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 8002538:	4b66      	ldr	r3, [pc, #408]	@ (80026d4 <ActionsModel_Backward+0x764>)
 800253a:	2201      	movs	r2, #1
 800253c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8002540:	4b64      	ldr	r3, [pc, #400]	@ (80026d4 <ActionsModel_Backward+0x764>)
 8002542:	2204      	movs	r2, #4
 8002544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800254a:	2206      	movs	r2, #6
 800254c:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800254e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002550:	2200      	movs	r2, #0
 8002552:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002556:	f04f 0200 	mov.w	r2, #0
 800255a:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800255c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800255e:	f04f 0200 	mov.w	r2, #0
 8002562:	601a      	str	r2, [r3, #0]
      break;
 8002564:	e0b2      	b.n	80026cc <ActionsModel_Backward+0x75c>

     case UA_ROTATE_RIGHT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 8002566:	4b5b      	ldr	r3, [pc, #364]	@ (80026d4 <ActionsModel_Backward+0x764>)
 8002568:	2207      	movs	r2, #7
 800256a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 800256e:	4b59      	ldr	r3, [pc, #356]	@ (80026d4 <ActionsModel_Backward+0x764>)
 8002570:	2202      	movs	r2, #2
 8002572:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002578:	2206      	movs	r2, #6
 800257a:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800257c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800257e:	2200      	movs	r2, #0
 8002580:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002584:	f04f 0200 	mov.w	r2, #0
 8002588:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800258a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800258c:	f04f 0200 	mov.w	r2, #0
 8002590:	601a      	str	r2, [r3, #0]
      break;
 8002592:	e09b      	b.n	80026cc <ActionsModel_Backward+0x75c>

     case UA_ROTATE_LEFT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 8002594:	4b4f      	ldr	r3, [pc, #316]	@ (80026d4 <ActionsModel_Backward+0x764>)
 8002596:	2206      	movs	r2, #6
 8002598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 800259c:	4b4d      	ldr	r3, [pc, #308]	@ (80026d4 <ActionsModel_Backward+0x764>)
 800259e:	2202      	movs	r2, #2
 80025a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 80025a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025a6:	2206      	movs	r2, #6
 80025a8:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 80025aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025ac:	2200      	movs	r2, #0
 80025ae:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 80025b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b2:	f04f 0200 	mov.w	r2, #0
 80025b6:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 80025b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ba:	f04f 0200 	mov.w	r2, #0
 80025be:	601a      	str	r2, [r3, #0]
      break;
 80025c0:	e084      	b.n	80026cc <ActionsModel_Backward+0x75c>

     case UA_FORWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 80025c2:	4b44      	ldr	r3, [pc, #272]	@ (80026d4 <ActionsModel_Backward+0x764>)
 80025c4:	2204      	movs	r2, #4
 80025c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80025ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025cc:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 80025ce:	6a3b      	ldr	r3, [r7, #32]
 80025d0:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80025d2:	4619      	mov	r1, r3
 80025d4:	4610      	mov	r0, r2
 80025d6:	f7fe ff6c 	bl	80014b2 <ActionsM_checkSafetyFromForward>
 80025da:	4603      	mov	r3, r0
 80025dc:	461a      	mov	r2, r3
 80025de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025e0:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 80025e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d00a      	beq.n	8002600 <ActionsModel_Backward+0x690>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 80025ea:	4b3a      	ldr	r3, [pc, #232]	@ (80026d4 <ActionsModel_Backward+0x764>)
 80025ec:	2202      	movs	r2, #2
 80025ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 80025f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80025f6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80025f8:	6838      	ldr	r0, [r7, #0]
 80025fa:	f7ff fc4f 	bl	8001e9c <Ac_enter_internal_FW_SafeAction>
        /*  Set point */
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_Y;
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
      break;
 80025fe:	e065      	b.n	80026cc <ActionsModel_Backward+0x75c>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8002600:	4b34      	ldr	r3, [pc, #208]	@ (80026d4 <ActionsModel_Backward+0x764>)
 8002602:	2203      	movs	r2, #3
 8002604:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 8002608:	4b33      	ldr	r3, [pc, #204]	@ (80026d8 <ActionsModel_Backward+0x768>)
 800260a:	2201      	movs	r2, #1
 800260c:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 800260e:	4b33      	ldr	r3, [pc, #204]	@ (80026dc <ActionsModel_Backward+0x76c>)
 8002610:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002612:	6a39      	ldr	r1, [r7, #32]
 8002614:	2001      	movs	r0, #1
 8002616:	f7fe fe4b 	bl	80012b0 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 800261a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800261c:	2201      	movs	r2, #1
 800261e:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002626:	ee07 3a90 	vmov	s15, r3
 800262a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800262e:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 80026e0 <ActionsModel_Backward+0x770>
 8002632:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002636:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80026e4 <ActionsModel_Backward+0x774>
 800263a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800263e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002640:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002646:	685a      	ldr	r2, [r3, #4]
 8002648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264a:	601a      	str	r2, [r3, #0]
      break;
 800264c:	e03e      	b.n	80026cc <ActionsModel_Backward+0x75c>

     case UA_BRAKING_SMOOTH:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 800264e:	4b21      	ldr	r3, [pc, #132]	@ (80026d4 <ActionsModel_Backward+0x764>)
 8002650:	2203      	movs	r2, #3
 8002652:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002658:	2206      	movs	r2, #6
 800265a:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800265c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800265e:	2200      	movs	r2, #0
 8002660:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002664:	f04f 0200 	mov.w	r2, #0
 8002668:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800266a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800266c:	f04f 0200 	mov.w	r2, #0
 8002670:	601a      	str	r2, [r3, #0]
      break;
 8002672:	e02b      	b.n	80026cc <ActionsModel_Backward+0x75c>

     case UA_BRAKING_HARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8002674:	4b17      	ldr	r3, [pc, #92]	@ (80026d4 <ActionsModel_Backward+0x764>)
 8002676:	2202      	movs	r2, #2
 8002678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_HARD;
 800267c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800267e:	2205      	movs	r2, #5
 8002680:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002684:	2200      	movs	r2, #0
 8002686:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800268a:	f04f 0200 	mov.w	r2, #0
 800268e:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002692:	f04f 0200 	mov.w	r2, #0
 8002696:	601a      	str	r2, [r3, #0]
      break;
 8002698:	e018      	b.n	80026cc <ActionsModel_Backward+0x75c>

     default:
      /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
         [currentUserAction == ENUM_UserAction.UA_NONE] */
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 800269a:	4b0e      	ldr	r3, [pc, #56]	@ (80026d4 <ActionsModel_Backward+0x764>)
 800269c:	2205      	movs	r2, #5
 800269e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_IDLE;
 80026a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026a4:	2200      	movs	r2, #0
 80026a6:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 80026a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026aa:	2200      	movs	r2, #0
 80026ac:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 80026ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b0:	f04f 0200 	mov.w	r2, #0
 80026b4:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 80026b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b8:	f04f 0200 	mov.w	r2, #0
 80026bc:	601a      	str	r2, [r3, #0]

      /*  Led */
      rty_redLeds->left = RED_OFF;
 80026be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026c0:	2200      	movs	r2, #0
 80026c2:	701a      	strb	r2, [r3, #0]
      rty_redLeds->right = RED_OFF;
 80026c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026c6:	2200      	movs	r2, #0
 80026c8:	705a      	strb	r2, [r3, #1]
      break;
 80026ca:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }
}
 80026cc:	bf00      	nop
 80026ce:	3718      	adds	r7, #24
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	20000244 	.word	0x20000244
 80026d8:	20000240 	.word	0x20000240
 80026dc:	2000028c 	.word	0x2000028c
 80026e0:	44000000 	.word	0x44000000
 80026e4:	42c80000 	.word	0x42c80000

080026e8 <ActionsModel_Forward>:
static void ActionsModel_Forward(const ENUM_UserAction *rtu_currentUserAction,
  const BUS_Speed *rtu_speed, const int16_T *rtu_y_lever, const real32_T
  *rtu_gyroscope, const BUS_Sonar *rtu_sonar, BUS_SetPoint *rty_setPoint,
  ENUM_RoverAction *rty_roverAction, ENUM_SafeAction *rty_safeAction,
  ENUM_TrackingObstacles *rty_statusObstacles, BUS_RedLeds *rty_redLeds)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	60b9      	str	r1, [r7, #8]
 80026f2:	607a      	str	r2, [r7, #4]
 80026f4:	603b      	str	r3, [r7, #0]

  /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
   *  Chart: '<Root>/RoverAction'
   */
  /* Chart: '<Root>/RoverAction' */
  *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80026f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026f8:	781a      	ldrb	r2, [r3, #0]
    rtu_sonar->front);
 80026fa:	6a3b      	ldr	r3, [r7, #32]
 80026fc:	885b      	ldrh	r3, [r3, #2]
  *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80026fe:	4619      	mov	r1, r3
 8002700:	4610      	mov	r0, r2
 8002702:	f7fe fed6 	bl	80014b2 <ActionsM_checkSafetyFromForward>
 8002706:	4603      	mov	r3, r0
 8002708:	461a      	mov	r2, r3
 800270a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800270c:	701a      	strb	r2, [r3, #0]

  /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  switch (ActionsModel_DW.is_Forward) {
 800270e:	4bb4      	ldr	r3, [pc, #720]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 8002710:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002714:	2b01      	cmp	r3, #1
 8002716:	d002      	beq.n	800271e <ActionsModel_Forward+0x36>
 8002718:	2b02      	cmp	r3, #2
 800271a:	d038      	beq.n	800278e <ActionsModel_Forward+0xa6>
 800271c:	e1ad      	b.n	8002a7a <ActionsModel_Forward+0x392>
   case ActionsMo_IN_FW_EndedSafeAction:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    if (*rtu_currentUserAction != UA_FORWARD) {
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d007      	beq.n	8002736 <ActionsModel_Forward+0x4e>
      ActionsModel_DW.is_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002726:	4bae      	ldr	r3, [pc, #696]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 8002728:	2200      	movs	r2, #0
 800272a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      ActionsModel_DW.exit_port_index_Forward = 2U;
 800272e:	4bac      	ldr	r3, [pc, #688]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 8002730:	2202      	movs	r2, #2
 8002732:	625a      	str	r2, [r3, #36]	@ 0x24
        ActionsModel_MAX_SPEED_Y;
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 8002734:	e1ef      	b.n	8002b16 <ActionsModel_Forward+0x42e>
    } else if (*rty_safeAction == SA_NONE) {
 8002736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	2b00      	cmp	r3, #0
 800273c:	f040 81eb 	bne.w	8002b16 <ActionsModel_Forward+0x42e>
      ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8002740:	4ba7      	ldr	r3, [pc, #668]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 8002742:	2203      	movs	r2, #3
 8002744:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      ActionsModel_B.set = 1U;
 8002748:	4ba6      	ldr	r3, [pc, #664]	@ (80029e4 <ActionsModel_Forward+0x2fc>)
 800274a:	2201      	movs	r2, #1
 800274c:	701a      	strb	r2, [r3, #0]
      ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 800274e:	4ba6      	ldr	r3, [pc, #664]	@ (80029e8 <ActionsModel_Forward+0x300>)
 8002750:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002752:	6a39      	ldr	r1, [r7, #32]
 8002754:	2001      	movs	r0, #1
 8002756:	f7fe fdab 	bl	80012b0 <ActionsModel_MovingObstacles>
      *rty_roverAction = RA_FORWARD;
 800275a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800275c:	2201      	movs	r2, #1
 800275e:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002766:	ee07 3a90 	vmov	s15, r3
 800276a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800276e:	eddf 6a9f 	vldr	s13, [pc, #636]	@ 80029ec <ActionsModel_Forward+0x304>
 8002772:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002776:	ed9f 7a9e 	vldr	s14, [pc, #632]	@ 80029f0 <ActionsModel_Forward+0x308>
 800277a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800277e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002780:	edc3 7a01 	vstr	s15, [r3, #4]
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002786:	685a      	ldr	r2, [r3, #4]
 8002788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800278a:	601a      	str	r2, [r3, #0]
    break;
 800278c:	e1c3      	b.n	8002b16 <ActionsModel_Forward+0x42e>

   case ActionsModel_IN_FW_SafeAction:
    switch (ActionsModel_DW.is_FW_SafeAction) {
 800278e:	4b94      	ldr	r3, [pc, #592]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 8002790:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002794:	3b01      	subs	r3, #1
 8002796:	2b04      	cmp	r3, #4
 8002798:	f200 80d9 	bhi.w	800294e <ActionsModel_Forward+0x266>
 800279c:	a201      	add	r2, pc, #4	@ (adr r2, 80027a4 <ActionsModel_Forward+0xbc>)
 800279e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027a2:	bf00      	nop
 80027a4:	080027b9 	.word	0x080027b9
 80027a8:	08002801 	.word	0x08002801
 80027ac:	08002871 	.word	0x08002871
 80027b0:	080028b3 	.word	0x080028b3
 80027b4:	0800290d 	.word	0x0800290d
     case ActionsModel_IN_FW_BrakingHard:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	edd3 7a00 	vldr	s15, [r3]
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	edd3 6a02 	vldr	s13, [r3, #8]
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80027d0:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 80027d4:	eef0 1a46 	vmov.f32	s3, s12
 80027d8:	eeb0 1a66 	vmov.f32	s2, s13
 80027dc:	eef0 0a47 	vmov.f32	s1, s14
 80027e0:	eeb0 0a67 	vmov.f32	s0, s15
 80027e4:	f7fe fe92 	bl	800150c <ActionsModel_areAllSpeedsZero>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	f000 80dc 	beq.w	80029a8 <ActionsModel_Forward+0x2c0>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80027f0:	4b7b      	ldr	r3, [pc, #492]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        ActionsModel_DW.exit_port_index_FW_SafeAction = 2U;
 80027f8:	4b79      	ldr	r3, [pc, #484]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 80027fa:	2202      	movs	r2, #2
 80027fc:	629a      	str	r2, [r3, #40]	@ 0x28
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 80027fe:	e0d3      	b.n	80029a8 <ActionsModel_Forward+0x2c0>
     case ActionsMode_IN_FW_BrakingSmooth:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	edd3 7a00 	vldr	s15, [r3]
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	edd3 6a02 	vldr	s13, [r3, #8]
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002818:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 800281c:	eef0 1a46 	vmov.f32	s3, s12
 8002820:	eeb0 1a66 	vmov.f32	s2, s13
 8002824:	eef0 0a47 	vmov.f32	s1, s14
 8002828:	eeb0 0a67 	vmov.f32	s0, s15
 800282c:	f7fe fe6e 	bl	800150c <ActionsModel_areAllSpeedsZero>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d007      	beq.n	8002846 <ActionsModel_Forward+0x15e>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002836:	4b6a      	ldr	r3, [pc, #424]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 8002838:	2200      	movs	r2, #0
 800283a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        ActionsModel_DW.exit_port_index_FW_SafeAction = 2U;
 800283e:	4b68      	ldr	r3, [pc, #416]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 8002840:	2202      	movs	r2, #2
 8002842:	629a      	str	r2, [r3, #40]	@ 0x28
        rty_setPoint->rightAxis = 0.0F;
        rty_setPoint->leftAxis = 0.0F;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8002844:	e0b2      	b.n	80029ac <ActionsModel_Forward+0x2c4>
      } else if (*rty_safeAction == SA_BRAKING_HARD) {
 8002846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	2b03      	cmp	r3, #3
 800284c:	f040 80ae 	bne.w	80029ac <ActionsModel_Forward+0x2c4>
        ActionsModel_DW.is_FW_SafeAction = ActionsModel_IN_FW_BrakingHard;
 8002850:	4b63      	ldr	r3, [pc, #396]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 8002852:	2201      	movs	r2, #1
 8002854:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        *rty_roverAction = RA_BRAKING_HARD;
 8002858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800285a:	2205      	movs	r2, #5
 800285c:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 800285e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002860:	f04f 0200 	mov.w	r2, #0
 8002864:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8002866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002868:	f04f 0200 	mov.w	r2, #0
 800286c:	601a      	str	r2, [r3, #0]
      break;
 800286e:	e09d      	b.n	80029ac <ActionsModel_Forward+0x2c4>
     case ActionsMode_IN_FW_SL_RotateLeft:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      rotation_ended = Acti_trackGyroAngleChangeRobust
 8002870:	4b5b      	ldr	r3, [pc, #364]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 8002872:	edd3 7a00 	vldr	s15, [r3]
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	ed93 7a00 	vldr	s14, [r3]
 800287c:	ed9f 1a5d 	vldr	s2, [pc, #372]	@ 80029f4 <ActionsModel_Forward+0x30c>
 8002880:	eef0 0a47 	vmov.f32	s1, s14
 8002884:	eeb0 0a67 	vmov.f32	s0, s15
 8002888:	485b      	ldr	r0, [pc, #364]	@ (80029f8 <ActionsModel_Forward+0x310>)
 800288a:	f7fe fe83 	bl	8001594 <Acti_trackGyroAngleChangeRobust>
 800288e:	4603      	mov	r3, r0
 8002890:	75fb      	strb	r3, [r7, #23]
        (&ActionsModel_DW.accumulated_change, ActionsModel_DW.previousGyroscope,
         *rtu_gyroscope, ActionsModel_SWERVE_DEGREE);

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (rotation_ended == 1) {
 8002892:	7dfb      	ldrb	r3, [r7, #23]
 8002894:	2b01      	cmp	r3, #1
 8002896:	d107      	bne.n	80028a8 <ActionsModel_Forward+0x1c0>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002898:	4b51      	ldr	r3, [pc, #324]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 800289a:	2200      	movs	r2, #0
 800289c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        ActionsModel_DW.exit_port_index_FW_SafeAction = 2U;
 80028a0:	4b4f      	ldr	r3, [pc, #316]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 80028a2:	2202      	movs	r2, #2
 80028a4:	629a      	str	r2, [r3, #40]	@ 0x28
        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 80028a6:	e086      	b.n	80029b6 <ActionsModel_Forward+0x2ce>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a4c      	ldr	r2, [pc, #304]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 80028ae:	6013      	str	r3, [r2, #0]
      break;
 80028b0:	e081      	b.n	80029b6 <ActionsModel_Forward+0x2ce>
     case ActionsMode_IN_FW_SL_StopMotors:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	edd3 7a00 	vldr	s15, [r3]
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	edd3 6a02 	vldr	s13, [r3, #8]
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80028ca:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 80028ce:	eef0 1a46 	vmov.f32	s3, s12
 80028d2:	eeb0 1a66 	vmov.f32	s2, s13
 80028d6:	eef0 0a47 	vmov.f32	s1, s14
 80028da:	eeb0 0a67 	vmov.f32	s0, s15
 80028de:	f7fe fe15 	bl	800150c <ActionsModel_areAllSpeedsZero>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d063      	beq.n	80029b0 <ActionsModel_Forward+0x2c8>
        ActionsModel_DW.is_FW_SafeAction = ActionsMode_IN_FW_SL_RotateLeft;
 80028e8:	4b3d      	ldr	r3, [pc, #244]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 80028ea:	2203      	movs	r2, #3
 80028ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        *rty_roverAction = RA_ROTATE_LEFT;
 80028f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028f2:	2202      	movs	r2, #2
 80028f4:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = ActionsModel_SPEED_SWERVE;
 80028f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f8:	4a40      	ldr	r2, [pc, #256]	@ (80029fc <ActionsModel_Forward+0x314>)
 80028fa:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = -40.0F;
 80028fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028fe:	4a40      	ldr	r2, [pc, #256]	@ (8002a00 <ActionsModel_Forward+0x318>)
 8002900:	601a      	str	r2, [r3, #0]

        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a36      	ldr	r2, [pc, #216]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 8002908:	6013      	str	r3, [r2, #0]
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 800290a:	e051      	b.n	80029b0 <ActionsModel_Forward+0x2c8>
     case ActionsMod_IN_FW_SR_RotateRight:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      rotation_ended = Acti_trackGyroAngleChangeRobust
 800290c:	4b34      	ldr	r3, [pc, #208]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 800290e:	edd3 7a00 	vldr	s15, [r3]
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	ed93 7a00 	vldr	s14, [r3]
 8002918:	ed9f 1a36 	vldr	s2, [pc, #216]	@ 80029f4 <ActionsModel_Forward+0x30c>
 800291c:	eef0 0a47 	vmov.f32	s1, s14
 8002920:	eeb0 0a67 	vmov.f32	s0, s15
 8002924:	4834      	ldr	r0, [pc, #208]	@ (80029f8 <ActionsModel_Forward+0x310>)
 8002926:	f7fe fe35 	bl	8001594 <Acti_trackGyroAngleChangeRobust>
 800292a:	4603      	mov	r3, r0
 800292c:	75fb      	strb	r3, [r7, #23]
        (&ActionsModel_DW.accumulated_change, ActionsModel_DW.previousGyroscope,
         *rtu_gyroscope, ActionsModel_SWERVE_DEGREE);

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (rotation_ended == 1) {
 800292e:	7dfb      	ldrb	r3, [r7, #23]
 8002930:	2b01      	cmp	r3, #1
 8002932:	d107      	bne.n	8002944 <ActionsModel_Forward+0x25c>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002934:	4b2a      	ldr	r3, [pc, #168]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 8002936:	2200      	movs	r2, #0
 8002938:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        ActionsModel_DW.exit_port_index_FW_SafeAction = 2U;
 800293c:	4b28      	ldr	r3, [pc, #160]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 800293e:	2202      	movs	r2, #2
 8002940:	629a      	str	r2, [r3, #40]	@ 0x28
        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 8002942:	e038      	b.n	80029b6 <ActionsModel_Forward+0x2ce>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a25      	ldr	r2, [pc, #148]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 800294a:	6013      	str	r3, [r2, #0]
      break;
 800294c:	e033      	b.n	80029b6 <ActionsModel_Forward+0x2ce>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /* case IN_FW_SR_StopMotors: */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	edd3 7a00 	vldr	s15, [r3]
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	edd3 6a02 	vldr	s13, [r3, #8]
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002966:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 800296a:	eef0 1a46 	vmov.f32	s3, s12
 800296e:	eeb0 1a66 	vmov.f32	s2, s13
 8002972:	eef0 0a47 	vmov.f32	s1, s14
 8002976:	eeb0 0a67 	vmov.f32	s0, s15
 800297a:	f7fe fdc7 	bl	800150c <ActionsModel_areAllSpeedsZero>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d017      	beq.n	80029b4 <ActionsModel_Forward+0x2cc>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_FW_SR_RotateRight;
 8002984:	4b16      	ldr	r3, [pc, #88]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 8002986:	2205      	movs	r2, #5
 8002988:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        *rty_roverAction = RA_ROTATE_RIGHT;
 800298c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800298e:	2203      	movs	r2, #3
 8002990:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = -40.0F;
 8002992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002994:	4a1a      	ldr	r2, [pc, #104]	@ (8002a00 <ActionsModel_Forward+0x318>)
 8002996:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = ActionsModel_SPEED_SWERVE;
 8002998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800299a:	4a18      	ldr	r2, [pc, #96]	@ (80029fc <ActionsModel_Forward+0x314>)
 800299c:	601a      	str	r2, [r3, #0]

        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a0f      	ldr	r2, [pc, #60]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 80029a4:	6013      	str	r3, [r2, #0]
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 80029a6:	e005      	b.n	80029b4 <ActionsModel_Forward+0x2cc>
      break;
 80029a8:	bf00      	nop
 80029aa:	e004      	b.n	80029b6 <ActionsModel_Forward+0x2ce>
      break;
 80029ac:	bf00      	nop
 80029ae:	e002      	b.n	80029b6 <ActionsModel_Forward+0x2ce>
      break;
 80029b0:	bf00      	nop
 80029b2:	e000      	b.n	80029b6 <ActionsModel_Forward+0x2ce>
      break;
 80029b4:	bf00      	nop
    }

    if (ActionsModel_DW.exit_port_index_FW_SafeAction == 2U) {
 80029b6:	4b0a      	ldr	r3, [pc, #40]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 80029b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	f040 80ad 	bne.w	8002b1a <ActionsModel_Forward+0x432>
      ActionsModel_DW.exit_port_index_FW_SafeAction = 0U;
 80029c0:	4b07      	ldr	r3, [pc, #28]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (*rtu_currentUserAction != UA_FORWARD) {
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d01a      	beq.n	8002a04 <ActionsModel_Forward+0x31c>
        ActionsModel_DW.is_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80029ce:	4b04      	ldr	r3, [pc, #16]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_DW.exit_port_index_Forward = 2U;
 80029d6:	4b02      	ldr	r3, [pc, #8]	@ (80029e0 <ActionsModel_Forward+0x2f8>)
 80029d8:	2202      	movs	r2, #2
 80029da:	625a      	str	r2, [r3, #36]	@ 0x24
        rty_setPoint->leftAxis = 0.0F;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    }
    break;
 80029dc:	e09d      	b.n	8002b1a <ActionsModel_Forward+0x432>
 80029de:	bf00      	nop
 80029e0:	20000244 	.word	0x20000244
 80029e4:	20000240 	.word	0x20000240
 80029e8:	2000028c 	.word	0x2000028c
 80029ec:	44000000 	.word	0x44000000
 80029f0:	42c80000 	.word	0x42c80000
 80029f4:	42340000 	.word	0x42340000
 80029f8:	20000248 	.word	0x20000248
 80029fc:	42200000 	.word	0x42200000
 8002a00:	c2200000 	.word	0xc2200000
      } else if (*rty_safeAction == SA_NONE) {
 8002a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d126      	bne.n	8002a5a <ActionsModel_Forward+0x372>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8002a0c:	4bab      	ldr	r3, [pc, #684]	@ (8002cbc <ActionsModel_Forward+0x5d4>)
 8002a0e:	2203      	movs	r2, #3
 8002a10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 8002a14:	4baa      	ldr	r3, [pc, #680]	@ (8002cc0 <ActionsModel_Forward+0x5d8>)
 8002a16:	2201      	movs	r2, #1
 8002a18:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8002a1a:	4baa      	ldr	r3, [pc, #680]	@ (8002cc4 <ActionsModel_Forward+0x5dc>)
 8002a1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a1e:	6a39      	ldr	r1, [r7, #32]
 8002a20:	2001      	movs	r0, #1
 8002a22:	f7fe fc45 	bl	80012b0 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 8002a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a28:	2201      	movs	r2, #1
 8002a2a:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a32:	ee07 3a90 	vmov	s15, r3
 8002a36:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a3a:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 8002cc8 <ActionsModel_Forward+0x5e0>
 8002a3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a42:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8002ccc <ActionsModel_Forward+0x5e4>
 8002a46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a4c:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a52:	685a      	ldr	r2, [r3, #4]
 8002a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a56:	601a      	str	r2, [r3, #0]
    break;
 8002a58:	e05f      	b.n	8002b1a <ActionsModel_Forward+0x432>
        ActionsModel_DW.is_Forward = ActionsMo_IN_FW_EndedSafeAction;
 8002a5a:	4b98      	ldr	r3, [pc, #608]	@ (8002cbc <ActionsModel_Forward+0x5d4>)
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        *rty_roverAction = RA_IDLE;
 8002a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a64:	2200      	movs	r2, #0
 8002a66:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 8002a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a6a:	f04f 0200 	mov.w	r2, #0
 8002a6e:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8002a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a72:	f04f 0200 	mov.w	r2, #0
 8002a76:	601a      	str	r2, [r3, #0]
    break;
 8002a78:	e04f      	b.n	8002b1a <ActionsModel_Forward+0x432>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    /* case IN_FW_UserAction: */
    if (*rty_safeAction != SA_NONE) {
 8002a7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a7c:	781b      	ldrb	r3, [r3, #0]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d013      	beq.n	8002aaa <ActionsModel_Forward+0x3c2>
      /*  Stop tracking */
      ActionsModel_B.set = 0U;
 8002a82:	4b8f      	ldr	r3, [pc, #572]	@ (8002cc0 <ActionsModel_Forward+0x5d8>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	701a      	strb	r2, [r3, #0]

      /* Chart: '<Root>/MovingObstacles' */
      /* Chart: '<Root>/MovingObstacles' */
      ActionsModel_MovingObstacles(0, rtu_sonar, rty_statusObstacles,
 8002a88:	4b8e      	ldr	r3, [pc, #568]	@ (8002cc4 <ActionsModel_Forward+0x5dc>)
 8002a8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a8c:	6a39      	ldr	r1, [r7, #32]
 8002a8e:	2000      	movs	r0, #0
 8002a90:	f7fe fc0e 	bl	80012b0 <ActionsModel_MovingObstacles>
        &ActionsModel_DW.sf_MovingObstacles);
      ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 8002a94:	4b89      	ldr	r3, [pc, #548]	@ (8002cbc <ActionsModel_Forward+0x5d4>)
 8002a96:	2202      	movs	r2, #2
 8002a98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8002a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002aa0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002aa2:	6838      	ldr	r0, [r7, #0]
 8002aa4:	f7ff f9fa 	bl	8001e9c <Ac_enter_internal_FW_SafeAction>
        ActionsModel_MAX_SPEED_Y;
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 8002aa8:	e038      	b.n	8002b1c <ActionsModel_Forward+0x434>
    } else if (*rtu_currentUserAction != UA_FORWARD) {
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d010      	beq.n	8002ad4 <ActionsModel_Forward+0x3ec>
      ActionsModel_B.set = 0U;
 8002ab2:	4b83      	ldr	r3, [pc, #524]	@ (8002cc0 <ActionsModel_Forward+0x5d8>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	701a      	strb	r2, [r3, #0]
      ActionsModel_MovingObstacles(0, rtu_sonar, rty_statusObstacles,
 8002ab8:	4b82      	ldr	r3, [pc, #520]	@ (8002cc4 <ActionsModel_Forward+0x5dc>)
 8002aba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002abc:	6a39      	ldr	r1, [r7, #32]
 8002abe:	2000      	movs	r0, #0
 8002ac0:	f7fe fbf6 	bl	80012b0 <ActionsModel_MovingObstacles>
      ActionsModel_DW.is_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002ac4:	4b7d      	ldr	r3, [pc, #500]	@ (8002cbc <ActionsModel_Forward+0x5d4>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      ActionsModel_DW.exit_port_index_Forward = 2U;
 8002acc:	4b7b      	ldr	r3, [pc, #492]	@ (8002cbc <ActionsModel_Forward+0x5d4>)
 8002ace:	2202      	movs	r2, #2
 8002ad0:	625a      	str	r2, [r3, #36]	@ 0x24
    break;
 8002ad2:	e023      	b.n	8002b1c <ActionsModel_Forward+0x434>
      ActionsModel_MovingObstacles(ActionsModel_B.set, rtu_sonar,
 8002ad4:	4b7a      	ldr	r3, [pc, #488]	@ (8002cc0 <ActionsModel_Forward+0x5d8>)
 8002ad6:	7818      	ldrb	r0, [r3, #0]
 8002ad8:	4b7a      	ldr	r3, [pc, #488]	@ (8002cc4 <ActionsModel_Forward+0x5dc>)
 8002ada:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002adc:	6a39      	ldr	r1, [r7, #32]
 8002ade:	f7fe fbe7 	bl	80012b0 <ActionsModel_MovingObstacles>
      *rty_roverAction = RA_FORWARD;
 8002ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002aee:	ee07 3a90 	vmov	s15, r3
 8002af2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002af6:	eddf 6a74 	vldr	s13, [pc, #464]	@ 8002cc8 <ActionsModel_Forward+0x5e0>
 8002afa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002afe:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8002ccc <ActionsModel_Forward+0x5e4>
 8002b02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b08:	edc3 7a01 	vstr	s15, [r3, #4]
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b0e:	685a      	ldr	r2, [r3, #4]
 8002b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b12:	601a      	str	r2, [r3, #0]
    break;
 8002b14:	e002      	b.n	8002b1c <ActionsModel_Forward+0x434>
    break;
 8002b16:	bf00      	nop
 8002b18:	e000      	b.n	8002b1c <ActionsModel_Forward+0x434>
    break;
 8002b1a:	bf00      	nop
  }

  if (ActionsModel_DW.exit_port_index_Forward == 2U) {
 8002b1c:	4b67      	ldr	r3, [pc, #412]	@ (8002cbc <ActionsModel_Forward+0x5d4>)
 8002b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b20:	2b02      	cmp	r3, #2
 8002b22:	f040 80ee 	bne.w	8002d02 <ActionsModel_Forward+0x61a>
    ActionsModel_DW.exit_port_index_Forward = 0U;
 8002b26:	4b65      	ldr	r3, [pc, #404]	@ (8002cbc <ActionsModel_Forward+0x5d4>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    switch (*rtu_currentUserAction) {
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	3b01      	subs	r3, #1
 8002b32:	2b05      	cmp	r3, #5
 8002b34:	f200 80cc 	bhi.w	8002cd0 <ActionsModel_Forward+0x5e8>
 8002b38:	a201      	add	r2, pc, #4	@ (adr r2, 8002b40 <ActionsModel_Forward+0x458>)
 8002b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b3e:	bf00      	nop
 8002b40:	08002be3 	.word	0x08002be3
 8002b44:	08002bb5 	.word	0x08002bb5
 8002b48:	08002b87 	.word	0x08002b87
 8002b4c:	08002b59 	.word	0x08002b59
 8002b50:	08002c95 	.word	0x08002c95
 8002b54:	08002c6f 	.word	0x08002c6f
     case UA_BACKWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 8002b58:	4b58      	ldr	r3, [pc, #352]	@ (8002cbc <ActionsModel_Forward+0x5d4>)
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8002b60:	4b56      	ldr	r3, [pc, #344]	@ (8002cbc <ActionsModel_Forward+0x5d4>)
 8002b62:	2204      	movs	r2, #4
 8002b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b6a:	2206      	movs	r2, #6
 8002b6c:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b70:	2200      	movs	r2, #0
 8002b72:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b76:	f04f 0200 	mov.w	r2, #0
 8002b7a:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b7e:	f04f 0200 	mov.w	r2, #0
 8002b82:	601a      	str	r2, [r3, #0]
      break;
 8002b84:	e0bd      	b.n	8002d02 <ActionsModel_Forward+0x61a>

     case UA_ROTATE_RIGHT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 8002b86:	4b4d      	ldr	r3, [pc, #308]	@ (8002cbc <ActionsModel_Forward+0x5d4>)
 8002b88:	2207      	movs	r2, #7
 8002b8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 8002b8e:	4b4b      	ldr	r3, [pc, #300]	@ (8002cbc <ActionsModel_Forward+0x5d4>)
 8002b90:	2202      	movs	r2, #2
 8002b92:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b98:	2206      	movs	r2, #6
 8002b9a:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002b9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba4:	f04f 0200 	mov.w	r2, #0
 8002ba8:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bac:	f04f 0200 	mov.w	r2, #0
 8002bb0:	601a      	str	r2, [r3, #0]
      break;
 8002bb2:	e0a6      	b.n	8002d02 <ActionsModel_Forward+0x61a>

     case UA_ROTATE_LEFT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 8002bb4:	4b41      	ldr	r3, [pc, #260]	@ (8002cbc <ActionsModel_Forward+0x5d4>)
 8002bb6:	2206      	movs	r2, #6
 8002bb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 8002bbc:	4b3f      	ldr	r3, [pc, #252]	@ (8002cbc <ActionsModel_Forward+0x5d4>)
 8002bbe:	2202      	movs	r2, #2
 8002bc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bc6:	2206      	movs	r2, #6
 8002bc8:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bcc:	2200      	movs	r2, #0
 8002bce:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd2:	f04f 0200 	mov.w	r2, #0
 8002bd6:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bda:	f04f 0200 	mov.w	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]
      break;
 8002be0:	e08f      	b.n	8002d02 <ActionsModel_Forward+0x61a>

     case UA_FORWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 8002be2:	4b36      	ldr	r3, [pc, #216]	@ (8002cbc <ActionsModel_Forward+0x5d4>)
 8002be4:	2204      	movs	r2, #4
 8002be6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8002bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bec:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 8002bee:	6a3b      	ldr	r3, [r7, #32]
 8002bf0:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	4610      	mov	r0, r2
 8002bf6:	f7fe fc5c 	bl	80014b2 <ActionsM_checkSafetyFromForward>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c00:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 8002c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00a      	beq.n	8002c20 <ActionsModel_Forward+0x538>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 8002c0a:	4b2c      	ldr	r3, [pc, #176]	@ (8002cbc <ActionsModel_Forward+0x5d4>)
 8002c0c:	2202      	movs	r2, #2
 8002c0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8002c12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002c16:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c18:	6838      	ldr	r0, [r7, #0]
 8002c1a:	f7ff f93f 	bl	8001e9c <Ac_enter_internal_FW_SafeAction>
        /*  Set point */
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_Y;
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
      break;
 8002c1e:	e070      	b.n	8002d02 <ActionsModel_Forward+0x61a>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8002c20:	4b26      	ldr	r3, [pc, #152]	@ (8002cbc <ActionsModel_Forward+0x5d4>)
 8002c22:	2203      	movs	r2, #3
 8002c24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 8002c28:	4b25      	ldr	r3, [pc, #148]	@ (8002cc0 <ActionsModel_Forward+0x5d8>)
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8002c2e:	4b25      	ldr	r3, [pc, #148]	@ (8002cc4 <ActionsModel_Forward+0x5dc>)
 8002c30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c32:	6a39      	ldr	r1, [r7, #32]
 8002c34:	2001      	movs	r0, #1
 8002c36:	f7fe fb3b 	bl	80012b0 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 8002c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c46:	ee07 3a90 	vmov	s15, r3
 8002c4a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c4e:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8002cc8 <ActionsModel_Forward+0x5e0>
 8002c52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c56:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002ccc <ActionsModel_Forward+0x5e4>
 8002c5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c60:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c66:	685a      	ldr	r2, [r3, #4]
 8002c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c6a:	601a      	str	r2, [r3, #0]
      break;
 8002c6c:	e049      	b.n	8002d02 <ActionsModel_Forward+0x61a>

     case UA_BRAKING_SMOOTH:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 8002c6e:	4b13      	ldr	r3, [pc, #76]	@ (8002cbc <ActionsModel_Forward+0x5d4>)
 8002c70:	2203      	movs	r2, #3
 8002c72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c78:	2206      	movs	r2, #6
 8002c7a:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002c7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c7e:	2200      	movs	r2, #0
 8002c80:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c84:	f04f 0200 	mov.w	r2, #0
 8002c88:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c8c:	f04f 0200 	mov.w	r2, #0
 8002c90:	601a      	str	r2, [r3, #0]
      break;
 8002c92:	e036      	b.n	8002d02 <ActionsModel_Forward+0x61a>

     case UA_BRAKING_HARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8002c94:	4b09      	ldr	r3, [pc, #36]	@ (8002cbc <ActionsModel_Forward+0x5d4>)
 8002c96:	2202      	movs	r2, #2
 8002c98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_HARD;
 8002c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c9e:	2205      	movs	r2, #5
 8002ca0:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002ca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002caa:	f04f 0200 	mov.w	r2, #0
 8002cae:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb2:	f04f 0200 	mov.w	r2, #0
 8002cb6:	601a      	str	r2, [r3, #0]
      break;
 8002cb8:	e023      	b.n	8002d02 <ActionsModel_Forward+0x61a>
 8002cba:	bf00      	nop
 8002cbc:	20000244 	.word	0x20000244
 8002cc0:	20000240 	.word	0x20000240
 8002cc4:	2000028c 	.word	0x2000028c
 8002cc8:	44000000 	.word	0x44000000
 8002ccc:	42c80000 	.word	0x42c80000

     default:
      /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
         [currentUserAction == ENUM_UserAction.UA_NONE] */
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 8002cd0:	4b0e      	ldr	r3, [pc, #56]	@ (8002d0c <ActionsModel_Forward+0x624>)
 8002cd2:	2205      	movs	r2, #5
 8002cd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_IDLE;
 8002cd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cda:	2200      	movs	r2, #0
 8002cdc:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002cde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce6:	f04f 0200 	mov.w	r2, #0
 8002cea:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cee:	f04f 0200 	mov.w	r2, #0
 8002cf2:	601a      	str	r2, [r3, #0]

      /*  Led */
      rty_redLeds->left = RED_OFF;
 8002cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	701a      	strb	r2, [r3, #0]
      rty_redLeds->right = RED_OFF;
 8002cfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	705a      	strb	r2, [r3, #1]
      break;
 8002d00:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }
}
 8002d02:	bf00      	nop
 8002d04:	3718      	adds	r7, #24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	20000244 	.word	0x20000244

08002d10 <ActionsModel_RotateLeft>:
  const BUS_Speed *rtu_speed, const int16_T *rtu_x_lever, const int16_T
  *rtu_y_lever, const real32_T *rtu_gyroscope, const BUS_Sonar *rtu_sonar,
  BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction, ENUM_SafeAction
  *rty_safeAction, ENUM_TrackingObstacles *rty_statusObstacles, BUS_RedLeds
  *rty_redLeds)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	60b9      	str	r1, [r7, #8]
 8002d1a:	607a      	str	r2, [r7, #4]
 8002d1c:	603b      	str	r3, [r7, #0]
  if (ActionsModel_DW.is_RotateLeft == ActionsModel_IN_RL_RotateLeft) {
 8002d1e:	4bb4      	ldr	r3, [pc, #720]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002d20:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	f040 80f6 	bne.w	8002f16 <ActionsModel_RotateLeft+0x206>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->left);
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	881b      	ldrh	r3, [r3, #0]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7fe fbac 	bl	800148c <ActionsMo_checkSafetyFromRotate>
 8002d34:	4603      	mov	r3, r0
 8002d36:	461a      	mov	r2, r3
 8002d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d3a:	701a      	strb	r2, [r3, #0]

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    switch (ActionsModel_DW.is_RL_RotateLeft) {
 8002d3c:	4bac      	ldr	r3, [pc, #688]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002d3e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d002      	beq.n	8002d4c <ActionsModel_RotateLeft+0x3c>
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d037      	beq.n	8002dba <ActionsModel_RotateLeft+0xaa>
 8002d4a:	e0a2      	b.n	8002e92 <ActionsModel_RotateLeft+0x182>
     case ActionsMo_IN_RL_EndedSafeAction:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (*rtu_currentUserAction != UA_ROTATE_LEFT) {
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	d00b      	beq.n	8002d6c <ActionsModel_RotateLeft+0x5c>
        ActionsModel_DW.is_RL_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002d54:	4ba6      	ldr	r3, [pc, #664]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        ActionsModel_DW.is_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002d5c:	4ba4      	ldr	r3, [pc, #656]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        ActionsModel_DW.exit_port_index_RotateLeft = 2U;
 8002d64:	4ba2      	ldr	r3, [pc, #648]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002d66:	2202      	movs	r2, #2
 8002d68:	62da      	str	r2, [r3, #44]	@ 0x2c
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8002d6a:	e13e      	b.n	8002fea <ActionsModel_RotateLeft+0x2da>
      } else if (*rty_safeAction == SA_NONE) {
 8002d6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f040 813a 	bne.w	8002fea <ActionsModel_RotateLeft+0x2da>
        ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_UserAction;
 8002d76:	4b9e      	ldr	r3, [pc, #632]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002d78:	2203      	movs	r2, #3
 8002d7a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        *rty_roverAction = RA_ROTATE_LEFT;
 8002d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d80:	2202      	movs	r2, #2
 8002d82:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d8a:	ee07 3a90 	vmov	s15, r3
 8002d8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d92:	eddf 6a98 	vldr	s13, [pc, #608]	@ 8002ff4 <ActionsModel_RotateLeft+0x2e4>
 8002d96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d9a:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8002ff8 <ActionsModel_RotateLeft+0x2e8>
 8002d9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002da2:	6a3b      	ldr	r3, [r7, #32]
 8002da4:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8002da8:	6a3b      	ldr	r3, [r7, #32]
 8002daa:	edd3 7a00 	vldr	s15, [r3]
 8002dae:	eef1 7a67 	vneg.f32	s15, s15
 8002db2:	6a3b      	ldr	r3, [r7, #32]
 8002db4:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 8002db8:	e117      	b.n	8002fea <ActionsModel_RotateLeft+0x2da>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	edd3 7a00 	vldr	s15, [r3]
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	edd3 6a02 	vldr	s13, [r3, #8]
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002dd2:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8002dd6:	eef0 1a46 	vmov.f32	s3, s12
 8002dda:	eeb0 1a66 	vmov.f32	s2, s13
 8002dde:	eef0 0a47 	vmov.f32	s1, s14
 8002de2:	eeb0 0a67 	vmov.f32	s0, s15
 8002de6:	f7fe fb91 	bl	800150c <ActionsModel_areAllSpeedsZero>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d002      	beq.n	8002df6 <ActionsModel_RotateLeft+0xe6>
        ActionsModel_DW.exit_port_index_RL_SafeAction = 2U;
 8002df0:	4b7f      	ldr	r3, [pc, #508]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002df2:	2202      	movs	r2, #2
 8002df4:	631a      	str	r2, [r3, #48]	@ 0x30
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (ActionsModel_DW.exit_port_index_RL_SafeAction == 2U) {
 8002df6:	4b7e      	ldr	r3, [pc, #504]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	f040 80fe 	bne.w	8002ffc <ActionsModel_RotateLeft+0x2ec>
        ActionsModel_DW.exit_port_index_RL_SafeAction = 0U;
 8002e00:	4b7b      	ldr	r3, [pc, #492]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	631a      	str	r2, [r3, #48]	@ 0x30

        /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
         *  Chart: '<Root>/RoverAction'
         */
        /* Chart: '<Root>/RoverAction' */
        if (*rtu_currentUserAction != UA_ROTATE_LEFT) {
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d00b      	beq.n	8002e26 <ActionsModel_RotateLeft+0x116>
          ActionsModel_DW.is_RL_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002e0e:	4b78      	ldr	r3, [pc, #480]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
          ActionsModel_DW.is_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002e16:	4b76      	ldr	r3, [pc, #472]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
          ActionsModel_DW.exit_port_index_RotateLeft = 2U;
 8002e1e:	4b74      	ldr	r3, [pc, #464]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002e20:	2202      	movs	r2, #2
 8002e22:	62da      	str	r2, [r3, #44]	@ 0x2c
          rty_setPoint->leftAxis = 0.0F;
        }

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 8002e24:	e0ea      	b.n	8002ffc <ActionsModel_RotateLeft+0x2ec>
        } else if (*rty_safeAction == SA_NONE) {
 8002e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d121      	bne.n	8002e72 <ActionsModel_RotateLeft+0x162>
          ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_UserAction;
 8002e2e:	4b70      	ldr	r3, [pc, #448]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002e30:	2203      	movs	r2, #3
 8002e32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
          *rty_roverAction = RA_ROTATE_LEFT;
 8002e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e38:	2202      	movs	r2, #2
 8002e3a:	701a      	strb	r2, [r3, #0]
          rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e42:	ee07 3a90 	vmov	s15, r3
 8002e46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e4a:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8002ff4 <ActionsModel_RotateLeft+0x2e4>
 8002e4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e52:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8002ff8 <ActionsModel_RotateLeft+0x2e8>
 8002e56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e5a:	6a3b      	ldr	r3, [r7, #32]
 8002e5c:	edc3 7a00 	vstr	s15, [r3]
          rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8002e60:	6a3b      	ldr	r3, [r7, #32]
 8002e62:	edd3 7a00 	vldr	s15, [r3]
 8002e66:	eef1 7a67 	vneg.f32	s15, s15
 8002e6a:	6a3b      	ldr	r3, [r7, #32]
 8002e6c:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 8002e70:	e0c4      	b.n	8002ffc <ActionsModel_RotateLeft+0x2ec>
          ActionsModel_DW.is_RL_RotateLeft = ActionsMo_IN_RL_EndedSafeAction;
 8002e72:	4b5f      	ldr	r3, [pc, #380]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002e74:	2201      	movs	r2, #1
 8002e76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
          *rty_roverAction = RA_IDLE;
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 8002e80:	6a3b      	ldr	r3, [r7, #32]
 8002e82:	f04f 0200 	mov.w	r2, #0
 8002e86:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 8002e88:	6a3b      	ldr	r3, [r7, #32]
 8002e8a:	f04f 0200 	mov.w	r2, #0
 8002e8e:	601a      	str	r2, [r3, #0]
      break;
 8002e90:	e0b4      	b.n	8002ffc <ActionsModel_RotateLeft+0x2ec>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /* case IN_RL_UserAction: */
      if (*rty_safeAction != SA_NONE) {
 8002e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d00f      	beq.n	8002eba <ActionsModel_RotateLeft+0x1aa>
        ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_SafeAction;
 8002e9a:	4b55      	ldr	r3, [pc, #340]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002e9c:	2202      	movs	r2, #2
 8002e9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        *rty_roverAction = RA_BRAKING_HARD;
 8002ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea4:	2205      	movs	r2, #5
 8002ea6:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8002ea8:	6a3b      	ldr	r3, [r7, #32]
 8002eaa:	f04f 0200 	mov.w	r2, #0
 8002eae:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8002eb0:	6a3b      	ldr	r3, [r7, #32]
 8002eb2:	f04f 0200 	mov.w	r2, #0
 8002eb6:	601a      	str	r2, [r3, #0]
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8002eb8:	e0a1      	b.n	8002ffe <ActionsModel_RotateLeft+0x2ee>
      } else if (*rtu_currentUserAction != UA_ROTATE_LEFT) {
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	781b      	ldrb	r3, [r3, #0]
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d00b      	beq.n	8002eda <ActionsModel_RotateLeft+0x1ca>
        ActionsModel_DW.is_RL_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002ec2:	4b4b      	ldr	r3, [pc, #300]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        ActionsModel_DW.is_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002eca:	4b49      	ldr	r3, [pc, #292]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        ActionsModel_DW.exit_port_index_RotateLeft = 2U;
 8002ed2:	4b47      	ldr	r3, [pc, #284]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002ed4:	2202      	movs	r2, #2
 8002ed6:	62da      	str	r2, [r3, #44]	@ 0x2c
      break;
 8002ed8:	e091      	b.n	8002ffe <ActionsModel_RotateLeft+0x2ee>
        *rty_roverAction = RA_ROTATE_LEFT;
 8002eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002edc:	2202      	movs	r2, #2
 8002ede:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ee6:	ee07 3a90 	vmov	s15, r3
 8002eea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002eee:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8002ff4 <ActionsModel_RotateLeft+0x2e4>
 8002ef2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ef6:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8002ff8 <ActionsModel_RotateLeft+0x2e8>
 8002efa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002efe:	6a3b      	ldr	r3, [r7, #32]
 8002f00:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8002f04:	6a3b      	ldr	r3, [r7, #32]
 8002f06:	edd3 7a00 	vldr	s15, [r3]
 8002f0a:	eef1 7a67 	vneg.f32	s15, s15
 8002f0e:	6a3b      	ldr	r3, [r7, #32]
 8002f10:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 8002f14:	e073      	b.n	8002ffe <ActionsModel_RotateLeft+0x2ee>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    /* case IN_RL_StopMotors: */
  } else if (*rtu_currentUserAction != UA_ROTATE_LEFT) {
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d007      	beq.n	8002f2e <ActionsModel_RotateLeft+0x21e>
    ActionsModel_DW.is_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002f1e:	4b34      	ldr	r3, [pc, #208]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    ActionsModel_DW.exit_port_index_RotateLeft = 2U;
 8002f26:	4b32      	ldr	r3, [pc, #200]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002f28:	2202      	movs	r2, #2
 8002f2a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002f2c:	e067      	b.n	8002ffe <ActionsModel_RotateLeft+0x2ee>
  } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	edd3 7a00 	vldr	s15, [r3]
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	ed93 7a01 	vldr	s14, [r3, #4]
              rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0)
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	edd3 6a02 	vldr	s13, [r3, #8]
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	ed93 6a03 	vldr	s12, [r3, #12]
  } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002f46:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8002f4a:	eef0 1a46 	vmov.f32	s3, s12
 8002f4e:	eeb0 1a66 	vmov.f32	s2, s13
 8002f52:	eef0 0a47 	vmov.f32	s1, s14
 8002f56:	eeb0 0a67 	vmov.f32	s0, s15
 8002f5a:	f7fe fad7 	bl	800150c <ActionsModel_areAllSpeedsZero>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d04c      	beq.n	8002ffe <ActionsModel_RotateLeft+0x2ee>
  {
    ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_RotateLeft;
 8002f64:	4b22      	ldr	r3, [pc, #136]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->left);
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	881b      	ldrh	r3, [r3, #0]
 8002f70:	4618      	mov	r0, r3
 8002f72:	f7fe fa8b 	bl	800148c <ActionsMo_checkSafetyFromRotate>
 8002f76:	4603      	mov	r3, r0
 8002f78:	461a      	mov	r2, r3
 8002f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f7c:	701a      	strb	r2, [r3, #0]
    if (*rty_safeAction != SA_NONE) {
 8002f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d00f      	beq.n	8002fa6 <ActionsModel_RotateLeft+0x296>
      ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_SafeAction;
 8002f86:	4b1a      	ldr	r3, [pc, #104]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002f88:	2202      	movs	r2, #2
 8002f8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
      *rty_roverAction = RA_BRAKING_HARD;
 8002f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f90:	2205      	movs	r2, #5
 8002f92:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002f94:	6a3b      	ldr	r3, [r7, #32]
 8002f96:	f04f 0200 	mov.w	r2, #0
 8002f9a:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002f9c:	6a3b      	ldr	r3, [r7, #32]
 8002f9e:	f04f 0200 	mov.w	r2, #0
 8002fa2:	601a      	str	r2, [r3, #0]
 8002fa4:	e02b      	b.n	8002ffe <ActionsModel_RotateLeft+0x2ee>
    } else {
      /* [safeAction == ENUM_SafeAction.SA_NONE] */
      ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_UserAction;
 8002fa6:	4b12      	ldr	r3, [pc, #72]	@ (8002ff0 <ActionsModel_RotateLeft+0x2e0>)
 8002fa8:	2203      	movs	r2, #3
 8002faa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
      *rty_roverAction = RA_ROTATE_LEFT;
 8002fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb0:	2202      	movs	r2, #2
 8002fb2:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fba:	ee07 3a90 	vmov	s15, r3
 8002fbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002fc2:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8002ff4 <ActionsModel_RotateLeft+0x2e4>
 8002fc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002fca:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002ff8 <ActionsModel_RotateLeft+0x2e8>
 8002fce:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fd2:	6a3b      	ldr	r3, [r7, #32]
 8002fd4:	edc3 7a00 	vstr	s15, [r3]
        ActionsModel_MAX_SPEED_X;
      rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8002fd8:	6a3b      	ldr	r3, [r7, #32]
 8002fda:	edd3 7a00 	vldr	s15, [r3]
 8002fde:	eef1 7a67 	vneg.f32	s15, s15
 8002fe2:	6a3b      	ldr	r3, [r7, #32]
 8002fe4:	edc3 7a01 	vstr	s15, [r3, #4]
 8002fe8:	e009      	b.n	8002ffe <ActionsModel_RotateLeft+0x2ee>
      break;
 8002fea:	bf00      	nop
 8002fec:	e007      	b.n	8002ffe <ActionsModel_RotateLeft+0x2ee>
 8002fee:	bf00      	nop
 8002ff0:	20000244 	.word	0x20000244
 8002ff4:	44000000 	.word	0x44000000
 8002ff8:	42a00000 	.word	0x42a00000
      break;
 8002ffc:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }

  if (ActionsModel_DW.exit_port_index_RotateLeft == 2U) {
 8002ffe:	4b75      	ldr	r3, [pc, #468]	@ (80031d4 <ActionsModel_RotateLeft+0x4c4>)
 8003000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003002:	2b02      	cmp	r3, #2
 8003004:	f040 80e2 	bne.w	80031cc <ActionsModel_RotateLeft+0x4bc>
    ActionsModel_DW.exit_port_index_RotateLeft = 0U;
 8003008:	4b72      	ldr	r3, [pc, #456]	@ (80031d4 <ActionsModel_RotateLeft+0x4c4>)
 800300a:	2200      	movs	r2, #0
 800300c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    switch (*rtu_currentUserAction) {
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	3b01      	subs	r3, #1
 8003014:	2b05      	cmp	r3, #5
 8003016:	f200 80c0 	bhi.w	800319a <ActionsModel_RotateLeft+0x48a>
 800301a:	a201      	add	r2, pc, #4	@ (adr r2, 8003020 <ActionsModel_RotateLeft+0x310>)
 800301c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003020:	080030c3 	.word	0x080030c3
 8003024:	08003095 	.word	0x08003095
 8003028:	08003067 	.word	0x08003067
 800302c:	08003039 	.word	0x08003039
 8003030:	08003175 	.word	0x08003175
 8003034:	0800314f 	.word	0x0800314f
     case UA_BACKWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 8003038:	4b66      	ldr	r3, [pc, #408]	@ (80031d4 <ActionsModel_RotateLeft+0x4c4>)
 800303a:	2201      	movs	r2, #1
 800303c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8003040:	4b64      	ldr	r3, [pc, #400]	@ (80031d4 <ActionsModel_RotateLeft+0x4c4>)
 8003042:	2204      	movs	r2, #4
 8003044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8003048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800304a:	2206      	movs	r2, #6
 800304c:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800304e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003050:	2200      	movs	r2, #0
 8003052:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8003054:	6a3b      	ldr	r3, [r7, #32]
 8003056:	f04f 0200 	mov.w	r2, #0
 800305a:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800305c:	6a3b      	ldr	r3, [r7, #32]
 800305e:	f04f 0200 	mov.w	r2, #0
 8003062:	601a      	str	r2, [r3, #0]
      break;
 8003064:	e0b2      	b.n	80031cc <ActionsModel_RotateLeft+0x4bc>

     case UA_ROTATE_RIGHT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 8003066:	4b5b      	ldr	r3, [pc, #364]	@ (80031d4 <ActionsModel_RotateLeft+0x4c4>)
 8003068:	2207      	movs	r2, #7
 800306a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 800306e:	4b59      	ldr	r3, [pc, #356]	@ (80031d4 <ActionsModel_RotateLeft+0x4c4>)
 8003070:	2202      	movs	r2, #2
 8003072:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8003076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003078:	2206      	movs	r2, #6
 800307a:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800307c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800307e:	2200      	movs	r2, #0
 8003080:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8003082:	6a3b      	ldr	r3, [r7, #32]
 8003084:	f04f 0200 	mov.w	r2, #0
 8003088:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800308a:	6a3b      	ldr	r3, [r7, #32]
 800308c:	f04f 0200 	mov.w	r2, #0
 8003090:	601a      	str	r2, [r3, #0]
      break;
 8003092:	e09b      	b.n	80031cc <ActionsModel_RotateLeft+0x4bc>

     case UA_ROTATE_LEFT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 8003094:	4b4f      	ldr	r3, [pc, #316]	@ (80031d4 <ActionsModel_RotateLeft+0x4c4>)
 8003096:	2206      	movs	r2, #6
 8003098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 800309c:	4b4d      	ldr	r3, [pc, #308]	@ (80031d4 <ActionsModel_RotateLeft+0x4c4>)
 800309e:	2202      	movs	r2, #2
 80030a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 80030a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a6:	2206      	movs	r2, #6
 80030a8:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 80030aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030ac:	2200      	movs	r2, #0
 80030ae:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 80030b0:	6a3b      	ldr	r3, [r7, #32]
 80030b2:	f04f 0200 	mov.w	r2, #0
 80030b6:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 80030b8:	6a3b      	ldr	r3, [r7, #32]
 80030ba:	f04f 0200 	mov.w	r2, #0
 80030be:	601a      	str	r2, [r3, #0]
      break;
 80030c0:	e084      	b.n	80031cc <ActionsModel_RotateLeft+0x4bc>

     case UA_FORWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 80030c2:	4b44      	ldr	r3, [pc, #272]	@ (80031d4 <ActionsModel_RotateLeft+0x4c4>)
 80030c4:	2204      	movs	r2, #4
 80030c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80030ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030cc:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 80030ce:	69fb      	ldr	r3, [r7, #28]
 80030d0:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80030d2:	4619      	mov	r1, r3
 80030d4:	4610      	mov	r0, r2
 80030d6:	f7fe f9ec 	bl	80014b2 <ActionsM_checkSafetyFromForward>
 80030da:	4603      	mov	r3, r0
 80030dc:	461a      	mov	r2, r3
 80030de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030e0:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 80030e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00a      	beq.n	8003100 <ActionsModel_RotateLeft+0x3f0>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 80030ea:	4b3a      	ldr	r3, [pc, #232]	@ (80031d4 <ActionsModel_RotateLeft+0x4c4>)
 80030ec:	2202      	movs	r2, #2
 80030ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 80030f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030f6:	6a39      	ldr	r1, [r7, #32]
 80030f8:	69b8      	ldr	r0, [r7, #24]
 80030fa:	f7fe fecf 	bl	8001e9c <Ac_enter_internal_FW_SafeAction>
        /*  Set point */
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_Y;
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
      break;
 80030fe:	e065      	b.n	80031cc <ActionsModel_RotateLeft+0x4bc>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8003100:	4b34      	ldr	r3, [pc, #208]	@ (80031d4 <ActionsModel_RotateLeft+0x4c4>)
 8003102:	2203      	movs	r2, #3
 8003104:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 8003108:	4b33      	ldr	r3, [pc, #204]	@ (80031d8 <ActionsModel_RotateLeft+0x4c8>)
 800310a:	2201      	movs	r2, #1
 800310c:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 800310e:	4b33      	ldr	r3, [pc, #204]	@ (80031dc <ActionsModel_RotateLeft+0x4cc>)
 8003110:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003112:	69f9      	ldr	r1, [r7, #28]
 8003114:	2001      	movs	r0, #1
 8003116:	f7fe f8cb 	bl	80012b0 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 800311a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800311c:	2201      	movs	r2, #1
 800311e:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003126:	ee07 3a90 	vmov	s15, r3
 800312a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800312e:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 80031e0 <ActionsModel_RotateLeft+0x4d0>
 8003132:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003136:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80031e4 <ActionsModel_RotateLeft+0x4d4>
 800313a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800313e:	6a3b      	ldr	r3, [r7, #32]
 8003140:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8003144:	6a3b      	ldr	r3, [r7, #32]
 8003146:	685a      	ldr	r2, [r3, #4]
 8003148:	6a3b      	ldr	r3, [r7, #32]
 800314a:	601a      	str	r2, [r3, #0]
      break;
 800314c:	e03e      	b.n	80031cc <ActionsModel_RotateLeft+0x4bc>

     case UA_BRAKING_SMOOTH:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 800314e:	4b21      	ldr	r3, [pc, #132]	@ (80031d4 <ActionsModel_RotateLeft+0x4c4>)
 8003150:	2203      	movs	r2, #3
 8003152:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8003156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003158:	2206      	movs	r2, #6
 800315a:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800315c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800315e:	2200      	movs	r2, #0
 8003160:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8003162:	6a3b      	ldr	r3, [r7, #32]
 8003164:	f04f 0200 	mov.w	r2, #0
 8003168:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800316a:	6a3b      	ldr	r3, [r7, #32]
 800316c:	f04f 0200 	mov.w	r2, #0
 8003170:	601a      	str	r2, [r3, #0]
      break;
 8003172:	e02b      	b.n	80031cc <ActionsModel_RotateLeft+0x4bc>

     case UA_BRAKING_HARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8003174:	4b17      	ldr	r3, [pc, #92]	@ (80031d4 <ActionsModel_RotateLeft+0x4c4>)
 8003176:	2202      	movs	r2, #2
 8003178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_HARD;
 800317c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800317e:	2205      	movs	r2, #5
 8003180:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8003182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003184:	2200      	movs	r2, #0
 8003186:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8003188:	6a3b      	ldr	r3, [r7, #32]
 800318a:	f04f 0200 	mov.w	r2, #0
 800318e:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8003190:	6a3b      	ldr	r3, [r7, #32]
 8003192:	f04f 0200 	mov.w	r2, #0
 8003196:	601a      	str	r2, [r3, #0]
      break;
 8003198:	e018      	b.n	80031cc <ActionsModel_RotateLeft+0x4bc>

     default:
      /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
         [currentUserAction == ENUM_UserAction.UA_NONE] */
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 800319a:	4b0e      	ldr	r3, [pc, #56]	@ (80031d4 <ActionsModel_RotateLeft+0x4c4>)
 800319c:	2205      	movs	r2, #5
 800319e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_IDLE;
 80031a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a4:	2200      	movs	r2, #0
 80031a6:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 80031a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031aa:	2200      	movs	r2, #0
 80031ac:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 80031ae:	6a3b      	ldr	r3, [r7, #32]
 80031b0:	f04f 0200 	mov.w	r2, #0
 80031b4:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 80031b6:	6a3b      	ldr	r3, [r7, #32]
 80031b8:	f04f 0200 	mov.w	r2, #0
 80031bc:	601a      	str	r2, [r3, #0]

      /*  Led */
      rty_redLeds->left = RED_OFF;
 80031be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031c0:	2200      	movs	r2, #0
 80031c2:	701a      	strb	r2, [r3, #0]
      rty_redLeds->right = RED_OFF;
 80031c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031c6:	2200      	movs	r2, #0
 80031c8:	705a      	strb	r2, [r3, #1]
      break;
 80031ca:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }
}
 80031cc:	bf00      	nop
 80031ce:	3710      	adds	r7, #16
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	20000244 	.word	0x20000244
 80031d8:	20000240 	.word	0x20000240
 80031dc:	2000028c 	.word	0x2000028c
 80031e0:	44000000 	.word	0x44000000
 80031e4:	42c80000 	.word	0x42c80000

080031e8 <ActionsModel_RotateRight>:
  *rtu_currentUserAction, const BUS_Speed *rtu_speed, const int16_T *rtu_x_lever,
  const int16_T *rtu_y_lever, const real32_T *rtu_gyroscope, const BUS_Sonar
  *rtu_sonar, BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction,
  ENUM_SafeAction *rty_safeAction, ENUM_TrackingObstacles *rty_statusObstacles,
  BUS_RedLeds *rty_redLeds)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	60f8      	str	r0, [r7, #12]
 80031f0:	60b9      	str	r1, [r7, #8]
 80031f2:	607a      	str	r2, [r7, #4]
 80031f4:	603b      	str	r3, [r7, #0]
  if (ActionsModel_DW.is_RotateRight == ActionsModel_IN_RR_RotateRight) {
 80031f6:	4bb4      	ldr	r3, [pc, #720]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 80031f8:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	f040 80f6 	bne.w	80033ee <ActionsModel_RotateRight+0x206>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->right);
 8003202:	69fb      	ldr	r3, [r7, #28]
 8003204:	889b      	ldrh	r3, [r3, #4]
 8003206:	4618      	mov	r0, r3
 8003208:	f7fe f940 	bl	800148c <ActionsMo_checkSafetyFromRotate>
 800320c:	4603      	mov	r3, r0
 800320e:	461a      	mov	r2, r3
 8003210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003212:	701a      	strb	r2, [r3, #0]

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    switch (ActionsModel_DW.is_RR_RotateRight) {
 8003214:	4bac      	ldr	r3, [pc, #688]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 8003216:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800321a:	2b01      	cmp	r3, #1
 800321c:	d002      	beq.n	8003224 <ActionsModel_RotateRight+0x3c>
 800321e:	2b02      	cmp	r3, #2
 8003220:	d037      	beq.n	8003292 <ActionsModel_RotateRight+0xaa>
 8003222:	e0a2      	b.n	800336a <ActionsModel_RotateRight+0x182>
     case ActionsMo_IN_RR_EndedSafeAction:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (*rtu_currentUserAction != UA_ROTATE_RIGHT) {
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	2b03      	cmp	r3, #3
 800322a:	d00b      	beq.n	8003244 <ActionsModel_RotateRight+0x5c>
        ActionsModel_DW.is_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 800322c:	4ba6      	ldr	r3, [pc, #664]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 800322e:	2200      	movs	r2, #0
 8003230:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
        ActionsModel_DW.is_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8003234:	4ba4      	ldr	r3, [pc, #656]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 8003236:	2200      	movs	r2, #0
 8003238:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
        ActionsModel_DW.exit_port_index_RotateRight = 2U;
 800323c:	4ba2      	ldr	r3, [pc, #648]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 800323e:	2202      	movs	r2, #2
 8003240:	635a      	str	r2, [r3, #52]	@ 0x34
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8003242:	e13e      	b.n	80034c2 <ActionsModel_RotateRight+0x2da>
      } else if (*rty_safeAction == SA_NONE) {
 8003244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	f040 813a 	bne.w	80034c2 <ActionsModel_RotateRight+0x2da>
        ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_UserAction;
 800324e:	4b9e      	ldr	r3, [pc, #632]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 8003250:	2203      	movs	r2, #3
 8003252:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
        *rty_roverAction = RA_ROTATE_RIGHT;
 8003256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003258:	2203      	movs	r2, #3
 800325a:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003262:	ee07 3a90 	vmov	s15, r3
 8003266:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800326a:	eddf 6a98 	vldr	s13, [pc, #608]	@ 80034cc <ActionsModel_RotateRight+0x2e4>
 800326e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003272:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 80034d0 <ActionsModel_RotateRight+0x2e8>
 8003276:	ee67 7a87 	vmul.f32	s15, s15, s14
 800327a:	6a3b      	ldr	r3, [r7, #32]
 800327c:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8003280:	6a3b      	ldr	r3, [r7, #32]
 8003282:	edd3 7a00 	vldr	s15, [r3]
 8003286:	eef1 7a67 	vneg.f32	s15, s15
 800328a:	6a3b      	ldr	r3, [r7, #32]
 800328c:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 8003290:	e117      	b.n	80034c2 <ActionsModel_RotateRight+0x2da>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	edd3 7a00 	vldr	s15, [r3]
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	edd3 6a02 	vldr	s13, [r3, #8]
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80032aa:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 80032ae:	eef0 1a46 	vmov.f32	s3, s12
 80032b2:	eeb0 1a66 	vmov.f32	s2, s13
 80032b6:	eef0 0a47 	vmov.f32	s1, s14
 80032ba:	eeb0 0a67 	vmov.f32	s0, s15
 80032be:	f7fe f925 	bl	800150c <ActionsModel_areAllSpeedsZero>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d002      	beq.n	80032ce <ActionsModel_RotateRight+0xe6>
        ActionsModel_DW.exit_port_index_RR_SafeAction = 2U;
 80032c8:	4b7f      	ldr	r3, [pc, #508]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 80032ca:	2202      	movs	r2, #2
 80032cc:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (ActionsModel_DW.exit_port_index_RR_SafeAction == 2U) {
 80032ce:	4b7e      	ldr	r3, [pc, #504]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 80032d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	f040 80fe 	bne.w	80034d4 <ActionsModel_RotateRight+0x2ec>
        ActionsModel_DW.exit_port_index_RR_SafeAction = 0U;
 80032d8:	4b7b      	ldr	r3, [pc, #492]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 80032da:	2200      	movs	r2, #0
 80032dc:	639a      	str	r2, [r3, #56]	@ 0x38

        /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
         *  Chart: '<Root>/RoverAction'
         */
        /* Chart: '<Root>/RoverAction' */
        if (*rtu_currentUserAction != UA_ROTATE_RIGHT) {
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	781b      	ldrb	r3, [r3, #0]
 80032e2:	2b03      	cmp	r3, #3
 80032e4:	d00b      	beq.n	80032fe <ActionsModel_RotateRight+0x116>
          ActionsModel_DW.is_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80032e6:	4b78      	ldr	r3, [pc, #480]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
          ActionsModel_DW.is_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80032ee:	4b76      	ldr	r3, [pc, #472]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
          ActionsModel_DW.exit_port_index_RotateRight = 2U;
 80032f6:	4b74      	ldr	r3, [pc, #464]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 80032f8:	2202      	movs	r2, #2
 80032fa:	635a      	str	r2, [r3, #52]	@ 0x34
          rty_setPoint->leftAxis = 0.0F;
        }

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 80032fc:	e0ea      	b.n	80034d4 <ActionsModel_RotateRight+0x2ec>
        } else if (*rty_safeAction == SA_NONE) {
 80032fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d121      	bne.n	800334a <ActionsModel_RotateRight+0x162>
          ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_UserAction;
 8003306:	4b70      	ldr	r3, [pc, #448]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 8003308:	2203      	movs	r2, #3
 800330a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
          *rty_roverAction = RA_ROTATE_RIGHT;
 800330e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003310:	2203      	movs	r2, #3
 8003312:	701a      	strb	r2, [r3, #0]
          rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f9b3 3000 	ldrsh.w	r3, [r3]
 800331a:	ee07 3a90 	vmov	s15, r3
 800331e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003322:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 80034cc <ActionsModel_RotateRight+0x2e4>
 8003326:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800332a:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 80034d0 <ActionsModel_RotateRight+0x2e8>
 800332e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003332:	6a3b      	ldr	r3, [r7, #32]
 8003334:	edc3 7a00 	vstr	s15, [r3]
          rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8003338:	6a3b      	ldr	r3, [r7, #32]
 800333a:	edd3 7a00 	vldr	s15, [r3]
 800333e:	eef1 7a67 	vneg.f32	s15, s15
 8003342:	6a3b      	ldr	r3, [r7, #32]
 8003344:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 8003348:	e0c4      	b.n	80034d4 <ActionsModel_RotateRight+0x2ec>
          ActionsModel_DW.is_RR_RotateRight = ActionsMo_IN_RR_EndedSafeAction;
 800334a:	4b5f      	ldr	r3, [pc, #380]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 800334c:	2201      	movs	r2, #1
 800334e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
          *rty_roverAction = RA_IDLE;
 8003352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003354:	2200      	movs	r2, #0
 8003356:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 8003358:	6a3b      	ldr	r3, [r7, #32]
 800335a:	f04f 0200 	mov.w	r2, #0
 800335e:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 8003360:	6a3b      	ldr	r3, [r7, #32]
 8003362:	f04f 0200 	mov.w	r2, #0
 8003366:	601a      	str	r2, [r3, #0]
      break;
 8003368:	e0b4      	b.n	80034d4 <ActionsModel_RotateRight+0x2ec>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /* case IN_RR_UserAction: */
      if (*rty_safeAction != SA_NONE) {
 800336a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d00f      	beq.n	8003392 <ActionsModel_RotateRight+0x1aa>
        ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_SafeAction;
 8003372:	4b55      	ldr	r3, [pc, #340]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 8003374:	2202      	movs	r2, #2
 8003376:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
        *rty_roverAction = RA_BRAKING_HARD;
 800337a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800337c:	2205      	movs	r2, #5
 800337e:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003380:	6a3b      	ldr	r3, [r7, #32]
 8003382:	f04f 0200 	mov.w	r2, #0
 8003386:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003388:	6a3b      	ldr	r3, [r7, #32]
 800338a:	f04f 0200 	mov.w	r2, #0
 800338e:	601a      	str	r2, [r3, #0]
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8003390:	e0a1      	b.n	80034d6 <ActionsModel_RotateRight+0x2ee>
      } else if (*rtu_currentUserAction != UA_ROTATE_RIGHT) {
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	781b      	ldrb	r3, [r3, #0]
 8003396:	2b03      	cmp	r3, #3
 8003398:	d00b      	beq.n	80033b2 <ActionsModel_RotateRight+0x1ca>
        ActionsModel_DW.is_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 800339a:	4b4b      	ldr	r3, [pc, #300]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 800339c:	2200      	movs	r2, #0
 800339e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
        ActionsModel_DW.is_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80033a2:	4b49      	ldr	r3, [pc, #292]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
        ActionsModel_DW.exit_port_index_RotateRight = 2U;
 80033aa:	4b47      	ldr	r3, [pc, #284]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 80033ac:	2202      	movs	r2, #2
 80033ae:	635a      	str	r2, [r3, #52]	@ 0x34
      break;
 80033b0:	e091      	b.n	80034d6 <ActionsModel_RotateRight+0x2ee>
        *rty_roverAction = RA_ROTATE_RIGHT;
 80033b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b4:	2203      	movs	r2, #3
 80033b6:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033be:	ee07 3a90 	vmov	s15, r3
 80033c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80033c6:	eddf 6a41 	vldr	s13, [pc, #260]	@ 80034cc <ActionsModel_RotateRight+0x2e4>
 80033ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033ce:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 80034d0 <ActionsModel_RotateRight+0x2e8>
 80033d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033d6:	6a3b      	ldr	r3, [r7, #32]
 80033d8:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 80033dc:	6a3b      	ldr	r3, [r7, #32]
 80033de:	edd3 7a00 	vldr	s15, [r3]
 80033e2:	eef1 7a67 	vneg.f32	s15, s15
 80033e6:	6a3b      	ldr	r3, [r7, #32]
 80033e8:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 80033ec:	e073      	b.n	80034d6 <ActionsModel_RotateRight+0x2ee>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    /* case IN_RR_StopMotors: */
  } else if (*rtu_currentUserAction != UA_ROTATE_RIGHT) {
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	781b      	ldrb	r3, [r3, #0]
 80033f2:	2b03      	cmp	r3, #3
 80033f4:	d007      	beq.n	8003406 <ActionsModel_RotateRight+0x21e>
    ActionsModel_DW.is_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80033f6:	4b34      	ldr	r3, [pc, #208]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    ActionsModel_DW.exit_port_index_RotateRight = 2U;
 80033fe:	4b32      	ldr	r3, [pc, #200]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 8003400:	2202      	movs	r2, #2
 8003402:	635a      	str	r2, [r3, #52]	@ 0x34
 8003404:	e067      	b.n	80034d6 <ActionsModel_RotateRight+0x2ee>

    /*     */
  } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	edd3 7a00 	vldr	s15, [r3]
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	ed93 7a01 	vldr	s14, [r3, #4]
              rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0)
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	edd3 6a02 	vldr	s13, [r3, #8]
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	ed93 6a03 	vldr	s12, [r3, #12]
  } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800341e:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8003422:	eef0 1a46 	vmov.f32	s3, s12
 8003426:	eeb0 1a66 	vmov.f32	s2, s13
 800342a:	eef0 0a47 	vmov.f32	s1, s14
 800342e:	eeb0 0a67 	vmov.f32	s0, s15
 8003432:	f7fe f86b 	bl	800150c <ActionsModel_areAllSpeedsZero>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d04c      	beq.n	80034d6 <ActionsModel_RotateRight+0x2ee>
  {
    ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_RotateRight;
 800343c:	4b22      	ldr	r3, [pc, #136]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 800343e:	2201      	movs	r2, #1
 8003440:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->right);
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	889b      	ldrh	r3, [r3, #4]
 8003448:	4618      	mov	r0, r3
 800344a:	f7fe f81f 	bl	800148c <ActionsMo_checkSafetyFromRotate>
 800344e:	4603      	mov	r3, r0
 8003450:	461a      	mov	r2, r3
 8003452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003454:	701a      	strb	r2, [r3, #0]
    if (*rty_safeAction != SA_NONE) {
 8003456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d00f      	beq.n	800347e <ActionsModel_RotateRight+0x296>
      ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_SafeAction;
 800345e:	4b1a      	ldr	r3, [pc, #104]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 8003460:	2202      	movs	r2, #2
 8003462:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      *rty_roverAction = RA_BRAKING_HARD;
 8003466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003468:	2205      	movs	r2, #5
 800346a:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 800346c:	6a3b      	ldr	r3, [r7, #32]
 800346e:	f04f 0200 	mov.w	r2, #0
 8003472:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8003474:	6a3b      	ldr	r3, [r7, #32]
 8003476:	f04f 0200 	mov.w	r2, #0
 800347a:	601a      	str	r2, [r3, #0]
 800347c:	e02b      	b.n	80034d6 <ActionsModel_RotateRight+0x2ee>
    } else {
      /* [safeAction == ENUM_SafeAction.SA_NONE] */
      ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_UserAction;
 800347e:	4b12      	ldr	r3, [pc, #72]	@ (80034c8 <ActionsModel_RotateRight+0x2e0>)
 8003480:	2203      	movs	r2, #3
 8003482:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      *rty_roverAction = RA_ROTATE_RIGHT;
 8003486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003488:	2203      	movs	r2, #3
 800348a:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003492:	ee07 3a90 	vmov	s15, r3
 8003496:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800349a:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 80034cc <ActionsModel_RotateRight+0x2e4>
 800349e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80034a2:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80034d0 <ActionsModel_RotateRight+0x2e8>
 80034a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034aa:	6a3b      	ldr	r3, [r7, #32]
 80034ac:	edc3 7a00 	vstr	s15, [r3]
        ActionsModel_MAX_SPEED_X;
      rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 80034b0:	6a3b      	ldr	r3, [r7, #32]
 80034b2:	edd3 7a00 	vldr	s15, [r3]
 80034b6:	eef1 7a67 	vneg.f32	s15, s15
 80034ba:	6a3b      	ldr	r3, [r7, #32]
 80034bc:	edc3 7a01 	vstr	s15, [r3, #4]
 80034c0:	e009      	b.n	80034d6 <ActionsModel_RotateRight+0x2ee>
      break;
 80034c2:	bf00      	nop
 80034c4:	e007      	b.n	80034d6 <ActionsModel_RotateRight+0x2ee>
 80034c6:	bf00      	nop
 80034c8:	20000244 	.word	0x20000244
 80034cc:	44000000 	.word	0x44000000
 80034d0:	42a00000 	.word	0x42a00000
      break;
 80034d4:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }

  if (ActionsModel_DW.exit_port_index_RotateRight == 2U) {
 80034d6:	4b75      	ldr	r3, [pc, #468]	@ (80036ac <ActionsModel_RotateRight+0x4c4>)
 80034d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034da:	2b02      	cmp	r3, #2
 80034dc:	f040 80e2 	bne.w	80036a4 <ActionsModel_RotateRight+0x4bc>
    ActionsModel_DW.exit_port_index_RotateRight = 0U;
 80034e0:	4b72      	ldr	r3, [pc, #456]	@ (80036ac <ActionsModel_RotateRight+0x4c4>)
 80034e2:	2200      	movs	r2, #0
 80034e4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    switch (*rtu_currentUserAction) {
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	781b      	ldrb	r3, [r3, #0]
 80034ea:	3b01      	subs	r3, #1
 80034ec:	2b05      	cmp	r3, #5
 80034ee:	f200 80c0 	bhi.w	8003672 <ActionsModel_RotateRight+0x48a>
 80034f2:	a201      	add	r2, pc, #4	@ (adr r2, 80034f8 <ActionsModel_RotateRight+0x310>)
 80034f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f8:	0800359b 	.word	0x0800359b
 80034fc:	0800356d 	.word	0x0800356d
 8003500:	0800353f 	.word	0x0800353f
 8003504:	08003511 	.word	0x08003511
 8003508:	0800364d 	.word	0x0800364d
 800350c:	08003627 	.word	0x08003627
     case UA_BACKWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 8003510:	4b66      	ldr	r3, [pc, #408]	@ (80036ac <ActionsModel_RotateRight+0x4c4>)
 8003512:	2201      	movs	r2, #1
 8003514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8003518:	4b64      	ldr	r3, [pc, #400]	@ (80036ac <ActionsModel_RotateRight+0x4c4>)
 800351a:	2204      	movs	r2, #4
 800351c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8003520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003522:	2206      	movs	r2, #6
 8003524:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8003526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003528:	2200      	movs	r2, #0
 800352a:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 800352c:	6a3b      	ldr	r3, [r7, #32]
 800352e:	f04f 0200 	mov.w	r2, #0
 8003532:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8003534:	6a3b      	ldr	r3, [r7, #32]
 8003536:	f04f 0200 	mov.w	r2, #0
 800353a:	601a      	str	r2, [r3, #0]
      break;
 800353c:	e0b2      	b.n	80036a4 <ActionsModel_RotateRight+0x4bc>

     case UA_ROTATE_RIGHT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 800353e:	4b5b      	ldr	r3, [pc, #364]	@ (80036ac <ActionsModel_RotateRight+0x4c4>)
 8003540:	2207      	movs	r2, #7
 8003542:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 8003546:	4b59      	ldr	r3, [pc, #356]	@ (80036ac <ActionsModel_RotateRight+0x4c4>)
 8003548:	2202      	movs	r2, #2
 800354a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 800354e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003550:	2206      	movs	r2, #6
 8003552:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8003554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003556:	2200      	movs	r2, #0
 8003558:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 800355a:	6a3b      	ldr	r3, [r7, #32]
 800355c:	f04f 0200 	mov.w	r2, #0
 8003560:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8003562:	6a3b      	ldr	r3, [r7, #32]
 8003564:	f04f 0200 	mov.w	r2, #0
 8003568:	601a      	str	r2, [r3, #0]
      break;
 800356a:	e09b      	b.n	80036a4 <ActionsModel_RotateRight+0x4bc>

     case UA_ROTATE_LEFT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 800356c:	4b4f      	ldr	r3, [pc, #316]	@ (80036ac <ActionsModel_RotateRight+0x4c4>)
 800356e:	2206      	movs	r2, #6
 8003570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 8003574:	4b4d      	ldr	r3, [pc, #308]	@ (80036ac <ActionsModel_RotateRight+0x4c4>)
 8003576:	2202      	movs	r2, #2
 8003578:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 800357c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800357e:	2206      	movs	r2, #6
 8003580:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8003582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003584:	2200      	movs	r2, #0
 8003586:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8003588:	6a3b      	ldr	r3, [r7, #32]
 800358a:	f04f 0200 	mov.w	r2, #0
 800358e:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8003590:	6a3b      	ldr	r3, [r7, #32]
 8003592:	f04f 0200 	mov.w	r2, #0
 8003596:	601a      	str	r2, [r3, #0]
      break;
 8003598:	e084      	b.n	80036a4 <ActionsModel_RotateRight+0x4bc>

     case UA_FORWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 800359a:	4b44      	ldr	r3, [pc, #272]	@ (80036ac <ActionsModel_RotateRight+0x4c4>)
 800359c:	2204      	movs	r2, #4
 800359e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80035a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035a4:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80035aa:	4619      	mov	r1, r3
 80035ac:	4610      	mov	r0, r2
 80035ae:	f7fd ff80 	bl	80014b2 <ActionsM_checkSafetyFromForward>
 80035b2:	4603      	mov	r3, r0
 80035b4:	461a      	mov	r2, r3
 80035b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035b8:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 80035ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00a      	beq.n	80035d8 <ActionsModel_RotateRight+0x3f0>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 80035c2:	4b3a      	ldr	r3, [pc, #232]	@ (80036ac <ActionsModel_RotateRight+0x4c4>)
 80035c4:	2202      	movs	r2, #2
 80035c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 80035ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035ce:	6a39      	ldr	r1, [r7, #32]
 80035d0:	69b8      	ldr	r0, [r7, #24]
 80035d2:	f7fe fc63 	bl	8001e9c <Ac_enter_internal_FW_SafeAction>
        /*  Set point */
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_Y;
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
      break;
 80035d6:	e065      	b.n	80036a4 <ActionsModel_RotateRight+0x4bc>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 80035d8:	4b34      	ldr	r3, [pc, #208]	@ (80036ac <ActionsModel_RotateRight+0x4c4>)
 80035da:	2203      	movs	r2, #3
 80035dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 80035e0:	4b33      	ldr	r3, [pc, #204]	@ (80036b0 <ActionsModel_RotateRight+0x4c8>)
 80035e2:	2201      	movs	r2, #1
 80035e4:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 80035e6:	4b33      	ldr	r3, [pc, #204]	@ (80036b4 <ActionsModel_RotateRight+0x4cc>)
 80035e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80035ea:	69f9      	ldr	r1, [r7, #28]
 80035ec:	2001      	movs	r0, #1
 80035ee:	f7fd fe5f 	bl	80012b0 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 80035f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f4:	2201      	movs	r2, #1
 80035f6:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035fe:	ee07 3a90 	vmov	s15, r3
 8003602:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003606:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 80036b8 <ActionsModel_RotateRight+0x4d0>
 800360a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800360e:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80036bc <ActionsModel_RotateRight+0x4d4>
 8003612:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003616:	6a3b      	ldr	r3, [r7, #32]
 8003618:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 800361c:	6a3b      	ldr	r3, [r7, #32]
 800361e:	685a      	ldr	r2, [r3, #4]
 8003620:	6a3b      	ldr	r3, [r7, #32]
 8003622:	601a      	str	r2, [r3, #0]
      break;
 8003624:	e03e      	b.n	80036a4 <ActionsModel_RotateRight+0x4bc>

     case UA_BRAKING_SMOOTH:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 8003626:	4b21      	ldr	r3, [pc, #132]	@ (80036ac <ActionsModel_RotateRight+0x4c4>)
 8003628:	2203      	movs	r2, #3
 800362a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 800362e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003630:	2206      	movs	r2, #6
 8003632:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8003634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003636:	2200      	movs	r2, #0
 8003638:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 800363a:	6a3b      	ldr	r3, [r7, #32]
 800363c:	f04f 0200 	mov.w	r2, #0
 8003640:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8003642:	6a3b      	ldr	r3, [r7, #32]
 8003644:	f04f 0200 	mov.w	r2, #0
 8003648:	601a      	str	r2, [r3, #0]
      break;
 800364a:	e02b      	b.n	80036a4 <ActionsModel_RotateRight+0x4bc>

     case UA_BRAKING_HARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 800364c:	4b17      	ldr	r3, [pc, #92]	@ (80036ac <ActionsModel_RotateRight+0x4c4>)
 800364e:	2202      	movs	r2, #2
 8003650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_HARD;
 8003654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003656:	2205      	movs	r2, #5
 8003658:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800365a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800365c:	2200      	movs	r2, #0
 800365e:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8003660:	6a3b      	ldr	r3, [r7, #32]
 8003662:	f04f 0200 	mov.w	r2, #0
 8003666:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8003668:	6a3b      	ldr	r3, [r7, #32]
 800366a:	f04f 0200 	mov.w	r2, #0
 800366e:	601a      	str	r2, [r3, #0]
      break;
 8003670:	e018      	b.n	80036a4 <ActionsModel_RotateRight+0x4bc>

     default:
      /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
         [currentUserAction == ENUM_UserAction.UA_NONE] */
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 8003672:	4b0e      	ldr	r3, [pc, #56]	@ (80036ac <ActionsModel_RotateRight+0x4c4>)
 8003674:	2205      	movs	r2, #5
 8003676:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_IDLE;
 800367a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800367c:	2200      	movs	r2, #0
 800367e:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8003680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003682:	2200      	movs	r2, #0
 8003684:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8003686:	6a3b      	ldr	r3, [r7, #32]
 8003688:	f04f 0200 	mov.w	r2, #0
 800368c:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800368e:	6a3b      	ldr	r3, [r7, #32]
 8003690:	f04f 0200 	mov.w	r2, #0
 8003694:	601a      	str	r2, [r3, #0]

      /*  Led */
      rty_redLeds->left = RED_OFF;
 8003696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003698:	2200      	movs	r2, #0
 800369a:	701a      	strb	r2, [r3, #0]
      rty_redLeds->right = RED_OFF;
 800369c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800369e:	2200      	movs	r2, #0
 80036a0:	705a      	strb	r2, [r3, #1]
      break;
 80036a2:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }
}
 80036a4:	bf00      	nop
 80036a6:	3710      	adds	r7, #16
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}
 80036ac:	20000244 	.word	0x20000244
 80036b0:	20000240 	.word	0x20000240
 80036b4:	2000028c 	.word	0x2000028c
 80036b8:	44000000 	.word	0x44000000
 80036bc:	42c80000 	.word	0x42c80000

080036c0 <ActionsModel_Init>:

/* System initialize for referenced model: 'ActionsModel' */
void ActionsModel_Init(BUS_SetPoint *rty_setPoint, ENUM_TrackingObstacles
  *rty_statusObstacles, BUS_RedLeds *rty_redLeds)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
   *  Chart: '<Root>/RoverAction'
   */
  /* Chart: '<Root>/RoverAction' */
  /*  Outputs initialization */
  /*  Superstate inutile? Forse con lo stato degradato ha senso se questo chart cambia stato */
  ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 80036cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003700 <ActionsModel_Init+0x40>)
 80036ce:	2205      	movs	r2, #5
 80036d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /*  Actions */
  /*  Set point */
  rty_setPoint->rightAxis = 0.0F;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f04f 0200 	mov.w	r2, #0
 80036da:	605a      	str	r2, [r3, #4]
  rty_setPoint->leftAxis = 0.0F;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f04f 0200 	mov.w	r2, #0
 80036e2:	601a      	str	r2, [r3, #0]

  /*  Led */
  rty_redLeds->left = RED_OFF;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2200      	movs	r2, #0
 80036e8:	701a      	strb	r2, [r3, #0]
  rty_redLeds->right = RED_OFF;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	705a      	strb	r2, [r3, #1]

  /* SystemInitialize for Chart: '<Root>/RoverAction' incorporates:
   *  Chart: '<Root>/MovingObstacles'
   */
  /* SystemInitialize for Chart: '<Root>/MovingObstacles' */
  ActionsMod_MovingObstacles_Init(rty_statusObstacles,
 80036f0:	4904      	ldr	r1, [pc, #16]	@ (8003704 <ActionsModel_Init+0x44>)
 80036f2:	68b8      	ldr	r0, [r7, #8]
 80036f4:	f7fd fdca 	bl	800128c <ActionsMod_MovingObstacles_Init>
    &ActionsModel_DW.sf_MovingObstacles);

  /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
}
 80036f8:	bf00      	nop
 80036fa:	3710      	adds	r7, #16
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	20000244 	.word	0x20000244
 8003704:	2000028c 	.word	0x2000028c

08003708 <ActionsModel_ComputeRoverAction>:
  *rtu_currentUserAction, const BUS_Speed *rtu_speed, const int16_T *rtu_x_lever,
  const int16_T *rtu_y_lever, const real32_T *rtu_gyroscope, const BUS_Sonar
  *rtu_sonar, BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction,
  ENUM_SafeAction *rty_safeAction, ENUM_TrackingObstacles *rty_statusObstacles,
  BUS_RedLeds *rty_redLeds)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b08c      	sub	sp, #48	@ 0x30
 800370c:	af08      	add	r7, sp, #32
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	607a      	str	r2, [r7, #4]
 8003714:	603b      	str	r3, [r7, #0]
  /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
   *  Chart: '<Root>/RoverAction'
   */
  /* Chart: '<Root>/RoverAction' */
  switch (ActionsModel_DW.is_CurrentRoverAction) {
 8003716:	4bab      	ldr	r3, [pc, #684]	@ (80039c4 <ActionsModel_ComputeRoverAction+0x2bc>)
 8003718:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800371c:	3b01      	subs	r3, #1
 800371e:	2b05      	cmp	r3, #5
 8003720:	f200 82e3 	bhi.w	8003cea <ActionsModel_ComputeRoverAction+0x5e2>
 8003724:	a201      	add	r2, pc, #4	@ (adr r2, 800372c <ActionsModel_ComputeRoverAction+0x24>)
 8003726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800372a:	bf00      	nop
 800372c:	08003745 	.word	0x08003745
 8003730:	0800376b 	.word	0x0800376b
 8003734:	08003937 	.word	0x08003937
 8003738:	08003aed 	.word	0x08003aed
 800373c:	08003b13 	.word	0x08003b13
 8003740:	08003cc1 	.word	0x08003cc1
   case ActionsModel_IN_Backward:
    ActionsModel_Backward(rtu_currentUserAction, rtu_speed, rtu_y_lever,
 8003744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003746:	9305      	str	r3, [sp, #20]
 8003748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800374a:	9304      	str	r3, [sp, #16]
 800374c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800374e:	9303      	str	r3, [sp, #12]
 8003750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003752:	9302      	str	r3, [sp, #8]
 8003754:	6a3b      	ldr	r3, [r7, #32]
 8003756:	9301      	str	r3, [sp, #4]
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	9300      	str	r3, [sp, #0]
 800375c:	69bb      	ldr	r3, [r7, #24]
 800375e:	683a      	ldr	r2, [r7, #0]
 8003760:	68b9      	ldr	r1, [r7, #8]
 8003762:	68f8      	ldr	r0, [r7, #12]
 8003764:	f7fe fc04 	bl	8001f70 <ActionsModel_Backward>
                          rtu_gyroscope, rtu_sonar, rty_setPoint,
                          rty_roverAction, rty_safeAction, rty_statusObstacles,
                          rty_redLeds);
    break;
 8003768:	e2d9      	b.n	8003d1e <ActionsModel_ComputeRoverAction+0x616>

   case ActionsModel_IN_BrakingHard:
    if (*rtu_currentUserAction != UA_BRAKING_HARD) {
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	2b05      	cmp	r3, #5
 8003770:	f000 82d0 	beq.w	8003d14 <ActionsModel_ComputeRoverAction+0x60c>
      switch (*rtu_currentUserAction) {
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	3b01      	subs	r3, #1
 800377a:	2b05      	cmp	r3, #5
 800377c:	f200 80c1 	bhi.w	8003902 <ActionsModel_ComputeRoverAction+0x1fa>
 8003780:	a201      	add	r2, pc, #4	@ (adr r2, 8003788 <ActionsModel_ComputeRoverAction+0x80>)
 8003782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003786:	bf00      	nop
 8003788:	0800382b 	.word	0x0800382b
 800378c:	080037fd 	.word	0x080037fd
 8003790:	080037cf 	.word	0x080037cf
 8003794:	080037a1 	.word	0x080037a1
 8003798:	080038dd 	.word	0x080038dd
 800379c:	080038b7 	.word	0x080038b7
       case UA_BACKWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 80037a0:	4b88      	ldr	r3, [pc, #544]	@ (80039c4 <ActionsModel_ComputeRoverAction+0x2bc>)
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 80037a8:	4b86      	ldr	r3, [pc, #536]	@ (80039c4 <ActionsModel_ComputeRoverAction+0x2bc>)
 80037aa:	2204      	movs	r2, #4
 80037ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 80037b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b2:	2206      	movs	r2, #6
 80037b4:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80037b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037b8:	2200      	movs	r2, #0
 80037ba:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80037bc:	6a3b      	ldr	r3, [r7, #32]
 80037be:	f04f 0200 	mov.w	r2, #0
 80037c2:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80037c4:	6a3b      	ldr	r3, [r7, #32]
 80037c6:	f04f 0200 	mov.w	r2, #0
 80037ca:	601a      	str	r2, [r3, #0]
        break;
 80037cc:	e0b2      	b.n	8003934 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_ROTATE_RIGHT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 80037ce:	4b7d      	ldr	r3, [pc, #500]	@ (80039c4 <ActionsModel_ComputeRoverAction+0x2bc>)
 80037d0:	2207      	movs	r2, #7
 80037d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 80037d6:	4b7b      	ldr	r3, [pc, #492]	@ (80039c4 <ActionsModel_ComputeRoverAction+0x2bc>)
 80037d8:	2202      	movs	r2, #2
 80037da:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 80037de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e0:	2206      	movs	r2, #6
 80037e2:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80037e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037e6:	2200      	movs	r2, #0
 80037e8:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80037ea:	6a3b      	ldr	r3, [r7, #32]
 80037ec:	f04f 0200 	mov.w	r2, #0
 80037f0:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80037f2:	6a3b      	ldr	r3, [r7, #32]
 80037f4:	f04f 0200 	mov.w	r2, #0
 80037f8:	601a      	str	r2, [r3, #0]
        break;
 80037fa:	e09b      	b.n	8003934 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_ROTATE_LEFT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 80037fc:	4b71      	ldr	r3, [pc, #452]	@ (80039c4 <ActionsModel_ComputeRoverAction+0x2bc>)
 80037fe:	2206      	movs	r2, #6
 8003800:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 8003804:	4b6f      	ldr	r3, [pc, #444]	@ (80039c4 <ActionsModel_ComputeRoverAction+0x2bc>)
 8003806:	2202      	movs	r2, #2
 8003808:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 800380c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800380e:	2206      	movs	r2, #6
 8003810:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003814:	2200      	movs	r2, #0
 8003816:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003818:	6a3b      	ldr	r3, [r7, #32]
 800381a:	f04f 0200 	mov.w	r2, #0
 800381e:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003820:	6a3b      	ldr	r3, [r7, #32]
 8003822:	f04f 0200 	mov.w	r2, #0
 8003826:	601a      	str	r2, [r3, #0]
        break;
 8003828:	e084      	b.n	8003934 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_FORWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 800382a:	4b66      	ldr	r3, [pc, #408]	@ (80039c4 <ActionsModel_ComputeRoverAction+0x2bc>)
 800382c:	2204      	movs	r2, #4
 800382e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8003832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003834:	781a      	ldrb	r2, [r3, #0]
          rtu_sonar->front);
 8003836:	69fb      	ldr	r3, [r7, #28]
 8003838:	885b      	ldrh	r3, [r3, #2]
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 800383a:	4619      	mov	r1, r3
 800383c:	4610      	mov	r0, r2
 800383e:	f7fd fe38 	bl	80014b2 <ActionsM_checkSafetyFromForward>
 8003842:	4603      	mov	r3, r0
 8003844:	461a      	mov	r2, r3
 8003846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003848:	701a      	strb	r2, [r3, #0]
        if (*rty_safeAction != SA_NONE) {
 800384a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d00a      	beq.n	8003868 <ActionsModel_ComputeRoverAction+0x160>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 8003852:	4b5c      	ldr	r3, [pc, #368]	@ (80039c4 <ActionsModel_ComputeRoverAction+0x2bc>)
 8003854:	2202      	movs	r2, #2
 8003856:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 800385a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800385c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800385e:	6a39      	ldr	r1, [r7, #32]
 8003860:	69b8      	ldr	r0, [r7, #24]
 8003862:	f7fe fb1b 	bl	8001e9c <Ac_enter_internal_FW_SafeAction>
          /*  Set point */
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
            ActionsModel_MAX_SPEED_Y;
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
        }
        break;
 8003866:	e065      	b.n	8003934 <ActionsModel_ComputeRoverAction+0x22c>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8003868:	4b56      	ldr	r3, [pc, #344]	@ (80039c4 <ActionsModel_ComputeRoverAction+0x2bc>)
 800386a:	2203      	movs	r2, #3
 800386c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          ActionsModel_B.set = 1U;
 8003870:	4b55      	ldr	r3, [pc, #340]	@ (80039c8 <ActionsModel_ComputeRoverAction+0x2c0>)
 8003872:	2201      	movs	r2, #1
 8003874:	701a      	strb	r2, [r3, #0]
          ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8003876:	4b55      	ldr	r3, [pc, #340]	@ (80039cc <ActionsModel_ComputeRoverAction+0x2c4>)
 8003878:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800387a:	69f9      	ldr	r1, [r7, #28]
 800387c:	2001      	movs	r0, #1
 800387e:	f7fd fd17 	bl	80012b0 <ActionsModel_MovingObstacles>
          *rty_roverAction = RA_FORWARD;
 8003882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003884:	2201      	movs	r2, #1
 8003886:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800388e:	ee07 3a90 	vmov	s15, r3
 8003892:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003896:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80039d0 <ActionsModel_ComputeRoverAction+0x2c8>
 800389a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800389e:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80039d4 <ActionsModel_ComputeRoverAction+0x2cc>
 80038a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038a6:	6a3b      	ldr	r3, [r7, #32]
 80038a8:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 80038ac:	6a3b      	ldr	r3, [r7, #32]
 80038ae:	685a      	ldr	r2, [r3, #4]
 80038b0:	6a3b      	ldr	r3, [r7, #32]
 80038b2:	601a      	str	r2, [r3, #0]
        break;
 80038b4:	e03e      	b.n	8003934 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_BRAKING_SMOOTH:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 80038b6:	4b43      	ldr	r3, [pc, #268]	@ (80039c4 <ActionsModel_ComputeRoverAction+0x2bc>)
 80038b8:	2203      	movs	r2, #3
 80038ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 80038be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c0:	2206      	movs	r2, #6
 80038c2:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80038c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038c6:	2200      	movs	r2, #0
 80038c8:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80038ca:	6a3b      	ldr	r3, [r7, #32]
 80038cc:	f04f 0200 	mov.w	r2, #0
 80038d0:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80038d2:	6a3b      	ldr	r3, [r7, #32]
 80038d4:	f04f 0200 	mov.w	r2, #0
 80038d8:	601a      	str	r2, [r3, #0]
        break;
 80038da:	e02b      	b.n	8003934 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_BRAKING_HARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 80038dc:	4b39      	ldr	r3, [pc, #228]	@ (80039c4 <ActionsModel_ComputeRoverAction+0x2bc>)
 80038de:	2202      	movs	r2, #2
 80038e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_HARD;
 80038e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e6:	2205      	movs	r2, #5
 80038e8:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80038ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ec:	2200      	movs	r2, #0
 80038ee:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80038f0:	6a3b      	ldr	r3, [r7, #32]
 80038f2:	f04f 0200 	mov.w	r2, #0
 80038f6:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80038f8:	6a3b      	ldr	r3, [r7, #32]
 80038fa:	f04f 0200 	mov.w	r2, #0
 80038fe:	601a      	str	r2, [r3, #0]
        break;
 8003900:	e018      	b.n	8003934 <ActionsModel_ComputeRoverAction+0x22c>

       default:
        /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
           [currentUserAction == ENUM_UserAction.UA_NONE] */
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 8003902:	4b30      	ldr	r3, [pc, #192]	@ (80039c4 <ActionsModel_ComputeRoverAction+0x2bc>)
 8003904:	2205      	movs	r2, #5
 8003906:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_IDLE;
 800390a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800390c:	2200      	movs	r2, #0
 800390e:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003912:	2200      	movs	r2, #0
 8003914:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003916:	6a3b      	ldr	r3, [r7, #32]
 8003918:	f04f 0200 	mov.w	r2, #0
 800391c:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 800391e:	6a3b      	ldr	r3, [r7, #32]
 8003920:	f04f 0200 	mov.w	r2, #0
 8003924:	601a      	str	r2, [r3, #0]

        /*  Led */
        rty_redLeds->left = RED_OFF;
 8003926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003928:	2200      	movs	r2, #0
 800392a:	701a      	strb	r2, [r3, #0]
        rty_redLeds->right = RED_OFF;
 800392c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800392e:	2200      	movs	r2, #0
 8003930:	705a      	strb	r2, [r3, #1]
        break;
 8003932:	bf00      	nop
      }
    }
    break;
 8003934:	e1ee      	b.n	8003d14 <ActionsModel_ComputeRoverAction+0x60c>

   case ActionsModel_IN_BrakingSmooth:
    /*  [currentUserAction ~= ENUM_UserAction.UA_BRAKING_SMOOTH && currentUserAction ~= ENUM_UserAction.UA_NONE] */
    if (*rtu_currentUserAction != UA_BRAKING_SMOOTH) {
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	2b06      	cmp	r3, #6
 800393c:	f000 81ec 	beq.w	8003d18 <ActionsModel_ComputeRoverAction+0x610>
      switch (*rtu_currentUserAction) {
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	3b01      	subs	r3, #1
 8003946:	2b04      	cmp	r3, #4
 8003948:	f200 80b6 	bhi.w	8003ab8 <ActionsModel_ComputeRoverAction+0x3b0>
 800394c:	a201      	add	r2, pc, #4	@ (adr r2, 8003954 <ActionsModel_ComputeRoverAction+0x24c>)
 800394e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003952:	bf00      	nop
 8003954:	08003a07 	.word	0x08003a07
 8003958:	080039d9 	.word	0x080039d9
 800395c:	08003997 	.word	0x08003997
 8003960:	08003969 	.word	0x08003969
 8003964:	08003a93 	.word	0x08003a93
       case UA_BACKWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 8003968:	4b16      	ldr	r3, [pc, #88]	@ (80039c4 <ActionsModel_ComputeRoverAction+0x2bc>)
 800396a:	2201      	movs	r2, #1
 800396c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8003970:	4b14      	ldr	r3, [pc, #80]	@ (80039c4 <ActionsModel_ComputeRoverAction+0x2bc>)
 8003972:	2204      	movs	r2, #4
 8003974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8003978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800397a:	2206      	movs	r2, #6
 800397c:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 800397e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003980:	2200      	movs	r2, #0
 8003982:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003984:	6a3b      	ldr	r3, [r7, #32]
 8003986:	f04f 0200 	mov.w	r2, #0
 800398a:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 800398c:	6a3b      	ldr	r3, [r7, #32]
 800398e:	f04f 0200 	mov.w	r2, #0
 8003992:	601a      	str	r2, [r3, #0]
        break;
 8003994:	e0a9      	b.n	8003aea <ActionsModel_ComputeRoverAction+0x3e2>

       case UA_ROTATE_RIGHT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 8003996:	4b0b      	ldr	r3, [pc, #44]	@ (80039c4 <ActionsModel_ComputeRoverAction+0x2bc>)
 8003998:	2207      	movs	r2, #7
 800399a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 800399e:	4b09      	ldr	r3, [pc, #36]	@ (80039c4 <ActionsModel_ComputeRoverAction+0x2bc>)
 80039a0:	2202      	movs	r2, #2
 80039a2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 80039a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a8:	2206      	movs	r2, #6
 80039aa:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80039ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ae:	2200      	movs	r2, #0
 80039b0:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80039b2:	6a3b      	ldr	r3, [r7, #32]
 80039b4:	f04f 0200 	mov.w	r2, #0
 80039b8:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80039ba:	6a3b      	ldr	r3, [r7, #32]
 80039bc:	f04f 0200 	mov.w	r2, #0
 80039c0:	601a      	str	r2, [r3, #0]
        break;
 80039c2:	e092      	b.n	8003aea <ActionsModel_ComputeRoverAction+0x3e2>
 80039c4:	20000244 	.word	0x20000244
 80039c8:	20000240 	.word	0x20000240
 80039cc:	2000028c 	.word	0x2000028c
 80039d0:	44000000 	.word	0x44000000
 80039d4:	42c80000 	.word	0x42c80000

       case UA_ROTATE_LEFT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 80039d8:	4baa      	ldr	r3, [pc, #680]	@ (8003c84 <ActionsModel_ComputeRoverAction+0x57c>)
 80039da:	2206      	movs	r2, #6
 80039dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 80039e0:	4ba8      	ldr	r3, [pc, #672]	@ (8003c84 <ActionsModel_ComputeRoverAction+0x57c>)
 80039e2:	2202      	movs	r2, #2
 80039e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 80039e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ea:	2206      	movs	r2, #6
 80039ec:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80039ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039f0:	2200      	movs	r2, #0
 80039f2:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80039f4:	6a3b      	ldr	r3, [r7, #32]
 80039f6:	f04f 0200 	mov.w	r2, #0
 80039fa:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80039fc:	6a3b      	ldr	r3, [r7, #32]
 80039fe:	f04f 0200 	mov.w	r2, #0
 8003a02:	601a      	str	r2, [r3, #0]
        break;
 8003a04:	e071      	b.n	8003aea <ActionsModel_ComputeRoverAction+0x3e2>

       case UA_FORWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 8003a06:	4b9f      	ldr	r3, [pc, #636]	@ (8003c84 <ActionsModel_ComputeRoverAction+0x57c>)
 8003a08:	2204      	movs	r2, #4
 8003a0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8003a0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a10:	781a      	ldrb	r2, [r3, #0]
          rtu_sonar->front);
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	885b      	ldrh	r3, [r3, #2]
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8003a16:	4619      	mov	r1, r3
 8003a18:	4610      	mov	r0, r2
 8003a1a:	f7fd fd4a 	bl	80014b2 <ActionsM_checkSafetyFromForward>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	461a      	mov	r2, r3
 8003a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a24:	701a      	strb	r2, [r3, #0]
        if (*rty_safeAction != SA_NONE) {
 8003a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00a      	beq.n	8003a44 <ActionsModel_ComputeRoverAction+0x33c>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 8003a2e:	4b95      	ldr	r3, [pc, #596]	@ (8003c84 <ActionsModel_ComputeRoverAction+0x57c>)
 8003a30:	2202      	movs	r2, #2
 8003a32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8003a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a3a:	6a39      	ldr	r1, [r7, #32]
 8003a3c:	69b8      	ldr	r0, [r7, #24]
 8003a3e:	f7fe fa2d 	bl	8001e9c <Ac_enter_internal_FW_SafeAction>
          /*  Set point */
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
            ActionsModel_MAX_SPEED_Y;
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
        }
        break;
 8003a42:	e052      	b.n	8003aea <ActionsModel_ComputeRoverAction+0x3e2>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8003a44:	4b8f      	ldr	r3, [pc, #572]	@ (8003c84 <ActionsModel_ComputeRoverAction+0x57c>)
 8003a46:	2203      	movs	r2, #3
 8003a48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          ActionsModel_B.set = 1U;
 8003a4c:	4b8e      	ldr	r3, [pc, #568]	@ (8003c88 <ActionsModel_ComputeRoverAction+0x580>)
 8003a4e:	2201      	movs	r2, #1
 8003a50:	701a      	strb	r2, [r3, #0]
          ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8003a52:	4b8e      	ldr	r3, [pc, #568]	@ (8003c8c <ActionsModel_ComputeRoverAction+0x584>)
 8003a54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a56:	69f9      	ldr	r1, [r7, #28]
 8003a58:	2001      	movs	r0, #1
 8003a5a:	f7fd fc29 	bl	80012b0 <ActionsModel_MovingObstacles>
          *rty_roverAction = RA_FORWARD;
 8003a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a60:	2201      	movs	r2, #1
 8003a62:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003a6a:	ee07 3a90 	vmov	s15, r3
 8003a6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a72:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8003c90 <ActionsModel_ComputeRoverAction+0x588>
 8003a76:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a7a:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8003c94 <ActionsModel_ComputeRoverAction+0x58c>
 8003a7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a82:	6a3b      	ldr	r3, [r7, #32]
 8003a84:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8003a88:	6a3b      	ldr	r3, [r7, #32]
 8003a8a:	685a      	ldr	r2, [r3, #4]
 8003a8c:	6a3b      	ldr	r3, [r7, #32]
 8003a8e:	601a      	str	r2, [r3, #0]
        break;
 8003a90:	e02b      	b.n	8003aea <ActionsModel_ComputeRoverAction+0x3e2>

       case UA_BRAKING_HARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8003a92:	4b7c      	ldr	r3, [pc, #496]	@ (8003c84 <ActionsModel_ComputeRoverAction+0x57c>)
 8003a94:	2202      	movs	r2, #2
 8003a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_HARD;
 8003a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a9c:	2205      	movs	r2, #5
 8003a9e:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003aa6:	6a3b      	ldr	r3, [r7, #32]
 8003aa8:	f04f 0200 	mov.w	r2, #0
 8003aac:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003aae:	6a3b      	ldr	r3, [r7, #32]
 8003ab0:	f04f 0200 	mov.w	r2, #0
 8003ab4:	601a      	str	r2, [r3, #0]
        break;
 8003ab6:	e018      	b.n	8003aea <ActionsModel_ComputeRoverAction+0x3e2>

       default:
        /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
           [currentUserAction == ENUM_UserAction.UA_NONE] */
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 8003ab8:	4b72      	ldr	r3, [pc, #456]	@ (8003c84 <ActionsModel_ComputeRoverAction+0x57c>)
 8003aba:	2205      	movs	r2, #5
 8003abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_IDLE;
 8003ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ac8:	2200      	movs	r2, #0
 8003aca:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003acc:	6a3b      	ldr	r3, [r7, #32]
 8003ace:	f04f 0200 	mov.w	r2, #0
 8003ad2:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003ad4:	6a3b      	ldr	r3, [r7, #32]
 8003ad6:	f04f 0200 	mov.w	r2, #0
 8003ada:	601a      	str	r2, [r3, #0]

        /*  Led */
        rty_redLeds->left = RED_OFF;
 8003adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ade:	2200      	movs	r2, #0
 8003ae0:	701a      	strb	r2, [r3, #0]
        rty_redLeds->right = RED_OFF;
 8003ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	705a      	strb	r2, [r3, #1]
        break;
 8003ae8:	bf00      	nop
      }
    }
    break;
 8003aea:	e115      	b.n	8003d18 <ActionsModel_ComputeRoverAction+0x610>

   case ActionsModel_IN_Forward:
    ActionsModel_Forward(rtu_currentUserAction, rtu_speed, rtu_y_lever,
 8003aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aee:	9305      	str	r3, [sp, #20]
 8003af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003af2:	9304      	str	r3, [sp, #16]
 8003af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003af6:	9303      	str	r3, [sp, #12]
 8003af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003afa:	9302      	str	r3, [sp, #8]
 8003afc:	6a3b      	ldr	r3, [r7, #32]
 8003afe:	9301      	str	r3, [sp, #4]
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	9300      	str	r3, [sp, #0]
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	683a      	ldr	r2, [r7, #0]
 8003b08:	68b9      	ldr	r1, [r7, #8]
 8003b0a:	68f8      	ldr	r0, [r7, #12]
 8003b0c:	f7fe fdec 	bl	80026e8 <ActionsModel_Forward>
                         rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction,
                         rty_safeAction, rty_statusObstacles, rty_redLeds);
    break;
 8003b10:	e105      	b.n	8003d1e <ActionsModel_ComputeRoverAction+0x616>

   case ActionsModel_IN_None:
    if (*rtu_currentUserAction != UA_NONE) {
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	f000 8100 	beq.w	8003d1c <ActionsModel_ComputeRoverAction+0x614>
      switch (*rtu_currentUserAction) {
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	781b      	ldrb	r3, [r3, #0]
 8003b20:	3b01      	subs	r3, #1
 8003b22:	2b05      	cmp	r3, #5
 8003b24:	f200 80b8 	bhi.w	8003c98 <ActionsModel_ComputeRoverAction+0x590>
 8003b28:	a201      	add	r2, pc, #4	@ (adr r2, 8003b30 <ActionsModel_ComputeRoverAction+0x428>)
 8003b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b2e:	bf00      	nop
 8003b30:	08003bd3 	.word	0x08003bd3
 8003b34:	08003ba5 	.word	0x08003ba5
 8003b38:	08003b77 	.word	0x08003b77
 8003b3c:	08003b49 	.word	0x08003b49
 8003b40:	08003c99 	.word	0x08003c99
 8003b44:	08003c5f 	.word	0x08003c5f
       case UA_BACKWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 8003b48:	4b4e      	ldr	r3, [pc, #312]	@ (8003c84 <ActionsModel_ComputeRoverAction+0x57c>)
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8003b50:	4b4c      	ldr	r3, [pc, #304]	@ (8003c84 <ActionsModel_ComputeRoverAction+0x57c>)
 8003b52:	2204      	movs	r2, #4
 8003b54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8003b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b5a:	2206      	movs	r2, #6
 8003b5c:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b60:	2200      	movs	r2, #0
 8003b62:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003b64:	6a3b      	ldr	r3, [r7, #32]
 8003b66:	f04f 0200 	mov.w	r2, #0
 8003b6a:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003b6c:	6a3b      	ldr	r3, [r7, #32]
 8003b6e:	f04f 0200 	mov.w	r2, #0
 8003b72:	601a      	str	r2, [r3, #0]
        break;
 8003b74:	e0a3      	b.n	8003cbe <ActionsModel_ComputeRoverAction+0x5b6>

       case UA_ROTATE_RIGHT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 8003b76:	4b43      	ldr	r3, [pc, #268]	@ (8003c84 <ActionsModel_ComputeRoverAction+0x57c>)
 8003b78:	2207      	movs	r2, #7
 8003b7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 8003b7e:	4b41      	ldr	r3, [pc, #260]	@ (8003c84 <ActionsModel_ComputeRoverAction+0x57c>)
 8003b80:	2202      	movs	r2, #2
 8003b82:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8003b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b88:	2206      	movs	r2, #6
 8003b8a:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b8e:	2200      	movs	r2, #0
 8003b90:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003b92:	6a3b      	ldr	r3, [r7, #32]
 8003b94:	f04f 0200 	mov.w	r2, #0
 8003b98:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003b9a:	6a3b      	ldr	r3, [r7, #32]
 8003b9c:	f04f 0200 	mov.w	r2, #0
 8003ba0:	601a      	str	r2, [r3, #0]
        break;
 8003ba2:	e08c      	b.n	8003cbe <ActionsModel_ComputeRoverAction+0x5b6>

       case UA_ROTATE_LEFT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 8003ba4:	4b37      	ldr	r3, [pc, #220]	@ (8003c84 <ActionsModel_ComputeRoverAction+0x57c>)
 8003ba6:	2206      	movs	r2, #6
 8003ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 8003bac:	4b35      	ldr	r3, [pc, #212]	@ (8003c84 <ActionsModel_ComputeRoverAction+0x57c>)
 8003bae:	2202      	movs	r2, #2
 8003bb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8003bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb6:	2206      	movs	r2, #6
 8003bb8:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003bc0:	6a3b      	ldr	r3, [r7, #32]
 8003bc2:	f04f 0200 	mov.w	r2, #0
 8003bc6:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003bc8:	6a3b      	ldr	r3, [r7, #32]
 8003bca:	f04f 0200 	mov.w	r2, #0
 8003bce:	601a      	str	r2, [r3, #0]
        break;
 8003bd0:	e075      	b.n	8003cbe <ActionsModel_ComputeRoverAction+0x5b6>

       case UA_FORWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 8003bd2:	4b2c      	ldr	r3, [pc, #176]	@ (8003c84 <ActionsModel_ComputeRoverAction+0x57c>)
 8003bd4:	2204      	movs	r2, #4
 8003bd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8003bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bdc:	781a      	ldrb	r2, [r3, #0]
          rtu_sonar->front);
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	885b      	ldrh	r3, [r3, #2]
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8003be2:	4619      	mov	r1, r3
 8003be4:	4610      	mov	r0, r2
 8003be6:	f7fd fc64 	bl	80014b2 <ActionsM_checkSafetyFromForward>
 8003bea:	4603      	mov	r3, r0
 8003bec:	461a      	mov	r2, r3
 8003bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bf0:	701a      	strb	r2, [r3, #0]
        if (*rty_safeAction != SA_NONE) {
 8003bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d00a      	beq.n	8003c10 <ActionsModel_ComputeRoverAction+0x508>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 8003bfa:	4b22      	ldr	r3, [pc, #136]	@ (8003c84 <ActionsModel_ComputeRoverAction+0x57c>)
 8003bfc:	2202      	movs	r2, #2
 8003bfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8003c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c06:	6a39      	ldr	r1, [r7, #32]
 8003c08:	69b8      	ldr	r0, [r7, #24]
 8003c0a:	f7fe f947 	bl	8001e9c <Ac_enter_internal_FW_SafeAction>
          /*  Set point */
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
            ActionsModel_MAX_SPEED_Y;
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
        }
        break;
 8003c0e:	e056      	b.n	8003cbe <ActionsModel_ComputeRoverAction+0x5b6>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8003c10:	4b1c      	ldr	r3, [pc, #112]	@ (8003c84 <ActionsModel_ComputeRoverAction+0x57c>)
 8003c12:	2203      	movs	r2, #3
 8003c14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          ActionsModel_B.set = 1U;
 8003c18:	4b1b      	ldr	r3, [pc, #108]	@ (8003c88 <ActionsModel_ComputeRoverAction+0x580>)
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	701a      	strb	r2, [r3, #0]
          ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8003c1e:	4b1b      	ldr	r3, [pc, #108]	@ (8003c8c <ActionsModel_ComputeRoverAction+0x584>)
 8003c20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c22:	69f9      	ldr	r1, [r7, #28]
 8003c24:	2001      	movs	r0, #1
 8003c26:	f7fd fb43 	bl	80012b0 <ActionsModel_MovingObstacles>
          *rty_roverAction = RA_FORWARD;
 8003c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c36:	ee07 3a90 	vmov	s15, r3
 8003c3a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003c3e:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8003c90 <ActionsModel_ComputeRoverAction+0x588>
 8003c42:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003c46:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8003c94 <ActionsModel_ComputeRoverAction+0x58c>
 8003c4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c4e:	6a3b      	ldr	r3, [r7, #32]
 8003c50:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8003c54:	6a3b      	ldr	r3, [r7, #32]
 8003c56:	685a      	ldr	r2, [r3, #4]
 8003c58:	6a3b      	ldr	r3, [r7, #32]
 8003c5a:	601a      	str	r2, [r3, #0]
        break;
 8003c5c:	e02f      	b.n	8003cbe <ActionsModel_ComputeRoverAction+0x5b6>

       case UA_BRAKING_SMOOTH:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 8003c5e:	4b09      	ldr	r3, [pc, #36]	@ (8003c84 <ActionsModel_ComputeRoverAction+0x57c>)
 8003c60:	2203      	movs	r2, #3
 8003c62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8003c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c68:	2206      	movs	r2, #6
 8003c6a:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c6e:	2200      	movs	r2, #0
 8003c70:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003c72:	6a3b      	ldr	r3, [r7, #32]
 8003c74:	f04f 0200 	mov.w	r2, #0
 8003c78:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003c7a:	6a3b      	ldr	r3, [r7, #32]
 8003c7c:	f04f 0200 	mov.w	r2, #0
 8003c80:	601a      	str	r2, [r3, #0]
        break;
 8003c82:	e01c      	b.n	8003cbe <ActionsModel_ComputeRoverAction+0x5b6>
 8003c84:	20000244 	.word	0x20000244
 8003c88:	20000240 	.word	0x20000240
 8003c8c:	2000028c 	.word	0x2000028c
 8003c90:	44000000 	.word	0x44000000
 8003c94:	42c80000 	.word	0x42c80000

       default:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8003c98:	4b23      	ldr	r3, [pc, #140]	@ (8003d28 <ActionsModel_ComputeRoverAction+0x620>)
 8003c9a:	2202      	movs	r2, #2
 8003c9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_HARD;
 8003ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca2:	2205      	movs	r2, #5
 8003ca4:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ca8:	2200      	movs	r2, #0
 8003caa:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003cac:	6a3b      	ldr	r3, [r7, #32]
 8003cae:	f04f 0200 	mov.w	r2, #0
 8003cb2:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003cb4:	6a3b      	ldr	r3, [r7, #32]
 8003cb6:	f04f 0200 	mov.w	r2, #0
 8003cba:	601a      	str	r2, [r3, #0]
        break;
 8003cbc:	bf00      	nop
      }
    }
    break;
 8003cbe:	e02d      	b.n	8003d1c <ActionsModel_ComputeRoverAction+0x614>

   case ActionsModel_IN_RotateLeft:
    ActionsModel_RotateLeft(rtu_currentUserAction, rtu_speed, rtu_x_lever,
 8003cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cc2:	9306      	str	r3, [sp, #24]
 8003cc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cc6:	9305      	str	r3, [sp, #20]
 8003cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cca:	9304      	str	r3, [sp, #16]
 8003ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cce:	9303      	str	r3, [sp, #12]
 8003cd0:	6a3b      	ldr	r3, [r7, #32]
 8003cd2:	9302      	str	r3, [sp, #8]
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	9301      	str	r3, [sp, #4]
 8003cd8:	69bb      	ldr	r3, [r7, #24]
 8003cda:	9300      	str	r3, [sp, #0]
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	68b9      	ldr	r1, [r7, #8]
 8003ce2:	68f8      	ldr	r0, [r7, #12]
 8003ce4:	f7ff f814 	bl	8002d10 <ActionsModel_RotateLeft>
      rtu_y_lever, rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction,
      rty_safeAction, rty_statusObstacles, rty_redLeds);
    break;
 8003ce8:	e019      	b.n	8003d1e <ActionsModel_ComputeRoverAction+0x616>

   default:
    /* case IN_RotateRight: */
    ActionsModel_RotateRight(rtu_currentUserAction, rtu_speed, rtu_x_lever,
 8003cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cec:	9306      	str	r3, [sp, #24]
 8003cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cf0:	9305      	str	r3, [sp, #20]
 8003cf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cf4:	9304      	str	r3, [sp, #16]
 8003cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf8:	9303      	str	r3, [sp, #12]
 8003cfa:	6a3b      	ldr	r3, [r7, #32]
 8003cfc:	9302      	str	r3, [sp, #8]
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	9301      	str	r3, [sp, #4]
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	9300      	str	r3, [sp, #0]
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	68b9      	ldr	r1, [r7, #8]
 8003d0c:	68f8      	ldr	r0, [r7, #12]
 8003d0e:	f7ff fa6b 	bl	80031e8 <ActionsModel_RotateRight>
      rtu_y_lever, rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction,
      rty_safeAction, rty_statusObstacles, rty_redLeds);
    break;
 8003d12:	e004      	b.n	8003d1e <ActionsModel_ComputeRoverAction+0x616>
    break;
 8003d14:	bf00      	nop
 8003d16:	e002      	b.n	8003d1e <ActionsModel_ComputeRoverAction+0x616>
    break;
 8003d18:	bf00      	nop
 8003d1a:	e000      	b.n	8003d1e <ActionsModel_ComputeRoverAction+0x616>
    break;
 8003d1c:	bf00      	nop
  }

  /* End of Chart: '<Root>/RoverAction' */
  /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
}
 8003d1e:	bf00      	nop
 8003d20:	3710      	adds	r7, #16
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	bf00      	nop
 8003d28:	20000244 	.word	0x20000244

08003d2c <ActionsModel_initialize>:

/* Model initialize function */
void ActionsModel_initialize(const char_T **rt_errorStatus)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b085      	sub	sp, #20
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  RT_MODEL_ActionsModel_T *const ActionsModel_M = &(ActionsModel_MdlrefDW.rtm);
 8003d34:	4b05      	ldr	r3, [pc, #20]	@ (8003d4c <ActionsModel_initialize+0x20>)
 8003d36:	60fb      	str	r3, [r7, #12]

  /* Registration code */

  /* initialize error status */
  rtmSetErrorStatusPointer(ActionsModel_M, rt_errorStatus);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	601a      	str	r2, [r3, #0]
}
 8003d3e:	bf00      	nop
 8003d40:	3714      	adds	r7, #20
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	2000023c 	.word	0x2000023c

08003d50 <Board1_ExchangeLocalState>:
  lastButtons, ENUM_StatusWhiteLed previousLedStatus, uint16_T button_mask);
static void Board1_ExchangeGlobalState(void);

/* Function for Chart: '<Root>/SupervisorB1' */
static void Board1_ExchangeLocalState(void)
{
 8003d50:	b5b0      	push	{r4, r5, r7, lr}
 8003d52:	af00      	add	r7, sp, #0
  if (Board1_DW.is_ExchangeLocalState == Board1_IN_LS_Receive) {
 8003d54:	4bba      	ldr	r3, [pc, #744]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003d56:	f893 30c7 	ldrb.w	r3, [r3, #199]	@ 0xc7
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	f040 80a8 	bne.w	8003eb0 <Board1_ExchangeLocalState+0x160>
    switch (Board1_DW.is_LS_Receive) {
 8003d60:	4bb7      	ldr	r3, [pc, #732]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003d62:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8003d66:	3b01      	subs	r3, #1
 8003d68:	2b04      	cmp	r3, #4
 8003d6a:	d863      	bhi.n	8003e34 <Board1_ExchangeLocalState+0xe4>
 8003d6c:	a201      	add	r2, pc, #4	@ (adr r2, 8003d74 <Board1_ExchangeLocalState+0x24>)
 8003d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d72:	bf00      	nop
 8003d74:	08003d89 	.word	0x08003d89
 8003d78:	08003db5 	.word	0x08003db5
 8003d7c:	08003dcd 	.word	0x08003dcd
 8003d80:	08003e05 	.word	0x08003e05
 8003d84:	08003e17 	.word	0x08003e17
     case Board1_IN_CheckCRC:
      switch (Board1_DW.flagCRC) {
 8003d88:	4bad      	ldr	r3, [pc, #692]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003d8a:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d008      	beq.n	8003da4 <Board1_ExchangeLocalState+0x54>
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d16a      	bne.n	8003e6c <Board1_ExchangeLocalState+0x11c>
       case 1:
        Board1_DW.is_LS_Receive = Board1_IN_SendAck;
 8003d96:	4baa      	ldr	r3, [pc, #680]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003d98:	2204      	movs	r2, #4
 8003d9a:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
        UART_SendAck();
 8003d9e:	f003 f83f 	bl	8006e20 <UART_SendAck>
        break;
 8003da2:	e006      	b.n	8003db2 <Board1_ExchangeLocalState+0x62>

       case 0:
        Board1_DW.is_LS_Receive = Board1_IN_SendNack;
 8003da4:	4ba6      	ldr	r3, [pc, #664]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003da6:	2205      	movs	r2, #5
 8003da8:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
        UART_SendNack();
 8003dac:	f003 f842 	bl	8006e34 <UART_SendNack>
        break;
 8003db0:	bf00      	nop
      }
      break;
 8003db2:	e05b      	b.n	8003e6c <Board1_ExchangeLocalState+0x11c>

     case Board1_IN_R_CheckCRC:
      if (Board1_DW.flagCRC == 1) {
 8003db4:	4ba2      	ldr	r3, [pc, #648]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003db6:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d158      	bne.n	8003e70 <Board1_ExchangeLocalState+0x120>
        Board1_DW.is_LS_Receive = Board1_IN_SendAck;
 8003dbe:	4ba0      	ldr	r3, [pc, #640]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003dc0:	2204      	movs	r2, #4
 8003dc2:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
        UART_SendAck();
 8003dc6:	f003 f82b 	bl	8006e20 <UART_SendAck>
      }
      break;
 8003dca:	e051      	b.n	8003e70 <Board1_ExchangeLocalState+0x120>

     case Board1_IN_R_WaitingData:
      if (hasReceived() == 1) {
 8003dcc:	f003 f802 	bl	8006dd4 <hasReceived>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d14e      	bne.n	8003e74 <Board1_ExchangeLocalState+0x124>
        Board1_DW.flagCRC = 0U;
 8003dd6:	4b9a      	ldr	r3, [pc, #616]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
        resetRTR();
 8003dde:	f002 ffcb 	bl	8006d78 <resetRTR>
        Board1_DW.is_LS_Receive = Board1_IN_R_CheckCRC;
 8003de2:	4b97      	ldr	r3, [pc, #604]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003de4:	2202      	movs	r2, #2
 8003de6:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8

        /* Inport: '<Root>/rx_buffer' */
        Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
          Board1_DW.rxPayload);
 8003dea:	4b95      	ldr	r3, [pc, #596]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003dec:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
        Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
 8003df0:	4619      	mov	r1, r3
 8003df2:	4894      	ldr	r0, [pc, #592]	@ (8004044 <Board1_ExchangeLocalState+0x2f4>)
 8003df4:	f002 ff66 	bl	8006cc4 <compareCRC>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	4b90      	ldr	r3, [pc, #576]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003dfe:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
      }
      break;
 8003e02:	e037      	b.n	8003e74 <Board1_ExchangeLocalState+0x124>

     case Board1_IN_SendAck:
      Board1_DW.is_LS_Receive = Board1_IN_NO_ACTIVE_CHILD;
 8003e04:	4b8e      	ldr	r3, [pc, #568]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
      Board1_DW.exit_port_index_LS_Receive = 2U;
 8003e0c:	4b8c      	ldr	r3, [pc, #560]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003e0e:	2202      	movs	r2, #2
 8003e10:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
      break;
 8003e14:	e031      	b.n	8003e7a <Board1_ExchangeLocalState+0x12a>

     case Board1_IN_SendNack:
      Board1_DW.is_LS_Receive = Board1_IN_R_WaitingData;
 8003e16:	4b8a      	ldr	r3, [pc, #552]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003e18:	2203      	movs	r2, #3
 8003e1a:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8

      /* Inport: '<Root>/rx_buffer' */
      UART_ReceiveIT(&Board1_U.rx_buffer[0], (uint64_T)(Board1_DW.rxPayload +
 8003e1e:	4b88      	ldr	r3, [pc, #544]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003e20:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8003e24:	3304      	adds	r3, #4
 8003e26:	4619      	mov	r1, r3
 8003e28:	4886      	ldr	r0, [pc, #536]	@ (8004044 <Board1_ExchangeLocalState+0x2f4>)
 8003e2a:	f002 ffb1 	bl	8006d90 <UART_ReceiveIT>
        ((uint8_T)CRC_SIZE)));
      setRTR();
 8003e2e:	f002 ff97 	bl	8006d60 <setRTR>
      break;
 8003e32:	e022      	b.n	8003e7a <Board1_ExchangeLocalState+0x12a>

     default:
      /* case IN_WaitingData: */
      if (hasReceived() == 1) {
 8003e34:	f002 ffce 	bl	8006dd4 <hasReceived>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d11c      	bne.n	8003e78 <Board1_ExchangeLocalState+0x128>
        Board1_DW.flagCRC = 0U;
 8003e3e:	4b80      	ldr	r3, [pc, #512]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
        resetRTR();
 8003e46:	f002 ff97 	bl	8006d78 <resetRTR>
        Board1_DW.is_LS_Receive = Board1_IN_CheckCRC;
 8003e4a:	4b7d      	ldr	r3, [pc, #500]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8

        /* Inport: '<Root>/rx_buffer' */
        Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
          Board1_DW.rxPayload);
 8003e52:	4b7b      	ldr	r3, [pc, #492]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003e54:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
        Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
 8003e58:	4619      	mov	r1, r3
 8003e5a:	487a      	ldr	r0, [pc, #488]	@ (8004044 <Board1_ExchangeLocalState+0x2f4>)
 8003e5c:	f002 ff32 	bl	8006cc4 <compareCRC>
 8003e60:	4603      	mov	r3, r0
 8003e62:	461a      	mov	r2, r3
 8003e64:	4b76      	ldr	r3, [pc, #472]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003e66:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
      }
      break;
 8003e6a:	e005      	b.n	8003e78 <Board1_ExchangeLocalState+0x128>
      break;
 8003e6c:	bf00      	nop
 8003e6e:	e004      	b.n	8003e7a <Board1_ExchangeLocalState+0x12a>
      break;
 8003e70:	bf00      	nop
 8003e72:	e002      	b.n	8003e7a <Board1_ExchangeLocalState+0x12a>
      break;
 8003e74:	bf00      	nop
 8003e76:	e000      	b.n	8003e7a <Board1_ExchangeLocalState+0x12a>
      break;
 8003e78:	bf00      	nop
    }

    if (Board1_DW.exit_port_index_LS_Receive == 2U) {
 8003e7a:	4b71      	ldr	r3, [pc, #452]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003e7c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	f040 80ad 	bne.w	8003fe0 <Board1_ExchangeLocalState+0x290>
      Board1_DW.exit_port_index_LS_Receive = 0U;
 8003e86:	4b6e      	ldr	r3, [pc, #440]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

      /* Inport: '<Root>/rx_buffer' */
      deserializeLocalStateB2(&Board1_U.rx_buffer[0], Board1_DW.rxPayload,
 8003e8e:	4b6c      	ldr	r3, [pc, #432]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003e90:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8003e94:	4a6c      	ldr	r2, [pc, #432]	@ (8004048 <Board1_ExchangeLocalState+0x2f8>)
 8003e96:	4619      	mov	r1, r3
 8003e98:	486a      	ldr	r0, [pc, #424]	@ (8004044 <Board1_ExchangeLocalState+0x2f4>)
 8003e9a:	f000 fe98 	bl	8004bce <deserializeLocalStateB2>
        &Board1_DW.board2LocalState);
      Board1_DW.is_ExchangeLocalState = Board1_IN_NO_ACTIVE_CHILD;
 8003e9e:	4b68      	ldr	r3, [pc, #416]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
      Board1_DW.exit_port_index_ExchangeLocalSt = 2U;
 8003ea6:	4b66      	ldr	r3, [pc, #408]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003ea8:	2202      	movs	r2, #2
 8003eaa:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8003eae:	e097      	b.n	8003fe0 <Board1_ExchangeLocalState+0x290>
    }
  } else {
    /* case IN_LS_Transmit: */
    switch (Board1_DW.is_LS_Transmit) {
 8003eb0:	4b63      	ldr	r3, [pc, #396]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003eb2:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	2b04      	cmp	r3, #4
 8003eba:	d852      	bhi.n	8003f62 <Board1_ExchangeLocalState+0x212>
 8003ebc:	a201      	add	r2, pc, #4	@ (adr r2, 8003ec4 <Board1_ExchangeLocalState+0x174>)
 8003ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ec2:	bf00      	nop
 8003ec4:	08003ed9 	.word	0x08003ed9
 8003ec8:	08003f01 	.word	0x08003f01
 8003ecc:	08003f0b 	.word	0x08003f0b
 8003ed0:	08003f31 	.word	0x08003f31
 8003ed4:	08003f59 	.word	0x08003f59
     case Board1_IN_R_ReceivingRTR:
      if (checkRTR() != 0) {
 8003ed8:	f002 ff22 	bl	8006d20 <checkRTR>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d05c      	beq.n	8003f9c <Board1_ExchangeLocalState+0x24c>
        Board1_DW.is_LS_Transmit = Board1_IN_R_Trasmit;
 8003ee2:	4b57      	ldr	r3, [pc, #348]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003ee4:	2202      	movs	r2, #2
 8003ee6:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
        UART_ReceiveAck();
 8003eea:	f002 ff7f 	bl	8006dec <UART_ReceiveAck>

        /* Outport: '<Root>/tx_buffer' */
        UART_TransmitIT(&Board1_Y.tx_buffer[0], (uint64_T)(Board1_DW.txPayload +
 8003eee:	4b54      	ldr	r3, [pc, #336]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003ef0:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8003ef4:	3304      	adds	r3, #4
 8003ef6:	4619      	mov	r1, r3
 8003ef8:	4854      	ldr	r0, [pc, #336]	@ (800404c <Board1_ExchangeLocalState+0x2fc>)
 8003efa:	f002 ff1d 	bl	8006d38 <UART_TransmitIT>
          ((uint8_T)CRC_SIZE)));
      }
      break;
 8003efe:	e04d      	b.n	8003f9c <Board1_ExchangeLocalState+0x24c>

     case Board1_IN_R_Trasmit:
      Board1_DW.is_LS_Transmit = Board1_IN_R_WaitAck;
 8003f00:	4b4f      	ldr	r3, [pc, #316]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003f02:	2203      	movs	r2, #3
 8003f04:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
      break;
 8003f08:	e04f      	b.n	8003faa <Board1_ExchangeLocalState+0x25a>

     case Board1_IN_R_WaitAck:
      if ((hasReceived() == 1) && (UART_CheckAck() == 1)) {
 8003f0a:	f002 ff63 	bl	8006dd4 <hasReceived>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d145      	bne.n	8003fa0 <Board1_ExchangeLocalState+0x250>
 8003f14:	f002 ff78 	bl	8006e08 <UART_CheckAck>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d140      	bne.n	8003fa0 <Board1_ExchangeLocalState+0x250>
        Board1_DW.is_LS_Transmit = Board1_IN_NO_ACTIVE_CHILD;
 8003f1e:	4b48      	ldr	r3, [pc, #288]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
        Board1_DW.exit_port_index_LS_Transmit = 2U;
 8003f26:	4b46      	ldr	r3, [pc, #280]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003f28:	2202      	movs	r2, #2
 8003f2a:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
      }
      break;
 8003f2e:	e037      	b.n	8003fa0 <Board1_ExchangeLocalState+0x250>

     case Board1_IN_ReceivingRTR:
      if (checkRTR() != 0) {
 8003f30:	f002 fef6 	bl	8006d20 <checkRTR>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d034      	beq.n	8003fa4 <Board1_ExchangeLocalState+0x254>
        Board1_DW.is_LS_Transmit = Board1_IN_Trasmit;
 8003f3a:	4b41      	ldr	r3, [pc, #260]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003f3c:	2205      	movs	r2, #5
 8003f3e:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
        UART_ReceiveAck();
 8003f42:	f002 ff53 	bl	8006dec <UART_ReceiveAck>

        /* Outport: '<Root>/tx_buffer' */
        UART_TransmitIT(&Board1_Y.tx_buffer[0], (uint64_T)(Board1_DW.txPayload +
 8003f46:	4b3e      	ldr	r3, [pc, #248]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003f48:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8003f4c:	3304      	adds	r3, #4
 8003f4e:	4619      	mov	r1, r3
 8003f50:	483e      	ldr	r0, [pc, #248]	@ (800404c <Board1_ExchangeLocalState+0x2fc>)
 8003f52:	f002 fef1 	bl	8006d38 <UART_TransmitIT>
          ((uint8_T)CRC_SIZE)));
      }
      break;
 8003f56:	e025      	b.n	8003fa4 <Board1_ExchangeLocalState+0x254>

     case Board1_IN_Trasmit:
      Board1_DW.is_LS_Transmit = Board1_IN_WaitAck;
 8003f58:	4b39      	ldr	r3, [pc, #228]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003f5a:	2206      	movs	r2, #6
 8003f5c:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
      break;
 8003f60:	e023      	b.n	8003faa <Board1_ExchangeLocalState+0x25a>

     default:
      /* case IN_WaitAck: */
      if (hasReceived() == 1) {
 8003f62:	f002 ff37 	bl	8006dd4 <hasReceived>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d11d      	bne.n	8003fa8 <Board1_ExchangeLocalState+0x258>
        if (UART_CheckAck() == 1) {
 8003f6c:	f002 ff4c 	bl	8006e08 <UART_CheckAck>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d108      	bne.n	8003f88 <Board1_ExchangeLocalState+0x238>
          Board1_DW.is_LS_Transmit = Board1_IN_NO_ACTIVE_CHILD;
 8003f76:	4b32      	ldr	r3, [pc, #200]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
          Board1_DW.exit_port_index_LS_Transmit = 2U;
 8003f7e:	4b30      	ldr	r3, [pc, #192]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003f80:	2202      	movs	r2, #2
 8003f82:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        } else if (UART_CheckAck() == 0) {
          Board1_DW.is_LS_Transmit = Board1_IN_R_ReceivingRTR;
        }
      }
      break;
 8003f86:	e00f      	b.n	8003fa8 <Board1_ExchangeLocalState+0x258>
        } else if (UART_CheckAck() == 0) {
 8003f88:	f002 ff3e 	bl	8006e08 <UART_CheckAck>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d10a      	bne.n	8003fa8 <Board1_ExchangeLocalState+0x258>
          Board1_DW.is_LS_Transmit = Board1_IN_R_ReceivingRTR;
 8003f92:	4b2b      	ldr	r3, [pc, #172]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003f94:	2201      	movs	r2, #1
 8003f96:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
      break;
 8003f9a:	e005      	b.n	8003fa8 <Board1_ExchangeLocalState+0x258>
      break;
 8003f9c:	bf00      	nop
 8003f9e:	e004      	b.n	8003faa <Board1_ExchangeLocalState+0x25a>
      break;
 8003fa0:	bf00      	nop
 8003fa2:	e002      	b.n	8003faa <Board1_ExchangeLocalState+0x25a>
      break;
 8003fa4:	bf00      	nop
 8003fa6:	e000      	b.n	8003faa <Board1_ExchangeLocalState+0x25a>
      break;
 8003fa8:	bf00      	nop
    }

    if (Board1_DW.exit_port_index_LS_Transmit == 2U) {
 8003faa:	4b25      	ldr	r3, [pc, #148]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003fac:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003fb0:	2b02      	cmp	r3, #2
 8003fb2:	d115      	bne.n	8003fe0 <Board1_ExchangeLocalState+0x290>
      Board1_DW.exit_port_index_LS_Transmit = 0U;
 8003fb4:	4b22      	ldr	r3, [pc, #136]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
      Board1_DW.is_ExchangeLocalState = Board1_IN_LS_Receive;
 8003fbc:	4b20      	ldr	r3, [pc, #128]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
      Board1_DW.is_LS_Receive = Board1_IN_WaitingData;
 8003fc4:	4b1e      	ldr	r3, [pc, #120]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003fc6:	2206      	movs	r2, #6
 8003fc8:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8

      /* Inport: '<Root>/rx_buffer' */
      UART_ReceiveIT(&Board1_U.rx_buffer[0], (uint64_T)(Board1_DW.rxPayload +
 8003fcc:	4b1c      	ldr	r3, [pc, #112]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003fce:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8003fd2:	3304      	adds	r3, #4
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	481b      	ldr	r0, [pc, #108]	@ (8004044 <Board1_ExchangeLocalState+0x2f4>)
 8003fd8:	f002 feda 	bl	8006d90 <UART_ReceiveIT>
        ((uint8_T)CRC_SIZE)));
      setRTR();
 8003fdc:	f002 fec0 	bl	8006d60 <setRTR>
    }
  }

  if (Board1_DW.exit_port_index_ExchangeLocalSt == 2U) {
 8003fe0:	4b17      	ldr	r3, [pc, #92]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003fe2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d128      	bne.n	800403c <Board1_ExchangeLocalState+0x2ec>
    Board1_DW.exit_port_index_ExchangeLocalSt = 0U;
 8003fea:	4b15      	ldr	r3, [pc, #84]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003fec:	2200      	movs	r2, #0
 8003fee:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    Board1_DW.is_CommunicationPhase = Board1_IN_ExchangeGlobalState;
 8003ff2:	4b13      	ldr	r3, [pc, #76]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003ff4:	2203      	movs	r2, #3
 8003ff6:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf

    /*  Entry exchange global state */
    Board1_DW.txPayload = ((uint8_T)GLOBAL_STATE_FRAME_SIZE);
 8003ffa:	4b11      	ldr	r3, [pc, #68]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8003ffc:	2228      	movs	r2, #40	@ 0x28
 8003ffe:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
    Board1_DW.rxPayload = ((uint8_T)GLOBAL_STATE_FRAME_SIZE);
 8004002:	4b0f      	ldr	r3, [pc, #60]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8004004:	2228      	movs	r2, #40	@ 0x28
 8004006:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
    Board1_DW.is_ExchangeGlobalState = Boar_IN_ComputingOwnGlobalState;
 800400a:	4b0d      	ldr	r3, [pc, #52]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 800400c:	2201      	movs	r2, #1
 800400e:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
    Board1_B.board1GlobalState.localStateB1 = Board1_DW.board1LocalState;
 8004012:	4a0f      	ldr	r2, [pc, #60]	@ (8004050 <Board1_ExchangeLocalState+0x300>)
 8004014:	4b0a      	ldr	r3, [pc, #40]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 8004016:	4615      	mov	r5, r2
 8004018:	f103 044c 	add.w	r4, r3, #76	@ 0x4c
 800401c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800401e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004020:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004024:	e885 0003 	stmia.w	r5, {r0, r1}
    Board1_B.board1GlobalState.localStateB2 = Board1_DW.board2LocalState;
 8004028:	4a09      	ldr	r2, [pc, #36]	@ (8004050 <Board1_ExchangeLocalState+0x300>)
 800402a:	4b05      	ldr	r3, [pc, #20]	@ (8004040 <Board1_ExchangeLocalState+0x2f0>)
 800402c:	f102 0418 	add.w	r4, r2, #24
 8004030:	f103 0564 	add.w	r5, r3, #100	@ 0x64
 8004034:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004036:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004038:	682b      	ldr	r3, [r5, #0]
 800403a:	6023      	str	r3, [r4, #0]
  }
}
 800403c:	bf00      	nop
 800403e:	bdb0      	pop	{r4, r5, r7, pc}
 8004040:	200002c0 	.word	0x200002c0
 8004044:	200003b0 	.word	0x200003b0
 8004048:	20000324 	.word	0x20000324
 800404c:	200003f0 	.word	0x200003f0
 8004050:	20000290 	.word	0x20000290

08004054 <Board1_computeUserAction>:

/* Function for Chart: '<Root>/SupervisorB1' */
static ENUM_UserAction Board1_computeUserAction(int16_T x_lever, int16_T y_lever,
  uint16_T buttons, uint16_T braking_hard_mask, uint16_T braking_smooth_mask)
{
 8004054:	b490      	push	{r4, r7}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
 800405a:	4604      	mov	r4, r0
 800405c:	4608      	mov	r0, r1
 800405e:	4611      	mov	r1, r2
 8004060:	461a      	mov	r2, r3
 8004062:	4623      	mov	r3, r4
 8004064:	80fb      	strh	r3, [r7, #6]
 8004066:	4603      	mov	r3, r0
 8004068:	80bb      	strh	r3, [r7, #4]
 800406a:	460b      	mov	r3, r1
 800406c:	807b      	strh	r3, [r7, #2]
 800406e:	4613      	mov	r3, r2
 8004070:	803b      	strh	r3, [r7, #0]
  ENUM_UserAction userAction;
  userAction = UA_NONE;
 8004072:	2300      	movs	r3, #0
 8004074:	73fb      	strb	r3, [r7, #15]
  if ((buttons & braking_hard_mask) == braking_hard_mask) {
 8004076:	887a      	ldrh	r2, [r7, #2]
 8004078:	883b      	ldrh	r3, [r7, #0]
 800407a:	4013      	ands	r3, r2
 800407c:	b29b      	uxth	r3, r3
 800407e:	883a      	ldrh	r2, [r7, #0]
 8004080:	429a      	cmp	r2, r3
 8004082:	d102      	bne.n	800408a <Board1_computeUserAction+0x36>
    userAction = UA_BRAKING_HARD;
 8004084:	2305      	movs	r3, #5
 8004086:	73fb      	strb	r3, [r7, #15]
 8004088:	e024      	b.n	80040d4 <Board1_computeUserAction+0x80>
  } else if ((buttons & braking_smooth_mask) == braking_smooth_mask) {
 800408a:	887a      	ldrh	r2, [r7, #2]
 800408c:	8b3b      	ldrh	r3, [r7, #24]
 800408e:	4013      	ands	r3, r2
 8004090:	b29b      	uxth	r3, r3
 8004092:	8b3a      	ldrh	r2, [r7, #24]
 8004094:	429a      	cmp	r2, r3
 8004096:	d102      	bne.n	800409e <Board1_computeUserAction+0x4a>
    userAction = UA_BRAKING_SMOOTH;
 8004098:	2306      	movs	r3, #6
 800409a:	73fb      	strb	r3, [r7, #15]
 800409c:	e01a      	b.n	80040d4 <Board1_computeUserAction+0x80>
  } else if (x_lever < 0) {
 800409e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	da02      	bge.n	80040ac <Board1_computeUserAction+0x58>
    userAction = UA_ROTATE_LEFT;
 80040a6:	2302      	movs	r3, #2
 80040a8:	73fb      	strb	r3, [r7, #15]
 80040aa:	e013      	b.n	80040d4 <Board1_computeUserAction+0x80>
  } else if (x_lever > 0) {
 80040ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	dd02      	ble.n	80040ba <Board1_computeUserAction+0x66>
    userAction = UA_ROTATE_RIGHT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	73fb      	strb	r3, [r7, #15]
 80040b8:	e00c      	b.n	80040d4 <Board1_computeUserAction+0x80>
  } else if (y_lever > 0) {
 80040ba:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	dd02      	ble.n	80040c8 <Board1_computeUserAction+0x74>
    userAction = UA_FORWARD;
 80040c2:	2301      	movs	r3, #1
 80040c4:	73fb      	strb	r3, [r7, #15]
 80040c6:	e005      	b.n	80040d4 <Board1_computeUserAction+0x80>
  } else if (y_lever < 0) {
 80040c8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	da01      	bge.n	80040d4 <Board1_computeUserAction+0x80>
    userAction = UA_BACKWARD;
 80040d0:	2304      	movs	r3, #4
 80040d2:	73fb      	strb	r3, [r7, #15]
  }

  return userAction;
 80040d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3710      	adds	r7, #16
 80040da:	46bd      	mov	sp, r7
 80040dc:	bc90      	pop	{r4, r7}
 80040de:	4770      	bx	lr

080040e0 <Board1_continueBraking>:

/* Function for Chart: '<Root>/SupervisorB1' */
static ENUM_UserAction Board1_continueBraking(ENUM_UserAction currentUserAction,
  ENUM_UserAction lastUserAction)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b085      	sub	sp, #20
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	4603      	mov	r3, r0
 80040e8:	460a      	mov	r2, r1
 80040ea:	71fb      	strb	r3, [r7, #7]
 80040ec:	4613      	mov	r3, r2
 80040ee:	71bb      	strb	r3, [r7, #6]
  ENUM_UserAction userAction;
  userAction = currentUserAction;
 80040f0:	79fb      	ldrb	r3, [r7, #7]
 80040f2:	73fb      	strb	r3, [r7, #15]
  if (currentUserAction == UA_NONE) {
 80040f4:	79fb      	ldrb	r3, [r7, #7]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d10a      	bne.n	8004110 <Board1_continueBraking+0x30>
    switch (lastUserAction) {
 80040fa:	79bb      	ldrb	r3, [r7, #6]
 80040fc:	2b05      	cmp	r3, #5
 80040fe:	d004      	beq.n	800410a <Board1_continueBraking+0x2a>
 8004100:	2b06      	cmp	r3, #6
 8004102:	d105      	bne.n	8004110 <Board1_continueBraking+0x30>
     case UA_BRAKING_SMOOTH:
      userAction = UA_BRAKING_SMOOTH;
 8004104:	2306      	movs	r3, #6
 8004106:	73fb      	strb	r3, [r7, #15]
      break;
 8004108:	e002      	b.n	8004110 <Board1_continueBraking+0x30>

     case UA_BRAKING_HARD:
      userAction = UA_BRAKING_HARD;
 800410a:	2305      	movs	r3, #5
 800410c:	73fb      	strb	r3, [r7, #15]
      break;
 800410e:	bf00      	nop
    }
  }

  return userAction;
 8004110:	7bfb      	ldrb	r3, [r7, #15]
}
 8004112:	4618      	mov	r0, r3
 8004114:	3714      	adds	r7, #20
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr

0800411e <Board1_actuatorSelection>:

/* Function for Chart: '<Root>/SupervisorB1' */
static void Board1_actuatorSelection(ENUM_Actuator lastActuator, uint32_T
  lastCounter, uint32_T treshold, ENUM_Actuator *nextActuator, uint32_T
  *nextCounter)
{
 800411e:	b480      	push	{r7}
 8004120:	b085      	sub	sp, #20
 8004122:	af00      	add	r7, sp, #0
 8004124:	60b9      	str	r1, [r7, #8]
 8004126:	607a      	str	r2, [r7, #4]
 8004128:	603b      	str	r3, [r7, #0]
 800412a:	4603      	mov	r3, r0
 800412c:	73fb      	strb	r3, [r7, #15]
  *nextActuator = lastActuator;
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	7bfa      	ldrb	r2, [r7, #15]
 8004132:	701a      	strb	r2, [r3, #0]
  *nextCounter = lastCounter + 1U;
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	1c5a      	adds	r2, r3, #1
 8004138:	69bb      	ldr	r3, [r7, #24]
 800413a:	601a      	str	r2, [r3, #0]
  if (lastCounter + 1U == treshold) {
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	3301      	adds	r3, #1
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	429a      	cmp	r2, r3
 8004144:	d10c      	bne.n	8004160 <Board1_actuatorSelection+0x42>
    *nextCounter = 0U;
 8004146:	69bb      	ldr	r3, [r7, #24]
 8004148:	2200      	movs	r2, #0
 800414a:	601a      	str	r2, [r3, #0]
    if (lastActuator == BOARD1) {
 800414c:	7bfb      	ldrb	r3, [r7, #15]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d103      	bne.n	800415a <Board1_actuatorSelection+0x3c>
      *nextActuator = BOARD2;
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	2201      	movs	r2, #1
 8004156:	701a      	strb	r2, [r3, #0]
    } else {
      *nextActuator = BOARD1;
    }
  }
}
 8004158:	e002      	b.n	8004160 <Board1_actuatorSelection+0x42>
      *nextActuator = BOARD1;
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	2200      	movs	r2, #0
 800415e:	701a      	strb	r2, [r3, #0]
}
 8004160:	bf00      	nop
 8004162:	3714      	adds	r7, #20
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr

0800416c <Board1_evaluateLed>:

/* Function for Chart: '<Root>/SupervisorB1' */
static ENUM_StatusWhiteLed Board1_evaluateLed(uint16_T buttons, uint16_T
  lastButtons, ENUM_StatusWhiteLed previousLedStatus, uint16_T button_mask)
{
 800416c:	b490      	push	{r4, r7}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0
 8004172:	4604      	mov	r4, r0
 8004174:	4608      	mov	r0, r1
 8004176:	4611      	mov	r1, r2
 8004178:	461a      	mov	r2, r3
 800417a:	4623      	mov	r3, r4
 800417c:	80fb      	strh	r3, [r7, #6]
 800417e:	4603      	mov	r3, r0
 8004180:	80bb      	strh	r3, [r7, #4]
 8004182:	460b      	mov	r3, r1
 8004184:	70fb      	strb	r3, [r7, #3]
 8004186:	4613      	mov	r3, r2
 8004188:	803b      	strh	r3, [r7, #0]
  ENUM_StatusWhiteLed nextLedStatus;

  /*  Carico il vecchio stato di default */
  nextLedStatus = previousLedStatus;
 800418a:	78fb      	ldrb	r3, [r7, #3]
 800418c:	73fb      	strb	r3, [r7, #15]

  /*  se  premuto */
  if (((buttons & button_mask) == button_mask) && ((lastButtons & button_mask)
 800418e:	88fa      	ldrh	r2, [r7, #6]
 8004190:	883b      	ldrh	r3, [r7, #0]
 8004192:	4013      	ands	r3, r2
 8004194:	b29b      	uxth	r3, r3
 8004196:	883a      	ldrh	r2, [r7, #0]
 8004198:	429a      	cmp	r2, r3
 800419a:	d10e      	bne.n	80041ba <Board1_evaluateLed+0x4e>
       != button_mask)) {
 800419c:	88ba      	ldrh	r2, [r7, #4]
 800419e:	883b      	ldrh	r3, [r7, #0]
 80041a0:	4013      	ands	r3, r2
 80041a2:	b29b      	uxth	r3, r3
  if (((buttons & button_mask) == button_mask) && ((lastButtons & button_mask)
 80041a4:	883a      	ldrh	r2, [r7, #0]
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d007      	beq.n	80041ba <Board1_evaluateLed+0x4e>
    /*  prima non era stato premuto (rising edge) */
    if (previousLedStatus == WHITE_OFF) {
 80041aa:	78fb      	ldrb	r3, [r7, #3]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d102      	bne.n	80041b6 <Board1_evaluateLed+0x4a>
      nextLedStatus = WHITE_ON;
 80041b0:	2301      	movs	r3, #1
 80041b2:	73fb      	strb	r3, [r7, #15]
 80041b4:	e001      	b.n	80041ba <Board1_evaluateLed+0x4e>
    } else {
      nextLedStatus = WHITE_OFF;
 80041b6:	2300      	movs	r3, #0
 80041b8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return nextLedStatus;
 80041ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80041bc:	4618      	mov	r0, r3
 80041be:	3710      	adds	r7, #16
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bc90      	pop	{r4, r7}
 80041c4:	4770      	bx	lr
	...

080041c8 <Board1_ExchangeGlobalState>:

/* Function for Chart: '<Root>/SupervisorB1' */
static void Board1_ExchangeGlobalState(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	af00      	add	r7, sp, #0
  switch (Board1_DW.is_ExchangeGlobalState) {
 80041cc:	4bb9      	ldr	r3, [pc, #740]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80041ce:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	d002      	beq.n	80041dc <Board1_ExchangeGlobalState+0x14>
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d014      	beq.n	8004204 <Board1_ExchangeGlobalState+0x3c>
 80041da:	e0bb      	b.n	8004354 <Board1_ExchangeGlobalState+0x18c>
   case Boar_IN_ComputingOwnGlobalState:
    /* Outport: '<Root>/tx_buffer' */
    serializeGlobalState(&Board1_Y.tx_buffer[0], &Board1_B.board1GlobalState);
 80041dc:	49b6      	ldr	r1, [pc, #728]	@ (80044b8 <Board1_ExchangeGlobalState+0x2f0>)
 80041de:	48b7      	ldr	r0, [pc, #732]	@ (80044bc <Board1_ExchangeGlobalState+0x2f4>)
 80041e0:	f000 fe6f 	bl	8004ec2 <serializeGlobalState>
    computeCRC(&Board1_Y.tx_buffer[0], Board1_DW.txPayload);
 80041e4:	4bb3      	ldr	r3, [pc, #716]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80041e6:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 80041ea:	4619      	mov	r1, r3
 80041ec:	48b3      	ldr	r0, [pc, #716]	@ (80044bc <Board1_ExchangeGlobalState+0x2f4>)
 80041ee:	f002 fd51 	bl	8006c94 <computeCRC>
    Board1_DW.is_ExchangeGlobalState = Board1_IN_GL_Transmit;
 80041f2:	4bb0      	ldr	r3, [pc, #704]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80041f4:	2203      	movs	r2, #3
 80041f6:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
    Board1_DW.is_GL_Transmit = Board1_IN_ReceivingRTR;
 80041fa:	4bae      	ldr	r3, [pc, #696]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80041fc:	2204      	movs	r2, #4
 80041fe:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
    break;
 8004202:	e143      	b.n	800448c <Board1_ExchangeGlobalState+0x2c4>

   case Board1_IN_GL_Receive:
    switch (Board1_DW.is_GL_Receive) {
 8004204:	4bab      	ldr	r3, [pc, #684]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 8004206:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 800420a:	3b01      	subs	r3, #1
 800420c:	2b04      	cmp	r3, #4
 800420e:	d863      	bhi.n	80042d8 <Board1_ExchangeGlobalState+0x110>
 8004210:	a201      	add	r2, pc, #4	@ (adr r2, 8004218 <Board1_ExchangeGlobalState+0x50>)
 8004212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004216:	bf00      	nop
 8004218:	0800422d 	.word	0x0800422d
 800421c:	08004259 	.word	0x08004259
 8004220:	08004271 	.word	0x08004271
 8004224:	080042a9 	.word	0x080042a9
 8004228:	080042bb 	.word	0x080042bb
     case Board1_IN_CheckCRC:
      switch (Board1_DW.flagCRC) {
 800422c:	4ba1      	ldr	r3, [pc, #644]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 800422e:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8004232:	2b00      	cmp	r3, #0
 8004234:	d008      	beq.n	8004248 <Board1_ExchangeGlobalState+0x80>
 8004236:	2b01      	cmp	r3, #1
 8004238:	d16a      	bne.n	8004310 <Board1_ExchangeGlobalState+0x148>
       case 1:
        Board1_DW.is_GL_Receive = Board1_IN_SendAck;
 800423a:	4b9e      	ldr	r3, [pc, #632]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 800423c:	2204      	movs	r2, #4
 800423e:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
        UART_SendAck();
 8004242:	f002 fded 	bl	8006e20 <UART_SendAck>
        break;
 8004246:	e006      	b.n	8004256 <Board1_ExchangeGlobalState+0x8e>

       case 0:
        Board1_DW.is_GL_Receive = Board1_IN_SendNack;
 8004248:	4b9a      	ldr	r3, [pc, #616]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 800424a:	2205      	movs	r2, #5
 800424c:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
        UART_SendNack();
 8004250:	f002 fdf0 	bl	8006e34 <UART_SendNack>
        break;
 8004254:	bf00      	nop
      }
      break;
 8004256:	e05b      	b.n	8004310 <Board1_ExchangeGlobalState+0x148>

     case Board1_IN_R_CheckCRC:
      if (Board1_DW.flagCRC == 1) {
 8004258:	4b96      	ldr	r3, [pc, #600]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 800425a:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 800425e:	2b01      	cmp	r3, #1
 8004260:	d158      	bne.n	8004314 <Board1_ExchangeGlobalState+0x14c>
        Board1_DW.is_GL_Receive = Board1_IN_SendAck;
 8004262:	4b94      	ldr	r3, [pc, #592]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 8004264:	2204      	movs	r2, #4
 8004266:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
        UART_SendAck();
 800426a:	f002 fdd9 	bl	8006e20 <UART_SendAck>
      }
      break;
 800426e:	e051      	b.n	8004314 <Board1_ExchangeGlobalState+0x14c>

     case Board1_IN_R_WaitingData:
      if (hasReceived() == 1) {
 8004270:	f002 fdb0 	bl	8006dd4 <hasReceived>
 8004274:	4603      	mov	r3, r0
 8004276:	2b01      	cmp	r3, #1
 8004278:	d14e      	bne.n	8004318 <Board1_ExchangeGlobalState+0x150>
        Board1_DW.flagCRC = 0U;
 800427a:	4b8e      	ldr	r3, [pc, #568]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 800427c:	2200      	movs	r2, #0
 800427e:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
        resetRTR();
 8004282:	f002 fd79 	bl	8006d78 <resetRTR>
        Board1_DW.is_GL_Receive = Board1_IN_R_CheckCRC;
 8004286:	4b8b      	ldr	r3, [pc, #556]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 8004288:	2202      	movs	r2, #2
 800428a:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

        /* Inport: '<Root>/rx_buffer' */
        Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
          Board1_DW.rxPayload);
 800428e:	4b89      	ldr	r3, [pc, #548]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 8004290:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
        Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
 8004294:	4619      	mov	r1, r3
 8004296:	488a      	ldr	r0, [pc, #552]	@ (80044c0 <Board1_ExchangeGlobalState+0x2f8>)
 8004298:	f002 fd14 	bl	8006cc4 <compareCRC>
 800429c:	4603      	mov	r3, r0
 800429e:	461a      	mov	r2, r3
 80042a0:	4b84      	ldr	r3, [pc, #528]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80042a2:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
      }
      break;
 80042a6:	e037      	b.n	8004318 <Board1_ExchangeGlobalState+0x150>

     case Board1_IN_SendAck:
      Board1_DW.is_GL_Receive = Board1_IN_NO_ACTIVE_CHILD;
 80042a8:	4b82      	ldr	r3, [pc, #520]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80042aa:	2200      	movs	r2, #0
 80042ac:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
      Board1_DW.exit_port_index_GL_Receive = 2U;
 80042b0:	4b80      	ldr	r3, [pc, #512]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80042b2:	2202      	movs	r2, #2
 80042b4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      break;
 80042b8:	e031      	b.n	800431e <Board1_ExchangeGlobalState+0x156>

     case Board1_IN_SendNack:
      Board1_DW.is_GL_Receive = Board1_IN_R_WaitingData;
 80042ba:	4b7e      	ldr	r3, [pc, #504]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80042bc:	2203      	movs	r2, #3
 80042be:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

      /* Inport: '<Root>/rx_buffer' */
      UART_ReceiveIT(&Board1_U.rx_buffer[0], (uint64_T)(Board1_DW.rxPayload +
 80042c2:	4b7c      	ldr	r3, [pc, #496]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80042c4:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 80042c8:	3304      	adds	r3, #4
 80042ca:	4619      	mov	r1, r3
 80042cc:	487c      	ldr	r0, [pc, #496]	@ (80044c0 <Board1_ExchangeGlobalState+0x2f8>)
 80042ce:	f002 fd5f 	bl	8006d90 <UART_ReceiveIT>
        ((uint8_T)CRC_SIZE)));
      setRTR();
 80042d2:	f002 fd45 	bl	8006d60 <setRTR>
      break;
 80042d6:	e022      	b.n	800431e <Board1_ExchangeGlobalState+0x156>

     default:
      /* case IN_WaitingData: */
      if (hasReceived() == 1) {
 80042d8:	f002 fd7c 	bl	8006dd4 <hasReceived>
 80042dc:	4603      	mov	r3, r0
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d11c      	bne.n	800431c <Board1_ExchangeGlobalState+0x154>
        Board1_DW.flagCRC = 0U;
 80042e2:	4b74      	ldr	r3, [pc, #464]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
        resetRTR();
 80042ea:	f002 fd45 	bl	8006d78 <resetRTR>
        Board1_DW.is_GL_Receive = Board1_IN_CheckCRC;
 80042ee:	4b71      	ldr	r3, [pc, #452]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80042f0:	2201      	movs	r2, #1
 80042f2:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

        /* Inport: '<Root>/rx_buffer' */
        Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
          Board1_DW.rxPayload);
 80042f6:	4b6f      	ldr	r3, [pc, #444]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80042f8:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
        Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
 80042fc:	4619      	mov	r1, r3
 80042fe:	4870      	ldr	r0, [pc, #448]	@ (80044c0 <Board1_ExchangeGlobalState+0x2f8>)
 8004300:	f002 fce0 	bl	8006cc4 <compareCRC>
 8004304:	4603      	mov	r3, r0
 8004306:	461a      	mov	r2, r3
 8004308:	4b6a      	ldr	r3, [pc, #424]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 800430a:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
      }
      break;
 800430e:	e005      	b.n	800431c <Board1_ExchangeGlobalState+0x154>
      break;
 8004310:	bf00      	nop
 8004312:	e004      	b.n	800431e <Board1_ExchangeGlobalState+0x156>
      break;
 8004314:	bf00      	nop
 8004316:	e002      	b.n	800431e <Board1_ExchangeGlobalState+0x156>
      break;
 8004318:	bf00      	nop
 800431a:	e000      	b.n	800431e <Board1_ExchangeGlobalState+0x156>
      break;
 800431c:	bf00      	nop
    }

    if (Board1_DW.exit_port_index_GL_Receive == 2U) {
 800431e:	4b65      	ldr	r3, [pc, #404]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 8004320:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004324:	2b02      	cmp	r3, #2
 8004326:	f040 80ae 	bne.w	8004486 <Board1_ExchangeGlobalState+0x2be>
      Board1_DW.exit_port_index_GL_Receive = 0U;
 800432a:	4b62      	ldr	r3, [pc, #392]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 800432c:	2200      	movs	r2, #0
 800432e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Inport: '<Root>/rx_buffer' */
      deserializeGlobalState(&Board1_U.rx_buffer[0], Board1_DW.rxPayload,
 8004332:	4b60      	ldr	r3, [pc, #384]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 8004334:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8004338:	4a5e      	ldr	r2, [pc, #376]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 800433a:	4619      	mov	r1, r3
 800433c:	4860      	ldr	r0, [pc, #384]	@ (80044c0 <Board1_ExchangeGlobalState+0x2f8>)
 800433e:	f000 fc84 	bl	8004c4a <deserializeGlobalState>
        &Board1_DW.board2GlobalState);
      Board1_DW.is_ExchangeGlobalState = Board1_IN_NO_ACTIVE_CHILD;
 8004342:	4b5c      	ldr	r3, [pc, #368]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 8004344:	2200      	movs	r2, #0
 8004346:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
      Board1_DW.exit_port_index_ExchangeGlobalS = 2U;
 800434a:	4b5a      	ldr	r3, [pc, #360]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 800434c:	2202      	movs	r2, #2
 800434e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
    break;
 8004352:	e098      	b.n	8004486 <Board1_ExchangeGlobalState+0x2be>

   default:
    /* case IN_GL_Transmit: */
    switch (Board1_DW.is_GL_Transmit) {
 8004354:	4b57      	ldr	r3, [pc, #348]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 8004356:	f893 30c6 	ldrb.w	r3, [r3, #198]	@ 0xc6
 800435a:	3b01      	subs	r3, #1
 800435c:	2b04      	cmp	r3, #4
 800435e:	d852      	bhi.n	8004406 <Board1_ExchangeGlobalState+0x23e>
 8004360:	a201      	add	r2, pc, #4	@ (adr r2, 8004368 <Board1_ExchangeGlobalState+0x1a0>)
 8004362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004366:	bf00      	nop
 8004368:	0800437d 	.word	0x0800437d
 800436c:	080043a5 	.word	0x080043a5
 8004370:	080043af 	.word	0x080043af
 8004374:	080043d5 	.word	0x080043d5
 8004378:	080043fd 	.word	0x080043fd
     case Board1_IN_R_ReceivingRTR:
      if (checkRTR() != 0) {
 800437c:	f002 fcd0 	bl	8006d20 <checkRTR>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d05c      	beq.n	8004440 <Board1_ExchangeGlobalState+0x278>
        Board1_DW.is_GL_Transmit = Board1_IN_R_Trasmit;
 8004386:	4b4b      	ldr	r3, [pc, #300]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 8004388:	2202      	movs	r2, #2
 800438a:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
        UART_ReceiveAck();
 800438e:	f002 fd2d 	bl	8006dec <UART_ReceiveAck>

        /* Outport: '<Root>/tx_buffer' */
        UART_TransmitIT(&Board1_Y.tx_buffer[0], (uint64_T)(Board1_DW.txPayload +
 8004392:	4b48      	ldr	r3, [pc, #288]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 8004394:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8004398:	3304      	adds	r3, #4
 800439a:	4619      	mov	r1, r3
 800439c:	4847      	ldr	r0, [pc, #284]	@ (80044bc <Board1_ExchangeGlobalState+0x2f4>)
 800439e:	f002 fccb 	bl	8006d38 <UART_TransmitIT>
          ((uint8_T)CRC_SIZE)));
      }
      break;
 80043a2:	e04d      	b.n	8004440 <Board1_ExchangeGlobalState+0x278>

     case Board1_IN_R_Trasmit:
      Board1_DW.is_GL_Transmit = Board1_IN_R_WaitAck;
 80043a4:	4b43      	ldr	r3, [pc, #268]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80043a6:	2203      	movs	r2, #3
 80043a8:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
      break;
 80043ac:	e04f      	b.n	800444e <Board1_ExchangeGlobalState+0x286>

     case Board1_IN_R_WaitAck:
      if ((hasReceived() == 1) && (UART_CheckAck() == 1)) {
 80043ae:	f002 fd11 	bl	8006dd4 <hasReceived>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d145      	bne.n	8004444 <Board1_ExchangeGlobalState+0x27c>
 80043b8:	f002 fd26 	bl	8006e08 <UART_CheckAck>
 80043bc:	4603      	mov	r3, r0
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d140      	bne.n	8004444 <Board1_ExchangeGlobalState+0x27c>
        Board1_DW.is_GL_Transmit = Board1_IN_NO_ACTIVE_CHILD;
 80043c2:	4b3c      	ldr	r3, [pc, #240]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80043c4:	2200      	movs	r2, #0
 80043c6:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
        Board1_DW.exit_port_index_GL_Transmit = 2U;
 80043ca:	4b3a      	ldr	r3, [pc, #232]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80043cc:	2202      	movs	r2, #2
 80043ce:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
      }
      break;
 80043d2:	e037      	b.n	8004444 <Board1_ExchangeGlobalState+0x27c>

     case Board1_IN_ReceivingRTR:
      if (checkRTR() != 0) {
 80043d4:	f002 fca4 	bl	8006d20 <checkRTR>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d034      	beq.n	8004448 <Board1_ExchangeGlobalState+0x280>
        Board1_DW.is_GL_Transmit = Board1_IN_Trasmit;
 80043de:	4b35      	ldr	r3, [pc, #212]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80043e0:	2205      	movs	r2, #5
 80043e2:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
        UART_ReceiveAck();
 80043e6:	f002 fd01 	bl	8006dec <UART_ReceiveAck>

        /* Outport: '<Root>/tx_buffer' */
        UART_TransmitIT(&Board1_Y.tx_buffer[0], (uint64_T)(Board1_DW.txPayload +
 80043ea:	4b32      	ldr	r3, [pc, #200]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80043ec:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 80043f0:	3304      	adds	r3, #4
 80043f2:	4619      	mov	r1, r3
 80043f4:	4831      	ldr	r0, [pc, #196]	@ (80044bc <Board1_ExchangeGlobalState+0x2f4>)
 80043f6:	f002 fc9f 	bl	8006d38 <UART_TransmitIT>
          ((uint8_T)CRC_SIZE)));
      }
      break;
 80043fa:	e025      	b.n	8004448 <Board1_ExchangeGlobalState+0x280>

     case Board1_IN_Trasmit:
      Board1_DW.is_GL_Transmit = Board1_IN_WaitAck;
 80043fc:	4b2d      	ldr	r3, [pc, #180]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80043fe:	2206      	movs	r2, #6
 8004400:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
      break;
 8004404:	e023      	b.n	800444e <Board1_ExchangeGlobalState+0x286>

     default:
      /* case IN_WaitAck: */
      if (hasReceived() == 1) {
 8004406:	f002 fce5 	bl	8006dd4 <hasReceived>
 800440a:	4603      	mov	r3, r0
 800440c:	2b01      	cmp	r3, #1
 800440e:	d11d      	bne.n	800444c <Board1_ExchangeGlobalState+0x284>
        if (UART_CheckAck() == 1) {
 8004410:	f002 fcfa 	bl	8006e08 <UART_CheckAck>
 8004414:	4603      	mov	r3, r0
 8004416:	2b01      	cmp	r3, #1
 8004418:	d108      	bne.n	800442c <Board1_ExchangeGlobalState+0x264>
          Board1_DW.is_GL_Transmit = Board1_IN_NO_ACTIVE_CHILD;
 800441a:	4b26      	ldr	r3, [pc, #152]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 800441c:	2200      	movs	r2, #0
 800441e:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
          Board1_DW.exit_port_index_GL_Transmit = 2U;
 8004422:	4b24      	ldr	r3, [pc, #144]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 8004424:	2202      	movs	r2, #2
 8004426:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        } else if (UART_CheckAck() == 0) {
          Board1_DW.is_GL_Transmit = Board1_IN_R_ReceivingRTR;
        }
      }
      break;
 800442a:	e00f      	b.n	800444c <Board1_ExchangeGlobalState+0x284>
        } else if (UART_CheckAck() == 0) {
 800442c:	f002 fcec 	bl	8006e08 <UART_CheckAck>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d10a      	bne.n	800444c <Board1_ExchangeGlobalState+0x284>
          Board1_DW.is_GL_Transmit = Board1_IN_R_ReceivingRTR;
 8004436:	4b1f      	ldr	r3, [pc, #124]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 8004438:	2201      	movs	r2, #1
 800443a:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
      break;
 800443e:	e005      	b.n	800444c <Board1_ExchangeGlobalState+0x284>
      break;
 8004440:	bf00      	nop
 8004442:	e004      	b.n	800444e <Board1_ExchangeGlobalState+0x286>
      break;
 8004444:	bf00      	nop
 8004446:	e002      	b.n	800444e <Board1_ExchangeGlobalState+0x286>
      break;
 8004448:	bf00      	nop
 800444a:	e000      	b.n	800444e <Board1_ExchangeGlobalState+0x286>
      break;
 800444c:	bf00      	nop
    }

    if (Board1_DW.exit_port_index_GL_Transmit == 2U) {
 800444e:	4b19      	ldr	r3, [pc, #100]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 8004450:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004454:	2b02      	cmp	r3, #2
 8004456:	d118      	bne.n	800448a <Board1_ExchangeGlobalState+0x2c2>
      Board1_DW.exit_port_index_GL_Transmit = 0U;
 8004458:	4b16      	ldr	r3, [pc, #88]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 800445a:	2200      	movs	r2, #0
 800445c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
      Board1_DW.is_ExchangeGlobalState = Board1_IN_GL_Receive;
 8004460:	4b14      	ldr	r3, [pc, #80]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 8004462:	2202      	movs	r2, #2
 8004464:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
      Board1_DW.is_GL_Receive = Board1_IN_WaitingData;
 8004468:	4b12      	ldr	r3, [pc, #72]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 800446a:	2206      	movs	r2, #6
 800446c:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

      /* Inport: '<Root>/rx_buffer' */
      UART_ReceiveIT(&Board1_U.rx_buffer[0], (uint64_T)(Board1_DW.rxPayload +
 8004470:	4b10      	ldr	r3, [pc, #64]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 8004472:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8004476:	3304      	adds	r3, #4
 8004478:	4619      	mov	r1, r3
 800447a:	4811      	ldr	r0, [pc, #68]	@ (80044c0 <Board1_ExchangeGlobalState+0x2f8>)
 800447c:	f002 fc88 	bl	8006d90 <UART_ReceiveIT>
        ((uint8_T)CRC_SIZE)));
      setRTR();
 8004480:	f002 fc6e 	bl	8006d60 <setRTR>
    }
    break;
 8004484:	e001      	b.n	800448a <Board1_ExchangeGlobalState+0x2c2>
    break;
 8004486:	bf00      	nop
 8004488:	e000      	b.n	800448c <Board1_ExchangeGlobalState+0x2c4>
    break;
 800448a:	bf00      	nop
  }

  if (Board1_DW.exit_port_index_ExchangeGlobalS == 2U) {
 800448c:	4b09      	ldr	r3, [pc, #36]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 800448e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004492:	2b02      	cmp	r3, #2
 8004494:	d10b      	bne.n	80044ae <Board1_ExchangeGlobalState+0x2e6>
    Board1_DW.exit_port_index_ExchangeGlobalS = 0U;
 8004496:	4b07      	ldr	r3, [pc, #28]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 8004498:	2200      	movs	r2, #0
 800449a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    Board1_DW.is_CommunicationPhase = Board1_IN_ComputeDecision;
 800449e:	4b05      	ldr	r3, [pc, #20]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80044a0:	2201      	movs	r2, #1
 80044a2:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf

    /*  Entry compute decision */
    Board1_DW.is_ComputeDecision = B_IN_StateCoherenceVerification;
 80044a6:	4b03      	ldr	r3, [pc, #12]	@ (80044b4 <Board1_ExchangeGlobalState+0x2ec>)
 80044a8:	2205      	movs	r2, #5
 80044aa:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
  }
}
 80044ae:	bf00      	nop
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	200002c0 	.word	0x200002c0
 80044b8:	20000290 	.word	0x20000290
 80044bc:	200003f0 	.word	0x200003f0
 80044c0:	200003b0 	.word	0x200003b0

080044c4 <Board1_step>:

/* Model step function */
void Board1_step(void)
{
 80044c4:	b590      	push	{r4, r7, lr}
 80044c6:	b08d      	sub	sp, #52	@ 0x34
 80044c8:	af08      	add	r7, sp, #32
   *  Outport: '<Root>/roverAction'
   *  Outport: '<Root>/safeAction'
   *  Outport: '<Root>/setPoint'
   *  Outport: '<Root>/tx_buffer'
   */
  continua_prev = Board1_DW.continua_start;
 80044ca:	4bb7      	ldr	r3, [pc, #732]	@ (80047a8 <Board1_step+0x2e4>)
 80044cc:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 80044d0:	e9c7 2302 	strd	r2, r3, [r7, #8]
  Board1_DW.continua_start = Board1_U.continua;
 80044d4:	4bb5      	ldr	r3, [pc, #724]	@ (80047ac <Board1_step+0x2e8>)
 80044d6:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80044da:	49b3      	ldr	r1, [pc, #716]	@ (80047a8 <Board1_step+0x2e4>)
 80044dc:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78
  if (Board1_DW.is_active_c15_Board1 == 0U) {
 80044e0:	4bb1      	ldr	r3, [pc, #708]	@ (80047a8 <Board1_step+0x2e4>)
 80044e2:	f893 30bd 	ldrb.w	r3, [r3, #189]	@ 0xbd
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d120      	bne.n	800452c <Board1_step+0x68>
    Board1_DW.is_active_c15_Board1 = 1U;
 80044ea:	4baf      	ldr	r3, [pc, #700]	@ (80047a8 <Board1_step+0x2e4>)
 80044ec:	2201      	movs	r2, #1
 80044ee:	f883 20bd 	strb.w	r2, [r3, #189]	@ 0xbd
    Board1_DW.board1Decision.actuator = BOARD1;
 80044f2:	4bad      	ldr	r3, [pc, #692]	@ (80047a8 <Board1_step+0x2e4>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Outport: '<Root>/currentUserAction' */
    Board1_Y.currentUserAction = UA_NONE;
 80044fa:	4bad      	ldr	r3, [pc, #692]	@ (80047b0 <Board1_step+0x2ec>)
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
    Board1_DW.actuatorCounter = 0U;
 8004502:	4ba9      	ldr	r3, [pc, #676]	@ (80047a8 <Board1_step+0x2e4>)
 8004504:	2200      	movs	r2, #0
 8004506:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    Board1_DW.previousButtons = 0U;
 800450a:	4ba7      	ldr	r3, [pc, #668]	@ (80047a8 <Board1_step+0x2e4>)
 800450c:	2200      	movs	r2, #0
 800450e:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
    Board1_DW.previousWhiteLeftLed = WHITE_OFF;
 8004512:	4ba5      	ldr	r3, [pc, #660]	@ (80047a8 <Board1_step+0x2e4>)
 8004514:	2200      	movs	r2, #0
 8004516:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    Board1_DW.previousWhiteRightLed = WHITE_OFF;
 800451a:	4ba3      	ldr	r3, [pc, #652]	@ (80047a8 <Board1_step+0x2e4>)
 800451c:	2200      	movs	r2, #0
 800451e:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
    Board1_DW.is_RoverState = Board1_IN_NotCommunicating;
 8004522:	4ba1      	ldr	r3, [pc, #644]	@ (80047a8 <Board1_step+0x2e4>)
 8004524:	2202      	movs	r2, #2
 8004526:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
    Board1_DW.is_ExchangeLocalState = Board1_IN_LS_Transmit;
    Board1_DW.is_LS_Transmit = Board1_IN_ReceivingRTR;
  }

  /* End of Chart: '<Root>/SupervisorB1' */
}
 800452a:	e2f2      	b.n	8004b12 <Board1_step+0x64e>
  } else if (Board1_DW.is_RoverState == Board1_IN_CommunicationPhase) {
 800452c:	4b9e      	ldr	r3, [pc, #632]	@ (80047a8 <Board1_step+0x2e4>)
 800452e:	f893 30be 	ldrb.w	r3, [r3, #190]	@ 0xbe
 8004532:	2b01      	cmp	r3, #1
 8004534:	f040 82ba 	bne.w	8004aac <Board1_step+0x5e8>
    switch (Board1_DW.is_CommunicationPhase) {
 8004538:	4b9b      	ldr	r3, [pc, #620]	@ (80047a8 <Board1_step+0x2e4>)
 800453a:	f893 30bf 	ldrb.w	r3, [r3, #191]	@ 0xbf
 800453e:	2b03      	cmp	r3, #3
 8004540:	f000 8294 	beq.w	8004a6c <Board1_step+0x5a8>
 8004544:	2b03      	cmp	r3, #3
 8004546:	f300 8294 	bgt.w	8004a72 <Board1_step+0x5ae>
 800454a:	2b01      	cmp	r3, #1
 800454c:	d003      	beq.n	8004556 <Board1_step+0x92>
 800454e:	2b02      	cmp	r3, #2
 8004550:	f000 80fd 	beq.w	800474e <Board1_step+0x28a>
 8004554:	e28d      	b.n	8004a72 <Board1_step+0x5ae>
      switch (Board1_DW.is_ComputeDecision) {
 8004556:	4b94      	ldr	r3, [pc, #592]	@ (80047a8 <Board1_step+0x2e4>)
 8004558:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800455c:	3b01      	subs	r3, #1
 800455e:	2b04      	cmp	r3, #4
 8004560:	f200 8099 	bhi.w	8004696 <Board1_step+0x1d2>
 8004564:	a201      	add	r2, pc, #4	@ (adr r2, 800456c <Board1_step+0xa8>)
 8004566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800456a:	bf00      	nop
 800456c:	08004581 	.word	0x08004581
 8004570:	08004593 	.word	0x08004593
 8004574:	080045eb 	.word	0x080045eb
 8004578:	08004621 	.word	0x08004621
 800457c:	0800468d 	.word	0x0800468d
        Board1_DW.is_ComputeDecision = Board1_IN_NO_ACTIVE_CHILD;
 8004580:	4b89      	ldr	r3, [pc, #548]	@ (80047a8 <Board1_step+0x2e4>)
 8004582:	2200      	movs	r2, #0
 8004584:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        Board1_DW.exit_port_index_ComputeDecision = 2U;
 8004588:	4b87      	ldr	r3, [pc, #540]	@ (80047a8 <Board1_step+0x2e4>)
 800458a:	2202      	movs	r2, #2
 800458c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8004590:	e0b3      	b.n	80046fa <Board1_step+0x236>
        Board1_DW.is_ComputeDecision = Board1_IN_UserActionComputation;
 8004592:	4b85      	ldr	r3, [pc, #532]	@ (80047a8 <Board1_step+0x2e4>)
 8004594:	2206      	movs	r2, #6
 8004596:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        Board1_DW.board1Decision.userAction = Board1_computeUserAction
 800459a:	4b86      	ldr	r3, [pc, #536]	@ (80047b4 <Board1_step+0x2f0>)
 800459c:	f9b3 0024 	ldrsh.w	r0, [r3, #36]	@ 0x24
 80045a0:	4b84      	ldr	r3, [pc, #528]	@ (80047b4 <Board1_step+0x2f0>)
 80045a2:	f9b3 1026 	ldrsh.w	r1, [r3, #38]	@ 0x26
 80045a6:	4b83      	ldr	r3, [pc, #524]	@ (80047b4 <Board1_step+0x2f0>)
 80045a8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80045aa:	2310      	movs	r3, #16
 80045ac:	9300      	str	r3, [sp, #0]
 80045ae:	2320      	movs	r3, #32
 80045b0:	f7ff fd50 	bl	8004054 <Board1_computeUserAction>
 80045b4:	4603      	mov	r3, r0
 80045b6:	461a      	mov	r2, r3
 80045b8:	4b7b      	ldr	r3, [pc, #492]	@ (80047a8 <Board1_step+0x2e4>)
 80045ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        Board1_DW.board1Decision.userAction = Board1_continueBraking
 80045be:	4b7a      	ldr	r3, [pc, #488]	@ (80047a8 <Board1_step+0x2e4>)
 80045c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045c4:	4a7a      	ldr	r2, [pc, #488]	@ (80047b0 <Board1_step+0x2ec>)
 80045c6:	f892 204b 	ldrb.w	r2, [r2, #75]	@ 0x4b
 80045ca:	4611      	mov	r1, r2
 80045cc:	4618      	mov	r0, r3
 80045ce:	f7ff fd87 	bl	80040e0 <Board1_continueBraking>
 80045d2:	4603      	mov	r3, r0
 80045d4:	461a      	mov	r2, r3
 80045d6:	4b74      	ldr	r3, [pc, #464]	@ (80047a8 <Board1_step+0x2e4>)
 80045d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        Board1_Y.currentUserAction = Board1_DW.board1Decision.userAction;
 80045dc:	4b72      	ldr	r3, [pc, #456]	@ (80047a8 <Board1_step+0x2e4>)
 80045de:	f893 203d 	ldrb.w	r2, [r3, #61]	@ 0x3d
 80045e2:	4b73      	ldr	r3, [pc, #460]	@ (80047b0 <Board1_step+0x2ec>)
 80045e4:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
        break;
 80045e8:	e087      	b.n	80046fa <Board1_step+0x236>
        Board1_DW.is_ComputeDecision = Board1_IN_ActuatorSelection;
 80045ea:	4b6f      	ldr	r3, [pc, #444]	@ (80047a8 <Board1_step+0x2e4>)
 80045ec:	2201      	movs	r2, #1
 80045ee:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        Board1_actuatorSelection(Board1_DW.board1Decision.actuator,
 80045f2:	4b6d      	ldr	r3, [pc, #436]	@ (80047a8 <Board1_step+0x2e4>)
 80045f4:	f893 003c 	ldrb.w	r0, [r3, #60]	@ 0x3c
 80045f8:	4b6b      	ldr	r3, [pc, #428]	@ (80047a8 <Board1_step+0x2e4>)
 80045fa:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
 80045fe:	1cfa      	adds	r2, r7, #3
 8004600:	1d3b      	adds	r3, r7, #4
 8004602:	9300      	str	r3, [sp, #0]
 8004604:	4613      	mov	r3, r2
 8004606:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800460a:	f7ff fd88 	bl	800411e <Board1_actuatorSelection>
        Board1_DW.actuatorCounter = tmp;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a65      	ldr	r2, [pc, #404]	@ (80047a8 <Board1_step+0x2e4>)
 8004612:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
        Board1_DW.board1Decision.actuator = nextActuator;
 8004616:	78fa      	ldrb	r2, [r7, #3]
 8004618:	4b63      	ldr	r3, [pc, #396]	@ (80047a8 <Board1_step+0x2e4>)
 800461a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        break;
 800461e:	e06c      	b.n	80046fa <Board1_step+0x236>
        Board1_DW.is_ComputeDecision = Board1_IN_LightEvaluation;
 8004620:	4b61      	ldr	r3, [pc, #388]	@ (80047a8 <Board1_step+0x2e4>)
 8004622:	2203      	movs	r2, #3
 8004624:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        Board1_DW.board1Decision.leds.white.left = Board1_evaluateLed
 8004628:	4b62      	ldr	r3, [pc, #392]	@ (80047b4 <Board1_step+0x2f0>)
 800462a:	8d18      	ldrh	r0, [r3, #40]	@ 0x28
 800462c:	4b5e      	ldr	r3, [pc, #376]	@ (80047a8 <Board1_step+0x2e4>)
 800462e:	f8b3 10b2 	ldrh.w	r1, [r3, #178]	@ 0xb2
 8004632:	4b5d      	ldr	r3, [pc, #372]	@ (80047a8 <Board1_step+0x2e4>)
 8004634:	f893 20b0 	ldrb.w	r2, [r3, #176]	@ 0xb0
 8004638:	2340      	movs	r3, #64	@ 0x40
 800463a:	f7ff fd97 	bl	800416c <Board1_evaluateLed>
 800463e:	4603      	mov	r3, r0
 8004640:	461a      	mov	r2, r3
 8004642:	4b59      	ldr	r3, [pc, #356]	@ (80047a8 <Board1_step+0x2e4>)
 8004644:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        Board1_DW.board1Decision.leds.white.right = Board1_evaluateLed
 8004648:	4b5a      	ldr	r3, [pc, #360]	@ (80047b4 <Board1_step+0x2f0>)
 800464a:	8d18      	ldrh	r0, [r3, #40]	@ 0x28
 800464c:	4b56      	ldr	r3, [pc, #344]	@ (80047a8 <Board1_step+0x2e4>)
 800464e:	f8b3 10b2 	ldrh.w	r1, [r3, #178]	@ 0xb2
 8004652:	4b55      	ldr	r3, [pc, #340]	@ (80047a8 <Board1_step+0x2e4>)
 8004654:	f893 20b1 	ldrb.w	r2, [r3, #177]	@ 0xb1
 8004658:	2380      	movs	r3, #128	@ 0x80
 800465a:	f7ff fd87 	bl	800416c <Board1_evaluateLed>
 800465e:	4603      	mov	r3, r0
 8004660:	461a      	mov	r2, r3
 8004662:	4b51      	ldr	r3, [pc, #324]	@ (80047a8 <Board1_step+0x2e4>)
 8004664:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
          Board1_B.board1GlobalState.localStateB2.remoteController.buttons;
 8004668:	4b52      	ldr	r3, [pc, #328]	@ (80047b4 <Board1_step+0x2f0>)
 800466a:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
        Board1_DW.previousButtons =
 800466c:	4b4e      	ldr	r3, [pc, #312]	@ (80047a8 <Board1_step+0x2e4>)
 800466e:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
          Board1_DW.board1Decision.leds.white.left;
 8004672:	4b4d      	ldr	r3, [pc, #308]	@ (80047a8 <Board1_step+0x2e4>)
 8004674:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
        Board1_DW.previousWhiteLeftLed =
 8004678:	4b4b      	ldr	r3, [pc, #300]	@ (80047a8 <Board1_step+0x2e4>)
 800467a:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
          Board1_DW.board1Decision.leds.white.right;
 800467e:	4b4a      	ldr	r3, [pc, #296]	@ (80047a8 <Board1_step+0x2e4>)
 8004680:	f893 2049 	ldrb.w	r2, [r3, #73]	@ 0x49
        Board1_DW.previousWhiteRightLed =
 8004684:	4b48      	ldr	r3, [pc, #288]	@ (80047a8 <Board1_step+0x2e4>)
 8004686:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
        break;
 800468a:	e036      	b.n	80046fa <Board1_step+0x236>
        Board1_DW.is_ComputeDecision = Board_IN_EmergencyStateAnalysis;
 800468c:	4b46      	ldr	r3, [pc, #280]	@ (80047a8 <Board1_step+0x2e4>)
 800468e:	2202      	movs	r2, #2
 8004690:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        break;
 8004694:	e031      	b.n	80046fa <Board1_step+0x236>
        Board1_DW.is_ComputeDecision = Board_IN_RoverActionComputation;
 8004696:	4b44      	ldr	r3, [pc, #272]	@ (80047a8 <Board1_step+0x2e4>)
 8004698:	2204      	movs	r2, #4
 800469a:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        ActionsModel_ComputeRoverAction(&Board1_Y.currentUserAction,
 800469e:	4b46      	ldr	r3, [pc, #280]	@ (80047b8 <Board1_step+0x2f4>)
 80046a0:	9306      	str	r3, [sp, #24]
 80046a2:	4b46      	ldr	r3, [pc, #280]	@ (80047bc <Board1_step+0x2f8>)
 80046a4:	9305      	str	r3, [sp, #20]
 80046a6:	4b46      	ldr	r3, [pc, #280]	@ (80047c0 <Board1_step+0x2fc>)
 80046a8:	9304      	str	r3, [sp, #16]
 80046aa:	4b46      	ldr	r3, [pc, #280]	@ (80047c4 <Board1_step+0x300>)
 80046ac:	9303      	str	r3, [sp, #12]
 80046ae:	4b46      	ldr	r3, [pc, #280]	@ (80047c8 <Board1_step+0x304>)
 80046b0:	9302      	str	r3, [sp, #8]
 80046b2:	4b46      	ldr	r3, [pc, #280]	@ (80047cc <Board1_step+0x308>)
 80046b4:	9301      	str	r3, [sp, #4]
 80046b6:	4b46      	ldr	r3, [pc, #280]	@ (80047d0 <Board1_step+0x30c>)
 80046b8:	9300      	str	r3, [sp, #0]
 80046ba:	4b46      	ldr	r3, [pc, #280]	@ (80047d4 <Board1_step+0x310>)
 80046bc:	4a46      	ldr	r2, [pc, #280]	@ (80047d8 <Board1_step+0x314>)
 80046be:	493d      	ldr	r1, [pc, #244]	@ (80047b4 <Board1_step+0x2f0>)
 80046c0:	4846      	ldr	r0, [pc, #280]	@ (80047dc <Board1_step+0x318>)
 80046c2:	f7ff f821 	bl	8003708 <ActionsModel_ComputeRoverAction>
        Board1_DW.board1Decision.roverAction = Board1_Y.roverAction;
 80046c6:	4b3a      	ldr	r3, [pc, #232]	@ (80047b0 <Board1_step+0x2ec>)
 80046c8:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 80046cc:	4b36      	ldr	r3, [pc, #216]	@ (80047a8 <Board1_step+0x2e4>)
 80046ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        Board1_DW.board1Decision.safeAction = Board1_Y.safeAction;
 80046d2:	4b37      	ldr	r3, [pc, #220]	@ (80047b0 <Board1_step+0x2ec>)
 80046d4:	f893 2049 	ldrb.w	r2, [r3, #73]	@ 0x49
 80046d8:	4b33      	ldr	r3, [pc, #204]	@ (80047a8 <Board1_step+0x2e4>)
 80046da:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        Board1_DW.board1Decision.setPoint = Board1_Y.setPoint;
 80046de:	4b32      	ldr	r3, [pc, #200]	@ (80047a8 <Board1_step+0x2e4>)
 80046e0:	4a33      	ldr	r2, [pc, #204]	@ (80047b0 <Board1_step+0x2ec>)
 80046e2:	3340      	adds	r3, #64	@ 0x40
 80046e4:	3240      	adds	r2, #64	@ 0x40
 80046e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80046ea:	e883 0003 	stmia.w	r3, {r0, r1}
        Board1_DW.board1Decision.leds.red = Board1_B.redLeds;
 80046ee:	4a2e      	ldr	r2, [pc, #184]	@ (80047a8 <Board1_step+0x2e4>)
 80046f0:	4b30      	ldr	r3, [pc, #192]	@ (80047b4 <Board1_step+0x2f0>)
 80046f2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80046f4:	f8a2 304a 	strh.w	r3, [r2, #74]	@ 0x4a
        break;
 80046f8:	bf00      	nop
      if (Board1_DW.exit_port_index_ComputeDecision == 2U) {
 80046fa:	4b2b      	ldr	r3, [pc, #172]	@ (80047a8 <Board1_step+0x2e4>)
 80046fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004700:	2b02      	cmp	r3, #2
 8004702:	f040 81b9 	bne.w	8004a78 <Board1_step+0x5b4>
        Board1_DW.exit_port_index_ComputeDecision = 0U;
 8004706:	4b28      	ldr	r3, [pc, #160]	@ (80047a8 <Board1_step+0x2e4>)
 8004708:	2200      	movs	r2, #0
 800470a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        Board1_DW.is_CommunicationPhase = Board1_IN_ExchangeDecision;
 800470e:	4b26      	ldr	r3, [pc, #152]	@ (80047a8 <Board1_step+0x2e4>)
 8004710:	2202      	movs	r2, #2
 8004712:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf
        Board1_DW.txPayload = ((uint8_T)DECISION_FRAME_SIZE);
 8004716:	4b24      	ldr	r3, [pc, #144]	@ (80047a8 <Board1_step+0x2e4>)
 8004718:	220d      	movs	r2, #13
 800471a:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
        Board1_DW.rxPayload = ((uint8_T)DECISION_FRAME_SIZE);
 800471e:	4b22      	ldr	r3, [pc, #136]	@ (80047a8 <Board1_step+0x2e4>)
 8004720:	220d      	movs	r2, #13
 8004722:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
        serializeDecision(&Board1_Y.tx_buffer[0], &Board1_DW.board1Decision);
 8004726:	492e      	ldr	r1, [pc, #184]	@ (80047e0 <Board1_step+0x31c>)
 8004728:	4821      	ldr	r0, [pc, #132]	@ (80047b0 <Board1_step+0x2ec>)
 800472a:	f000 fc36 	bl	8004f9a <serializeDecision>
        computeCRC(&Board1_Y.tx_buffer[0], Board1_DW.txPayload);
 800472e:	4b1e      	ldr	r3, [pc, #120]	@ (80047a8 <Board1_step+0x2e4>)
 8004730:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8004734:	4619      	mov	r1, r3
 8004736:	481e      	ldr	r0, [pc, #120]	@ (80047b0 <Board1_step+0x2ec>)
 8004738:	f002 faac 	bl	8006c94 <computeCRC>
        Board1_DW.is_ExchangeDecision = Board1_IN_D_Transmit;
 800473c:	4b1a      	ldr	r3, [pc, #104]	@ (80047a8 <Board1_step+0x2e4>)
 800473e:	2202      	movs	r2, #2
 8004740:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
        Board1_DW.is_D_Transmit = Board1_IN_ReceivingRTR;
 8004744:	4b18      	ldr	r3, [pc, #96]	@ (80047a8 <Board1_step+0x2e4>)
 8004746:	2204      	movs	r2, #4
 8004748:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
      break;
 800474c:	e194      	b.n	8004a78 <Board1_step+0x5b4>
      switch (Board1_DW.is_ExchangeDecision) {
 800474e:	4b16      	ldr	r3, [pc, #88]	@ (80047a8 <Board1_step+0x2e4>)
 8004750:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8004754:	2b01      	cmp	r3, #1
 8004756:	d003      	beq.n	8004760 <Board1_step+0x29c>
 8004758:	2b02      	cmp	r3, #2
 800475a:	f000 80c5 	beq.w	80048e8 <Board1_step+0x424>
 800475e:	e15c      	b.n	8004a1a <Board1_step+0x556>
        switch (Board1_DW.is_D_Receive) {
 8004760:	4b11      	ldr	r3, [pc, #68]	@ (80047a8 <Board1_step+0x2e4>)
 8004762:	f893 30c2 	ldrb.w	r3, [r3, #194]	@ 0xc2
 8004766:	3b01      	subs	r3, #1
 8004768:	2b04      	cmp	r3, #4
 800476a:	f200 8083 	bhi.w	8004874 <Board1_step+0x3b0>
 800476e:	a201      	add	r2, pc, #4	@ (adr r2, 8004774 <Board1_step+0x2b0>)
 8004770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004774:	08004789 	.word	0x08004789
 8004778:	080047f5 	.word	0x080047f5
 800477c:	0800480d 	.word	0x0800480d
 8004780:	08004845 	.word	0x08004845
 8004784:	08004857 	.word	0x08004857
          switch (Board1_DW.flagCRC) {
 8004788:	4b07      	ldr	r3, [pc, #28]	@ (80047a8 <Board1_step+0x2e4>)
 800478a:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 800478e:	2b00      	cmp	r3, #0
 8004790:	d028      	beq.n	80047e4 <Board1_step+0x320>
 8004792:	2b01      	cmp	r3, #1
 8004794:	f040 808a 	bne.w	80048ac <Board1_step+0x3e8>
            Board1_DW.is_D_Receive = Board1_IN_SendAck;
 8004798:	4b03      	ldr	r3, [pc, #12]	@ (80047a8 <Board1_step+0x2e4>)
 800479a:	2204      	movs	r2, #4
 800479c:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
            UART_SendAck();
 80047a0:	f002 fb3e 	bl	8006e20 <UART_SendAck>
            break;
 80047a4:	e025      	b.n	80047f2 <Board1_step+0x32e>
 80047a6:	bf00      	nop
 80047a8:	200002c0 	.word	0x200002c0
 80047ac:	20000390 	.word	0x20000390
 80047b0:	200003f0 	.word	0x200003f0
 80047b4:	20000290 	.word	0x20000290
 80047b8:	200002bc 	.word	0x200002bc
 80047bc:	2000043a 	.word	0x2000043a
 80047c0:	20000439 	.word	0x20000439
 80047c4:	20000438 	.word	0x20000438
 80047c8:	20000430 	.word	0x20000430
 80047cc:	200002a8 	.word	0x200002a8
 80047d0:	200002b0 	.word	0x200002b0
 80047d4:	200002b6 	.word	0x200002b6
 80047d8:	200002b4 	.word	0x200002b4
 80047dc:	2000043b 	.word	0x2000043b
 80047e0:	200002fc 	.word	0x200002fc
            Board1_DW.is_D_Receive = Board1_IN_SendNack;
 80047e4:	4bad      	ldr	r3, [pc, #692]	@ (8004a9c <Board1_step+0x5d8>)
 80047e6:	2205      	movs	r2, #5
 80047e8:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
            UART_SendNack();
 80047ec:	f002 fb22 	bl	8006e34 <UART_SendNack>
            break;
 80047f0:	bf00      	nop
          break;
 80047f2:	e05b      	b.n	80048ac <Board1_step+0x3e8>
          if (Board1_DW.flagCRC == 1) {
 80047f4:	4ba9      	ldr	r3, [pc, #676]	@ (8004a9c <Board1_step+0x5d8>)
 80047f6:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d158      	bne.n	80048b0 <Board1_step+0x3ec>
            Board1_DW.is_D_Receive = Board1_IN_SendAck;
 80047fe:	4ba7      	ldr	r3, [pc, #668]	@ (8004a9c <Board1_step+0x5d8>)
 8004800:	2204      	movs	r2, #4
 8004802:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
            UART_SendAck();
 8004806:	f002 fb0b 	bl	8006e20 <UART_SendAck>
          break;
 800480a:	e051      	b.n	80048b0 <Board1_step+0x3ec>
          if (hasReceived() == 1) {
 800480c:	f002 fae2 	bl	8006dd4 <hasReceived>
 8004810:	4603      	mov	r3, r0
 8004812:	2b01      	cmp	r3, #1
 8004814:	d14e      	bne.n	80048b4 <Board1_step+0x3f0>
            Board1_DW.flagCRC = 0U;
 8004816:	4ba1      	ldr	r3, [pc, #644]	@ (8004a9c <Board1_step+0x5d8>)
 8004818:	2200      	movs	r2, #0
 800481a:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
            resetRTR();
 800481e:	f002 faab 	bl	8006d78 <resetRTR>
            Board1_DW.is_D_Receive = Board1_IN_R_CheckCRC;
 8004822:	4b9e      	ldr	r3, [pc, #632]	@ (8004a9c <Board1_step+0x5d8>)
 8004824:	2202      	movs	r2, #2
 8004826:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
              Board1_DW.rxPayload);
 800482a:	4b9c      	ldr	r3, [pc, #624]	@ (8004a9c <Board1_step+0x5d8>)
 800482c:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
            Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
 8004830:	4619      	mov	r1, r3
 8004832:	489b      	ldr	r0, [pc, #620]	@ (8004aa0 <Board1_step+0x5dc>)
 8004834:	f002 fa46 	bl	8006cc4 <compareCRC>
 8004838:	4603      	mov	r3, r0
 800483a:	461a      	mov	r2, r3
 800483c:	4b97      	ldr	r3, [pc, #604]	@ (8004a9c <Board1_step+0x5d8>)
 800483e:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
          break;
 8004842:	e037      	b.n	80048b4 <Board1_step+0x3f0>
          Board1_DW.is_D_Receive = Board1_IN_NO_ACTIVE_CHILD;
 8004844:	4b95      	ldr	r3, [pc, #596]	@ (8004a9c <Board1_step+0x5d8>)
 8004846:	2200      	movs	r2, #0
 8004848:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
          Board1_DW.exit_port_index_D_Receive = 2U;
 800484c:	4b93      	ldr	r3, [pc, #588]	@ (8004a9c <Board1_step+0x5d8>)
 800484e:	2202      	movs	r2, #2
 8004850:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
          break;
 8004854:	e031      	b.n	80048ba <Board1_step+0x3f6>
          Board1_DW.is_D_Receive = Board1_IN_R_WaitingData;
 8004856:	4b91      	ldr	r3, [pc, #580]	@ (8004a9c <Board1_step+0x5d8>)
 8004858:	2203      	movs	r2, #3
 800485a:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
          UART_ReceiveIT(&Board1_U.rx_buffer[0], (uint64_T)(Board1_DW.rxPayload
 800485e:	4b8f      	ldr	r3, [pc, #572]	@ (8004a9c <Board1_step+0x5d8>)
 8004860:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
            + ((uint8_T)CRC_SIZE)));
 8004864:	3304      	adds	r3, #4
          UART_ReceiveIT(&Board1_U.rx_buffer[0], (uint64_T)(Board1_DW.rxPayload
 8004866:	4619      	mov	r1, r3
 8004868:	488d      	ldr	r0, [pc, #564]	@ (8004aa0 <Board1_step+0x5dc>)
 800486a:	f002 fa91 	bl	8006d90 <UART_ReceiveIT>
          setRTR();
 800486e:	f002 fa77 	bl	8006d60 <setRTR>
          break;
 8004872:	e022      	b.n	80048ba <Board1_step+0x3f6>
          if (hasReceived() == 1) {
 8004874:	f002 faae 	bl	8006dd4 <hasReceived>
 8004878:	4603      	mov	r3, r0
 800487a:	2b01      	cmp	r3, #1
 800487c:	d11c      	bne.n	80048b8 <Board1_step+0x3f4>
            Board1_DW.flagCRC = 0U;
 800487e:	4b87      	ldr	r3, [pc, #540]	@ (8004a9c <Board1_step+0x5d8>)
 8004880:	2200      	movs	r2, #0
 8004882:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
            resetRTR();
 8004886:	f002 fa77 	bl	8006d78 <resetRTR>
            Board1_DW.is_D_Receive = Board1_IN_CheckCRC;
 800488a:	4b84      	ldr	r3, [pc, #528]	@ (8004a9c <Board1_step+0x5d8>)
 800488c:	2201      	movs	r2, #1
 800488e:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
              Board1_DW.rxPayload);
 8004892:	4b82      	ldr	r3, [pc, #520]	@ (8004a9c <Board1_step+0x5d8>)
 8004894:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
            Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
 8004898:	4619      	mov	r1, r3
 800489a:	4881      	ldr	r0, [pc, #516]	@ (8004aa0 <Board1_step+0x5dc>)
 800489c:	f002 fa12 	bl	8006cc4 <compareCRC>
 80048a0:	4603      	mov	r3, r0
 80048a2:	461a      	mov	r2, r3
 80048a4:	4b7d      	ldr	r3, [pc, #500]	@ (8004a9c <Board1_step+0x5d8>)
 80048a6:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
          break;
 80048aa:	e005      	b.n	80048b8 <Board1_step+0x3f4>
          break;
 80048ac:	bf00      	nop
 80048ae:	e004      	b.n	80048ba <Board1_step+0x3f6>
          break;
 80048b0:	bf00      	nop
 80048b2:	e002      	b.n	80048ba <Board1_step+0x3f6>
          break;
 80048b4:	bf00      	nop
 80048b6:	e000      	b.n	80048ba <Board1_step+0x3f6>
          break;
 80048b8:	bf00      	nop
        if (Board1_DW.exit_port_index_D_Receive == 2U) {
 80048ba:	4b78      	ldr	r3, [pc, #480]	@ (8004a9c <Board1_step+0x5d8>)
 80048bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	f040 80be 	bne.w	8004a42 <Board1_step+0x57e>
          Board1_DW.exit_port_index_D_Receive = 0U;
 80048c6:	4b75      	ldr	r3, [pc, #468]	@ (8004a9c <Board1_step+0x5d8>)
 80048c8:	2200      	movs	r2, #0
 80048ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
          deserializeDecision(&Board1_U.rx_buffer[0], Board1_DW.rxPayload,
 80048ce:	4b73      	ldr	r3, [pc, #460]	@ (8004a9c <Board1_step+0x5d8>)
 80048d0:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 80048d4:	4a73      	ldr	r2, [pc, #460]	@ (8004aa4 <Board1_step+0x5e0>)
 80048d6:	4619      	mov	r1, r3
 80048d8:	4871      	ldr	r0, [pc, #452]	@ (8004aa0 <Board1_step+0x5dc>)
 80048da:	f000 fa2a 	bl	8004d32 <deserializeDecision>
          Board1_DW.is_ExchangeDecision = Board1_IN_Execution;
 80048de:	4b6f      	ldr	r3, [pc, #444]	@ (8004a9c <Board1_step+0x5d8>)
 80048e0:	2203      	movs	r2, #3
 80048e2:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
        break;
 80048e6:	e0ac      	b.n	8004a42 <Board1_step+0x57e>
        switch (Board1_DW.is_D_Transmit) {
 80048e8:	4b6c      	ldr	r3, [pc, #432]	@ (8004a9c <Board1_step+0x5d8>)
 80048ea:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 80048ee:	3b01      	subs	r3, #1
 80048f0:	2b04      	cmp	r3, #4
 80048f2:	d852      	bhi.n	800499a <Board1_step+0x4d6>
 80048f4:	a201      	add	r2, pc, #4	@ (adr r2, 80048fc <Board1_step+0x438>)
 80048f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048fa:	bf00      	nop
 80048fc:	08004911 	.word	0x08004911
 8004900:	08004939 	.word	0x08004939
 8004904:	08004943 	.word	0x08004943
 8004908:	08004969 	.word	0x08004969
 800490c:	08004991 	.word	0x08004991
          if (checkRTR() != 0) {
 8004910:	f002 fa06 	bl	8006d20 <checkRTR>
 8004914:	4603      	mov	r3, r0
 8004916:	2b00      	cmp	r3, #0
 8004918:	d05c      	beq.n	80049d4 <Board1_step+0x510>
            Board1_DW.is_D_Transmit = Board1_IN_R_Trasmit;
 800491a:	4b60      	ldr	r3, [pc, #384]	@ (8004a9c <Board1_step+0x5d8>)
 800491c:	2202      	movs	r2, #2
 800491e:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
            UART_ReceiveAck();
 8004922:	f002 fa63 	bl	8006dec <UART_ReceiveAck>
                            (Board1_DW.txPayload + ((uint8_T)CRC_SIZE)));
 8004926:	4b5d      	ldr	r3, [pc, #372]	@ (8004a9c <Board1_step+0x5d8>)
 8004928:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 800492c:	3304      	adds	r3, #4
            UART_TransmitIT(&Board1_Y.tx_buffer[0], (uint64_T)
 800492e:	4619      	mov	r1, r3
 8004930:	485d      	ldr	r0, [pc, #372]	@ (8004aa8 <Board1_step+0x5e4>)
 8004932:	f002 fa01 	bl	8006d38 <UART_TransmitIT>
          break;
 8004936:	e04d      	b.n	80049d4 <Board1_step+0x510>
          Board1_DW.is_D_Transmit = Board1_IN_R_WaitAck;
 8004938:	4b58      	ldr	r3, [pc, #352]	@ (8004a9c <Board1_step+0x5d8>)
 800493a:	2203      	movs	r2, #3
 800493c:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
          break;
 8004940:	e04f      	b.n	80049e2 <Board1_step+0x51e>
          if ((hasReceived() == 1) && (UART_CheckAck() == 1)) {
 8004942:	f002 fa47 	bl	8006dd4 <hasReceived>
 8004946:	4603      	mov	r3, r0
 8004948:	2b01      	cmp	r3, #1
 800494a:	d145      	bne.n	80049d8 <Board1_step+0x514>
 800494c:	f002 fa5c 	bl	8006e08 <UART_CheckAck>
 8004950:	4603      	mov	r3, r0
 8004952:	2b01      	cmp	r3, #1
 8004954:	d140      	bne.n	80049d8 <Board1_step+0x514>
            Board1_DW.is_D_Transmit = Board1_IN_NO_ACTIVE_CHILD;
 8004956:	4b51      	ldr	r3, [pc, #324]	@ (8004a9c <Board1_step+0x5d8>)
 8004958:	2200      	movs	r2, #0
 800495a:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
            Board1_DW.exit_port_index_D_Transmit = 2U;
 800495e:	4b4f      	ldr	r3, [pc, #316]	@ (8004a9c <Board1_step+0x5d8>)
 8004960:	2202      	movs	r2, #2
 8004962:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
          break;
 8004966:	e037      	b.n	80049d8 <Board1_step+0x514>
          if (checkRTR() != 0) {
 8004968:	f002 f9da 	bl	8006d20 <checkRTR>
 800496c:	4603      	mov	r3, r0
 800496e:	2b00      	cmp	r3, #0
 8004970:	d034      	beq.n	80049dc <Board1_step+0x518>
            Board1_DW.is_D_Transmit = Board1_IN_Trasmit;
 8004972:	4b4a      	ldr	r3, [pc, #296]	@ (8004a9c <Board1_step+0x5d8>)
 8004974:	2205      	movs	r2, #5
 8004976:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
            UART_ReceiveAck();
 800497a:	f002 fa37 	bl	8006dec <UART_ReceiveAck>
                            (Board1_DW.txPayload + ((uint8_T)CRC_SIZE)));
 800497e:	4b47      	ldr	r3, [pc, #284]	@ (8004a9c <Board1_step+0x5d8>)
 8004980:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8004984:	3304      	adds	r3, #4
            UART_TransmitIT(&Board1_Y.tx_buffer[0], (uint64_T)
 8004986:	4619      	mov	r1, r3
 8004988:	4847      	ldr	r0, [pc, #284]	@ (8004aa8 <Board1_step+0x5e4>)
 800498a:	f002 f9d5 	bl	8006d38 <UART_TransmitIT>
          break;
 800498e:	e025      	b.n	80049dc <Board1_step+0x518>
          Board1_DW.is_D_Transmit = Board1_IN_WaitAck;
 8004990:	4b42      	ldr	r3, [pc, #264]	@ (8004a9c <Board1_step+0x5d8>)
 8004992:	2206      	movs	r2, #6
 8004994:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
          break;
 8004998:	e023      	b.n	80049e2 <Board1_step+0x51e>
          if (hasReceived() == 1) {
 800499a:	f002 fa1b 	bl	8006dd4 <hasReceived>
 800499e:	4603      	mov	r3, r0
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d11d      	bne.n	80049e0 <Board1_step+0x51c>
            if (UART_CheckAck() == 1) {
 80049a4:	f002 fa30 	bl	8006e08 <UART_CheckAck>
 80049a8:	4603      	mov	r3, r0
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d108      	bne.n	80049c0 <Board1_step+0x4fc>
              Board1_DW.is_D_Transmit = Board1_IN_NO_ACTIVE_CHILD;
 80049ae:	4b3b      	ldr	r3, [pc, #236]	@ (8004a9c <Board1_step+0x5d8>)
 80049b0:	2200      	movs	r2, #0
 80049b2:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
              Board1_DW.exit_port_index_D_Transmit = 2U;
 80049b6:	4b39      	ldr	r3, [pc, #228]	@ (8004a9c <Board1_step+0x5d8>)
 80049b8:	2202      	movs	r2, #2
 80049ba:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
          break;
 80049be:	e00f      	b.n	80049e0 <Board1_step+0x51c>
            } else if (UART_CheckAck() == 0) {
 80049c0:	f002 fa22 	bl	8006e08 <UART_CheckAck>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d10a      	bne.n	80049e0 <Board1_step+0x51c>
              Board1_DW.is_D_Transmit = Board1_IN_R_ReceivingRTR;
 80049ca:	4b34      	ldr	r3, [pc, #208]	@ (8004a9c <Board1_step+0x5d8>)
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
          break;
 80049d2:	e005      	b.n	80049e0 <Board1_step+0x51c>
          break;
 80049d4:	bf00      	nop
 80049d6:	e004      	b.n	80049e2 <Board1_step+0x51e>
          break;
 80049d8:	bf00      	nop
 80049da:	e002      	b.n	80049e2 <Board1_step+0x51e>
          break;
 80049dc:	bf00      	nop
 80049de:	e000      	b.n	80049e2 <Board1_step+0x51e>
          break;
 80049e0:	bf00      	nop
        if (Board1_DW.exit_port_index_D_Transmit == 2U) {
 80049e2:	4b2e      	ldr	r3, [pc, #184]	@ (8004a9c <Board1_step+0x5d8>)
 80049e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049e8:	2b02      	cmp	r3, #2
 80049ea:	d12c      	bne.n	8004a46 <Board1_step+0x582>
          Board1_DW.exit_port_index_D_Transmit = 0U;
 80049ec:	4b2b      	ldr	r3, [pc, #172]	@ (8004a9c <Board1_step+0x5d8>)
 80049ee:	2200      	movs	r2, #0
 80049f0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
          Board1_DW.is_ExchangeDecision = Board1_IN_D_Receive;
 80049f4:	4b29      	ldr	r3, [pc, #164]	@ (8004a9c <Board1_step+0x5d8>)
 80049f6:	2201      	movs	r2, #1
 80049f8:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
          Board1_DW.is_D_Receive = Board1_IN_WaitingData;
 80049fc:	4b27      	ldr	r3, [pc, #156]	@ (8004a9c <Board1_step+0x5d8>)
 80049fe:	2206      	movs	r2, #6
 8004a00:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
          UART_ReceiveIT(&Board1_U.rx_buffer[0], (uint64_T)(Board1_DW.rxPayload
 8004a04:	4b25      	ldr	r3, [pc, #148]	@ (8004a9c <Board1_step+0x5d8>)
 8004a06:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
            + ((uint8_T)CRC_SIZE)));
 8004a0a:	3304      	adds	r3, #4
          UART_ReceiveIT(&Board1_U.rx_buffer[0], (uint64_T)(Board1_DW.rxPayload
 8004a0c:	4619      	mov	r1, r3
 8004a0e:	4824      	ldr	r0, [pc, #144]	@ (8004aa0 <Board1_step+0x5dc>)
 8004a10:	f002 f9be 	bl	8006d90 <UART_ReceiveIT>
          setRTR();
 8004a14:	f002 f9a4 	bl	8006d60 <setRTR>
        break;
 8004a18:	e015      	b.n	8004a46 <Board1_step+0x582>
        if (continua_prev != Board1_DW.continua_start) {
 8004a1a:	4b20      	ldr	r3, [pc, #128]	@ (8004a9c <Board1_step+0x5d8>)
 8004a1c:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 8004a20:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004a24:	f7fc f878 	bl	8000b18 <__aeabi_dcmpeq>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d000      	beq.n	8004a30 <Board1_step+0x56c>
        break;
 8004a2e:	e00b      	b.n	8004a48 <Board1_step+0x584>
          Board1_DW.is_ExchangeDecision = Board1_IN_NO_ACTIVE_CHILD;
 8004a30:	4b1a      	ldr	r3, [pc, #104]	@ (8004a9c <Board1_step+0x5d8>)
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
          Board1_DW.exit_port_index_ExchangeDecisio = 2U;
 8004a38:	4b18      	ldr	r3, [pc, #96]	@ (8004a9c <Board1_step+0x5d8>)
 8004a3a:	2202      	movs	r2, #2
 8004a3c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8004a40:	e002      	b.n	8004a48 <Board1_step+0x584>
        break;
 8004a42:	bf00      	nop
 8004a44:	e000      	b.n	8004a48 <Board1_step+0x584>
        break;
 8004a46:	bf00      	nop
      if (Board1_DW.exit_port_index_ExchangeDecisio == 2U) {
 8004a48:	4b14      	ldr	r3, [pc, #80]	@ (8004a9c <Board1_step+0x5d8>)
 8004a4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a4e:	2b02      	cmp	r3, #2
 8004a50:	d114      	bne.n	8004a7c <Board1_step+0x5b8>
        Board1_DW.exit_port_index_ExchangeDecisio = 0U;
 8004a52:	4b12      	ldr	r3, [pc, #72]	@ (8004a9c <Board1_step+0x5d8>)
 8004a54:	2200      	movs	r2, #0
 8004a56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        Board1_DW.is_CommunicationPhase = Board1_IN_NO_ACTIVE_CHILD;
 8004a5a:	4b10      	ldr	r3, [pc, #64]	@ (8004a9c <Board1_step+0x5d8>)
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf
        Board1_DW.exit_port_index_CommunicationPh = 2U;
 8004a62:	4b0e      	ldr	r3, [pc, #56]	@ (8004a9c <Board1_step+0x5d8>)
 8004a64:	2202      	movs	r2, #2
 8004a66:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      break;
 8004a6a:	e007      	b.n	8004a7c <Board1_step+0x5b8>
      Board1_ExchangeGlobalState();
 8004a6c:	f7ff fbac 	bl	80041c8 <Board1_ExchangeGlobalState>
      break;
 8004a70:	e005      	b.n	8004a7e <Board1_step+0x5ba>
      Board1_ExchangeLocalState();
 8004a72:	f7ff f96d 	bl	8003d50 <Board1_ExchangeLocalState>
      break;
 8004a76:	e002      	b.n	8004a7e <Board1_step+0x5ba>
      break;
 8004a78:	bf00      	nop
 8004a7a:	e000      	b.n	8004a7e <Board1_step+0x5ba>
      break;
 8004a7c:	bf00      	nop
    if (Board1_DW.exit_port_index_CommunicationPh == 2U) {
 8004a7e:	4b07      	ldr	r3, [pc, #28]	@ (8004a9c <Board1_step+0x5d8>)
 8004a80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a84:	2b02      	cmp	r3, #2
 8004a86:	d144      	bne.n	8004b12 <Board1_step+0x64e>
      Board1_DW.exit_port_index_CommunicationPh = 0U;
 8004a88:	4b04      	ldr	r3, [pc, #16]	@ (8004a9c <Board1_step+0x5d8>)
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      Board1_DW.is_RoverState = Board1_IN_NotCommunicating;
 8004a90:	4b02      	ldr	r3, [pc, #8]	@ (8004a9c <Board1_step+0x5d8>)
 8004a92:	2202      	movs	r2, #2
 8004a94:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
}
 8004a98:	e03b      	b.n	8004b12 <Board1_step+0x64e>
 8004a9a:	bf00      	nop
 8004a9c:	200002c0 	.word	0x200002c0
 8004aa0:	200003b0 	.word	0x200003b0
 8004aa4:	200002ec 	.word	0x200002ec
 8004aa8:	200003f0 	.word	0x200003f0
    Board1_DW.board1LocalState.speed = Board1_U.speed;
 8004aac:	4b1b      	ldr	r3, [pc, #108]	@ (8004b1c <Board1_step+0x658>)
 8004aae:	4a1c      	ldr	r2, [pc, #112]	@ (8004b20 <Board1_step+0x65c>)
 8004ab0:	f103 044c 	add.w	r4, r3, #76	@ 0x4c
 8004ab4:	4613      	mov	r3, r2
 8004ab6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004ab8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    Board1_DW.board1LocalState.temperature = Board1_U.temperature;
 8004abc:	4b18      	ldr	r3, [pc, #96]	@ (8004b20 <Board1_step+0x65c>)
 8004abe:	691b      	ldr	r3, [r3, #16]
 8004ac0:	4a16      	ldr	r2, [pc, #88]	@ (8004b1c <Board1_step+0x658>)
 8004ac2:	65d3      	str	r3, [r2, #92]	@ 0x5c
    Board1_DW.board1LocalState.batteryLevel = Board1_U.batteryLevel;
 8004ac4:	4b16      	ldr	r3, [pc, #88]	@ (8004b20 <Board1_step+0x65c>)
 8004ac6:	695b      	ldr	r3, [r3, #20]
 8004ac8:	4a14      	ldr	r2, [pc, #80]	@ (8004b1c <Board1_step+0x658>)
 8004aca:	6613      	str	r3, [r2, #96]	@ 0x60
    Board1_DW.is_RoverState = Board1_IN_CommunicationPhase;
 8004acc:	4b13      	ldr	r3, [pc, #76]	@ (8004b1c <Board1_step+0x658>)
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
    Board1_DW.is_CommunicationPhase = Board1_IN_ExchangeLocalState;
 8004ad4:	4b11      	ldr	r3, [pc, #68]	@ (8004b1c <Board1_step+0x658>)
 8004ad6:	2204      	movs	r2, #4
 8004ad8:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf
    Board1_DW.txPayload = ((uint8_T)LOCAL_STATE_B1_FRAME_SIZE);
 8004adc:	4b0f      	ldr	r3, [pc, #60]	@ (8004b1c <Board1_step+0x658>)
 8004ade:	2218      	movs	r2, #24
 8004ae0:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
    Board1_DW.rxPayload = ((uint8_T)LOCAL_STATE_B2_FRAME_SIZE);
 8004ae4:	4b0d      	ldr	r3, [pc, #52]	@ (8004b1c <Board1_step+0x658>)
 8004ae6:	2210      	movs	r2, #16
 8004ae8:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
    serializeLocalStateB1(&Board1_Y.tx_buffer[0], &Board1_DW.board1LocalState);
 8004aec:	490d      	ldr	r1, [pc, #52]	@ (8004b24 <Board1_step+0x660>)
 8004aee:	480e      	ldr	r0, [pc, #56]	@ (8004b28 <Board1_step+0x664>)
 8004af0:	f000 f97f 	bl	8004df2 <serializeLocalStateB1>
    computeCRC(&Board1_Y.tx_buffer[0], Board1_DW.txPayload);
 8004af4:	4b09      	ldr	r3, [pc, #36]	@ (8004b1c <Board1_step+0x658>)
 8004af6:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8004afa:	4619      	mov	r1, r3
 8004afc:	480a      	ldr	r0, [pc, #40]	@ (8004b28 <Board1_step+0x664>)
 8004afe:	f002 f8c9 	bl	8006c94 <computeCRC>
    Board1_DW.is_ExchangeLocalState = Board1_IN_LS_Transmit;
 8004b02:	4b06      	ldr	r3, [pc, #24]	@ (8004b1c <Board1_step+0x658>)
 8004b04:	2202      	movs	r2, #2
 8004b06:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
    Board1_DW.is_LS_Transmit = Board1_IN_ReceivingRTR;
 8004b0a:	4b04      	ldr	r3, [pc, #16]	@ (8004b1c <Board1_step+0x658>)
 8004b0c:	2204      	movs	r2, #4
 8004b0e:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
}
 8004b12:	bf00      	nop
 8004b14:	3714      	adds	r7, #20
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd90      	pop	{r4, r7, pc}
 8004b1a:	bf00      	nop
 8004b1c:	200002c0 	.word	0x200002c0
 8004b20:	20000390 	.word	0x20000390
 8004b24:	2000030c 	.word	0x2000030c
 8004b28:	200003f0 	.word	0x200003f0

08004b2c <Board1_initialize>:

/* Model initialize function */
void Board1_initialize(void)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	af00      	add	r7, sp, #0
  /* Model Initialize function for ModelReference Block: '<Root>/ActionsModel' */
  ActionsModel_initialize(rtmGetErrorStatusPointer(Board1_M));
 8004b30:	4b05      	ldr	r3, [pc, #20]	@ (8004b48 <Board1_initialize+0x1c>)
 8004b32:	4618      	mov	r0, r3
 8004b34:	f7ff f8fa 	bl	8003d2c <ActionsModel_initialize>
   *  Outport: '<Root>/roverAction'
   *  Outport: '<Root>/safeAction'
   *  Outport: '<Root>/setPoint'
   *  Outport: '<Root>/statusObstacles'
   */
  ActionsModel_Init(&Board1_Y.setPoint, &Board1_Y.statusObstacles,
 8004b38:	4a04      	ldr	r2, [pc, #16]	@ (8004b4c <Board1_initialize+0x20>)
 8004b3a:	4905      	ldr	r1, [pc, #20]	@ (8004b50 <Board1_initialize+0x24>)
 8004b3c:	4805      	ldr	r0, [pc, #20]	@ (8004b54 <Board1_initialize+0x28>)
 8004b3e:	f7fe fdbf 	bl	80036c0 <ActionsModel_Init>
                    &Board1_B.redLeds);
}
 8004b42:	bf00      	nop
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	2000043c 	.word	0x2000043c
 8004b4c:	200002bc 	.word	0x200002bc
 8004b50:	2000043a 	.word	0x2000043a
 8004b54:	20000430 	.word	0x20000430

08004b58 <deserializeLocalStateB1>:

#include <string.h>     /* memcpy */


int deserializeLocalStateB1(const uint8_t *buf, size_t len, BUS_LocalStateB1 *state)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b086      	sub	sp, #24
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	607a      	str	r2, [r7, #4]
    if (!buf || !state) return -1;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d002      	beq.n	8004b70 <deserializeLocalStateB1+0x18>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d102      	bne.n	8004b76 <deserializeLocalStateB1+0x1e>
 8004b70:	f04f 33ff 	mov.w	r3, #4294967295
 8004b74:	e027      	b.n	8004bc6 <deserializeLocalStateB1+0x6e>
    if (len < LOCAL_STATE_B1_FRAME_SIZE) return -1;
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	2b17      	cmp	r3, #23
 8004b7a:	d802      	bhi.n	8004b82 <deserializeLocalStateB1+0x2a>
 8004b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8004b80:	e021      	b.n	8004bc6 <deserializeLocalStateB1+0x6e>

    size_t i = 0;
 8004b82:	2300      	movs	r3, #0
 8004b84:	617b      	str	r3, [r7, #20]

    /* speed */
    memcpy(&state->speed, &buf[i], BUS_SPEED_FRAME_SIZE);
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	68fa      	ldr	r2, [r7, #12]
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	4413      	add	r3, r2
 8004b8e:	2210      	movs	r2, #16
 8004b90:	4619      	mov	r1, r3
 8004b92:	f008 fe5a 	bl	800d84a <memcpy>
    i += BUS_SPEED_FRAME_SIZE;
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	3310      	adds	r3, #16
 8004b9a:	617b      	str	r3, [r7, #20]

    /* temperature */
    memcpy(&state->temperature, &buf[i], TEMPERATURE_FRAME_SIZE);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	3310      	adds	r3, #16
 8004ba0:	68f9      	ldr	r1, [r7, #12]
 8004ba2:	697a      	ldr	r2, [r7, #20]
 8004ba4:	440a      	add	r2, r1
 8004ba6:	6812      	ldr	r2, [r2, #0]
 8004ba8:	601a      	str	r2, [r3, #0]
    i += TEMPERATURE_FRAME_SIZE;
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	3304      	adds	r3, #4
 8004bae:	617b      	str	r3, [r7, #20]

    /* batteryLevel */
    memcpy(&state->batteryLevel, &buf[i], BATTERY_LEVEL_FRAME_SIZE);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	3314      	adds	r3, #20
 8004bb4:	68f9      	ldr	r1, [r7, #12]
 8004bb6:	697a      	ldr	r2, [r7, #20]
 8004bb8:	440a      	add	r2, r1
 8004bba:	6812      	ldr	r2, [r2, #0]
 8004bbc:	601a      	str	r2, [r3, #0]
    i += BATTERY_LEVEL_FRAME_SIZE;
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	3304      	adds	r3, #4
 8004bc2:	617b      	str	r3, [r7, #20]

    return 0;
 8004bc4:	2300      	movs	r3, #0
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3718      	adds	r7, #24
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}

08004bce <deserializeLocalStateB2>:

int deserializeLocalStateB2(const uint8_t *buf, size_t len, BUS_LocalStateB2 *state)
{
 8004bce:	b580      	push	{r7, lr}
 8004bd0:	b086      	sub	sp, #24
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	60f8      	str	r0, [r7, #12]
 8004bd6:	60b9      	str	r1, [r7, #8]
 8004bd8:	607a      	str	r2, [r7, #4]
    if (!buf || !state) return -1;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d002      	beq.n	8004be6 <deserializeLocalStateB2+0x18>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d102      	bne.n	8004bec <deserializeLocalStateB2+0x1e>
 8004be6:	f04f 33ff 	mov.w	r3, #4294967295
 8004bea:	e02a      	b.n	8004c42 <deserializeLocalStateB2+0x74>
    if (len < LOCAL_STATE_B2_FRAME_SIZE) return -1;
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	2b0f      	cmp	r3, #15
 8004bf0:	d802      	bhi.n	8004bf8 <deserializeLocalStateB2+0x2a>
 8004bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8004bf6:	e024      	b.n	8004c42 <deserializeLocalStateB2+0x74>

    size_t i = 0;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	617b      	str	r3, [r7, #20]

    /* sonar */
    memcpy(&state->sonar, &buf[i], BUS_SONAR_FRAME_SIZE);
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	68fa      	ldr	r2, [r7, #12]
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	4413      	add	r3, r2
 8004c04:	2206      	movs	r2, #6
 8004c06:	4619      	mov	r1, r3
 8004c08:	f008 fe1f 	bl	800d84a <memcpy>
    i += BUS_SONAR_FRAME_SIZE;
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	3306      	adds	r3, #6
 8004c10:	617b      	str	r3, [r7, #20]

    /* gyroscope */
    memcpy(&state->gyroscope, &buf[i], GYROSCOPE_FRAME_SIZE);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	3308      	adds	r3, #8
 8004c16:	68f9      	ldr	r1, [r7, #12]
 8004c18:	697a      	ldr	r2, [r7, #20]
 8004c1a:	440a      	add	r2, r1
 8004c1c:	6812      	ldr	r2, [r2, #0]
 8004c1e:	601a      	str	r2, [r3, #0]
    i += GYROSCOPE_FRAME_SIZE;
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	3304      	adds	r3, #4
 8004c24:	617b      	str	r3, [r7, #20]

    /* remoteController */
    memcpy(&state->remoteController, &buf[i], REMOTE_CONTROLLER_FRAME_SIZE);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f103 000c 	add.w	r0, r3, #12
 8004c2c:	68fa      	ldr	r2, [r7, #12]
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	4413      	add	r3, r2
 8004c32:	2206      	movs	r2, #6
 8004c34:	4619      	mov	r1, r3
 8004c36:	f008 fe08 	bl	800d84a <memcpy>
    i += REMOTE_CONTROLLER_FRAME_SIZE;
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	3306      	adds	r3, #6
 8004c3e:	617b      	str	r3, [r7, #20]

    return 0;
 8004c40:	2300      	movs	r3, #0
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3718      	adds	r7, #24
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}

08004c4a <deserializeGlobalState>:

int deserializeGlobalState(const uint8_t *buf, size_t len, BUS_GlobalState *state)
{
 8004c4a:	b580      	push	{r7, lr}
 8004c4c:	b086      	sub	sp, #24
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	60f8      	str	r0, [r7, #12]
 8004c52:	60b9      	str	r1, [r7, #8]
 8004c54:	607a      	str	r2, [r7, #4]
    if (!buf || !state) return -1;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d002      	beq.n	8004c62 <deserializeGlobalState+0x18>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d102      	bne.n	8004c68 <deserializeGlobalState+0x1e>
 8004c62:	f04f 33ff 	mov.w	r3, #4294967295
 8004c66:	e028      	b.n	8004cba <deserializeGlobalState+0x70>
    if (len < GLOBAL_STATE_FRAME_SIZE) return -1;
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	2b27      	cmp	r3, #39	@ 0x27
 8004c6c:	d802      	bhi.n	8004c74 <deserializeGlobalState+0x2a>
 8004c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c72:	e022      	b.n	8004cba <deserializeGlobalState+0x70>

    size_t i = 0;
 8004c74:	2300      	movs	r3, #0
 8004c76:	617b      	str	r3, [r7, #20]

    if (deserializeLocalStateB1(&buf[i], LOCAL_STATE_B1_FRAME_SIZE, &state->localStateB1) != 0)
 8004c78:	68fa      	ldr	r2, [r7, #12]
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	4413      	add	r3, r2
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	2118      	movs	r1, #24
 8004c82:	4618      	mov	r0, r3
 8004c84:	f7ff ff68 	bl	8004b58 <deserializeLocalStateB1>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d002      	beq.n	8004c94 <deserializeGlobalState+0x4a>
        return -1;
 8004c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c92:	e012      	b.n	8004cba <deserializeGlobalState+0x70>
    i += LOCAL_STATE_B1_FRAME_SIZE;
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	3318      	adds	r3, #24
 8004c98:	617b      	str	r3, [r7, #20]

    if (deserializeLocalStateB2(&buf[i], LOCAL_STATE_B2_FRAME_SIZE, &state->localStateB2) != 0)
 8004c9a:	68fa      	ldr	r2, [r7, #12]
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	18d0      	adds	r0, r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	3318      	adds	r3, #24
 8004ca4:	461a      	mov	r2, r3
 8004ca6:	2110      	movs	r1, #16
 8004ca8:	f7ff ff91 	bl	8004bce <deserializeLocalStateB2>
 8004cac:	4603      	mov	r3, r0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d002      	beq.n	8004cb8 <deserializeGlobalState+0x6e>
        return -1;
 8004cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8004cb6:	e000      	b.n	8004cba <deserializeGlobalState+0x70>

    return 0;
 8004cb8:	2300      	movs	r3, #0
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	3718      	adds	r7, #24
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}

08004cc2 <unpackLedsByte>:

static inline void unpackLedsByte(uint8_t b, BUS_Leds *l)
{
 8004cc2:	b480      	push	{r7}
 8004cc4:	b083      	sub	sp, #12
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	4603      	mov	r3, r0
 8004cca:	6039      	str	r1, [r7, #0]
 8004ccc:	71fb      	strb	r3, [r7, #7]
    l->white.left  = (ENUM_StatusWhiteLed)((b >> 0) & 0x01u);
 8004cce:	79fb      	ldrb	r3, [r7, #7]
 8004cd0:	f003 0301 	and.w	r3, r3, #1
 8004cd4:	b2da      	uxtb	r2, r3
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	701a      	strb	r2, [r3, #0]
    l->white.right = (ENUM_StatusWhiteLed)((b >> 1) & 0x01u);
 8004cda:	79fb      	ldrb	r3, [r7, #7]
 8004cdc:	085b      	lsrs	r3, r3, #1
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	f003 0301 	and.w	r3, r3, #1
 8004ce4:	b2da      	uxtb	r2, r3
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	705a      	strb	r2, [r3, #1]

    l->red.left    = (ENUM_StatusRedLed)((b >> 2) & 0x03u);
 8004cea:	79fb      	ldrb	r3, [r7, #7]
 8004cec:	089b      	lsrs	r3, r3, #2
 8004cee:	b2db      	uxtb	r3, r3
 8004cf0:	f003 0303 	and.w	r3, r3, #3
 8004cf4:	b2da      	uxtb	r2, r3
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	709a      	strb	r2, [r3, #2]
    l->red.right   = (ENUM_StatusRedLed)((b >> 4) & 0x03u);
 8004cfa:	79fb      	ldrb	r3, [r7, #7]
 8004cfc:	091b      	lsrs	r3, r3, #4
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	f003 0303 	and.w	r3, r3, #3
 8004d04:	b2da      	uxtb	r2, r3
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	70da      	strb	r2, [r3, #3]

    /* sanifica se arrivano valori non validi */
    if (l->red.left  > RED_ON) l->red.left  = RED_OFF;
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	789b      	ldrb	r3, [r3, #2]
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	d902      	bls.n	8004d18 <unpackLedsByte+0x56>
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	2200      	movs	r2, #0
 8004d16:	709a      	strb	r2, [r3, #2]
    if (l->red.right > RED_ON) l->red.right = RED_OFF;
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	78db      	ldrb	r3, [r3, #3]
 8004d1c:	2b02      	cmp	r3, #2
 8004d1e:	d902      	bls.n	8004d26 <unpackLedsByte+0x64>
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	2200      	movs	r2, #0
 8004d24:	70da      	strb	r2, [r3, #3]
}
 8004d26:	bf00      	nop
 8004d28:	370c      	adds	r7, #12
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr

08004d32 <deserializeDecision>:

int deserializeDecision(const uint8_t *buf, size_t len, BUS_Decision *decision)
{
 8004d32:	b580      	push	{r7, lr}
 8004d34:	b086      	sub	sp, #24
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	60f8      	str	r0, [r7, #12]
 8004d3a:	60b9      	str	r1, [r7, #8]
 8004d3c:	607a      	str	r2, [r7, #4]
    if (!buf || !decision) return -1;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d002      	beq.n	8004d4a <deserializeDecision+0x18>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d102      	bne.n	8004d50 <deserializeDecision+0x1e>
 8004d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d4e:	e04c      	b.n	8004dea <deserializeDecision+0xb8>
    if (len < DECISION_FRAME_SIZE) return -1;
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	2b0c      	cmp	r3, #12
 8004d54:	d802      	bhi.n	8004d5c <deserializeDecision+0x2a>
 8004d56:	f04f 33ff 	mov.w	r3, #4294967295
 8004d5a:	e046      	b.n	8004dea <deserializeDecision+0xb8>

    size_t i = 0;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	617b      	str	r3, [r7, #20]

    /* Enum: 1 byte ciascuno (ENUM_FRAME_SIZE) */
    uint8_t tmp;

    tmp = buf[i]; i += ENUM_FRAME_SIZE;
 8004d60:	68fa      	ldr	r2, [r7, #12]
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	4413      	add	r3, r2
 8004d66:	781b      	ldrb	r3, [r3, #0]
 8004d68:	74fb      	strb	r3, [r7, #19]
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	3301      	adds	r3, #1
 8004d6e:	617b      	str	r3, [r7, #20]
    decision->actuator = (ENUM_Actuator)tmp;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	7cfa      	ldrb	r2, [r7, #19]
 8004d74:	701a      	strb	r2, [r3, #0]

    tmp = buf[i]; i += ENUM_FRAME_SIZE;
 8004d76:	68fa      	ldr	r2, [r7, #12]
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	4413      	add	r3, r2
 8004d7c:	781b      	ldrb	r3, [r3, #0]
 8004d7e:	74fb      	strb	r3, [r7, #19]
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	3301      	adds	r3, #1
 8004d84:	617b      	str	r3, [r7, #20]
    decision->userAction = (ENUM_UserAction)tmp;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	7cfa      	ldrb	r2, [r7, #19]
 8004d8a:	705a      	strb	r2, [r3, #1]

    tmp = buf[i]; i += ENUM_FRAME_SIZE;
 8004d8c:	68fa      	ldr	r2, [r7, #12]
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	4413      	add	r3, r2
 8004d92:	781b      	ldrb	r3, [r3, #0]
 8004d94:	74fb      	strb	r3, [r7, #19]
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	3301      	adds	r3, #1
 8004d9a:	617b      	str	r3, [r7, #20]
    decision->roverAction = (ENUM_RoverAction)tmp;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	7cfa      	ldrb	r2, [r7, #19]
 8004da0:	709a      	strb	r2, [r3, #2]

    tmp = buf[i]; i += ENUM_FRAME_SIZE;
 8004da2:	68fa      	ldr	r2, [r7, #12]
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	4413      	add	r3, r2
 8004da8:	781b      	ldrb	r3, [r3, #0]
 8004daa:	74fb      	strb	r3, [r7, #19]
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	3301      	adds	r3, #1
 8004db0:	617b      	str	r3, [r7, #20]
    decision->safeAction = (ENUM_SafeAction)tmp;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	7cfa      	ldrb	r2, [r7, #19]
 8004db6:	70da      	strb	r2, [r3, #3]

    /* SetPoint: 2 float => BUS_SETPOINT_FRAME_SIZE */
    memcpy(&decision->setPoint, &buf[i], BUS_SET_POINT_FRAME_SIZE);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	1d18      	adds	r0, r3, #4
 8004dbc:	68fa      	ldr	r2, [r7, #12]
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	4413      	add	r3, r2
 8004dc2:	2208      	movs	r2, #8
 8004dc4:	4619      	mov	r1, r3
 8004dc6:	f008 fd40 	bl	800d84a <memcpy>
    i += BUS_SET_POINT_FRAME_SIZE;
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	3308      	adds	r3, #8
 8004dce:	617b      	str	r3, [r7, #20]

    /* LED: 1 byte compattato */
    unpackLedsByte(buf[i++], &decision->leds);
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	1c5a      	adds	r2, r3, #1
 8004dd4:	617a      	str	r2, [r7, #20]
 8004dd6:	68fa      	ldr	r2, [r7, #12]
 8004dd8:	4413      	add	r3, r2
 8004dda:	781a      	ldrb	r2, [r3, #0]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	330c      	adds	r3, #12
 8004de0:	4619      	mov	r1, r3
 8004de2:	4610      	mov	r0, r2
 8004de4:	f7ff ff6d 	bl	8004cc2 <unpackLedsByte>

    return 0;
 8004de8:	2300      	movs	r3, #0
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3718      	adds	r7, #24
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}

08004df2 <serializeLocalStateB1>:
#include "serialize.h"

#include <string.h>      /* memcpy */

size_t serializeLocalStateB1(uint8_t *buf, const BUS_LocalStateB1 *state)
{
 8004df2:	b580      	push	{r7, lr}
 8004df4:	b084      	sub	sp, #16
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	6078      	str	r0, [r7, #4]
 8004dfa:	6039      	str	r1, [r7, #0]
    if (!buf || !state) return 0;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d002      	beq.n	8004e08 <serializeLocalStateB1+0x16>
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d101      	bne.n	8004e0c <serializeLocalStateB1+0x1a>
 8004e08:	2300      	movs	r3, #0
 8004e0a:	e021      	b.n	8004e50 <serializeLocalStateB1+0x5e>

    size_t i = 0;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	60fb      	str	r3, [r7, #12]

    /* speed */
    memcpy(&buf[i], &state->speed, BUS_SPEED_FRAME_SIZE);
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	4413      	add	r3, r2
 8004e16:	6839      	ldr	r1, [r7, #0]
 8004e18:	2210      	movs	r2, #16
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f008 fd15 	bl	800d84a <memcpy>
    i += BUS_SPEED_FRAME_SIZE;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	3310      	adds	r3, #16
 8004e24:	60fb      	str	r3, [r7, #12]

    /* temperature */
    memcpy(&buf[i], &state->temperature, TEMPERATURE_FRAME_SIZE);
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	4413      	add	r3, r2
 8004e2c:	683a      	ldr	r2, [r7, #0]
 8004e2e:	3210      	adds	r2, #16
 8004e30:	6812      	ldr	r2, [r2, #0]
 8004e32:	601a      	str	r2, [r3, #0]
    i += TEMPERATURE_FRAME_SIZE;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	3304      	adds	r3, #4
 8004e38:	60fb      	str	r3, [r7, #12]

    /* batteryLevel */
    memcpy(&buf[i], &state->batteryLevel, BATTERY_LEVEL_FRAME_SIZE);
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	4413      	add	r3, r2
 8004e40:	683a      	ldr	r2, [r7, #0]
 8004e42:	3214      	adds	r2, #20
 8004e44:	6812      	ldr	r2, [r2, #0]
 8004e46:	601a      	str	r2, [r3, #0]
    i += BATTERY_LEVEL_FRAME_SIZE;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	3304      	adds	r3, #4
 8004e4c:	60fb      	str	r3, [r7, #12]

    return i; /* = LOCAL_STATE_B1_FRAME_SIZE */
 8004e4e:	68fb      	ldr	r3, [r7, #12]
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3710      	adds	r7, #16
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <serializeLocalStateB2>:

size_t serializeLocalStateB2(uint8_t *buf, const BUS_LocalStateB2 *state)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b084      	sub	sp, #16
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	6039      	str	r1, [r7, #0]
    if (!buf || !state) return 0;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d002      	beq.n	8004e6e <serializeLocalStateB2+0x16>
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d101      	bne.n	8004e72 <serializeLocalStateB2+0x1a>
 8004e6e:	2300      	movs	r3, #0
 8004e70:	e023      	b.n	8004eba <serializeLocalStateB2+0x62>

    size_t i = 0;
 8004e72:	2300      	movs	r3, #0
 8004e74:	60fb      	str	r3, [r7, #12]

    /* sonar */
    memcpy(&buf[i], &state->sonar, BUS_SONAR_FRAME_SIZE);
 8004e76:	687a      	ldr	r2, [r7, #4]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	4413      	add	r3, r2
 8004e7c:	6839      	ldr	r1, [r7, #0]
 8004e7e:	2206      	movs	r2, #6
 8004e80:	4618      	mov	r0, r3
 8004e82:	f008 fce2 	bl	800d84a <memcpy>
    i += BUS_SONAR_FRAME_SIZE;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	3306      	adds	r3, #6
 8004e8a:	60fb      	str	r3, [r7, #12]

    /* gyroscope */
    memcpy(&buf[i], &state->gyroscope, GYROSCOPE_FRAME_SIZE);
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	4413      	add	r3, r2
 8004e92:	683a      	ldr	r2, [r7, #0]
 8004e94:	3208      	adds	r2, #8
 8004e96:	6812      	ldr	r2, [r2, #0]
 8004e98:	601a      	str	r2, [r3, #0]
    i += GYROSCOPE_FRAME_SIZE;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	3304      	adds	r3, #4
 8004e9e:	60fb      	str	r3, [r7, #12]

    /* remoteController */
    memcpy(&buf[i], &state->remoteController, REMOTE_CONTROLLER_FRAME_SIZE);
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	18d0      	adds	r0, r2, r3
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	330c      	adds	r3, #12
 8004eaa:	2206      	movs	r2, #6
 8004eac:	4619      	mov	r1, r3
 8004eae:	f008 fccc 	bl	800d84a <memcpy>
    i += REMOTE_CONTROLLER_FRAME_SIZE;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	3306      	adds	r3, #6
 8004eb6:	60fb      	str	r3, [r7, #12]

    return i; /* = LOCAL_STATE_B2_FRAME_SIZE */
 8004eb8:	68fb      	ldr	r3, [r7, #12]
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	3710      	adds	r7, #16
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}

08004ec2 <serializeGlobalState>:

size_t serializeGlobalState(uint8_t *buf, const BUS_GlobalState *state)
{
 8004ec2:	b580      	push	{r7, lr}
 8004ec4:	b084      	sub	sp, #16
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	6078      	str	r0, [r7, #4]
 8004eca:	6039      	str	r1, [r7, #0]
    if (!buf || !state) return 0;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d002      	beq.n	8004ed8 <serializeGlobalState+0x16>
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d101      	bne.n	8004edc <serializeGlobalState+0x1a>
 8004ed8:	2300      	movs	r3, #0
 8004eda:	e01b      	b.n	8004f14 <serializeGlobalState+0x52>

    size_t i = 0;
 8004edc:	2300      	movs	r3, #0
 8004ede:	60fb      	str	r3, [r7, #12]

    i += serializeLocalStateB1(&buf[i], &state->localStateB1);
 8004ee0:	687a      	ldr	r2, [r7, #4]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	4413      	add	r3, r2
 8004ee6:	683a      	ldr	r2, [r7, #0]
 8004ee8:	4611      	mov	r1, r2
 8004eea:	4618      	mov	r0, r3
 8004eec:	f7ff ff81 	bl	8004df2 <serializeLocalStateB1>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	4413      	add	r3, r2
 8004ef6:	60fb      	str	r3, [r7, #12]
    i += serializeLocalStateB2(&buf[i], &state->localStateB2);
 8004ef8:	687a      	ldr	r2, [r7, #4]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	441a      	add	r2, r3
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	3318      	adds	r3, #24
 8004f02:	4619      	mov	r1, r3
 8004f04:	4610      	mov	r0, r2
 8004f06:	f7ff ffa7 	bl	8004e58 <serializeLocalStateB2>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	4413      	add	r3, r2
 8004f10:	60fb      	str	r3, [r7, #12]

    return i; /* = GLOBAL_STATE_FRAME_SIZE */
 8004f12:	68fb      	ldr	r3, [r7, #12]
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	3710      	adds	r7, #16
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}

08004f1c <packLedsByte>:

static inline uint8_t packLedsByte(const BUS_Leds *l)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b085      	sub	sp, #20
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
    uint8_t b = 0;
 8004f24:	2300      	movs	r3, #0
 8004f26:	73fb      	strb	r3, [r7, #15]

    /* white: 1 bit */
    b |= ((uint8_t)(l->white.left  & 0x01u)) << 0;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	781b      	ldrb	r3, [r3, #0]
 8004f2c:	b25b      	sxtb	r3, r3
 8004f2e:	f003 0301 	and.w	r3, r3, #1
 8004f32:	b25a      	sxtb	r2, r3
 8004f34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	b25b      	sxtb	r3, r3
 8004f3c:	73fb      	strb	r3, [r7, #15]
    b |= ((uint8_t)(l->white.right & 0x01u)) << 1;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	785b      	ldrb	r3, [r3, #1]
 8004f42:	b25b      	sxtb	r3, r3
 8004f44:	005b      	lsls	r3, r3, #1
 8004f46:	b25b      	sxtb	r3, r3
 8004f48:	f003 0302 	and.w	r3, r3, #2
 8004f4c:	b25a      	sxtb	r2, r3
 8004f4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	b25b      	sxtb	r3, r3
 8004f56:	73fb      	strb	r3, [r7, #15]

    /* red: 2 bit */
    b |= ((uint8_t)(l->red.left  & 0x03u)) << 2;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	789b      	ldrb	r3, [r3, #2]
 8004f5c:	b25b      	sxtb	r3, r3
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	b25b      	sxtb	r3, r3
 8004f62:	f003 030c 	and.w	r3, r3, #12
 8004f66:	b25a      	sxtb	r2, r3
 8004f68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	b25b      	sxtb	r3, r3
 8004f70:	73fb      	strb	r3, [r7, #15]
    b |= ((uint8_t)(l->red.right & 0x03u)) << 4;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	78db      	ldrb	r3, [r3, #3]
 8004f76:	b25b      	sxtb	r3, r3
 8004f78:	011b      	lsls	r3, r3, #4
 8004f7a:	b25b      	sxtb	r3, r3
 8004f7c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004f80:	b25a      	sxtb	r2, r3
 8004f82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	b25b      	sxtb	r3, r3
 8004f8a:	73fb      	strb	r3, [r7, #15]

    return b; /* bit6..7 liberi */
 8004f8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3714      	adds	r7, #20
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr

08004f9a <serializeDecision>:


size_t serializeDecision(uint8_t *buf, const BUS_Decision *decision)
{
 8004f9a:	b590      	push	{r4, r7, lr}
 8004f9c:	b085      	sub	sp, #20
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
 8004fa2:	6039      	str	r1, [r7, #0]
    if (!buf || !decision) return 0;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d002      	beq.n	8004fb0 <serializeDecision+0x16>
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d101      	bne.n	8004fb4 <serializeDecision+0x1a>
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	e03f      	b.n	8005034 <serializeDecision+0x9a>

    size_t i = 0;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	60fb      	str	r3, [r7, #12]

    /* Enum: 1 byte ciascuno (ENUM_FRAME_SIZE) */
    buf[i] = (uint8_t)decision->actuator;    i += ENUM_FRAME_SIZE;
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	4413      	add	r3, r2
 8004fbe:	683a      	ldr	r2, [r7, #0]
 8004fc0:	7812      	ldrb	r2, [r2, #0]
 8004fc2:	701a      	strb	r2, [r3, #0]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	3301      	adds	r3, #1
 8004fc8:	60fb      	str	r3, [r7, #12]
    buf[i] = (uint8_t)decision->userAction;  i += ENUM_FRAME_SIZE;
 8004fca:	687a      	ldr	r2, [r7, #4]
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	4413      	add	r3, r2
 8004fd0:	683a      	ldr	r2, [r7, #0]
 8004fd2:	7852      	ldrb	r2, [r2, #1]
 8004fd4:	701a      	strb	r2, [r3, #0]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	3301      	adds	r3, #1
 8004fda:	60fb      	str	r3, [r7, #12]
    buf[i] = (uint8_t)decision->roverAction; i += ENUM_FRAME_SIZE;
 8004fdc:	687a      	ldr	r2, [r7, #4]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	4413      	add	r3, r2
 8004fe2:	683a      	ldr	r2, [r7, #0]
 8004fe4:	7892      	ldrb	r2, [r2, #2]
 8004fe6:	701a      	strb	r2, [r3, #0]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	3301      	adds	r3, #1
 8004fec:	60fb      	str	r3, [r7, #12]
    buf[i] = (uint8_t)decision->safeAction;  i += ENUM_FRAME_SIZE;
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	4413      	add	r3, r2
 8004ff4:	683a      	ldr	r2, [r7, #0]
 8004ff6:	78d2      	ldrb	r2, [r2, #3]
 8004ff8:	701a      	strb	r2, [r3, #0]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	3301      	adds	r3, #1
 8004ffe:	60fb      	str	r3, [r7, #12]

    /* SetPoint: 2 float => BUS_SETPOINT_FRAME_SIZE */
    memcpy(&buf[i], &decision->setPoint, BUS_SET_POINT_FRAME_SIZE);
 8005000:	687a      	ldr	r2, [r7, #4]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	18d0      	adds	r0, r2, r3
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	3304      	adds	r3, #4
 800500a:	2208      	movs	r2, #8
 800500c:	4619      	mov	r1, r3
 800500e:	f008 fc1c 	bl	800d84a <memcpy>
    i += BUS_SET_POINT_FRAME_SIZE;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	3308      	adds	r3, #8
 8005016:	60fb      	str	r3, [r7, #12]

    /* LED: 1 byte compattato */
    buf[i++] = packLedsByte(&decision->leds);
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	f103 010c 	add.w	r1, r3, #12
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	1c5a      	adds	r2, r3, #1
 8005022:	60fa      	str	r2, [r7, #12]
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	18d4      	adds	r4, r2, r3
 8005028:	4608      	mov	r0, r1
 800502a:	f7ff ff77 	bl	8004f1c <packLedsByte>
 800502e:	4603      	mov	r3, r0
 8005030:	7023      	strb	r3, [r4, #0]

    return i; /* = DECISION_FRAME_SIZE */
 8005032:	68fb      	ldr	r3, [r7, #12]
}
 8005034:	4618      	mov	r0, r3
 8005036:	3714      	adds	r7, #20
 8005038:	46bd      	mov	sp, r7
 800503a:	bd90      	pop	{r4, r7, pc}

0800503c <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8005040:	4b0d      	ldr	r3, [pc, #52]	@ (8005078 <MX_CRC_Init+0x3c>)
 8005042:	4a0e      	ldr	r2, [pc, #56]	@ (800507c <MX_CRC_Init+0x40>)
 8005044:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8005046:	4b0c      	ldr	r3, [pc, #48]	@ (8005078 <MX_CRC_Init+0x3c>)
 8005048:	2200      	movs	r2, #0
 800504a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800504c:	4b0a      	ldr	r3, [pc, #40]	@ (8005078 <MX_CRC_Init+0x3c>)
 800504e:	2200      	movs	r2, #0
 8005050:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8005052:	4b09      	ldr	r3, [pc, #36]	@ (8005078 <MX_CRC_Init+0x3c>)
 8005054:	2200      	movs	r2, #0
 8005056:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8005058:	4b07      	ldr	r3, [pc, #28]	@ (8005078 <MX_CRC_Init+0x3c>)
 800505a:	2200      	movs	r2, #0
 800505c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800505e:	4b06      	ldr	r3, [pc, #24]	@ (8005078 <MX_CRC_Init+0x3c>)
 8005060:	2201      	movs	r2, #1
 8005062:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8005064:	4804      	ldr	r0, [pc, #16]	@ (8005078 <MX_CRC_Init+0x3c>)
 8005066:	f002 f899 	bl	800719c <HAL_CRC_Init>
 800506a:	4603      	mov	r3, r0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d001      	beq.n	8005074 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8005070:	f000 fa3c 	bl	80054ec <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8005074:	bf00      	nop
 8005076:	bd80      	pop	{r7, pc}
 8005078:	20000440 	.word	0x20000440
 800507c:	40023000 	.word	0x40023000

08005080 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8005080:	b480      	push	{r7}
 8005082:	b085      	sub	sp, #20
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a0a      	ldr	r2, [pc, #40]	@ (80050b8 <HAL_CRC_MspInit+0x38>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d10b      	bne.n	80050aa <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8005092:	4b0a      	ldr	r3, [pc, #40]	@ (80050bc <HAL_CRC_MspInit+0x3c>)
 8005094:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005096:	4a09      	ldr	r2, [pc, #36]	@ (80050bc <HAL_CRC_MspInit+0x3c>)
 8005098:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800509c:	6493      	str	r3, [r2, #72]	@ 0x48
 800509e:	4b07      	ldr	r3, [pc, #28]	@ (80050bc <HAL_CRC_MspInit+0x3c>)
 80050a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80050a6:	60fb      	str	r3, [r7, #12]
 80050a8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80050aa:	bf00      	nop
 80050ac:	3714      	adds	r7, #20
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr
 80050b6:	bf00      	nop
 80050b8:	40023000 	.word	0x40023000
 80050bc:	40021000 	.word	0x40021000

080050c0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b088      	sub	sp, #32
 80050c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050c6:	f107 030c 	add.w	r3, r7, #12
 80050ca:	2200      	movs	r2, #0
 80050cc:	601a      	str	r2, [r3, #0]
 80050ce:	605a      	str	r2, [r3, #4]
 80050d0:	609a      	str	r2, [r3, #8]
 80050d2:	60da      	str	r2, [r3, #12]
 80050d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80050d6:	4b32      	ldr	r3, [pc, #200]	@ (80051a0 <MX_GPIO_Init+0xe0>)
 80050d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050da:	4a31      	ldr	r2, [pc, #196]	@ (80051a0 <MX_GPIO_Init+0xe0>)
 80050dc:	f043 0304 	orr.w	r3, r3, #4
 80050e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80050e2:	4b2f      	ldr	r3, [pc, #188]	@ (80051a0 <MX_GPIO_Init+0xe0>)
 80050e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050e6:	f003 0304 	and.w	r3, r3, #4
 80050ea:	60bb      	str	r3, [r7, #8]
 80050ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80050ee:	4b2c      	ldr	r3, [pc, #176]	@ (80051a0 <MX_GPIO_Init+0xe0>)
 80050f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050f2:	4a2b      	ldr	r2, [pc, #172]	@ (80051a0 <MX_GPIO_Init+0xe0>)
 80050f4:	f043 0301 	orr.w	r3, r3, #1
 80050f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80050fa:	4b29      	ldr	r3, [pc, #164]	@ (80051a0 <MX_GPIO_Init+0xe0>)
 80050fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050fe:	f003 0301 	and.w	r3, r3, #1
 8005102:	607b      	str	r3, [r7, #4]
 8005104:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005106:	4b26      	ldr	r3, [pc, #152]	@ (80051a0 <MX_GPIO_Init+0xe0>)
 8005108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800510a:	4a25      	ldr	r2, [pc, #148]	@ (80051a0 <MX_GPIO_Init+0xe0>)
 800510c:	f043 0302 	orr.w	r3, r3, #2
 8005110:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005112:	4b23      	ldr	r3, [pc, #140]	@ (80051a0 <MX_GPIO_Init+0xe0>)
 8005114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005116:	f003 0302 	and.w	r3, r3, #2
 800511a:	603b      	str	r3, [r7, #0]
 800511c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, WhiteLedRight_Pin|RedLedRight_Pin|WhiteLedLeft_Pin|RedLedLeft_Pin
 800511e:	2200      	movs	r2, #0
 8005120:	f24c 0186 	movw	r1, #49286	@ 0xc086
 8005124:	481f      	ldr	r0, [pc, #124]	@ (80051a4 <MX_GPIO_Init+0xe4>)
 8005126:	f002 fc9b 	bl	8007a60 <HAL_GPIO_WritePin>
                          |LedDebug_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RTR_OUT_GPIO_Port, RTR_OUT_Pin, GPIO_PIN_RESET);
 800512a:	2200      	movs	r2, #0
 800512c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005130:	481d      	ldr	r0, [pc, #116]	@ (80051a8 <MX_GPIO_Init+0xe8>)
 8005132:	f002 fc95 	bl	8007a60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Actuator_GPIO_Port, Actuator_Pin, GPIO_PIN_SET);
 8005136:	2201      	movs	r2, #1
 8005138:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800513c:	481a      	ldr	r0, [pc, #104]	@ (80051a8 <MX_GPIO_Init+0xe8>)
 800513e:	f002 fc8f 	bl	8007a60 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : WhiteLedRight_Pin RedLedRight_Pin WhiteLedLeft_Pin RedLedLeft_Pin
                           LedDebug_Pin */
  GPIO_InitStruct.Pin = WhiteLedRight_Pin|RedLedRight_Pin|WhiteLedLeft_Pin|RedLedLeft_Pin
 8005142:	f24c 0386 	movw	r3, #49286	@ 0xc086
 8005146:	60fb      	str	r3, [r7, #12]
                          |LedDebug_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005148:	2301      	movs	r3, #1
 800514a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800514c:	2300      	movs	r3, #0
 800514e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005150:	2300      	movs	r3, #0
 8005152:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005154:	f107 030c 	add.w	r3, r7, #12
 8005158:	4619      	mov	r1, r3
 800515a:	4812      	ldr	r0, [pc, #72]	@ (80051a4 <MX_GPIO_Init+0xe4>)
 800515c:	f002 fae6 	bl	800772c <HAL_GPIO_Init>

  /*Configure GPIO pin : RTR_IN_Pin */
  GPIO_InitStruct.Pin = RTR_IN_Pin;
 8005160:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005164:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005166:	2300      	movs	r3, #0
 8005168:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800516a:	2302      	movs	r3, #2
 800516c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RTR_IN_GPIO_Port, &GPIO_InitStruct);
 800516e:	f107 030c 	add.w	r3, r7, #12
 8005172:	4619      	mov	r1, r3
 8005174:	480c      	ldr	r0, [pc, #48]	@ (80051a8 <MX_GPIO_Init+0xe8>)
 8005176:	f002 fad9 	bl	800772c <HAL_GPIO_Init>

  /*Configure GPIO pins : RTR_OUT_Pin Actuator_Pin */
  GPIO_InitStruct.Pin = RTR_OUT_Pin|Actuator_Pin;
 800517a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800517e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005180:	2301      	movs	r3, #1
 8005182:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005184:	2300      	movs	r3, #0
 8005186:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005188:	2300      	movs	r3, #0
 800518a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800518c:	f107 030c 	add.w	r3, r7, #12
 8005190:	4619      	mov	r1, r3
 8005192:	4805      	ldr	r0, [pc, #20]	@ (80051a8 <MX_GPIO_Init+0xe8>)
 8005194:	f002 faca 	bl	800772c <HAL_GPIO_Init>

}
 8005198:	bf00      	nop
 800519a:	3720      	adds	r7, #32
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	40021000 	.word	0x40021000
 80051a4:	48000400 	.word	0x48000400
 80051a8:	48000800 	.word	0x48000800

080051ac <Encoder_GetSpeedRPM>:
 * Ritorna delta (tick nel periodo Ts), utile per debug.
 */
int64_t Encoder_Update(Encoder *e);

/** Utility: ritorna l'ultima velocit calcolata */
static inline float Encoder_GetSpeedRPM(const Encoder *e) { return e->speed_rpm; }
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6a1b      	ldr	r3, [r3, #32]
 80051b8:	ee07 3a90 	vmov	s15, r3
 80051bc:	eeb0 0a67 	vmov.f32	s0, s15
 80051c0:	370c      	adds	r7, #12
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr
	...

080051cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80051cc:	b590      	push	{r4, r7, lr}
 80051ce:	b091      	sub	sp, #68	@ 0x44
 80051d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80051d2:	f001 fe62 	bl	8006e9a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80051d6:	f000 f949 	bl	800546c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80051da:	f7ff ff71 	bl	80050c0 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80051de:	f000 ff2b 	bl	8006038 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 80051e2:	f000 ff73 	bl	80060cc <MX_USART2_UART_Init>
  MX_CRC_Init();
 80051e6:	f7ff ff29 	bl	800503c <MX_CRC_Init>
  MX_TIM1_Init();
 80051ea:	f000 fb17 	bl	800581c <MX_TIM1_Init>
  MX_TIM2_Init();
 80051ee:	f000 fbcd 	bl	800598c <MX_TIM2_Init>
  MX_TIM3_Init();
 80051f2:	f000 fc1f 	bl	8005a34 <MX_TIM3_Init>
  MX_TIM4_Init();
 80051f6:	f000 fc73 	bl	8005ae0 <MX_TIM4_Init>
  MX_TIM8_Init();
 80051fa:	f000 fd35 	bl	8005c68 <MX_TIM8_Init>
  MX_TIM6_Init();
 80051fe:	f000 fcc5 	bl	8005b8c <MX_TIM6_Init>
  MX_TIM7_Init();
 8005202:	f000 fcf9 	bl	8005bf8 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

	// --- 1. CONFIGURAZIONE PERIFERICHE ---
	setComunicationHandler(&hlpuart1);
 8005206:	4889      	ldr	r0, [pc, #548]	@ (800542c <main+0x260>)
 8005208:	f001 fd7a 	bl	8006d00 <setComunicationHandler>

#endif
	PRINT_DBG("BEGIN B1 INIT...\r\n");

	// Init Modello Simulink
	Board1_U.continua = 0;
 800520c:	4988      	ldr	r1, [pc, #544]	@ (8005430 <main+0x264>)
 800520e:	f04f 0200 	mov.w	r2, #0
 8005212:	f04f 0300 	mov.w	r3, #0
 8005216:	e9c1 2306 	strd	r2, r3, [r1, #24]
	Board1_initialize();
 800521a:	f7ff fc87 	bl	8004b2c <Board1_initialize>

	led_init();
 800521e:	f001 fbd5 	bl	80069cc <led_init>

	// Init Encoder
	Encoders_InitAll();
 8005222:	f001 fb7b 	bl	800691c <Encoders_InitAll>
	Encoders_StartAll();
 8005226:	f001 fbb1 	bl	800698c <Encoders_StartAll>

	// Init Motori
	Motors_InitAll();
 800522a:	f001 fbed 	bl	8006a08 <Motors_InitAll>
	Motors_StartAllPwm();
 800522e:	f001 fc73 	bl	8006b18 <Motors_StartAllPwm>
	Motors_SetDefaultCcr((uint32_t) 727);
 8005232:	f240 20d7 	movw	r0, #727	@ 0x2d7
 8005236:	f001 fc97 	bl	8006b68 <Motors_SetDefaultCcr>

	//HAL_TIM_Base_Start_IT(&htim6);  // Per la control law

	// --- 2. VARIABILI DI CONFIGURAZIONE TEST ---
	uint8_t use_real_sensors = 0;
 800523a:	2300      	movs	r3, #0
 800523c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	// 0 = Continuo (gestito con Interrupt per Stop), 1 = Step-by-Step (Bloccante)
	uint8_t blocking_step_mode = 0;
 8005240:	2300      	movs	r3, #0
 8005242:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

	// Reset Flag interrupt
	flow_control_flag = 0;
 8005246:	4b7b      	ldr	r3, [pc, #492]	@ (8005434 <main+0x268>)
 8005248:	2200      	movs	r2, #0
 800524a:	701a      	strb	r2, [r3, #0]
		blocking_step_mode = 1;
		PRINT_DBG("MODE: RESTART (SENSORS)\r\n");
		break;

	case TEST_COMMUNICATION_BYTE_STOP_WITH_SENSORS:
		use_real_sensors = 1;
 800524c:	2301      	movs	r3, #1
 800524e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		blocking_step_mode = 0;
 8005252:	2300      	movs	r3, #0
 8005254:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

		// AVVIA RICEZIONE INTERRUPT per gestire lo Stop asincrono su UART2 (Printer)
		HAL_UART_Receive_IT(getPrinterHandler(), (uint8_t*) &rx_debug_byte, 1);

#endif
		break;
 8005258:	bf00      	nop
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		// 1. INPUT (Sensori o Dummy)
		if (use_real_sensors) {
 800525a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800525e:	2b00      	cmp	r3, #0
 8005260:	d038      	beq.n	80052d4 <main+0x108>
			float current_speed[4];
			for (int i = 0; i < 4; i++) {
 8005262:	2300      	movs	r3, #0
 8005264:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005266:	e01f      	b.n	80052a8 <main+0xdc>
				Encoder_Update(&encoders[i]);
 8005268:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800526a:	4613      	mov	r3, r2
 800526c:	009b      	lsls	r3, r3, #2
 800526e:	4413      	add	r3, r2
 8005270:	00db      	lsls	r3, r3, #3
 8005272:	4a71      	ldr	r2, [pc, #452]	@ (8005438 <main+0x26c>)
 8005274:	4413      	add	r3, r2
 8005276:	4618      	mov	r0, r3
 8005278:	f001 f8a6 	bl	80063c8 <Encoder_Update>
				current_speed[i] = Encoder_GetSpeedRPM(&encoders[i]);
 800527c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800527e:	4613      	mov	r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	4413      	add	r3, r2
 8005284:	00db      	lsls	r3, r3, #3
 8005286:	4a6c      	ldr	r2, [pc, #432]	@ (8005438 <main+0x26c>)
 8005288:	4413      	add	r3, r2
 800528a:	4618      	mov	r0, r3
 800528c:	f7ff ff8e 	bl	80051ac <Encoder_GetSpeedRPM>
 8005290:	eef0 7a40 	vmov.f32	s15, s0
 8005294:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005296:	009b      	lsls	r3, r3, #2
 8005298:	3340      	adds	r3, #64	@ 0x40
 800529a:	443b      	add	r3, r7
 800529c:	3b20      	subs	r3, #32
 800529e:	edc3 7a00 	vstr	s15, [r3]
			for (int i = 0; i < 4; i++) {
 80052a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052a4:	3301      	adds	r3, #1
 80052a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80052a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052aa:	2b03      	cmp	r3, #3
 80052ac:	dddc      	ble.n	8005268 <main+0x9c>
			}
			Board1_U.speed = (BUS_Speed ) { current_speed[0], current_speed[1],
 80052ae:	6a38      	ldr	r0, [r7, #32]
 80052b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
							current_speed[2], current_speed[3] };
 80052b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
			Board1_U.speed = (BUS_Speed ) { current_speed[0], current_speed[1],
 80052b6:	4c5e      	ldr	r4, [pc, #376]	@ (8005430 <main+0x264>)
 80052b8:	6020      	str	r0, [r4, #0]
 80052ba:	485d      	ldr	r0, [pc, #372]	@ (8005430 <main+0x264>)
 80052bc:	6041      	str	r1, [r0, #4]
 80052be:	495c      	ldr	r1, [pc, #368]	@ (8005430 <main+0x264>)
 80052c0:	608a      	str	r2, [r1, #8]
 80052c2:	4a5b      	ldr	r2, [pc, #364]	@ (8005430 <main+0x264>)
 80052c4:	60d3      	str	r3, [r2, #12]
			Board1_U.temperature = (Temperature) 35.5f;
 80052c6:	4b5a      	ldr	r3, [pc, #360]	@ (8005430 <main+0x264>)
 80052c8:	4a5c      	ldr	r2, [pc, #368]	@ (800543c <main+0x270>)
 80052ca:	611a      	str	r2, [r3, #16]
			Board1_U.batteryLevel = (BatteryLevel) 12.0f;
 80052cc:	4b58      	ldr	r3, [pc, #352]	@ (8005430 <main+0x264>)
 80052ce:	4a5c      	ldr	r2, [pc, #368]	@ (8005440 <main+0x274>)
 80052d0:	615a      	str	r2, [r3, #20]
 80052d2:	e00b      	b.n	80052ec <main+0x120>
		} else {
			Board1_U.speed = (BUS_Speed ) { 32.3f, 32.3, 32.3, 32.3 };
 80052d4:	4a56      	ldr	r2, [pc, #344]	@ (8005430 <main+0x264>)
 80052d6:	4b5b      	ldr	r3, [pc, #364]	@ (8005444 <main+0x278>)
 80052d8:	4614      	mov	r4, r2
 80052da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80052dc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			Board1_U.temperature = (Temperature) 32.3;
 80052e0:	4b53      	ldr	r3, [pc, #332]	@ (8005430 <main+0x264>)
 80052e2:	4a59      	ldr	r2, [pc, #356]	@ (8005448 <main+0x27c>)
 80052e4:	611a      	str	r2, [r3, #16]
			Board1_U.batteryLevel = (BatteryLevel) 32.3;
 80052e6:	4b52      	ldr	r3, [pc, #328]	@ (8005430 <main+0x264>)
 80052e8:	4a57      	ldr	r2, [pc, #348]	@ (8005448 <main+0x27c>)
 80052ea:	615a      	str	r2, [r3, #20]
		}

		// 2. LOGICA DI CONTROLLO FLUSSO
		// Per "Byte Stop", controlliamo se dobbiamo FERMARCI
		if (blocking_step_mode == 0) { //se sono nella mod in cui devo premere per bloccarmi
 80052ec:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d110      	bne.n	8005316 <main+0x14a>
			//HAL_Delay(TIME_TO_WAIT_BEFORE_RESTART);
			if (flow_control_flag == 1) { // se ho ricevuto un byte mi metto in pausa
 80052f4:	4b4f      	ldr	r3, [pc, #316]	@ (8005434 <main+0x268>)
 80052f6:	781b      	ldrb	r3, [r3, #0]
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d10b      	bne.n	8005316 <main+0x14a>
				PRINT_DBG("--- PAUSED (Send Byte to Resume) ---\r\n");

				// Ferma Motori per sicurezza visuale. WTF???
				// for(int i=0; i<4; i++) MotorControl_HardStop(&motors[i]);

				flow_control_flag = 0; // Reset flag
 80052fe:	4b4d      	ldr	r3, [pc, #308]	@ (8005434 <main+0x268>)
 8005300:	2200      	movs	r2, #0
 8005302:	701a      	strb	r2, [r3, #0]

				// Aspetta prossimo byte per ripartire (busy wait sul flag aggiornato dalla ISR)
				while (flow_control_flag == 0) {
 8005304:	bf00      	nop
 8005306:	4b4b      	ldr	r3, [pc, #300]	@ (8005434 <main+0x268>)
 8005308:	781b      	ldrb	r3, [r3, #0]
 800530a:	b2db      	uxtb	r3, r3
 800530c:	2b00      	cmp	r3, #0
 800530e:	d0fa      	beq.n	8005306 <main+0x13a>
					//HAL_Delay(50); // Piccolo delay per non saturare CPU inutilmente
				}

				PRINT_DBG("--- RESUMED ---\r\n");
				flow_control_flag = 0; // Reset flag per tornare a correre finch non ne arriva un altro
 8005310:	4b48      	ldr	r3, [pc, #288]	@ (8005434 <main+0x268>)
 8005312:	2200      	movs	r2, #0
 8005314:	701a      	strb	r2, [r3, #0]

		PRINT_DBG("INIZIO COMUNICAZIONE B1 \r\n");

		// 3. MODEL STEP
		do {
			Board1_step();
 8005316:	f7ff f8d5 	bl	80044c4 <Board1_step>
		} while (Board1_DW.is_ExchangeDecision != Board1_IN_Execution);
 800531a:	4b4c      	ldr	r3, [pc, #304]	@ (800544c <main+0x280>)
 800531c:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8005320:	2b03      	cmp	r3, #3
 8005322:	d1f8      	bne.n	8005316 <main+0x14a>

		// 4. ATTUAZIONE MOTORI
		for (int i = 0; i < 4; i++) {
 8005324:	2300      	movs	r3, #0
 8005326:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005328:	e030      	b.n	800538c <main+0x1c0>
			float ref =
					(i == 0 || i == 3) ?
							Board1_Y.setPoint.leftAxis :
 800532a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800532c:	2b00      	cmp	r3, #0
 800532e:	d002      	beq.n	8005336 <main+0x16a>
					(i == 0 || i == 3) ?
 8005330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005332:	2b03      	cmp	r3, #3
 8005334:	d102      	bne.n	800533c <main+0x170>
							Board1_Y.setPoint.leftAxis :
 8005336:	4b46      	ldr	r3, [pc, #280]	@ (8005450 <main+0x284>)
 8005338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800533a:	e001      	b.n	8005340 <main+0x174>
 800533c:	4b44      	ldr	r3, [pc, #272]	@ (8005450 <main+0x284>)
 800533e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
			float ref =
 8005340:	633b      	str	r3, [r7, #48]	@ 0x30
							Board1_Y.setPoint.rightAxis;
			// ref = 30;
			if (ref != 0) {
 8005342:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8005346:	eef5 7a40 	vcmp.f32	s15, #0.0
 800534a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800534e:	d016      	beq.n	800537e <main+0x1b2>
				MotorControl_SetReferenceRPM(&motors[i], ref);
 8005350:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005352:	4613      	mov	r3, r2
 8005354:	00db      	lsls	r3, r3, #3
 8005356:	1a9b      	subs	r3, r3, r2
 8005358:	011b      	lsls	r3, r3, #4
 800535a:	4a3e      	ldr	r2, [pc, #248]	@ (8005454 <main+0x288>)
 800535c:	4413      	add	r3, r2
 800535e:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 8005362:	4618      	mov	r0, r3
 8005364:	f001 f9fa 	bl	800675c <MotorControl_SetReferenceRPM>
				MotorControl_OpenLoopActuate(&motors[i]);
 8005368:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800536a:	4613      	mov	r3, r2
 800536c:	00db      	lsls	r3, r3, #3
 800536e:	1a9b      	subs	r3, r3, r2
 8005370:	011b      	lsls	r3, r3, #4
 8005372:	4a38      	ldr	r2, [pc, #224]	@ (8005454 <main+0x288>)
 8005374:	4413      	add	r3, r2
 8005376:	4618      	mov	r0, r3
 8005378:	f001 faa4 	bl	80068c4 <MotorControl_OpenLoopActuate>
 800537c:	e003      	b.n	8005386 <main+0x1ba>
			} else {
				Motors_SetDefaultCcr((uint32_t) 708);
 800537e:	f44f 7031 	mov.w	r0, #708	@ 0x2c4
 8005382:	f001 fbf1 	bl	8006b68 <Motors_SetDefaultCcr>
		for (int i = 0; i < 4; i++) {
 8005386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005388:	3301      	adds	r3, #1
 800538a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800538c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800538e:	2b03      	cmp	r3, #3
 8005390:	ddcb      	ble.n	800532a <main+0x15e>
			}

		}

		// 5. LED
		A4WD3_White_Set(&led_left, Board1_DW.board1Decision.leds.white.left);
 8005392:	4b2e      	ldr	r3, [pc, #184]	@ (800544c <main+0x280>)
 8005394:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8005398:	4619      	mov	r1, r3
 800539a:	482f      	ldr	r0, [pc, #188]	@ (8005458 <main+0x28c>)
 800539c:	f000 ffca 	bl	8006334 <A4WD3_White_Set>
		A4WD3_White_Set(&led_right, Board1_DW.board1Decision.leds.white.right);
 80053a0:	4b2a      	ldr	r3, [pc, #168]	@ (800544c <main+0x280>)
 80053a2:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80053a6:	4619      	mov	r1, r3
 80053a8:	482c      	ldr	r0, [pc, #176]	@ (800545c <main+0x290>)
 80053aa:	f000 ffc3 	bl	8006334 <A4WD3_White_Set>

		// 6. Gestione LED debug per emergenze

		// Se la SA non  NONE sta rilevando qualcosa che impedisce di eseguire l'azione
		if (Board1_DW.board1Decision.safeAction != SA_NONE) {
 80053ae:	4b27      	ldr	r3, [pc, #156]	@ (800544c <main+0x280>)
 80053b0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d00d      	beq.n	80053d4 <main+0x208>
			// Subito accendo il led
			HAL_GPIO_WritePin(LedDebug_GPIO_Port, LedDebug_Pin, GPIO_PIN_SET);
 80053b8:	2201      	movs	r2, #1
 80053ba:	2180      	movs	r1, #128	@ 0x80
 80053bc:	4828      	ldr	r0, [pc, #160]	@ (8005460 <main+0x294>)
 80053be:	f002 fb4f 	bl	8007a60 <HAL_GPIO_WritePin>
			// Avvio il timer che fa il toggle con la ISR
			if (htim7.State == HAL_TIM_STATE_READY) {
 80053c2:	4b28      	ldr	r3, [pc, #160]	@ (8005464 <main+0x298>)
 80053c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d102      	bne.n	80053d4 <main+0x208>
				HAL_TIM_Base_Start_IT(&htim7);
 80053ce:	4825      	ldr	r0, [pc, #148]	@ (8005464 <main+0x298>)
 80053d0:	f003 fbe6 	bl	8008ba0 <HAL_TIM_Base_Start_IT>
			}
		}

		// Se la SA non  NONE non sta rilevando qualcosa che impedisce di eseguire l'azione
		// Per pu comunque star eseguendo un azione di emergenza iniziata
		if (Board1_DW.board1Decision.safeAction == SA_NONE) {
 80053d4:	4b1d      	ldr	r3, [pc, #116]	@ (800544c <main+0x280>)
 80053d6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d10e      	bne.n	80053fc <main+0x230>
			// Subito spengo il led
			HAL_GPIO_WritePin(LedDebug_GPIO_Port, LedDebug_Pin, GPIO_PIN_RESET);
 80053de:	2200      	movs	r2, #0
 80053e0:	2180      	movs	r1, #128	@ 0x80
 80053e2:	481f      	ldr	r0, [pc, #124]	@ (8005460 <main+0x294>)
 80053e4:	f002 fb3c 	bl	8007a60 <HAL_GPIO_WritePin>
			// Fermo il timer che fa il toggle con la ISR
			if (htim7.Instance->CR1 & TIM_CR1_CEN) {
 80053e8:	4b1e      	ldr	r3, [pc, #120]	@ (8005464 <main+0x298>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f003 0301 	and.w	r3, r3, #1
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d002      	beq.n	80053fc <main+0x230>
				HAL_TIM_Base_Stop_IT(&htim7);
 80053f6:	481b      	ldr	r0, [pc, #108]	@ (8005464 <main+0x298>)
 80053f8:	f003 fc4a 	bl	8008c90 <HAL_TIM_Base_Stop_IT>
			}
		}

		// 7. Per permettere al modello di ripartire
		Board1_U.continua = (Board1_U.continua == 0) ? 1 : 0;
 80053fc:	4b0c      	ldr	r3, [pc, #48]	@ (8005430 <main+0x264>)
 80053fe:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8005402:	f04f 0200 	mov.w	r2, #0
 8005406:	f04f 0300 	mov.w	r3, #0
 800540a:	f7fb fb85 	bl	8000b18 <__aeabi_dcmpeq>
 800540e:	4603      	mov	r3, r0
 8005410:	2b00      	cmp	r3, #0
 8005412:	d003      	beq.n	800541c <main+0x250>
 8005414:	f04f 0200 	mov.w	r2, #0
 8005418:	4b13      	ldr	r3, [pc, #76]	@ (8005468 <main+0x29c>)
 800541a:	e003      	b.n	8005424 <main+0x258>
 800541c:	f04f 0200 	mov.w	r2, #0
 8005420:	f04f 0300 	mov.w	r3, #0
 8005424:	4902      	ldr	r1, [pc, #8]	@ (8005430 <main+0x264>)
 8005426:	e9c1 2306 	strd	r2, r3, [r1, #24]
		if (use_real_sensors) {
 800542a:	e716      	b.n	800525a <main+0x8e>
 800542c:	20000680 	.word	0x20000680
 8005430:	20000390 	.word	0x20000390
 8005434:	20000464 	.word	0x20000464
 8005438:	200007a8 	.word	0x200007a8
 800543c:	420e0000 	.word	0x420e0000
 8005440:	41400000 	.word	0x41400000
 8005444:	08010f68 	.word	0x08010f68
 8005448:	42013333 	.word	0x42013333
 800544c:	200002c0 	.word	0x200002c0
 8005450:	200003f0 	.word	0x200003f0
 8005454:	20000868 	.word	0x20000868
 8005458:	20000848 	.word	0x20000848
 800545c:	20000858 	.word	0x20000858
 8005460:	48000400 	.word	0x48000400
 8005464:	200005e8 	.word	0x200005e8
 8005468:	3ff00000 	.word	0x3ff00000

0800546c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b094      	sub	sp, #80	@ 0x50
 8005470:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005472:	f107 0318 	add.w	r3, r7, #24
 8005476:	2238      	movs	r2, #56	@ 0x38
 8005478:	2100      	movs	r1, #0
 800547a:	4618      	mov	r0, r3
 800547c:	f008 f965 	bl	800d74a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005480:	1d3b      	adds	r3, r7, #4
 8005482:	2200      	movs	r2, #0
 8005484:	601a      	str	r2, [r3, #0]
 8005486:	605a      	str	r2, [r3, #4]
 8005488:	609a      	str	r2, [r3, #8]
 800548a:	60da      	str	r2, [r3, #12]
 800548c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800548e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8005492:	f002 fafd 	bl	8007a90 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005496:	2302      	movs	r3, #2
 8005498:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800549a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800549e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80054a0:	2340      	movs	r3, #64	@ 0x40
 80054a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80054a4:	2300      	movs	r3, #0
 80054a6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80054a8:	f107 0318 	add.w	r3, r7, #24
 80054ac:	4618      	mov	r0, r3
 80054ae:	f002 fba3 	bl	8007bf8 <HAL_RCC_OscConfig>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d001      	beq.n	80054bc <SystemClock_Config+0x50>
  {
    Error_Handler();
 80054b8:	f000 f818 	bl	80054ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80054bc:	230f      	movs	r3, #15
 80054be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80054c0:	2301      	movs	r3, #1
 80054c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80054c4:	2300      	movs	r3, #0
 80054c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80054c8:	2300      	movs	r3, #0
 80054ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80054cc:	2300      	movs	r3, #0
 80054ce:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80054d0:	1d3b      	adds	r3, r7, #4
 80054d2:	2100      	movs	r1, #0
 80054d4:	4618      	mov	r0, r3
 80054d6:	f002 fea1 	bl	800821c <HAL_RCC_ClockConfig>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d001      	beq.n	80054e4 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80054e0:	f000 f804 	bl	80054ec <Error_Handler>
  }
}
 80054e4:	bf00      	nop
 80054e6:	3750      	adds	r7, #80	@ 0x50
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}

080054ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80054ec:	b480      	push	{r7}
 80054ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80054f0:	b672      	cpsid	i
}
 80054f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80054f4:	bf00      	nop
 80054f6:	e7fd      	b.n	80054f4 <Error_Handler+0x8>

080054f8 <rtIsInfF>:
  return (boolean_T)((value==rtInf || value==rtMinusInf) ? 1U : 0U);
}

/* Test if single-precision value is infinite */
boolean_T rtIsInfF(real32_T value)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b083      	sub	sp, #12
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	ed87 0a01 	vstr	s0, [r7, #4]
  return (boolean_T)(((value)==rtInfF || (value)==rtMinusInfF) ? 1U : 0U);
 8005502:	4b0e      	ldr	r3, [pc, #56]	@ (800553c <rtIsInfF+0x44>)
 8005504:	edd3 7a00 	vldr	s15, [r3]
 8005508:	ed97 7a01 	vldr	s14, [r7, #4]
 800550c:	eeb4 7a67 	vcmp.f32	s14, s15
 8005510:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005514:	d009      	beq.n	800552a <rtIsInfF+0x32>
 8005516:	4b0a      	ldr	r3, [pc, #40]	@ (8005540 <rtIsInfF+0x48>)
 8005518:	edd3 7a00 	vldr	s15, [r3]
 800551c:	ed97 7a01 	vldr	s14, [r7, #4]
 8005520:	eeb4 7a67 	vcmp.f32	s14, s15
 8005524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005528:	d101      	bne.n	800552e <rtIsInfF+0x36>
 800552a:	2301      	movs	r3, #1
 800552c:	e000      	b.n	8005530 <rtIsInfF+0x38>
 800552e:	2300      	movs	r3, #0
}
 8005530:	4618      	mov	r0, r3
 8005532:	370c      	adds	r7, #12
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr
 800553c:	20000000 	.word	0x20000000
 8005540:	20000004 	.word	0x20000004

08005544 <rtIsNaNF>:
  return (boolean_T)(isnan(value) != 0);
}

/* Test if single-precision value is not a number */
boolean_T rtIsNaNF(real32_T value)
{
 8005544:	b480      	push	{r7}
 8005546:	b083      	sub	sp, #12
 8005548:	af00      	add	r7, sp, #0
 800554a:	ed87 0a01 	vstr	s0, [r7, #4]
  return (boolean_T)(isnan(value) != 0);
 800554e:	ed97 7a01 	vldr	s14, [r7, #4]
 8005552:	edd7 7a01 	vldr	s15, [r7, #4]
 8005556:	eeb4 7a67 	vcmp.f32	s14, s15
 800555a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800555e:	d701      	bvc.n	8005564 <rtIsNaNF+0x20>
 8005560:	2301      	movs	r3, #1
 8005562:	e000      	b.n	8005566 <rtIsNaNF+0x22>
 8005564:	2300      	movs	r3, #0
}
 8005566:	4618      	mov	r0, r3
 8005568:	370c      	adds	r7, #12
 800556a:	46bd      	mov	sp, r7
 800556c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005570:	4770      	bx	lr
	...

08005574 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b082      	sub	sp, #8
 8005578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800557a:	4b0f      	ldr	r3, [pc, #60]	@ (80055b8 <HAL_MspInit+0x44>)
 800557c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800557e:	4a0e      	ldr	r2, [pc, #56]	@ (80055b8 <HAL_MspInit+0x44>)
 8005580:	f043 0301 	orr.w	r3, r3, #1
 8005584:	6613      	str	r3, [r2, #96]	@ 0x60
 8005586:	4b0c      	ldr	r3, [pc, #48]	@ (80055b8 <HAL_MspInit+0x44>)
 8005588:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800558a:	f003 0301 	and.w	r3, r3, #1
 800558e:	607b      	str	r3, [r7, #4]
 8005590:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005592:	4b09      	ldr	r3, [pc, #36]	@ (80055b8 <HAL_MspInit+0x44>)
 8005594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005596:	4a08      	ldr	r2, [pc, #32]	@ (80055b8 <HAL_MspInit+0x44>)
 8005598:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800559c:	6593      	str	r3, [r2, #88]	@ 0x58
 800559e:	4b06      	ldr	r3, [pc, #24]	@ (80055b8 <HAL_MspInit+0x44>)
 80055a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055a6:	603b      	str	r3, [r7, #0]
 80055a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80055aa:	f002 fb15 	bl	8007bd8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80055ae:	bf00      	nop
 80055b0:	3708      	adds	r7, #8
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	40021000 	.word	0x40021000

080055bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80055bc:	b480      	push	{r7}
 80055be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80055c0:	bf00      	nop
 80055c2:	e7fd      	b.n	80055c0 <NMI_Handler+0x4>

080055c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80055c4:	b480      	push	{r7}
 80055c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80055c8:	bf00      	nop
 80055ca:	e7fd      	b.n	80055c8 <HardFault_Handler+0x4>

080055cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80055cc:	b480      	push	{r7}
 80055ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80055d0:	bf00      	nop
 80055d2:	e7fd      	b.n	80055d0 <MemManage_Handler+0x4>

080055d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80055d4:	b480      	push	{r7}
 80055d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80055d8:	bf00      	nop
 80055da:	e7fd      	b.n	80055d8 <BusFault_Handler+0x4>

080055dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80055dc:	b480      	push	{r7}
 80055de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80055e0:	bf00      	nop
 80055e2:	e7fd      	b.n	80055e0 <UsageFault_Handler+0x4>

080055e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80055e4:	b480      	push	{r7}
 80055e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80055e8:	bf00      	nop
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr

080055f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80055f2:	b480      	push	{r7}
 80055f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80055f6:	bf00      	nop
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr

08005600 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005600:	b480      	push	{r7}
 8005602:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005604:	bf00      	nop
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr

0800560e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800560e:	b580      	push	{r7, lr}
 8005610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005612:	f001 fc95 	bl	8006f40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005616:	bf00      	nop
 8005618:	bd80      	pop	{r7, pc}
	...

0800561c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005620:	4802      	ldr	r0, [pc, #8]	@ (800562c <USART2_IRQHandler+0x10>)
 8005622:	f004 ff3b 	bl	800a49c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005626:	bf00      	nop
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	20000714 	.word	0x20000714

08005630 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005634:	4802      	ldr	r0, [pc, #8]	@ (8005640 <TIM6_DAC_IRQHandler+0x10>)
 8005636:	f003 fdf7 	bl	8009228 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800563a:	bf00      	nop
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	2000059c 	.word	0x2000059c

08005644 <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005648:	4802      	ldr	r0, [pc, #8]	@ (8005654 <TIM7_DAC_IRQHandler+0x10>)
 800564a:	f003 fded 	bl	8009228 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 800564e:	bf00      	nop
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	200005e8 	.word	0x200005e8

08005658 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 800565c:	4802      	ldr	r0, [pc, #8]	@ (8005668 <LPUART1_IRQHandler+0x10>)
 800565e:	f004 ff1d 	bl	800a49c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8005662:	bf00      	nop
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	20000680 	.word	0x20000680

0800566c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800566c:	b480      	push	{r7}
 800566e:	af00      	add	r7, sp, #0
  return 1;
 8005670:	2301      	movs	r3, #1
}
 8005672:	4618      	mov	r0, r3
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <_kill>:

int _kill(int pid, int sig)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b082      	sub	sp, #8
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005686:	f008 f8b3 	bl	800d7f0 <__errno>
 800568a:	4603      	mov	r3, r0
 800568c:	2216      	movs	r2, #22
 800568e:	601a      	str	r2, [r3, #0]
  return -1;
 8005690:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005694:	4618      	mov	r0, r3
 8005696:	3708      	adds	r7, #8
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}

0800569c <_exit>:

void _exit (int status)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b082      	sub	sp, #8
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80056a4:	f04f 31ff 	mov.w	r1, #4294967295
 80056a8:	6878      	ldr	r0, [r7, #4]
 80056aa:	f7ff ffe7 	bl	800567c <_kill>
  while (1) {}    /* Make sure we hang here */
 80056ae:	bf00      	nop
 80056b0:	e7fd      	b.n	80056ae <_exit+0x12>

080056b2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80056b2:	b580      	push	{r7, lr}
 80056b4:	b086      	sub	sp, #24
 80056b6:	af00      	add	r7, sp, #0
 80056b8:	60f8      	str	r0, [r7, #12]
 80056ba:	60b9      	str	r1, [r7, #8]
 80056bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056be:	2300      	movs	r3, #0
 80056c0:	617b      	str	r3, [r7, #20]
 80056c2:	e00a      	b.n	80056da <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80056c4:	f3af 8000 	nop.w
 80056c8:	4601      	mov	r1, r0
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	1c5a      	adds	r2, r3, #1
 80056ce:	60ba      	str	r2, [r7, #8]
 80056d0:	b2ca      	uxtb	r2, r1
 80056d2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	3301      	adds	r3, #1
 80056d8:	617b      	str	r3, [r7, #20]
 80056da:	697a      	ldr	r2, [r7, #20]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	429a      	cmp	r2, r3
 80056e0:	dbf0      	blt.n	80056c4 <_read+0x12>
  }

  return len;
 80056e2:	687b      	ldr	r3, [r7, #4]
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3718      	adds	r7, #24
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}

080056ec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b086      	sub	sp, #24
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	60b9      	str	r1, [r7, #8]
 80056f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056f8:	2300      	movs	r3, #0
 80056fa:	617b      	str	r3, [r7, #20]
 80056fc:	e009      	b.n	8005712 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	1c5a      	adds	r2, r3, #1
 8005702:	60ba      	str	r2, [r7, #8]
 8005704:	781b      	ldrb	r3, [r3, #0]
 8005706:	4618      	mov	r0, r3
 8005708:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	3301      	adds	r3, #1
 8005710:	617b      	str	r3, [r7, #20]
 8005712:	697a      	ldr	r2, [r7, #20]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	429a      	cmp	r2, r3
 8005718:	dbf1      	blt.n	80056fe <_write+0x12>
  }
  return len;
 800571a:	687b      	ldr	r3, [r7, #4]
}
 800571c:	4618      	mov	r0, r3
 800571e:	3718      	adds	r7, #24
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}

08005724 <_close>:

int _close(int file)
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800572c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005730:	4618      	mov	r0, r3
 8005732:	370c      	adds	r7, #12
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr

0800573c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800573c:	b480      	push	{r7}
 800573e:	b083      	sub	sp, #12
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
 8005744:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800574c:	605a      	str	r2, [r3, #4]
  return 0;
 800574e:	2300      	movs	r3, #0
}
 8005750:	4618      	mov	r0, r3
 8005752:	370c      	adds	r7, #12
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr

0800575c <_isatty>:

int _isatty(int file)
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005764:	2301      	movs	r3, #1
}
 8005766:	4618      	mov	r0, r3
 8005768:	370c      	adds	r7, #12
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr

08005772 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005772:	b480      	push	{r7}
 8005774:	b085      	sub	sp, #20
 8005776:	af00      	add	r7, sp, #0
 8005778:	60f8      	str	r0, [r7, #12]
 800577a:	60b9      	str	r1, [r7, #8]
 800577c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800577e:	2300      	movs	r3, #0
}
 8005780:	4618      	mov	r0, r3
 8005782:	3714      	adds	r7, #20
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr

0800578c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b086      	sub	sp, #24
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005794:	4a14      	ldr	r2, [pc, #80]	@ (80057e8 <_sbrk+0x5c>)
 8005796:	4b15      	ldr	r3, [pc, #84]	@ (80057ec <_sbrk+0x60>)
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80057a0:	4b13      	ldr	r3, [pc, #76]	@ (80057f0 <_sbrk+0x64>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d102      	bne.n	80057ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80057a8:	4b11      	ldr	r3, [pc, #68]	@ (80057f0 <_sbrk+0x64>)
 80057aa:	4a12      	ldr	r2, [pc, #72]	@ (80057f4 <_sbrk+0x68>)
 80057ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80057ae:	4b10      	ldr	r3, [pc, #64]	@ (80057f0 <_sbrk+0x64>)
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	4413      	add	r3, r2
 80057b6:	693a      	ldr	r2, [r7, #16]
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d207      	bcs.n	80057cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80057bc:	f008 f818 	bl	800d7f0 <__errno>
 80057c0:	4603      	mov	r3, r0
 80057c2:	220c      	movs	r2, #12
 80057c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80057c6:	f04f 33ff 	mov.w	r3, #4294967295
 80057ca:	e009      	b.n	80057e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80057cc:	4b08      	ldr	r3, [pc, #32]	@ (80057f0 <_sbrk+0x64>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80057d2:	4b07      	ldr	r3, [pc, #28]	@ (80057f0 <_sbrk+0x64>)
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	4413      	add	r3, r2
 80057da:	4a05      	ldr	r2, [pc, #20]	@ (80057f0 <_sbrk+0x64>)
 80057dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80057de:	68fb      	ldr	r3, [r7, #12]
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3718      	adds	r7, #24
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	20020000 	.word	0x20020000
 80057ec:	00000400 	.word	0x00000400
 80057f0:	20000468 	.word	0x20000468
 80057f4:	20000b80 	.word	0x20000b80

080057f8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80057f8:	b480      	push	{r7}
 80057fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80057fc:	4b06      	ldr	r3, [pc, #24]	@ (8005818 <SystemInit+0x20>)
 80057fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005802:	4a05      	ldr	r2, [pc, #20]	@ (8005818 <SystemInit+0x20>)
 8005804:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005808:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800580c:	bf00      	nop
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr
 8005816:	bf00      	nop
 8005818:	e000ed00 	.word	0xe000ed00

0800581c <MX_TIM1_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b098      	sub	sp, #96	@ 0x60
 8005820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005822:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005826:	2200      	movs	r2, #0
 8005828:	601a      	str	r2, [r3, #0]
 800582a:	605a      	str	r2, [r3, #4]
 800582c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800582e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005832:	2200      	movs	r2, #0
 8005834:	601a      	str	r2, [r3, #0]
 8005836:	605a      	str	r2, [r3, #4]
 8005838:	609a      	str	r2, [r3, #8]
 800583a:	60da      	str	r2, [r3, #12]
 800583c:	611a      	str	r2, [r3, #16]
 800583e:	615a      	str	r2, [r3, #20]
 8005840:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005842:	1d3b      	adds	r3, r7, #4
 8005844:	2234      	movs	r2, #52	@ 0x34
 8005846:	2100      	movs	r1, #0
 8005848:	4618      	mov	r0, r3
 800584a:	f007 ff7e 	bl	800d74a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800584e:	4b4d      	ldr	r3, [pc, #308]	@ (8005984 <MX_TIM1_Init+0x168>)
 8005850:	4a4d      	ldr	r2, [pc, #308]	@ (8005988 <MX_TIM1_Init+0x16c>)
 8005852:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005854:	4b4b      	ldr	r3, [pc, #300]	@ (8005984 <MX_TIM1_Init+0x168>)
 8005856:	2200      	movs	r2, #0
 8005858:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800585a:	4b4a      	ldr	r3, [pc, #296]	@ (8005984 <MX_TIM1_Init+0x168>)
 800585c:	2200      	movs	r2, #0
 800585e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8005860:	4b48      	ldr	r3, [pc, #288]	@ (8005984 <MX_TIM1_Init+0x168>)
 8005862:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005866:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005868:	4b46      	ldr	r3, [pc, #280]	@ (8005984 <MX_TIM1_Init+0x168>)
 800586a:	2200      	movs	r2, #0
 800586c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800586e:	4b45      	ldr	r3, [pc, #276]	@ (8005984 <MX_TIM1_Init+0x168>)
 8005870:	2200      	movs	r2, #0
 8005872:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005874:	4b43      	ldr	r3, [pc, #268]	@ (8005984 <MX_TIM1_Init+0x168>)
 8005876:	2200      	movs	r2, #0
 8005878:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800587a:	4842      	ldr	r0, [pc, #264]	@ (8005984 <MX_TIM1_Init+0x168>)
 800587c:	f003 fa37 	bl	8008cee <HAL_TIM_PWM_Init>
 8005880:	4603      	mov	r3, r0
 8005882:	2b00      	cmp	r3, #0
 8005884:	d001      	beq.n	800588a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8005886:	f7ff fe31 	bl	80054ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800588a:	2300      	movs	r3, #0
 800588c:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800588e:	2300      	movs	r3, #0
 8005890:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005892:	2300      	movs	r3, #0
 8005894:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005896:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800589a:	4619      	mov	r1, r3
 800589c:	4839      	ldr	r0, [pc, #228]	@ (8005984 <MX_TIM1_Init+0x168>)
 800589e:	f004 fb5d 	bl	8009f5c <HAL_TIMEx_MasterConfigSynchronization>
 80058a2:	4603      	mov	r3, r0
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d001      	beq.n	80058ac <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80058a8:	f7ff fe20 	bl	80054ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80058ac:	2360      	movs	r3, #96	@ 0x60
 80058ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 757;
 80058b0:	f240 23f5 	movw	r3, #757	@ 0x2f5
 80058b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80058b6:	2300      	movs	r3, #0
 80058b8:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80058ba:	2300      	movs	r3, #0
 80058bc:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80058be:	2300      	movs	r3, #0
 80058c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80058c2:	2300      	movs	r3, #0
 80058c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80058c6:	2300      	movs	r3, #0
 80058c8:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80058ca:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80058ce:	2200      	movs	r2, #0
 80058d0:	4619      	mov	r1, r3
 80058d2:	482c      	ldr	r0, [pc, #176]	@ (8005984 <MX_TIM1_Init+0x168>)
 80058d4:	f003 fdf8 	bl	80094c8 <HAL_TIM_PWM_ConfigChannel>
 80058d8:	4603      	mov	r3, r0
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d001      	beq.n	80058e2 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 80058de:	f7ff fe05 	bl	80054ec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80058e2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80058e6:	2204      	movs	r2, #4
 80058e8:	4619      	mov	r1, r3
 80058ea:	4826      	ldr	r0, [pc, #152]	@ (8005984 <MX_TIM1_Init+0x168>)
 80058ec:	f003 fdec 	bl	80094c8 <HAL_TIM_PWM_ConfigChannel>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d001      	beq.n	80058fa <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 80058f6:	f7ff fdf9 	bl	80054ec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80058fa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80058fe:	2208      	movs	r2, #8
 8005900:	4619      	mov	r1, r3
 8005902:	4820      	ldr	r0, [pc, #128]	@ (8005984 <MX_TIM1_Init+0x168>)
 8005904:	f003 fde0 	bl	80094c8 <HAL_TIM_PWM_ConfigChannel>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d001      	beq.n	8005912 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 800590e:	f7ff fded 	bl	80054ec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005912:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005916:	220c      	movs	r2, #12
 8005918:	4619      	mov	r1, r3
 800591a:	481a      	ldr	r0, [pc, #104]	@ (8005984 <MX_TIM1_Init+0x168>)
 800591c:	f003 fdd4 	bl	80094c8 <HAL_TIM_PWM_ConfigChannel>
 8005920:	4603      	mov	r3, r0
 8005922:	2b00      	cmp	r3, #0
 8005924:	d001      	beq.n	800592a <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8005926:	f7ff fde1 	bl	80054ec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800592a:	2300      	movs	r3, #0
 800592c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800592e:	2300      	movs	r3, #0
 8005930:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005932:	2300      	movs	r3, #0
 8005934:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005936:	2300      	movs	r3, #0
 8005938:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800593a:	2300      	movs	r3, #0
 800593c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800593e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005942:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005944:	2300      	movs	r3, #0
 8005946:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005948:	2300      	movs	r3, #0
 800594a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800594c:	2300      	movs	r3, #0
 800594e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8005950:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005954:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005956:	2300      	movs	r3, #0
 8005958:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800595a:	2300      	movs	r3, #0
 800595c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800595e:	2300      	movs	r3, #0
 8005960:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005962:	1d3b      	adds	r3, r7, #4
 8005964:	4619      	mov	r1, r3
 8005966:	4807      	ldr	r0, [pc, #28]	@ (8005984 <MX_TIM1_Init+0x168>)
 8005968:	f004 fb8e 	bl	800a088 <HAL_TIMEx_ConfigBreakDeadTime>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d001      	beq.n	8005976 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8005972:	f7ff fdbb 	bl	80054ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005976:	4803      	ldr	r0, [pc, #12]	@ (8005984 <MX_TIM1_Init+0x168>)
 8005978:	f000 fb08 	bl	8005f8c <HAL_TIM_MspPostInit>

}
 800597c:	bf00      	nop
 800597e:	3760      	adds	r7, #96	@ 0x60
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}
 8005984:	2000046c 	.word	0x2000046c
 8005988:	40012c00 	.word	0x40012c00

0800598c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b08c      	sub	sp, #48	@ 0x30
 8005990:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005992:	f107 030c 	add.w	r3, r7, #12
 8005996:	2224      	movs	r2, #36	@ 0x24
 8005998:	2100      	movs	r1, #0
 800599a:	4618      	mov	r0, r3
 800599c:	f007 fed5 	bl	800d74a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80059a0:	463b      	mov	r3, r7
 80059a2:	2200      	movs	r2, #0
 80059a4:	601a      	str	r2, [r3, #0]
 80059a6:	605a      	str	r2, [r3, #4]
 80059a8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80059aa:	4b21      	ldr	r3, [pc, #132]	@ (8005a30 <MX_TIM2_Init+0xa4>)
 80059ac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80059b0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80059b2:	4b1f      	ldr	r3, [pc, #124]	@ (8005a30 <MX_TIM2_Init+0xa4>)
 80059b4:	2200      	movs	r2, #0
 80059b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80059b8:	4b1d      	ldr	r3, [pc, #116]	@ (8005a30 <MX_TIM2_Init+0xa4>)
 80059ba:	2200      	movs	r2, #0
 80059bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80059be:	4b1c      	ldr	r3, [pc, #112]	@ (8005a30 <MX_TIM2_Init+0xa4>)
 80059c0:	f04f 32ff 	mov.w	r2, #4294967295
 80059c4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80059c6:	4b1a      	ldr	r3, [pc, #104]	@ (8005a30 <MX_TIM2_Init+0xa4>)
 80059c8:	2200      	movs	r2, #0
 80059ca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80059cc:	4b18      	ldr	r3, [pc, #96]	@ (8005a30 <MX_TIM2_Init+0xa4>)
 80059ce:	2200      	movs	r2, #0
 80059d0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80059d2:	2303      	movs	r3, #3
 80059d4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80059d6:	2300      	movs	r3, #0
 80059d8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80059da:	2301      	movs	r3, #1
 80059dc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80059de:	2300      	movs	r3, #0
 80059e0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80059e2:	2305      	movs	r3, #5
 80059e4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80059e6:	2300      	movs	r3, #0
 80059e8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80059ea:	2301      	movs	r3, #1
 80059ec:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80059ee:	2300      	movs	r3, #0
 80059f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 80059f2:	2305      	movs	r3, #5
 80059f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80059f6:	f107 030c 	add.w	r3, r7, #12
 80059fa:	4619      	mov	r1, r3
 80059fc:	480c      	ldr	r0, [pc, #48]	@ (8005a30 <MX_TIM2_Init+0xa4>)
 80059fe:	f003 fadf 	bl	8008fc0 <HAL_TIM_Encoder_Init>
 8005a02:	4603      	mov	r3, r0
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d001      	beq.n	8005a0c <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8005a08:	f7ff fd70 	bl	80054ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a10:	2300      	movs	r3, #0
 8005a12:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005a14:	463b      	mov	r3, r7
 8005a16:	4619      	mov	r1, r3
 8005a18:	4805      	ldr	r0, [pc, #20]	@ (8005a30 <MX_TIM2_Init+0xa4>)
 8005a1a:	f004 fa9f 	bl	8009f5c <HAL_TIMEx_MasterConfigSynchronization>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d001      	beq.n	8005a28 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8005a24:	f7ff fd62 	bl	80054ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005a28:	bf00      	nop
 8005a2a:	3730      	adds	r7, #48	@ 0x30
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}
 8005a30:	200004b8 	.word	0x200004b8

08005a34 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b08c      	sub	sp, #48	@ 0x30
 8005a38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005a3a:	f107 030c 	add.w	r3, r7, #12
 8005a3e:	2224      	movs	r2, #36	@ 0x24
 8005a40:	2100      	movs	r1, #0
 8005a42:	4618      	mov	r0, r3
 8005a44:	f007 fe81 	bl	800d74a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a48:	463b      	mov	r3, r7
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	601a      	str	r2, [r3, #0]
 8005a4e:	605a      	str	r2, [r3, #4]
 8005a50:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005a52:	4b21      	ldr	r3, [pc, #132]	@ (8005ad8 <MX_TIM3_Init+0xa4>)
 8005a54:	4a21      	ldr	r2, [pc, #132]	@ (8005adc <MX_TIM3_Init+0xa8>)
 8005a56:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8005a58:	4b1f      	ldr	r3, [pc, #124]	@ (8005ad8 <MX_TIM3_Init+0xa4>)
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a5e:	4b1e      	ldr	r3, [pc, #120]	@ (8005ad8 <MX_TIM3_Init+0xa4>)
 8005a60:	2200      	movs	r2, #0
 8005a62:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8005a64:	4b1c      	ldr	r3, [pc, #112]	@ (8005ad8 <MX_TIM3_Init+0xa4>)
 8005a66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005a6a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a6c:	4b1a      	ldr	r3, [pc, #104]	@ (8005ad8 <MX_TIM3_Init+0xa4>)
 8005a6e:	2200      	movs	r2, #0
 8005a70:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005a72:	4b19      	ldr	r3, [pc, #100]	@ (8005ad8 <MX_TIM3_Init+0xa4>)
 8005a74:	2200      	movs	r2, #0
 8005a76:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005a78:	2303      	movs	r3, #3
 8005a7a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005a80:	2301      	movs	r3, #1
 8005a82:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005a84:	2300      	movs	r3, #0
 8005a86:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8005a88:	2305      	movs	r3, #5
 8005a8a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005a90:	2301      	movs	r3, #1
 8005a92:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005a94:	2300      	movs	r3, #0
 8005a96:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8005a98:	2305      	movs	r3, #5
 8005a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8005a9c:	f107 030c 	add.w	r3, r7, #12
 8005aa0:	4619      	mov	r1, r3
 8005aa2:	480d      	ldr	r0, [pc, #52]	@ (8005ad8 <MX_TIM3_Init+0xa4>)
 8005aa4:	f003 fa8c 	bl	8008fc0 <HAL_TIM_Encoder_Init>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d001      	beq.n	8005ab2 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8005aae:	f7ff fd1d 	bl	80054ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005aba:	463b      	mov	r3, r7
 8005abc:	4619      	mov	r1, r3
 8005abe:	4806      	ldr	r0, [pc, #24]	@ (8005ad8 <MX_TIM3_Init+0xa4>)
 8005ac0:	f004 fa4c 	bl	8009f5c <HAL_TIMEx_MasterConfigSynchronization>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d001      	beq.n	8005ace <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8005aca:	f7ff fd0f 	bl	80054ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8005ace:	bf00      	nop
 8005ad0:	3730      	adds	r7, #48	@ 0x30
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
 8005ad6:	bf00      	nop
 8005ad8:	20000504 	.word	0x20000504
 8005adc:	40000400 	.word	0x40000400

08005ae0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b08c      	sub	sp, #48	@ 0x30
 8005ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005ae6:	f107 030c 	add.w	r3, r7, #12
 8005aea:	2224      	movs	r2, #36	@ 0x24
 8005aec:	2100      	movs	r1, #0
 8005aee:	4618      	mov	r0, r3
 8005af0:	f007 fe2b 	bl	800d74a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005af4:	463b      	mov	r3, r7
 8005af6:	2200      	movs	r2, #0
 8005af8:	601a      	str	r2, [r3, #0]
 8005afa:	605a      	str	r2, [r3, #4]
 8005afc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005afe:	4b21      	ldr	r3, [pc, #132]	@ (8005b84 <MX_TIM4_Init+0xa4>)
 8005b00:	4a21      	ldr	r2, [pc, #132]	@ (8005b88 <MX_TIM4_Init+0xa8>)
 8005b02:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8005b04:	4b1f      	ldr	r3, [pc, #124]	@ (8005b84 <MX_TIM4_Init+0xa4>)
 8005b06:	2200      	movs	r2, #0
 8005b08:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b0a:	4b1e      	ldr	r3, [pc, #120]	@ (8005b84 <MX_TIM4_Init+0xa4>)
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8005b10:	4b1c      	ldr	r3, [pc, #112]	@ (8005b84 <MX_TIM4_Init+0xa4>)
 8005b12:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005b16:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b18:	4b1a      	ldr	r3, [pc, #104]	@ (8005b84 <MX_TIM4_Init+0xa4>)
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b1e:	4b19      	ldr	r3, [pc, #100]	@ (8005b84 <MX_TIM4_Init+0xa4>)
 8005b20:	2200      	movs	r2, #0
 8005b22:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005b24:	2303      	movs	r3, #3
 8005b26:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005b30:	2300      	movs	r3, #0
 8005b32:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8005b34:	2305      	movs	r3, #5
 8005b36:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005b40:	2300      	movs	r3, #0
 8005b42:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8005b44:	2305      	movs	r3, #5
 8005b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005b48:	f107 030c 	add.w	r3, r7, #12
 8005b4c:	4619      	mov	r1, r3
 8005b4e:	480d      	ldr	r0, [pc, #52]	@ (8005b84 <MX_TIM4_Init+0xa4>)
 8005b50:	f003 fa36 	bl	8008fc0 <HAL_TIM_Encoder_Init>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d001      	beq.n	8005b5e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8005b5a:	f7ff fcc7 	bl	80054ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b62:	2300      	movs	r3, #0
 8005b64:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005b66:	463b      	mov	r3, r7
 8005b68:	4619      	mov	r1, r3
 8005b6a:	4806      	ldr	r0, [pc, #24]	@ (8005b84 <MX_TIM4_Init+0xa4>)
 8005b6c:	f004 f9f6 	bl	8009f5c <HAL_TIMEx_MasterConfigSynchronization>
 8005b70:	4603      	mov	r3, r0
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d001      	beq.n	8005b7a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8005b76:	f7ff fcb9 	bl	80054ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8005b7a:	bf00      	nop
 8005b7c:	3730      	adds	r7, #48	@ 0x30
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}
 8005b82:	bf00      	nop
 8005b84:	20000550 	.word	0x20000550
 8005b88:	40000800 	.word	0x40000800

08005b8c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b084      	sub	sp, #16
 8005b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b92:	1d3b      	adds	r3, r7, #4
 8005b94:	2200      	movs	r2, #0
 8005b96:	601a      	str	r2, [r3, #0]
 8005b98:	605a      	str	r2, [r3, #4]
 8005b9a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8005b9c:	4b14      	ldr	r3, [pc, #80]	@ (8005bf0 <MX_TIM6_Init+0x64>)
 8005b9e:	4a15      	ldr	r2, [pc, #84]	@ (8005bf4 <MX_TIM6_Init+0x68>)
 8005ba0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 15;
 8005ba2:	4b13      	ldr	r3, [pc, #76]	@ (8005bf0 <MX_TIM6_Init+0x64>)
 8005ba4:	220f      	movs	r2, #15
 8005ba6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ba8:	4b11      	ldr	r3, [pc, #68]	@ (8005bf0 <MX_TIM6_Init+0x64>)
 8005baa:	2200      	movs	r2, #0
 8005bac:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4999;
 8005bae:	4b10      	ldr	r3, [pc, #64]	@ (8005bf0 <MX_TIM6_Init+0x64>)
 8005bb0:	f241 3287 	movw	r2, #4999	@ 0x1387
 8005bb4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8005bf0 <MX_TIM6_Init+0x64>)
 8005bb8:	2200      	movs	r2, #0
 8005bba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005bbc:	480c      	ldr	r0, [pc, #48]	@ (8005bf0 <MX_TIM6_Init+0x64>)
 8005bbe:	f002 ff97 	bl	8008af0 <HAL_TIM_Base_Init>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d001      	beq.n	8005bcc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8005bc8:	f7ff fc90 	bl	80054ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005bd4:	1d3b      	adds	r3, r7, #4
 8005bd6:	4619      	mov	r1, r3
 8005bd8:	4805      	ldr	r0, [pc, #20]	@ (8005bf0 <MX_TIM6_Init+0x64>)
 8005bda:	f004 f9bf 	bl	8009f5c <HAL_TIMEx_MasterConfigSynchronization>
 8005bde:	4603      	mov	r3, r0
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d001      	beq.n	8005be8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8005be4:	f7ff fc82 	bl	80054ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8005be8:	bf00      	nop
 8005bea:	3710      	adds	r7, #16
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	2000059c 	.word	0x2000059c
 8005bf4:	40001000 	.word	0x40001000

08005bf8 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b084      	sub	sp, #16
 8005bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005bfe:	1d3b      	adds	r3, r7, #4
 8005c00:	2200      	movs	r2, #0
 8005c02:	601a      	str	r2, [r3, #0]
 8005c04:	605a      	str	r2, [r3, #4]
 8005c06:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8005c08:	4b15      	ldr	r3, [pc, #84]	@ (8005c60 <MX_TIM7_Init+0x68>)
 8005c0a:	4a16      	ldr	r2, [pc, #88]	@ (8005c64 <MX_TIM7_Init+0x6c>)
 8005c0c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 15999;
 8005c0e:	4b14      	ldr	r3, [pc, #80]	@ (8005c60 <MX_TIM7_Init+0x68>)
 8005c10:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8005c14:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c16:	4b12      	ldr	r3, [pc, #72]	@ (8005c60 <MX_TIM7_Init+0x68>)
 8005c18:	2200      	movs	r2, #0
 8005c1a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8005c1c:	4b10      	ldr	r3, [pc, #64]	@ (8005c60 <MX_TIM7_Init+0x68>)
 8005c1e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005c22:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005c24:	4b0e      	ldr	r3, [pc, #56]	@ (8005c60 <MX_TIM7_Init+0x68>)
 8005c26:	2200      	movs	r2, #0
 8005c28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005c2a:	480d      	ldr	r0, [pc, #52]	@ (8005c60 <MX_TIM7_Init+0x68>)
 8005c2c:	f002 ff60 	bl	8008af0 <HAL_TIM_Base_Init>
 8005c30:	4603      	mov	r3, r0
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d001      	beq.n	8005c3a <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8005c36:	f7ff fc59 	bl	80054ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005c42:	1d3b      	adds	r3, r7, #4
 8005c44:	4619      	mov	r1, r3
 8005c46:	4806      	ldr	r0, [pc, #24]	@ (8005c60 <MX_TIM7_Init+0x68>)
 8005c48:	f004 f988 	bl	8009f5c <HAL_TIMEx_MasterConfigSynchronization>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d001      	beq.n	8005c56 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8005c52:	f7ff fc4b 	bl	80054ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8005c56:	bf00      	nop
 8005c58:	3710      	adds	r7, #16
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}
 8005c5e:	bf00      	nop
 8005c60:	200005e8 	.word	0x200005e8
 8005c64:	40001400 	.word	0x40001400

08005c68 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b08c      	sub	sp, #48	@ 0x30
 8005c6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005c6e:	f107 030c 	add.w	r3, r7, #12
 8005c72:	2224      	movs	r2, #36	@ 0x24
 8005c74:	2100      	movs	r1, #0
 8005c76:	4618      	mov	r0, r3
 8005c78:	f007 fd67 	bl	800d74a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c7c:	463b      	mov	r3, r7
 8005c7e:	2200      	movs	r2, #0
 8005c80:	601a      	str	r2, [r3, #0]
 8005c82:	605a      	str	r2, [r3, #4]
 8005c84:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8005c86:	4b23      	ldr	r3, [pc, #140]	@ (8005d14 <MX_TIM8_Init+0xac>)
 8005c88:	4a23      	ldr	r2, [pc, #140]	@ (8005d18 <MX_TIM8_Init+0xb0>)
 8005c8a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8005c8c:	4b21      	ldr	r3, [pc, #132]	@ (8005d14 <MX_TIM8_Init+0xac>)
 8005c8e:	2200      	movs	r2, #0
 8005c90:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c92:	4b20      	ldr	r3, [pc, #128]	@ (8005d14 <MX_TIM8_Init+0xac>)
 8005c94:	2200      	movs	r2, #0
 8005c96:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8005c98:	4b1e      	ldr	r3, [pc, #120]	@ (8005d14 <MX_TIM8_Init+0xac>)
 8005c9a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005c9e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005ca0:	4b1c      	ldr	r3, [pc, #112]	@ (8005d14 <MX_TIM8_Init+0xac>)
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8005ca6:	4b1b      	ldr	r3, [pc, #108]	@ (8005d14 <MX_TIM8_Init+0xac>)
 8005ca8:	2200      	movs	r2, #0
 8005caa:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005cac:	4b19      	ldr	r3, [pc, #100]	@ (8005d14 <MX_TIM8_Init+0xac>)
 8005cae:	2200      	movs	r2, #0
 8005cb0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8005cc2:	2305      	movs	r3, #5
 8005cc4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8005cd2:	2305      	movs	r3, #5
 8005cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8005cd6:	f107 030c 	add.w	r3, r7, #12
 8005cda:	4619      	mov	r1, r3
 8005cdc:	480d      	ldr	r0, [pc, #52]	@ (8005d14 <MX_TIM8_Init+0xac>)
 8005cde:	f003 f96f 	bl	8008fc0 <HAL_TIM_Encoder_Init>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d001      	beq.n	8005cec <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8005ce8:	f7ff fc00 	bl	80054ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005cec:	2300      	movs	r3, #0
 8005cee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8005cf8:	463b      	mov	r3, r7
 8005cfa:	4619      	mov	r1, r3
 8005cfc:	4805      	ldr	r0, [pc, #20]	@ (8005d14 <MX_TIM8_Init+0xac>)
 8005cfe:	f004 f92d 	bl	8009f5c <HAL_TIMEx_MasterConfigSynchronization>
 8005d02:	4603      	mov	r3, r0
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d001      	beq.n	8005d0c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8005d08:	f7ff fbf0 	bl	80054ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8005d0c:	bf00      	nop
 8005d0e:	3730      	adds	r7, #48	@ 0x30
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}
 8005d14:	20000634 	.word	0x20000634
 8005d18:	40013400 	.word	0x40013400

08005d1c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b085      	sub	sp, #20
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a0a      	ldr	r2, [pc, #40]	@ (8005d54 <HAL_TIM_PWM_MspInit+0x38>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d10b      	bne.n	8005d46 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8005d58 <HAL_TIM_PWM_MspInit+0x3c>)
 8005d30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d32:	4a09      	ldr	r2, [pc, #36]	@ (8005d58 <HAL_TIM_PWM_MspInit+0x3c>)
 8005d34:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005d38:	6613      	str	r3, [r2, #96]	@ 0x60
 8005d3a:	4b07      	ldr	r3, [pc, #28]	@ (8005d58 <HAL_TIM_PWM_MspInit+0x3c>)
 8005d3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d3e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d42:	60fb      	str	r3, [r7, #12]
 8005d44:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8005d46:	bf00      	nop
 8005d48:	3714      	adds	r7, #20
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr
 8005d52:	bf00      	nop
 8005d54:	40012c00 	.word	0x40012c00
 8005d58:	40021000 	.word	0x40021000

08005d5c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b090      	sub	sp, #64	@ 0x40
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d64:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005d68:	2200      	movs	r2, #0
 8005d6a:	601a      	str	r2, [r3, #0]
 8005d6c:	605a      	str	r2, [r3, #4]
 8005d6e:	609a      	str	r2, [r3, #8]
 8005d70:	60da      	str	r2, [r3, #12]
 8005d72:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d7c:	d129      	bne.n	8005dd2 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005d7e:	4b5d      	ldr	r3, [pc, #372]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d82:	4a5c      	ldr	r2, [pc, #368]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005d84:	f043 0301 	orr.w	r3, r3, #1
 8005d88:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d8a:	4b5a      	ldr	r3, [pc, #360]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d8e:	f003 0301 	and.w	r3, r3, #1
 8005d92:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d96:	4b57      	ldr	r3, [pc, #348]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005d98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d9a:	4a56      	ldr	r2, [pc, #344]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005d9c:	f043 0301 	orr.w	r3, r3, #1
 8005da0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005da2:	4b54      	ldr	r3, [pc, #336]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005da6:	f003 0301 	and.w	r3, r3, #1
 8005daa:	627b      	str	r3, [r7, #36]	@ 0x24
 8005dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = Encoder1A_Pin|Encoder1B_Pin;
 8005dae:	2303      	movs	r3, #3
 8005db0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005db2:	2302      	movs	r3, #2
 8005db4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005db6:	2300      	movs	r3, #0
 8005db8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005dc2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005dc6:	4619      	mov	r1, r3
 8005dc8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005dcc:	f001 fcae 	bl	800772c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8005dd0:	e08b      	b.n	8005eea <HAL_TIM_Encoder_MspInit+0x18e>
  else if(tim_encoderHandle->Instance==TIM3)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a48      	ldr	r2, [pc, #288]	@ (8005ef8 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d129      	bne.n	8005e30 <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005ddc:	4b45      	ldr	r3, [pc, #276]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005de0:	4a44      	ldr	r2, [pc, #272]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005de2:	f043 0302 	orr.w	r3, r3, #2
 8005de6:	6593      	str	r3, [r2, #88]	@ 0x58
 8005de8:	4b42      	ldr	r3, [pc, #264]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005dea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dec:	f003 0302 	and.w	r3, r3, #2
 8005df0:	623b      	str	r3, [r7, #32]
 8005df2:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005df4:	4b3f      	ldr	r3, [pc, #252]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005df8:	4a3e      	ldr	r2, [pc, #248]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005dfa:	f043 0301 	orr.w	r3, r3, #1
 8005dfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e00:	4b3c      	ldr	r3, [pc, #240]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005e02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e04:	f003 0301 	and.w	r3, r3, #1
 8005e08:	61fb      	str	r3, [r7, #28]
 8005e0a:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = Encoder2A_Pin|Encoder2B_Pin;
 8005e0c:	23c0      	movs	r3, #192	@ 0xc0
 8005e0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e10:	2302      	movs	r3, #2
 8005e12:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e14:	2300      	movs	r3, #0
 8005e16:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005e1c:	2302      	movs	r3, #2
 8005e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e20:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005e24:	4619      	mov	r1, r3
 8005e26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005e2a:	f001 fc7f 	bl	800772c <HAL_GPIO_Init>
}
 8005e2e:	e05c      	b.n	8005eea <HAL_TIM_Encoder_MspInit+0x18e>
  else if(tim_encoderHandle->Instance==TIM4)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a31      	ldr	r2, [pc, #196]	@ (8005efc <HAL_TIM_Encoder_MspInit+0x1a0>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d12a      	bne.n	8005e90 <HAL_TIM_Encoder_MspInit+0x134>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005e3a:	4b2e      	ldr	r3, [pc, #184]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e3e:	4a2d      	ldr	r2, [pc, #180]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005e40:	f043 0304 	orr.w	r3, r3, #4
 8005e44:	6593      	str	r3, [r2, #88]	@ 0x58
 8005e46:	4b2b      	ldr	r3, [pc, #172]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e4a:	f003 0304 	and.w	r3, r3, #4
 8005e4e:	61bb      	str	r3, [r7, #24]
 8005e50:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e52:	4b28      	ldr	r3, [pc, #160]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e56:	4a27      	ldr	r2, [pc, #156]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005e58:	f043 0301 	orr.w	r3, r3, #1
 8005e5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e5e:	4b25      	ldr	r3, [pc, #148]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e62:	f003 0301 	and.w	r3, r3, #1
 8005e66:	617b      	str	r3, [r7, #20]
 8005e68:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = Encoder3A_Pin|Encoder3B_Pin;
 8005e6a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8005e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e70:	2302      	movs	r3, #2
 8005e72:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e74:	2300      	movs	r3, #0
 8005e76:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8005e7c:	230a      	movs	r3, #10
 8005e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e80:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005e84:	4619      	mov	r1, r3
 8005e86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005e8a:	f001 fc4f 	bl	800772c <HAL_GPIO_Init>
}
 8005e8e:	e02c      	b.n	8005eea <HAL_TIM_Encoder_MspInit+0x18e>
  else if(tim_encoderHandle->Instance==TIM8)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a1a      	ldr	r2, [pc, #104]	@ (8005f00 <HAL_TIM_Encoder_MspInit+0x1a4>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d127      	bne.n	8005eea <HAL_TIM_Encoder_MspInit+0x18e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005e9a:	4b16      	ldr	r3, [pc, #88]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005e9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e9e:	4a15      	ldr	r2, [pc, #84]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005ea0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005ea4:	6613      	str	r3, [r2, #96]	@ 0x60
 8005ea6:	4b13      	ldr	r3, [pc, #76]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005ea8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005eaa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005eae:	613b      	str	r3, [r7, #16]
 8005eb0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005eb2:	4b10      	ldr	r3, [pc, #64]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005eb6:	4a0f      	ldr	r2, [pc, #60]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005eb8:	f043 0304 	orr.w	r3, r3, #4
 8005ebc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8005ef4 <HAL_TIM_Encoder_MspInit+0x198>)
 8005ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ec2:	f003 0304 	and.w	r3, r3, #4
 8005ec6:	60fb      	str	r3, [r7, #12]
 8005ec8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Encoder4A_Pin|Encoder4B_Pin;
 8005eca:	23c0      	movs	r3, #192	@ 0xc0
 8005ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ece:	2302      	movs	r3, #2
 8005ed0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8005eda:	2304      	movs	r3, #4
 8005edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ede:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005ee2:	4619      	mov	r1, r3
 8005ee4:	4807      	ldr	r0, [pc, #28]	@ (8005f04 <HAL_TIM_Encoder_MspInit+0x1a8>)
 8005ee6:	f001 fc21 	bl	800772c <HAL_GPIO_Init>
}
 8005eea:	bf00      	nop
 8005eec:	3740      	adds	r7, #64	@ 0x40
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}
 8005ef2:	bf00      	nop
 8005ef4:	40021000 	.word	0x40021000
 8005ef8:	40000400 	.word	0x40000400
 8005efc:	40000800 	.word	0x40000800
 8005f00:	40013400 	.word	0x40013400
 8005f04:	48000800 	.word	0x48000800

08005f08 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b084      	sub	sp, #16
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a1a      	ldr	r2, [pc, #104]	@ (8005f80 <HAL_TIM_Base_MspInit+0x78>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d114      	bne.n	8005f44 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005f1a:	4b1a      	ldr	r3, [pc, #104]	@ (8005f84 <HAL_TIM_Base_MspInit+0x7c>)
 8005f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f1e:	4a19      	ldr	r2, [pc, #100]	@ (8005f84 <HAL_TIM_Base_MspInit+0x7c>)
 8005f20:	f043 0310 	orr.w	r3, r3, #16
 8005f24:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f26:	4b17      	ldr	r3, [pc, #92]	@ (8005f84 <HAL_TIM_Base_MspInit+0x7c>)
 8005f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f2a:	f003 0310 	and.w	r3, r3, #16
 8005f2e:	60fb      	str	r3, [r7, #12]
 8005f30:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8005f32:	2200      	movs	r2, #0
 8005f34:	2101      	movs	r1, #1
 8005f36:	2036      	movs	r0, #54	@ 0x36
 8005f38:	f001 f8fb 	bl	8007132 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005f3c:	2036      	movs	r0, #54	@ 0x36
 8005f3e:	f001 f912 	bl	8007166 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8005f42:	e018      	b.n	8005f76 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM7)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a0f      	ldr	r2, [pc, #60]	@ (8005f88 <HAL_TIM_Base_MspInit+0x80>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d113      	bne.n	8005f76 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8005f84 <HAL_TIM_Base_MspInit+0x7c>)
 8005f50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f52:	4a0c      	ldr	r2, [pc, #48]	@ (8005f84 <HAL_TIM_Base_MspInit+0x7c>)
 8005f54:	f043 0320 	orr.w	r3, r3, #32
 8005f58:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f5a:	4b0a      	ldr	r3, [pc, #40]	@ (8005f84 <HAL_TIM_Base_MspInit+0x7c>)
 8005f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f5e:	f003 0320 	and.w	r3, r3, #32
 8005f62:	60bb      	str	r3, [r7, #8]
 8005f64:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8005f66:	2200      	movs	r2, #0
 8005f68:	2100      	movs	r1, #0
 8005f6a:	2037      	movs	r0, #55	@ 0x37
 8005f6c:	f001 f8e1 	bl	8007132 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8005f70:	2037      	movs	r0, #55	@ 0x37
 8005f72:	f001 f8f8 	bl	8007166 <HAL_NVIC_EnableIRQ>
}
 8005f76:	bf00      	nop
 8005f78:	3710      	adds	r7, #16
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
 8005f7e:	bf00      	nop
 8005f80:	40001000 	.word	0x40001000
 8005f84:	40021000 	.word	0x40021000
 8005f88:	40001400 	.word	0x40001400

08005f8c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b08a      	sub	sp, #40	@ 0x28
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f94:	f107 0314 	add.w	r3, r7, #20
 8005f98:	2200      	movs	r2, #0
 8005f9a:	601a      	str	r2, [r3, #0]
 8005f9c:	605a      	str	r2, [r3, #4]
 8005f9e:	609a      	str	r2, [r3, #8]
 8005fa0:	60da      	str	r2, [r3, #12]
 8005fa2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a20      	ldr	r2, [pc, #128]	@ (800602c <HAL_TIM_MspPostInit+0xa0>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d139      	bne.n	8006022 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005fae:	4b20      	ldr	r3, [pc, #128]	@ (8006030 <HAL_TIM_MspPostInit+0xa4>)
 8005fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fb2:	4a1f      	ldr	r2, [pc, #124]	@ (8006030 <HAL_TIM_MspPostInit+0xa4>)
 8005fb4:	f043 0304 	orr.w	r3, r3, #4
 8005fb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005fba:	4b1d      	ldr	r3, [pc, #116]	@ (8006030 <HAL_TIM_MspPostInit+0xa4>)
 8005fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fbe:	f003 0304 	and.w	r3, r3, #4
 8005fc2:	613b      	str	r3, [r7, #16]
 8005fc4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005fc6:	4b1a      	ldr	r3, [pc, #104]	@ (8006030 <HAL_TIM_MspPostInit+0xa4>)
 8005fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fca:	4a19      	ldr	r2, [pc, #100]	@ (8006030 <HAL_TIM_MspPostInit+0xa4>)
 8005fcc:	f043 0301 	orr.w	r3, r3, #1
 8005fd0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005fd2:	4b17      	ldr	r3, [pc, #92]	@ (8006030 <HAL_TIM_MspPostInit+0xa4>)
 8005fd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fd6:	f003 0301 	and.w	r3, r3, #1
 8005fda:	60fb      	str	r3, [r7, #12]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Motor3_Pin|Motor4_Pin;
 8005fde:	230c      	movs	r3, #12
 8005fe0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fe2:	2302      	movs	r3, #2
 8005fe4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005fea:	2300      	movs	r3, #0
 8005fec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8005fee:	2302      	movs	r3, #2
 8005ff0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ff2:	f107 0314 	add.w	r3, r7, #20
 8005ff6:	4619      	mov	r1, r3
 8005ff8:	480e      	ldr	r0, [pc, #56]	@ (8006034 <HAL_TIM_MspPostInit+0xa8>)
 8005ffa:	f001 fb97 	bl	800772c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Motor1_Pin|Motor2_Pin;
 8005ffe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8006002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006004:	2302      	movs	r3, #2
 8006006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006008:	2300      	movs	r3, #0
 800600a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800600c:	2300      	movs	r3, #0
 800600e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8006010:	2306      	movs	r3, #6
 8006012:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006014:	f107 0314 	add.w	r3, r7, #20
 8006018:	4619      	mov	r1, r3
 800601a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800601e:	f001 fb85 	bl	800772c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8006022:	bf00      	nop
 8006024:	3728      	adds	r7, #40	@ 0x28
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}
 800602a:	bf00      	nop
 800602c:	40012c00 	.word	0x40012c00
 8006030:	40021000 	.word	0x40021000
 8006034:	48000800 	.word	0x48000800

08006038 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart2;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800603c:	4b21      	ldr	r3, [pc, #132]	@ (80060c4 <MX_LPUART1_UART_Init+0x8c>)
 800603e:	4a22      	ldr	r2, [pc, #136]	@ (80060c8 <MX_LPUART1_UART_Init+0x90>)
 8006040:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8006042:	4b20      	ldr	r3, [pc, #128]	@ (80060c4 <MX_LPUART1_UART_Init+0x8c>)
 8006044:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8006048:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800604a:	4b1e      	ldr	r3, [pc, #120]	@ (80060c4 <MX_LPUART1_UART_Init+0x8c>)
 800604c:	2200      	movs	r2, #0
 800604e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8006050:	4b1c      	ldr	r3, [pc, #112]	@ (80060c4 <MX_LPUART1_UART_Init+0x8c>)
 8006052:	2200      	movs	r2, #0
 8006054:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8006056:	4b1b      	ldr	r3, [pc, #108]	@ (80060c4 <MX_LPUART1_UART_Init+0x8c>)
 8006058:	2200      	movs	r2, #0
 800605a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800605c:	4b19      	ldr	r3, [pc, #100]	@ (80060c4 <MX_LPUART1_UART_Init+0x8c>)
 800605e:	220c      	movs	r2, #12
 8006060:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006062:	4b18      	ldr	r3, [pc, #96]	@ (80060c4 <MX_LPUART1_UART_Init+0x8c>)
 8006064:	2200      	movs	r2, #0
 8006066:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006068:	4b16      	ldr	r3, [pc, #88]	@ (80060c4 <MX_LPUART1_UART_Init+0x8c>)
 800606a:	2200      	movs	r2, #0
 800606c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800606e:	4b15      	ldr	r3, [pc, #84]	@ (80060c4 <MX_LPUART1_UART_Init+0x8c>)
 8006070:	2200      	movs	r2, #0
 8006072:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006074:	4b13      	ldr	r3, [pc, #76]	@ (80060c4 <MX_LPUART1_UART_Init+0x8c>)
 8006076:	2200      	movs	r2, #0
 8006078:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800607a:	4812      	ldr	r0, [pc, #72]	@ (80060c4 <MX_LPUART1_UART_Init+0x8c>)
 800607c:	f004 f8de 	bl	800a23c <HAL_UART_Init>
 8006080:	4603      	mov	r3, r0
 8006082:	2b00      	cmp	r3, #0
 8006084:	d001      	beq.n	800608a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8006086:	f7ff fa31 	bl	80054ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800608a:	2100      	movs	r1, #0
 800608c:	480d      	ldr	r0, [pc, #52]	@ (80060c4 <MX_LPUART1_UART_Init+0x8c>)
 800608e:	f006 fb06 	bl	800c69e <HAL_UARTEx_SetTxFifoThreshold>
 8006092:	4603      	mov	r3, r0
 8006094:	2b00      	cmp	r3, #0
 8006096:	d001      	beq.n	800609c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8006098:	f7ff fa28 	bl	80054ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800609c:	2100      	movs	r1, #0
 800609e:	4809      	ldr	r0, [pc, #36]	@ (80060c4 <MX_LPUART1_UART_Init+0x8c>)
 80060a0:	f006 fb3b 	bl	800c71a <HAL_UARTEx_SetRxFifoThreshold>
 80060a4:	4603      	mov	r3, r0
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d001      	beq.n	80060ae <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80060aa:	f7ff fa1f 	bl	80054ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80060ae:	4805      	ldr	r0, [pc, #20]	@ (80060c4 <MX_LPUART1_UART_Init+0x8c>)
 80060b0:	f006 fabc 	bl	800c62c <HAL_UARTEx_DisableFifoMode>
 80060b4:	4603      	mov	r3, r0
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d001      	beq.n	80060be <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80060ba:	f7ff fa17 	bl	80054ec <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80060be:	bf00      	nop
 80060c0:	bd80      	pop	{r7, pc}
 80060c2:	bf00      	nop
 80060c4:	20000680 	.word	0x20000680
 80060c8:	40008000 	.word	0x40008000

080060cc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80060d0:	4b22      	ldr	r3, [pc, #136]	@ (800615c <MX_USART2_UART_Init+0x90>)
 80060d2:	4a23      	ldr	r2, [pc, #140]	@ (8006160 <MX_USART2_UART_Init+0x94>)
 80060d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80060d6:	4b21      	ldr	r3, [pc, #132]	@ (800615c <MX_USART2_UART_Init+0x90>)
 80060d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80060dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80060de:	4b1f      	ldr	r3, [pc, #124]	@ (800615c <MX_USART2_UART_Init+0x90>)
 80060e0:	2200      	movs	r2, #0
 80060e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80060e4:	4b1d      	ldr	r3, [pc, #116]	@ (800615c <MX_USART2_UART_Init+0x90>)
 80060e6:	2200      	movs	r2, #0
 80060e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80060ea:	4b1c      	ldr	r3, [pc, #112]	@ (800615c <MX_USART2_UART_Init+0x90>)
 80060ec:	2200      	movs	r2, #0
 80060ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80060f0:	4b1a      	ldr	r3, [pc, #104]	@ (800615c <MX_USART2_UART_Init+0x90>)
 80060f2:	220c      	movs	r2, #12
 80060f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80060f6:	4b19      	ldr	r3, [pc, #100]	@ (800615c <MX_USART2_UART_Init+0x90>)
 80060f8:	2200      	movs	r2, #0
 80060fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80060fc:	4b17      	ldr	r3, [pc, #92]	@ (800615c <MX_USART2_UART_Init+0x90>)
 80060fe:	2200      	movs	r2, #0
 8006100:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006102:	4b16      	ldr	r3, [pc, #88]	@ (800615c <MX_USART2_UART_Init+0x90>)
 8006104:	2200      	movs	r2, #0
 8006106:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006108:	4b14      	ldr	r3, [pc, #80]	@ (800615c <MX_USART2_UART_Init+0x90>)
 800610a:	2200      	movs	r2, #0
 800610c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800610e:	4b13      	ldr	r3, [pc, #76]	@ (800615c <MX_USART2_UART_Init+0x90>)
 8006110:	2200      	movs	r2, #0
 8006112:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006114:	4811      	ldr	r0, [pc, #68]	@ (800615c <MX_USART2_UART_Init+0x90>)
 8006116:	f004 f891 	bl	800a23c <HAL_UART_Init>
 800611a:	4603      	mov	r3, r0
 800611c:	2b00      	cmp	r3, #0
 800611e:	d001      	beq.n	8006124 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8006120:	f7ff f9e4 	bl	80054ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006124:	2100      	movs	r1, #0
 8006126:	480d      	ldr	r0, [pc, #52]	@ (800615c <MX_USART2_UART_Init+0x90>)
 8006128:	f006 fab9 	bl	800c69e <HAL_UARTEx_SetTxFifoThreshold>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d001      	beq.n	8006136 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8006132:	f7ff f9db 	bl	80054ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006136:	2100      	movs	r1, #0
 8006138:	4808      	ldr	r0, [pc, #32]	@ (800615c <MX_USART2_UART_Init+0x90>)
 800613a:	f006 faee 	bl	800c71a <HAL_UARTEx_SetRxFifoThreshold>
 800613e:	4603      	mov	r3, r0
 8006140:	2b00      	cmp	r3, #0
 8006142:	d001      	beq.n	8006148 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8006144:	f7ff f9d2 	bl	80054ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8006148:	4804      	ldr	r0, [pc, #16]	@ (800615c <MX_USART2_UART_Init+0x90>)
 800614a:	f006 fa6f 	bl	800c62c <HAL_UARTEx_DisableFifoMode>
 800614e:	4603      	mov	r3, r0
 8006150:	2b00      	cmp	r3, #0
 8006152:	d001      	beq.n	8006158 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8006154:	f7ff f9ca 	bl	80054ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006158:	bf00      	nop
 800615a:	bd80      	pop	{r7, pc}
 800615c:	20000714 	.word	0x20000714
 8006160:	40004400 	.word	0x40004400

08006164 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b0a0      	sub	sp, #128	@ 0x80
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800616c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8006170:	2200      	movs	r2, #0
 8006172:	601a      	str	r2, [r3, #0]
 8006174:	605a      	str	r2, [r3, #4]
 8006176:	609a      	str	r2, [r3, #8]
 8006178:	60da      	str	r2, [r3, #12]
 800617a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800617c:	f107 0318 	add.w	r3, r7, #24
 8006180:	2254      	movs	r2, #84	@ 0x54
 8006182:	2100      	movs	r1, #0
 8006184:	4618      	mov	r0, r3
 8006186:	f007 fae0 	bl	800d74a <memset>
  if(uartHandle->Instance==LPUART1)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a4d      	ldr	r2, [pc, #308]	@ (80062c4 <HAL_UART_MspInit+0x160>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d14e      	bne.n	8006232 <HAL_UART_MspInit+0xce>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8006194:	2320      	movs	r3, #32
 8006196:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8006198:	2300      	movs	r3, #0
 800619a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800619c:	f107 0318 	add.w	r3, r7, #24
 80061a0:	4618      	mov	r0, r3
 80061a2:	f002 fa57 	bl	8008654 <HAL_RCCEx_PeriphCLKConfig>
 80061a6:	4603      	mov	r3, r0
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d001      	beq.n	80061b0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80061ac:	f7ff f99e 	bl	80054ec <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80061b0:	4b45      	ldr	r3, [pc, #276]	@ (80062c8 <HAL_UART_MspInit+0x164>)
 80061b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061b4:	4a44      	ldr	r2, [pc, #272]	@ (80062c8 <HAL_UART_MspInit+0x164>)
 80061b6:	f043 0301 	orr.w	r3, r3, #1
 80061ba:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80061bc:	4b42      	ldr	r3, [pc, #264]	@ (80062c8 <HAL_UART_MspInit+0x164>)
 80061be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061c0:	f003 0301 	and.w	r3, r3, #1
 80061c4:	617b      	str	r3, [r7, #20]
 80061c6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80061c8:	4b3f      	ldr	r3, [pc, #252]	@ (80062c8 <HAL_UART_MspInit+0x164>)
 80061ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061cc:	4a3e      	ldr	r2, [pc, #248]	@ (80062c8 <HAL_UART_MspInit+0x164>)
 80061ce:	f043 0304 	orr.w	r3, r3, #4
 80061d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80061d4:	4b3c      	ldr	r3, [pc, #240]	@ (80062c8 <HAL_UART_MspInit+0x164>)
 80061d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061d8:	f003 0304 	and.w	r3, r3, #4
 80061dc:	613b      	str	r3, [r7, #16]
 80061de:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80061e0:	2301      	movs	r3, #1
 80061e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061e4:	2302      	movs	r3, #2
 80061e6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80061e8:	2301      	movs	r3, #1
 80061ea:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80061ec:	2300      	movs	r3, #0
 80061ee:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80061f0:	2308      	movs	r3, #8
 80061f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80061f4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80061f8:	4619      	mov	r1, r3
 80061fa:	4834      	ldr	r0, [pc, #208]	@ (80062cc <HAL_UART_MspInit+0x168>)
 80061fc:	f001 fa96 	bl	800772c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8006200:	2302      	movs	r3, #2
 8006202:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006204:	2302      	movs	r3, #2
 8006206:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006208:	2300      	movs	r3, #0
 800620a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800620c:	2300      	movs	r3, #0
 800620e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8006210:	2308      	movs	r3, #8
 8006212:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006214:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8006218:	4619      	mov	r1, r3
 800621a:	482c      	ldr	r0, [pc, #176]	@ (80062cc <HAL_UART_MspInit+0x168>)
 800621c:	f001 fa86 	bl	800772c <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8006220:	2200      	movs	r2, #0
 8006222:	2100      	movs	r1, #0
 8006224:	205b      	movs	r0, #91	@ 0x5b
 8006226:	f000 ff84 	bl	8007132 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800622a:	205b      	movs	r0, #91	@ 0x5b
 800622c:	f000 ff9b 	bl	8007166 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8006230:	e043      	b.n	80062ba <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==USART2)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a26      	ldr	r2, [pc, #152]	@ (80062d0 <HAL_UART_MspInit+0x16c>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d13e      	bne.n	80062ba <HAL_UART_MspInit+0x156>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800623c:	2302      	movs	r3, #2
 800623e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8006240:	2300      	movs	r3, #0
 8006242:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006244:	f107 0318 	add.w	r3, r7, #24
 8006248:	4618      	mov	r0, r3
 800624a:	f002 fa03 	bl	8008654 <HAL_RCCEx_PeriphCLKConfig>
 800624e:	4603      	mov	r3, r0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d001      	beq.n	8006258 <HAL_UART_MspInit+0xf4>
      Error_Handler();
 8006254:	f7ff f94a 	bl	80054ec <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006258:	4b1b      	ldr	r3, [pc, #108]	@ (80062c8 <HAL_UART_MspInit+0x164>)
 800625a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800625c:	4a1a      	ldr	r2, [pc, #104]	@ (80062c8 <HAL_UART_MspInit+0x164>)
 800625e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006262:	6593      	str	r3, [r2, #88]	@ 0x58
 8006264:	4b18      	ldr	r3, [pc, #96]	@ (80062c8 <HAL_UART_MspInit+0x164>)
 8006266:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006268:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800626c:	60fb      	str	r3, [r7, #12]
 800626e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006270:	4b15      	ldr	r3, [pc, #84]	@ (80062c8 <HAL_UART_MspInit+0x164>)
 8006272:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006274:	4a14      	ldr	r2, [pc, #80]	@ (80062c8 <HAL_UART_MspInit+0x164>)
 8006276:	f043 0301 	orr.w	r3, r3, #1
 800627a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800627c:	4b12      	ldr	r3, [pc, #72]	@ (80062c8 <HAL_UART_MspInit+0x164>)
 800627e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006280:	f003 0301 	and.w	r3, r3, #1
 8006284:	60bb      	str	r3, [r7, #8]
 8006286:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8006288:	230c      	movs	r3, #12
 800628a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800628c:	2302      	movs	r3, #2
 800628e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006290:	2300      	movs	r3, #0
 8006292:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006294:	2300      	movs	r3, #0
 8006296:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006298:	2307      	movs	r3, #7
 800629a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800629c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80062a0:	4619      	mov	r1, r3
 80062a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80062a6:	f001 fa41 	bl	800772c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80062aa:	2200      	movs	r2, #0
 80062ac:	2100      	movs	r1, #0
 80062ae:	2026      	movs	r0, #38	@ 0x26
 80062b0:	f000 ff3f 	bl	8007132 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80062b4:	2026      	movs	r0, #38	@ 0x26
 80062b6:	f000 ff56 	bl	8007166 <HAL_NVIC_EnableIRQ>
}
 80062ba:	bf00      	nop
 80062bc:	3780      	adds	r7, #128	@ 0x80
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	40008000 	.word	0x40008000
 80062c8:	40021000 	.word	0x40021000
 80062cc:	48000800 	.word	0x48000800
 80062d0:	40004400 	.word	0x40004400

080062d4 <A4WD3_Init>:
 * @param white_pin GPIO pin for the White LED.
 */
void A4WD3_Init(A4WD3_Led_t* dev,
                GPIO_TypeDef* red_port, uint16_t red_pin,
                GPIO_TypeDef* white_port, uint16_t white_pin)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b084      	sub	sp, #16
 80062d8:	af00      	add	r7, sp, #0
 80062da:	60f8      	str	r0, [r7, #12]
 80062dc:	60b9      	str	r1, [r7, #8]
 80062de:	603b      	str	r3, [r7, #0]
 80062e0:	4613      	mov	r3, r2
 80062e2:	80fb      	strh	r3, [r7, #6]
    dev->red_GPIO_Port   = red_port;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	68ba      	ldr	r2, [r7, #8]
 80062e8:	601a      	str	r2, [r3, #0]
    dev->red_Pin         = red_pin;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	88fa      	ldrh	r2, [r7, #6]
 80062ee:	809a      	strh	r2, [r3, #4]
    dev->white_GPIO_Port = white_port;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	683a      	ldr	r2, [r7, #0]
 80062f4:	609a      	str	r2, [r3, #8]
    dev->white_Pin       = white_pin;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	8b3a      	ldrh	r2, [r7, #24]
 80062fa:	819a      	strh	r2, [r3, #12]

    dev->red_state   = GPIO_PIN_RESET;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	2200      	movs	r2, #0
 8006300:	719a      	strb	r2, [r3, #6]
    dev->white_state = GPIO_PIN_RESET;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2200      	movs	r2, #0
 8006306:	739a      	strb	r2, [r3, #14]

    // Forzatura del reset
    // L'alternativa  leggere il valore del PIN e inserirlo nelle variabili
    // red_state e white_state
    HAL_GPIO_WritePin(dev->red_GPIO_Port, dev->red_Pin, dev->red_state);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6818      	ldr	r0, [r3, #0]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	8899      	ldrh	r1, [r3, #4]
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	799b      	ldrb	r3, [r3, #6]
 8006314:	461a      	mov	r2, r3
 8006316:	f001 fba3 	bl	8007a60 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(dev->white_GPIO_Port, dev->white_Pin, dev->white_state);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	6898      	ldr	r0, [r3, #8]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	8999      	ldrh	r1, [r3, #12]
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	7b9b      	ldrb	r3, [r3, #14]
 8006326:	461a      	mov	r2, r3
 8006328:	f001 fb9a 	bl	8007a60 <HAL_GPIO_WritePin>
}
 800632c:	bf00      	nop
 800632e:	3710      	adds	r7, #16
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}

08006334 <A4WD3_White_Set>:
/**
 * @brief Sets the state of the White LED.
 * @param dev Pointer to the LED configuration structure.
 * @param state The desired state of the LED (GPIO_PIN_SET or GPIO_PIN_RESET).
 */
void A4WD3_White_Set(A4WD3_Led_t* dev, A4WD3_LedState_t state) {
 8006334:	b580      	push	{r7, lr}
 8006336:	b082      	sub	sp, #8
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	460b      	mov	r3, r1
 800633e:	70fb      	strb	r3, [r7, #3]
    if (dev->white_state == state) {
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	7b9b      	ldrb	r3, [r3, #14]
 8006344:	78fa      	ldrb	r2, [r7, #3]
 8006346:	429a      	cmp	r2, r3
 8006348:	d00b      	beq.n	8006362 <A4WD3_White_Set+0x2e>
        return;
    }

    // dopo aver aggiornato il valore del pin si aggiorna lo stato
    HAL_GPIO_WritePin(dev->white_GPIO_Port, dev->white_Pin, state);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6898      	ldr	r0, [r3, #8]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	899b      	ldrh	r3, [r3, #12]
 8006352:	78fa      	ldrb	r2, [r7, #3]
 8006354:	4619      	mov	r1, r3
 8006356:	f001 fb83 	bl	8007a60 <HAL_GPIO_WritePin>
    dev->white_state = state;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	78fa      	ldrb	r2, [r7, #3]
 800635e:	739a      	strb	r2, [r3, #14]
 8006360:	e000      	b.n	8006364 <A4WD3_White_Set+0x30>
        return;
 8006362:	bf00      	nop
}
 8006364:	3708      	adds	r7, #8
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}

0800636a <Encoder_Init>:
#include "encoder.h"
#include <stdlib.h>  // llabs

void Encoder_Init(Encoder *e, TIM_HandleTypeDef *htim_enc, float Ts, uint32_t counts)
{
 800636a:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800636e:	b084      	sub	sp, #16
 8006370:	af00      	add	r7, sp, #0
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	60b9      	str	r1, [r7, #8]
 8006376:	ed87 0a01 	vstr	s0, [r7, #4]
 800637a:	603a      	str	r2, [r7, #0]
  e->htim_enc = htim_enc;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	68ba      	ldr	r2, [r7, #8]
 8006380:	601a      	str	r2, [r3, #0]
  e->counts = counts;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	683a      	ldr	r2, [r7, #0]
 8006386:	615a      	str	r2, [r3, #20]

  e->past_cnt = (uint32_t)__HAL_TIM_GET_COUNTER(htim_enc);
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	619a      	str	r2, [r3, #24]
  e->last_tick = HAL_GetTick(); // Inizializza il timer
 8006392:	f000 fde7 	bl	8006f64 <HAL_GetTick>
 8006396:	4602      	mov	r2, r0
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	61da      	str	r2, [r3, #28]
  e->arr_enc_plus_one = (uint64_t)__HAL_TIM_GET_AUTORELOAD(htim_enc) + 1ULL;
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063a2:	2200      	movs	r2, #0
 80063a4:	461c      	mov	r4, r3
 80063a6:	4615      	mov	r5, r2
 80063a8:	f114 0801 	adds.w	r8, r4, #1
 80063ac:	f145 0900 	adc.w	r9, r5, #0
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	e9c3 8902 	strd	r8, r9, [r3, #8]

  e->speed_rpm = 0.0f;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	f04f 0200 	mov.w	r2, #0
 80063bc:	621a      	str	r2, [r3, #32]
}
 80063be:	bf00      	nop
 80063c0:	3710      	adds	r7, #16
 80063c2:	46bd      	mov	sp, r7
 80063c4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080063c8 <Encoder_Update>:

int64_t Encoder_Update(Encoder *e)
{
 80063c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063cc:	b092      	sub	sp, #72	@ 0x48
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	61f8      	str	r0, [r7, #28]
  uint32_t current_cnt = (uint32_t)__HAL_TIM_GET_COUNTER(e->htim_enc);
 80063d2:	69fb      	ldr	r3, [r7, #28]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063da:	63bb      	str	r3, [r7, #56]	@ 0x38
  int64_t delta = (int64_t)current_cnt - (int64_t)e->past_cnt;
 80063dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063de:	2000      	movs	r0, #0
 80063e0:	469a      	mov	sl, r3
 80063e2:	4683      	mov	fp, r0
 80063e4:	69fb      	ldr	r3, [r7, #28]
 80063e6:	699b      	ldr	r3, [r3, #24]
 80063e8:	2000      	movs	r0, #0
 80063ea:	4698      	mov	r8, r3
 80063ec:	4681      	mov	r9, r0
 80063ee:	ebba 0108 	subs.w	r1, sl, r8
 80063f2:	eb6b 0209 	sbc.w	r2, fp, r9
 80063f6:	e9c7 1210 	strd	r1, r2, [r7, #64]	@ 0x40

  // range = ARR+1 (cache)
  int64_t range = (int64_t)e->arr_enc_plus_one;
 80063fa:	69fb      	ldr	r3, [r7, #28]
 80063fc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8006400:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
  int64_t half  = range / 2;
 8006404:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8006408:	f04f 0000 	mov.w	r0, #0
 800640c:	f04f 0100 	mov.w	r1, #0
 8006410:	0fd8      	lsrs	r0, r3, #31
 8006412:	2100      	movs	r1, #0
 8006414:	1884      	adds	r4, r0, r2
 8006416:	eb41 0503 	adc.w	r5, r1, r3
 800641a:	f04f 0200 	mov.w	r2, #0
 800641e:	f04f 0300 	mov.w	r3, #0
 8006422:	0862      	lsrs	r2, r4, #1
 8006424:	ea42 72c5 	orr.w	r2, r2, r5, lsl #31
 8006428:	106b      	asrs	r3, r5, #1
 800642a:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

  // correzione overflow/underflow
  if (llabs(delta) > half) {
 800642e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006432:	2b00      	cmp	r3, #0
 8006434:	da07      	bge.n	8006446 <Encoder_Update+0x7e>
 8006436:	2100      	movs	r1, #0
 8006438:	4250      	negs	r0, r2
 800643a:	6138      	str	r0, [r7, #16]
 800643c:	eb61 0303 	sbc.w	r3, r1, r3
 8006440:	617b      	str	r3, [r7, #20]
 8006442:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006446:	4610      	mov	r0, r2
 8006448:	4619      	mov	r1, r3
 800644a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800644e:	4282      	cmp	r2, r0
 8006450:	418b      	sbcs	r3, r1
 8006452:	da1e      	bge.n	8006492 <Encoder_Update+0xca>
    if (delta < 0) delta += range;
 8006454:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006458:	2b00      	cmp	r3, #0
 800645a:	da0d      	bge.n	8006478 <Encoder_Update+0xb0>
 800645c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8006460:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8006464:	1884      	adds	r4, r0, r2
 8006466:	60bc      	str	r4, [r7, #8]
 8006468:	eb41 0303 	adc.w	r3, r1, r3
 800646c:	60fb      	str	r3, [r7, #12]
 800646e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8006472:	e9c7 3410 	strd	r3, r4, [r7, #64]	@ 0x40
 8006476:	e00c      	b.n	8006492 <Encoder_Update+0xca>
    else           delta -= range;
 8006478:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 800647c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8006480:	1a84      	subs	r4, r0, r2
 8006482:	603c      	str	r4, [r7, #0]
 8006484:	eb61 0303 	sbc.w	r3, r1, r3
 8006488:	607b      	str	r3, [r7, #4]
 800648a:	e9d7 3400 	ldrd	r3, r4, [r7]
 800648e:	e9c7 3410 	strd	r3, r4, [r7, #64]	@ 0x40
  }

  // --- Calcolo DT basato su HAL_GetTick
  uint32_t current_tick = HAL_GetTick();
 8006492:	f000 fd67 	bl	8006f64 <HAL_GetTick>
 8006496:	6278      	str	r0, [r7, #36]	@ 0x24
  float dt_seconds = (float)(current_tick - e->last_tick) / 1000.0f;
 8006498:	69fb      	ldr	r3, [r7, #28]
 800649a:	69db      	ldr	r3, [r3, #28]
 800649c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800649e:	1ad3      	subs	r3, r2, r3
 80064a0:	ee07 3a90 	vmov	s15, r3
 80064a4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80064a8:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 800651c <Encoder_Update+0x154>
 80064ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80064b0:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

  if (dt_seconds < 0.0001f) {
 80064b4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80064b8:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8006520 <Encoder_Update+0x158>
 80064bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80064c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064c4:	d502      	bpl.n	80064cc <Encoder_Update+0x104>
      dt_seconds = e->Ts; // Fallback se chiamato troppo velocemente
 80064c6:	69fb      	ldr	r3, [r7, #28]
 80064c8:	691b      	ldr	r3, [r3, #16]
 80064ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  e->last_tick = current_tick;
 80064cc:	69fb      	ldr	r3, [r7, #28]
 80064ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064d0:	61da      	str	r2, [r3, #28]

  // Average speed
  e->speed_rpm = ((float)delta * 60.0f) / ((float)e->counts * dt_seconds);
 80064d2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80064d6:	f7fa fccf 	bl	8000e78 <__aeabi_l2f>
 80064da:	ee07 0a10 	vmov	s14, r0
 80064de:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8006524 <Encoder_Update+0x15c>
 80064e2:	ee67 6a27 	vmul.f32	s13, s14, s15
 80064e6:	69fb      	ldr	r3, [r7, #28]
 80064e8:	695b      	ldr	r3, [r3, #20]
 80064ea:	ee07 3a90 	vmov	s15, r3
 80064ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80064f2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80064f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80064fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064fe:	69fb      	ldr	r3, [r7, #28]
 8006500:	edc3 7a08 	vstr	s15, [r3, #32]

  e->past_cnt = current_cnt;
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006508:	619a      	str	r2, [r3, #24]
  return delta;
 800650a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
}
 800650e:	4610      	mov	r0, r2
 8006510:	4619      	mov	r1, r3
 8006512:	3748      	adds	r7, #72	@ 0x48
 8006514:	46bd      	mov	sp, r7
 8006516:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800651a:	bf00      	nop
 800651c:	447a0000 	.word	0x447a0000
 8006520:	38d1b717 	.word	0x38d1b717
 8006524:	42700000 	.word	0x42700000

08006528 <map_linear>:
 * Funzione generica di mappatura lineare (Arduino style 'map').
 * Mappa il valore x dal range [in_min, in_max] al range [out_min, out_max].
 * Formula: out = out_min + (x - in_min) * (out_max - out_min) / (in_max - in_min)
 */
static inline float map_linear(float x, float in_min, float in_max, float out_min, float out_max)
{
 8006528:	b480      	push	{r7}
 800652a:	b087      	sub	sp, #28
 800652c:	af00      	add	r7, sp, #0
 800652e:	ed87 0a05 	vstr	s0, [r7, #20]
 8006532:	edc7 0a04 	vstr	s1, [r7, #16]
 8006536:	ed87 1a03 	vstr	s2, [r7, #12]
 800653a:	edc7 1a02 	vstr	s3, [r7, #8]
 800653e:	ed87 2a01 	vstr	s4, [r7, #4]
  return out_min + (x - in_min) * (out_max - out_min) / (in_max - in_min);
 8006542:	ed97 7a05 	vldr	s14, [r7, #20]
 8006546:	edd7 7a04 	vldr	s15, [r7, #16]
 800654a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800654e:	edd7 6a01 	vldr	s13, [r7, #4]
 8006552:	edd7 7a02 	vldr	s15, [r7, #8]
 8006556:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800655a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800655e:	ed97 7a03 	vldr	s14, [r7, #12]
 8006562:	edd7 7a04 	vldr	s15, [r7, #16]
 8006566:	ee77 7a67 	vsub.f32	s15, s14, s15
 800656a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800656e:	edd7 7a02 	vldr	s15, [r7, #8]
 8006572:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8006576:	eeb0 0a67 	vmov.f32	s0, s15
 800657a:	371c      	adds	r7, #28
 800657c:	46bd      	mov	sp, r7
 800657e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006582:	4770      	bx	lr

08006584 <volt_to_duty_percent>:
  if (u < m->min_volt) return m->min_volt;
  return u;
}

static inline float volt_to_duty_percent(const MotorControl *m, float volt)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b084      	sub	sp, #16
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
 800658c:	ed87 0a00 	vstr	s0, [r7]
  // 1. Normalizza volt in un valore "grezzo" percentuale (0-100 basato su 12V)
  // Nota: Questo passaggio dipende dalla tua logica specifica dove 12V = 100%
  float duty_raw = (volt * 100.0f) / 12.0f;
 8006590:	edd7 7a00 	vldr	s15, [r7]
 8006594:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80065e8 <volt_to_duty_percent+0x64>
 8006598:	ee27 7a87 	vmul.f32	s14, s15, s14
 800659c:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 80065a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80065a4:	edc7 7a03 	vstr	s15, [r7, #12]

  // 2. Mappa il range di input (es. -100 a +100) al range di output configurato (es. 56.8 a 94.6)
  return map_linear(duty_raw, m->in_min, m->in_max, m->out_min, m->out_max);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	edd3 7a08 	vldr	s15, [r3, #32]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	ed93 6a0b 	vldr	s12, [r3, #44]	@ 0x2c
 80065c0:	eeb0 2a46 	vmov.f32	s4, s12
 80065c4:	eef0 1a66 	vmov.f32	s3, s13
 80065c8:	eeb0 1a47 	vmov.f32	s2, s14
 80065cc:	eef0 0a67 	vmov.f32	s1, s15
 80065d0:	ed97 0a03 	vldr	s0, [r7, #12]
 80065d4:	f7ff ffa8 	bl	8006528 <map_linear>
 80065d8:	eef0 7a40 	vmov.f32	s15, s0
}
 80065dc:	eeb0 0a67 	vmov.f32	s0, s15
 80065e0:	3710      	adds	r7, #16
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
 80065e6:	bf00      	nop
 80065e8:	42c80000 	.word	0x42c80000

080065ec <duty_percent_to_pulse>:

static inline int duty_percent_to_pulse(const MotorControl *m, float duty_percent)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	ed2d 8b02 	vpush	{d8}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	ed87 0a00 	vstr	s0, [r7]
  float pulse_f = (duty_percent / 100.0f) * (float)m->arr_pwm_plus_one;
 80065fc:	edd7 7a00 	vldr	s15, [r7]
 8006600:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8006644 <duty_percent_to_pulse+0x58>
 8006604:	ee87 8a87 	vdiv.f32	s16, s15, s14
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800660e:	4610      	mov	r0, r2
 8006610:	4619      	mov	r1, r3
 8006612:	f7fa fc29 	bl	8000e68 <__aeabi_ul2f>
 8006616:	ee07 0a90 	vmov	s15, r0
 800661a:	ee68 7a27 	vmul.f32	s15, s16, s15
 800661e:	edc7 7a03 	vstr	s15, [r7, #12]
  return (int)roundf(pulse_f);
 8006622:	ed97 0a03 	vldr	s0, [r7, #12]
 8006626:	f00a fc6d 	bl	8010f04 <roundf>
 800662a:	eef0 7a40 	vmov.f32	s15, s0
 800662e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006632:	ee17 3a90 	vmov	r3, s15
}
 8006636:	4618      	mov	r0, r3
 8006638:	3710      	adds	r7, #16
 800663a:	46bd      	mov	sp, r7
 800663c:	ecbd 8b02 	vpop	{d8}
 8006640:	bd80      	pop	{r7, pc}
 8006642:	bf00      	nop
 8006644:	42c80000 	.word	0x42c80000

08006648 <MotorControl_Init>:
  float dc_gain, 
  float pulse_theo_min, float pulse_theo_max, 
  float pulse_real_min, float pulse_real_max,
  Coefficients pi_fast, Coefficients pi_slow
)
{
 8006648:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 800664c:	b095      	sub	sp, #84	@ 0x54
 800664e:	af00      	add	r7, sp, #0
 8006650:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8006652:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006654:	647a      	str	r2, [r7, #68]	@ 0x44
 8006656:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40
 800665a:	edc7 0a0f 	vstr	s1, [r7, #60]	@ 0x3c
 800665e:	ed87 1a0e 	vstr	s2, [r7, #56]	@ 0x38
 8006662:	edc7 1a0d 	vstr	s3, [r7, #52]	@ 0x34
 8006666:	ed87 2a0c 	vstr	s4, [r7, #48]	@ 0x30
 800666a:	edc7 2a0b 	vstr	s5, [r7, #44]	@ 0x2c
 800666e:	ed87 3a0a 	vstr	s6, [r7, #40]	@ 0x28
 8006672:	edc7 3a09 	vstr	s7, [r7, #36]	@ 0x24
 8006676:	ed87 4a08 	vstr	s8, [r7, #32]
 800667a:	edc7 4a07 	vstr	s9, [r7, #28]
 800667e:	ed87 5a06 	vstr	s10, [r7, #24]
 8006682:	edc7 5a05 	vstr	s11, [r7, #20]
 8006686:	ed87 6a03 	vstr	s12, [r7, #12]
 800668a:	edc7 6a04 	vstr	s13, [r7, #16]
 800668e:	ed87 7a01 	vstr	s14, [r7, #4]
 8006692:	edc7 7a02 	vstr	s15, [r7, #8]
  mc->htim_pwm = htim_pwm;
 8006696:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006698:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800669a:	601a      	str	r2, [r3, #0]
  mc->pwm_channel = pwm_channel;
 800669c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800669e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066a0:	611a      	str	r2, [r3, #16]
  mc->Ts = Ts;
 80066a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80066a6:	615a      	str	r2, [r3, #20]

  mc->min_volt = min_volt;
 80066a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066aa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80066ac:	619a      	str	r2, [r3, #24]
  mc->max_volt = max_volt;
 80066ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80066b2:	61da      	str	r2, [r3, #28]
  mc->in_min = in_min;
 80066b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80066b8:	621a      	str	r2, [r3, #32]
  mc->in_max = in_max;
 80066ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066be:	625a      	str	r2, [r3, #36]	@ 0x24
  mc->out_min = out_min;
 80066c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066c4:	629a      	str	r2, [r3, #40]	@ 0x28
  mc->out_max = out_max;
 80066c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80066ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  mc->dc_gain = dc_gain; 
 80066cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066d0:	631a      	str	r2, [r3, #48]	@ 0x30
  
  mc->pulse_theo_min = pulse_theo_min;
 80066d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066d4:	6a3a      	ldr	r2, [r7, #32]
 80066d6:	635a      	str	r2, [r3, #52]	@ 0x34
  mc->pulse_theo_max = pulse_theo_max;
 80066d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066da:	69fa      	ldr	r2, [r7, #28]
 80066dc:	639a      	str	r2, [r3, #56]	@ 0x38
  mc->pulse_real_min = pulse_real_min;
 80066de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066e0:	69ba      	ldr	r2, [r7, #24]
 80066e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  mc->pulse_real_max = pulse_real_max;
 80066e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066e6:	697a      	ldr	r2, [r7, #20]
 80066e8:	641a      	str	r2, [r3, #64]	@ 0x40

  mc->pi_fast = pi_fast;
 80066ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066ec:	3344      	adds	r3, #68	@ 0x44
 80066ee:	f107 020c 	add.w	r2, r7, #12
 80066f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80066f6:	e883 0003 	stmia.w	r3, {r0, r1}
  mc->pi_slow = pi_slow;
 80066fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066fc:	334c      	adds	r3, #76	@ 0x4c
 80066fe:	1d3a      	adds	r2, r7, #4
 8006700:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006704:	e883 0003 	stmia.w	r3, {r0, r1}
  mc->use_slow = 0;
 8006708:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800670a:	2200      	movs	r2, #0
 800670c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  mc->reference_rpm = 0.0f;
 8006710:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006712:	f04f 0200 	mov.w	r2, #0
 8006716:	659a      	str	r2, [r3, #88]	@ 0x58
  mc->last_error = 0.0f;
 8006718:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800671a:	f04f 0200 	mov.w	r2, #0
 800671e:	65da      	str	r2, [r3, #92]	@ 0x5c
  mc->z = 0.0f;
 8006720:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006722:	f04f 0200 	mov.w	r2, #0
 8006726:	661a      	str	r2, [r3, #96]	@ 0x60

  mc->arr_pwm_plus_one = (uint64_t)__HAL_TIM_GET_AUTORELOAD(htim_pwm) + 1ULL;
 8006728:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800672e:	2200      	movs	r2, #0
 8006730:	461c      	mov	r4, r3
 8006732:	4615      	mov	r5, r2
 8006734:	f114 0801 	adds.w	r8, r4, #1
 8006738:	f145 0900 	adc.w	r9, r5, #0
 800673c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800673e:	e9c3 8902 	strd	r8, r9, [r3, #8]

  mc->last_u = 0.0f;
 8006742:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006744:	f04f 0200 	mov.w	r2, #0
 8006748:	665a      	str	r2, [r3, #100]	@ 0x64
  mc->last_pulse = 0;
 800674a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800674c:	2200      	movs	r2, #0
 800674e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006750:	bf00      	nop
 8006752:	3754      	adds	r7, #84	@ 0x54
 8006754:	46bd      	mov	sp, r7
 8006756:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 800675a:	4770      	bx	lr

0800675c <MotorControl_SetReferenceRPM>:

void MotorControl_SetReferenceRPM(MotorControl *mc, float ref_rpm)
{
 800675c:	b480      	push	{r7}
 800675e:	b083      	sub	sp, #12
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
 8006764:	ed87 0a00 	vstr	s0, [r7]
  mc->reference_rpm = ref_rpm;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	683a      	ldr	r2, [r7, #0]
 800676c:	659a      	str	r2, [r3, #88]	@ 0x58
}
 800676e:	bf00      	nop
 8006770:	370c      	adds	r7, #12
 8006772:	46bd      	mov	sp, r7
 8006774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006778:	4770      	bx	lr

0800677a <recalibrate_pulse>:
  return sat;
}

/* Funzione di ricalibrazione empirica statica basata sui dati dell'istanza */
static int recalibrate_pulse(const MotorControl *mc, int pulse_theoretical)
{
 800677a:	b580      	push	{r7, lr}
 800677c:	b084      	sub	sp, #16
 800677e:	af00      	add	r7, sp, #0
 8006780:	6078      	str	r0, [r7, #4]
 8006782:	6039      	str	r1, [r7, #0]
    // Utilizza la funzione generica map_linear con i parametri della struct
    float pulse_corrected = map_linear((float)pulse_theoretical, 
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	ee07 3a90 	vmov	s15, r3
 800678a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
                                       mc->pulse_theo_min, mc->pulse_theo_max, 
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	edd3 6a0e 	vldr	s13, [r3, #56]	@ 0x38
                                       mc->pulse_real_min, mc->pulse_real_max);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	ed93 6a0f 	vldr	s12, [r3, #60]	@ 0x3c
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	edd3 5a10 	vldr	s11, [r3, #64]	@ 0x40
    float pulse_corrected = map_linear((float)pulse_theoretical, 
 80067a6:	eeb0 2a65 	vmov.f32	s4, s11
 80067aa:	eef0 1a46 	vmov.f32	s3, s12
 80067ae:	eeb0 1a66 	vmov.f32	s2, s13
 80067b2:	eef0 0a47 	vmov.f32	s1, s14
 80067b6:	eeb0 0a67 	vmov.f32	s0, s15
 80067ba:	f7ff feb5 	bl	8006528 <map_linear>
 80067be:	ed87 0a03 	vstr	s0, [r7, #12]

    return (int)roundf(pulse_corrected);
 80067c2:	ed97 0a03 	vldr	s0, [r7, #12]
 80067c6:	f00a fb9d 	bl	8010f04 <roundf>
 80067ca:	eef0 7a40 	vmov.f32	s15, s0
 80067ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80067d2:	ee17 3a90 	vmov	r3, s15
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3710      	adds	r7, #16
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}

080067de <MotorControl_Actuate>:

int MotorControl_Actuate(MotorControl *mc, float u_volt)
{
 80067de:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80067e2:	b084      	sub	sp, #16
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
 80067e8:	ed87 0a00 	vstr	s0, [r7]
  float duty = volt_to_duty_percent(mc, u_volt);
 80067ec:	ed97 0a00 	vldr	s0, [r7]
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f7ff fec7 	bl	8006584 <volt_to_duty_percent>
 80067f6:	ed87 0a02 	vstr	s0, [r7, #8]
  int pulse = duty_percent_to_pulse(mc, duty);
 80067fa:	ed97 0a02 	vldr	s0, [r7, #8]
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f7ff fef4 	bl	80065ec <duty_percent_to_pulse>
 8006804:	60f8      	str	r0, [r7, #12]

  // Ricalibrazione Hardware-Specific passandogli l'oggetto mc
  pulse = recalibrate_pulse(mc, pulse);
 8006806:	68f9      	ldr	r1, [r7, #12]
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f7ff ffb6 	bl	800677a <recalibrate_pulse>
 800680e:	60f8      	str	r0, [r7, #12]

  // (opzionale ma utile) clamp CCR in [0, ARR]
  if (pulse < 0) pulse = 0;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2b00      	cmp	r3, #0
 8006814:	da01      	bge.n	800681a <MotorControl_Actuate+0x3c>
 8006816:	2300      	movs	r3, #0
 8006818:	60fb      	str	r3, [r7, #12]
  if ((uint64_t)pulse > (mc->arr_pwm_plus_one - 1ULL)) pulse = (int)(mc->arr_pwm_plus_one - 1ULL);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	17da      	asrs	r2, r3, #31
 800681e:	4698      	mov	r8, r3
 8006820:	4691      	mov	r9, r2
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8006828:	1e54      	subs	r4, r2, #1
 800682a:	f143 35ff 	adc.w	r5, r3, #4294967295
 800682e:	4544      	cmp	r4, r8
 8006830:	eb75 0309 	sbcs.w	r3, r5, r9
 8006834:	d205      	bcs.n	8006842 <MotorControl_Actuate+0x64>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800683c:	4613      	mov	r3, r2
 800683e:	3b01      	subs	r3, #1
 8006840:	60fb      	str	r3, [r7, #12]

  __HAL_TIM_SET_COMPARE(mc->htim_pwm, mc->pwm_channel, (uint32_t)pulse);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	691b      	ldr	r3, [r3, #16]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d105      	bne.n	8006856 <MotorControl_Actuate+0x78>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	68fa      	ldr	r2, [r7, #12]
 8006852:	635a      	str	r2, [r3, #52]	@ 0x34
 8006854:	e02c      	b.n	80068b0 <MotorControl_Actuate+0xd2>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	691b      	ldr	r3, [r3, #16]
 800685a:	2b04      	cmp	r3, #4
 800685c:	d105      	bne.n	800686a <MotorControl_Actuate+0x8c>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	681a      	ldr	r2, [r3, #0]
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6393      	str	r3, [r2, #56]	@ 0x38
 8006868:	e022      	b.n	80068b0 <MotorControl_Actuate+0xd2>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	691b      	ldr	r3, [r3, #16]
 800686e:	2b08      	cmp	r3, #8
 8006870:	d105      	bne.n	800687e <MotorControl_Actuate+0xa0>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800687c:	e018      	b.n	80068b0 <MotorControl_Actuate+0xd2>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	691b      	ldr	r3, [r3, #16]
 8006882:	2b0c      	cmp	r3, #12
 8006884:	d105      	bne.n	8006892 <MotorControl_Actuate+0xb4>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	681a      	ldr	r2, [r3, #0]
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	6413      	str	r3, [r2, #64]	@ 0x40
 8006890:	e00e      	b.n	80068b0 <MotorControl_Actuate+0xd2>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	691b      	ldr	r3, [r3, #16]
 8006896:	2b10      	cmp	r3, #16
 8006898:	d105      	bne.n	80068a6 <MotorControl_Actuate+0xc8>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	6493      	str	r3, [r2, #72]	@ 0x48
 80068a4:	e004      	b.n	80068b0 <MotorControl_Actuate+0xd2>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	64d3      	str	r3, [r2, #76]	@ 0x4c

  mc->last_pulse = pulse;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	68fa      	ldr	r2, [r7, #12]
 80068b4:	669a      	str	r2, [r3, #104]	@ 0x68
  return pulse;
 80068b6:	68fb      	ldr	r3, [r7, #12]
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	3710      	adds	r7, #16
 80068bc:	46bd      	mov	sp, r7
 80068be:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

080068c4 <MotorControl_OpenLoopActuate>:
{
  float u = MotorControl_ComputeU(mc, speed_rpm);
  return MotorControl_Actuate(mc, u);
}

void MotorControl_OpenLoopActuate(MotorControl *mc){
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b084      	sub	sp, #16
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
    // Usa il guadagno specifico del motore salvato nella struct
    // u_volt = ref_rpm / k_gain
    if (mc->dc_gain > 0.001f) { // Evita divisione per zero
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80068d2:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8006914 <MotorControl_OpenLoopActuate+0x50>
 80068d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80068da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068de:	dd0f      	ble.n	8006900 <MotorControl_OpenLoopActuate+0x3c>
        float u_volt = mc->reference_rpm / mc->dc_gain;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80068ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068f0:	edc7 7a03 	vstr	s15, [r7, #12]
        MotorControl_Actuate(mc, u_volt);
 80068f4:	ed97 0a03 	vldr	s0, [r7, #12]
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f7ff ff70 	bl	80067de <MotorControl_Actuate>
    } else {
        MotorControl_Actuate(mc, 0.0f);
    }
}
 80068fe:	e004      	b.n	800690a <MotorControl_OpenLoopActuate+0x46>
        MotorControl_Actuate(mc, 0.0f);
 8006900:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 8006918 <MotorControl_OpenLoopActuate+0x54>
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f7ff ff6a 	bl	80067de <MotorControl_Actuate>
}
 800690a:	bf00      	nop
 800690c:	3710      	adds	r7, #16
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}
 8006912:	bf00      	nop
 8006914:	3a83126f 	.word	0x3a83126f
 8006918:	00000000 	.word	0x00000000

0800691c <Encoders_InitAll>:
extern TIM_HandleTypeDef htim8;

Encoder encoders[N_ENCODER];

void Encoders_InitAll(void)
{
 800691c:	b590      	push	{r4, r7, lr}
 800691e:	b087      	sub	sp, #28
 8006920:	af00      	add	r7, sp, #0
    TIM_HandleTypeDef *enc_tims[N_ENCODER] = { &htim2, &htim3, &htim4, &htim8 };
 8006922:	4b16      	ldr	r3, [pc, #88]	@ (800697c <Encoders_InitAll+0x60>)
 8006924:	1d3c      	adds	r4, r7, #4
 8006926:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006928:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    for (int i = 0; i < N_ENCODER; i++)
 800692c:	2300      	movs	r3, #0
 800692e:	617b      	str	r3, [r7, #20]
 8006930:	e01c      	b.n	800696c <Encoders_InitAll+0x50>
    {
        Encoder_Init(&encoders[i], enc_tims[i], TS, COUNTS);
 8006932:	697a      	ldr	r2, [r7, #20]
 8006934:	4613      	mov	r3, r2
 8006936:	009b      	lsls	r3, r3, #2
 8006938:	4413      	add	r3, r2
 800693a:	00db      	lsls	r3, r3, #3
 800693c:	4a10      	ldr	r2, [pc, #64]	@ (8006980 <Encoders_InitAll+0x64>)
 800693e:	1898      	adds	r0, r3, r2
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	009b      	lsls	r3, r3, #2
 8006944:	3318      	adds	r3, #24
 8006946:	443b      	add	r3, r7
 8006948:	f853 3c14 	ldr.w	r3, [r3, #-20]
 800694c:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8006984 <Encoders_InitAll+0x68>
 8006950:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8006988 <Encoders_InitAll+0x6c>
 8006954:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006958:	ee17 2a90 	vmov	r2, s15
 800695c:	eeb0 0a47 	vmov.f32	s0, s14
 8006960:	4619      	mov	r1, r3
 8006962:	f7ff fd02 	bl	800636a <Encoder_Init>
    for (int i = 0; i < N_ENCODER; i++)
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	3301      	adds	r3, #1
 800696a:	617b      	str	r3, [r7, #20]
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	2b03      	cmp	r3, #3
 8006970:	dddf      	ble.n	8006932 <Encoders_InitAll+0x16>
    }
}
 8006972:	bf00      	nop
 8006974:	bf00      	nop
 8006976:	371c      	adds	r7, #28
 8006978:	46bd      	mov	sp, r7
 800697a:	bd90      	pop	{r4, r7, pc}
 800697c:	08010f78 	.word	0x08010f78
 8006980:	200007a8 	.word	0x200007a8
 8006984:	3ba3d70a 	.word	0x3ba3d70a
 8006988:	45190000 	.word	0x45190000

0800698c <Encoders_StartAll>:

void Encoders_StartAll(void)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b082      	sub	sp, #8
 8006990:	af00      	add	r7, sp, #0
    for (int i = 0; i < N_ENCODER; i++)
 8006992:	2300      	movs	r3, #0
 8006994:	607b      	str	r3, [r7, #4]
 8006996:	e00e      	b.n	80069b6 <Encoders_StartAll+0x2a>
    {
        HAL_TIM_Encoder_Start(encoders[i].htim_enc, TIM_CHANNEL_ALL);
 8006998:	490b      	ldr	r1, [pc, #44]	@ (80069c8 <Encoders_StartAll+0x3c>)
 800699a:	687a      	ldr	r2, [r7, #4]
 800699c:	4613      	mov	r3, r2
 800699e:	009b      	lsls	r3, r3, #2
 80069a0:	4413      	add	r3, r2
 80069a2:	00db      	lsls	r3, r3, #3
 80069a4:	440b      	add	r3, r1
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	213c      	movs	r1, #60	@ 0x3c
 80069aa:	4618      	mov	r0, r3
 80069ac:	f002 fbae 	bl	800910c <HAL_TIM_Encoder_Start>
    for (int i = 0; i < N_ENCODER; i++)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	3301      	adds	r3, #1
 80069b4:	607b      	str	r3, [r7, #4]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2b03      	cmp	r3, #3
 80069ba:	dded      	ble.n	8006998 <Encoders_StartAll+0xc>
    }
}
 80069bc:	bf00      	nop
 80069be:	bf00      	nop
 80069c0:	3708      	adds	r7, #8
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}
 80069c6:	bf00      	nop
 80069c8:	200007a8 	.word	0x200007a8

080069cc <led_init>:

A4WD3_Led_t led_left;
A4WD3_Led_t led_right;

void led_init(void)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b082      	sub	sp, #8
 80069d0:	af02      	add	r7, sp, #8
    /* Init LED sinistro */
    A4WD3_Init(&led_left,
 80069d2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80069d6:	9300      	str	r3, [sp, #0]
 80069d8:	4b08      	ldr	r3, [pc, #32]	@ (80069fc <led_init+0x30>)
 80069da:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80069de:	4907      	ldr	r1, [pc, #28]	@ (80069fc <led_init+0x30>)
 80069e0:	4807      	ldr	r0, [pc, #28]	@ (8006a00 <led_init+0x34>)
 80069e2:	f7ff fc77 	bl	80062d4 <A4WD3_Init>
               RedLedLeft_GPIO_Port,  RedLedLeft_Pin,
               WhiteLedLeft_GPIO_Port, WhiteLedLeft_Pin);

    /* Init LED destro */
    A4WD3_Init(&led_right,
 80069e6:	2302      	movs	r3, #2
 80069e8:	9300      	str	r3, [sp, #0]
 80069ea:	4b04      	ldr	r3, [pc, #16]	@ (80069fc <led_init+0x30>)
 80069ec:	2204      	movs	r2, #4
 80069ee:	4903      	ldr	r1, [pc, #12]	@ (80069fc <led_init+0x30>)
 80069f0:	4804      	ldr	r0, [pc, #16]	@ (8006a04 <led_init+0x38>)
 80069f2:	f7ff fc6f 	bl	80062d4 <A4WD3_Init>
               RedLedRight_GPIO_Port,  RedLedRight_Pin,
               WhiteLedRight_GPIO_Port, WhiteLedRight_Pin);
}
 80069f6:	bf00      	nop
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}
 80069fc:	48000400 	.word	0x48000400
 8006a00:	20000848 	.word	0x20000848
 8006a04:	20000858 	.word	0x20000858

08006a08 <Motors_InitAll>:
    { .k_err = 0.0002033f, .k_last_err = 0.0002033f },
    { .k_err = 0.0002033f, .k_last_err = 0.0002033f },
};

void Motors_InitAll(void)
{
 8006a08:	b590      	push	{r4, r7, lr}
 8006a0a:	b08b      	sub	sp, #44	@ 0x2c
 8006a0c:	af00      	add	r7, sp, #0
    uint32_t pwm_ch[N_MOTORS] = {
 8006a0e:	4b30      	ldr	r3, [pc, #192]	@ (8006ad0 <Motors_InitAll+0xc8>)
 8006a10:	f107 0414 	add.w	r4, r7, #20
 8006a14:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006a16:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        TIM_CHANNEL_1, TIM_CHANNEL_2, TIM_CHANNEL_3, TIM_CHANNEL_4
    };

    // Vettore dei guadagni statici definito in motor_constants.h
    float dc_gains[N_MOTORS] = {
 8006a1a:	4b2e      	ldr	r3, [pc, #184]	@ (8006ad4 <Motors_InitAll+0xcc>)
 8006a1c:	607b      	str	r3, [r7, #4]
 8006a1e:	4b2e      	ldr	r3, [pc, #184]	@ (8006ad8 <Motors_InitAll+0xd0>)
 8006a20:	60bb      	str	r3, [r7, #8]
 8006a22:	4b2e      	ldr	r3, [pc, #184]	@ (8006adc <Motors_InitAll+0xd4>)
 8006a24:	60fb      	str	r3, [r7, #12]
 8006a26:	4b2e      	ldr	r3, [pc, #184]	@ (8006ae0 <Motors_InitAll+0xd8>)
 8006a28:	613b      	str	r3, [r7, #16]
        DC_GAIN_MOT2, 
        DC_GAIN_MOT3, 
        DC_GAIN_MOT4
    };

    for (int i = 0; i < N_MOTORS; i++)
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a2e:	e046      	b.n	8006abe <Motors_InitAll+0xb6>
    {
        MotorControl_Init(&motors[i],
 8006a30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a32:	4613      	mov	r3, r2
 8006a34:	00db      	lsls	r3, r3, #3
 8006a36:	1a9b      	subs	r3, r3, r2
 8006a38:	011b      	lsls	r3, r3, #4
 8006a3a:	4a2a      	ldr	r2, [pc, #168]	@ (8006ae4 <Motors_InitAll+0xdc>)
 8006a3c:	1898      	adds	r0, r3, r2
 8006a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a40:	009b      	lsls	r3, r3, #2
 8006a42:	3328      	adds	r3, #40	@ 0x28
 8006a44:	443b      	add	r3, r7
 8006a46:	f853 4c14 	ldr.w	r4, [r3, #-20]
 8006a4a:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 8006ae8 <Motors_InitAll+0xe0>
 8006a4e:	eefa 0a08 	vmov.f32	s1, #168	@ 0xc1400000 -12.0
 8006a52:	eeb2 1a08 	vmov.f32	s2, #40	@ 0x41400000  12.0
 8006a56:	eddf 1a25 	vldr	s3, [pc, #148]	@ 8006aec <Motors_InitAll+0xe4>
 8006a5a:	ed9f 2a25 	vldr	s4, [pc, #148]	@ 8006af0 <Motors_InitAll+0xe8>
 8006a5e:	eddf 2a25 	vldr	s5, [pc, #148]	@ 8006af4 <Motors_InitAll+0xec>
 8006a62:	ed9f 3a25 	vldr	s6, [pc, #148]	@ 8006af8 <Motors_InitAll+0xf0>
 8006a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a68:	009b      	lsls	r3, r3, #2
 8006a6a:	3328      	adds	r3, #40	@ 0x28
 8006a6c:	443b      	add	r3, r7
 8006a6e:	3b24      	subs	r3, #36	@ 0x24
 8006a70:	edd3 3a00 	vldr	s7, [r3]
 8006a74:	ed9f 4a21 	vldr	s8, [pc, #132]	@ 8006afc <Motors_InitAll+0xf4>
 8006a78:	eddf 4a21 	vldr	s9, [pc, #132]	@ 8006b00 <Motors_InitAll+0xf8>
 8006a7c:	ed9f 5a21 	vldr	s10, [pc, #132]	@ 8006b04 <Motors_InitAll+0xfc>
 8006a80:	eddf 5a21 	vldr	s11, [pc, #132]	@ 8006b08 <Motors_InitAll+0x100>
 8006a84:	4a21      	ldr	r2, [pc, #132]	@ (8006b0c <Motors_InitAll+0x104>)
 8006a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a88:	00d9      	lsls	r1, r3, #3
 8006a8a:	4411      	add	r1, r2
 8006a8c:	ed91 7a00 	vldr	s14, [r1]
 8006a90:	00db      	lsls	r3, r3, #3
 8006a92:	4413      	add	r3, r2
 8006a94:	3304      	adds	r3, #4
 8006a96:	edd3 7a00 	vldr	s15, [r3]
 8006a9a:	4a1d      	ldr	r2, [pc, #116]	@ (8006b10 <Motors_InitAll+0x108>)
 8006a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a9e:	00d9      	lsls	r1, r3, #3
 8006aa0:	4411      	add	r1, r2
 8006aa2:	ed91 6a00 	vldr	s12, [r1]
 8006aa6:	00db      	lsls	r3, r3, #3
 8006aa8:	4413      	add	r3, r2
 8006aaa:	3304      	adds	r3, #4
 8006aac:	edd3 6a00 	vldr	s13, [r3]
 8006ab0:	4622      	mov	r2, r4
 8006ab2:	4918      	ldr	r1, [pc, #96]	@ (8006b14 <Motors_InitAll+0x10c>)
 8006ab4:	f7ff fdc8 	bl	8006648 <MotorControl_Init>
    for (int i = 0; i < N_MOTORS; i++)
 8006ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aba:	3301      	adds	r3, #1
 8006abc:	627b      	str	r3, [r7, #36]	@ 0x24
 8006abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac0:	2b03      	cmp	r3, #3
 8006ac2:	ddb5      	ble.n	8006a30 <Motors_InitAll+0x28>
                          dc_gains[i],
                          PULSE_THEO_MIN, PULSE_THEO_MAX,
                          PULSE_REAL_MIN, PULSE_REAL_MAX,
                          fastGains[i], slowGains[i]);
    }
}
 8006ac4:	bf00      	nop
 8006ac6:	bf00      	nop
 8006ac8:	372c      	adds	r7, #44	@ 0x2c
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd90      	pop	{r4, r7, pc}
 8006ace:	bf00      	nop
 8006ad0:	08010f88 	.word	0x08010f88
 8006ad4:	4167ae14 	.word	0x4167ae14
 8006ad8:	41633333 	.word	0x41633333
 8006adc:	416828f6 	.word	0x416828f6
 8006ae0:	41635c29 	.word	0x41635c29
 8006ae4:	20000868 	.word	0x20000868
 8006ae8:	3ba3d70a 	.word	0x3ba3d70a
 8006aec:	c2c80000 	.word	0xc2c80000
 8006af0:	42c80000 	.word	0x42c80000
 8006af4:	42633333 	.word	0x42633333
 8006af8:	42bd3333 	.word	0x42bd3333
 8006afc:	440e0000 	.word	0x440e0000
 8006b00:	446c8000 	.word	0x446c8000
 8006b04:	44084000 	.word	0x44084000
 8006b08:	44660000 	.word	0x44660000
 8006b0c:	2000002c 	.word	0x2000002c
 8006b10:	2000000c 	.word	0x2000000c
 8006b14:	2000046c 	.word	0x2000046c

08006b18 <Motors_StartAllPwm>:

void Motors_StartAllPwm(void)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b082      	sub	sp, #8
 8006b1c:	af00      	add	r7, sp, #0
    for (int i = 0; i < N_MOTORS; i++)
 8006b1e:	2300      	movs	r3, #0
 8006b20:	607b      	str	r3, [r7, #4]
 8006b22:	e016      	b.n	8006b52 <Motors_StartAllPwm+0x3a>
    {
        HAL_TIM_PWM_Start(motors[i].htim_pwm, motors[i].pwm_channel);
 8006b24:	490f      	ldr	r1, [pc, #60]	@ (8006b64 <Motors_StartAllPwm+0x4c>)
 8006b26:	687a      	ldr	r2, [r7, #4]
 8006b28:	4613      	mov	r3, r2
 8006b2a:	00db      	lsls	r3, r3, #3
 8006b2c:	1a9b      	subs	r3, r3, r2
 8006b2e:	011b      	lsls	r3, r3, #4
 8006b30:	440b      	add	r3, r1
 8006b32:	6818      	ldr	r0, [r3, #0]
 8006b34:	490b      	ldr	r1, [pc, #44]	@ (8006b64 <Motors_StartAllPwm+0x4c>)
 8006b36:	687a      	ldr	r2, [r7, #4]
 8006b38:	4613      	mov	r3, r2
 8006b3a:	00db      	lsls	r3, r3, #3
 8006b3c:	1a9b      	subs	r3, r3, r2
 8006b3e:	011b      	lsls	r3, r3, #4
 8006b40:	440b      	add	r3, r1
 8006b42:	3310      	adds	r3, #16
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4619      	mov	r1, r3
 8006b48:	f002 f928 	bl	8008d9c <HAL_TIM_PWM_Start>
    for (int i = 0; i < N_MOTORS; i++)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	3301      	adds	r3, #1
 8006b50:	607b      	str	r3, [r7, #4]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2b03      	cmp	r3, #3
 8006b56:	dde5      	ble.n	8006b24 <Motors_StartAllPwm+0xc>
    }
}
 8006b58:	bf00      	nop
 8006b5a:	bf00      	nop
 8006b5c:	3708      	adds	r7, #8
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}
 8006b62:	bf00      	nop
 8006b64:	20000868 	.word	0x20000868

08006b68 <Motors_SetDefaultCcr>:

void Motors_SetDefaultCcr(uint32_t ccr)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b085      	sub	sp, #20
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < N_MOTORS; i++)
 8006b70:	2300      	movs	r3, #0
 8006b72:	60fb      	str	r3, [r7, #12]
 8006b74:	e080      	b.n	8006c78 <Motors_SetDefaultCcr+0x110>
    {
        __HAL_TIM_SET_COMPARE(motors[i].htim_pwm, motors[i].pwm_channel, ccr);
 8006b76:	4946      	ldr	r1, [pc, #280]	@ (8006c90 <Motors_SetDefaultCcr+0x128>)
 8006b78:	68fa      	ldr	r2, [r7, #12]
 8006b7a:	4613      	mov	r3, r2
 8006b7c:	00db      	lsls	r3, r3, #3
 8006b7e:	1a9b      	subs	r3, r3, r2
 8006b80:	011b      	lsls	r3, r3, #4
 8006b82:	440b      	add	r3, r1
 8006b84:	3310      	adds	r3, #16
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d10b      	bne.n	8006ba4 <Motors_SetDefaultCcr+0x3c>
 8006b8c:	4940      	ldr	r1, [pc, #256]	@ (8006c90 <Motors_SetDefaultCcr+0x128>)
 8006b8e:	68fa      	ldr	r2, [r7, #12]
 8006b90:	4613      	mov	r3, r2
 8006b92:	00db      	lsls	r3, r3, #3
 8006b94:	1a9b      	subs	r3, r3, r2
 8006b96:	011b      	lsls	r3, r3, #4
 8006b98:	440b      	add	r3, r1
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	687a      	ldr	r2, [r7, #4]
 8006ba0:	635a      	str	r2, [r3, #52]	@ 0x34
 8006ba2:	e066      	b.n	8006c72 <Motors_SetDefaultCcr+0x10a>
 8006ba4:	493a      	ldr	r1, [pc, #232]	@ (8006c90 <Motors_SetDefaultCcr+0x128>)
 8006ba6:	68fa      	ldr	r2, [r7, #12]
 8006ba8:	4613      	mov	r3, r2
 8006baa:	00db      	lsls	r3, r3, #3
 8006bac:	1a9b      	subs	r3, r3, r2
 8006bae:	011b      	lsls	r3, r3, #4
 8006bb0:	440b      	add	r3, r1
 8006bb2:	3310      	adds	r3, #16
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	2b04      	cmp	r3, #4
 8006bb8:	d10b      	bne.n	8006bd2 <Motors_SetDefaultCcr+0x6a>
 8006bba:	4935      	ldr	r1, [pc, #212]	@ (8006c90 <Motors_SetDefaultCcr+0x128>)
 8006bbc:	68fa      	ldr	r2, [r7, #12]
 8006bbe:	4613      	mov	r3, r2
 8006bc0:	00db      	lsls	r3, r3, #3
 8006bc2:	1a9b      	subs	r3, r3, r2
 8006bc4:	011b      	lsls	r3, r3, #4
 8006bc6:	440b      	add	r3, r1
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6393      	str	r3, [r2, #56]	@ 0x38
 8006bd0:	e04f      	b.n	8006c72 <Motors_SetDefaultCcr+0x10a>
 8006bd2:	492f      	ldr	r1, [pc, #188]	@ (8006c90 <Motors_SetDefaultCcr+0x128>)
 8006bd4:	68fa      	ldr	r2, [r7, #12]
 8006bd6:	4613      	mov	r3, r2
 8006bd8:	00db      	lsls	r3, r3, #3
 8006bda:	1a9b      	subs	r3, r3, r2
 8006bdc:	011b      	lsls	r3, r3, #4
 8006bde:	440b      	add	r3, r1
 8006be0:	3310      	adds	r3, #16
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	2b08      	cmp	r3, #8
 8006be6:	d10b      	bne.n	8006c00 <Motors_SetDefaultCcr+0x98>
 8006be8:	4929      	ldr	r1, [pc, #164]	@ (8006c90 <Motors_SetDefaultCcr+0x128>)
 8006bea:	68fa      	ldr	r2, [r7, #12]
 8006bec:	4613      	mov	r3, r2
 8006bee:	00db      	lsls	r3, r3, #3
 8006bf0:	1a9b      	subs	r3, r3, r2
 8006bf2:	011b      	lsls	r3, r3, #4
 8006bf4:	440b      	add	r3, r1
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	681a      	ldr	r2, [r3, #0]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8006bfe:	e038      	b.n	8006c72 <Motors_SetDefaultCcr+0x10a>
 8006c00:	4923      	ldr	r1, [pc, #140]	@ (8006c90 <Motors_SetDefaultCcr+0x128>)
 8006c02:	68fa      	ldr	r2, [r7, #12]
 8006c04:	4613      	mov	r3, r2
 8006c06:	00db      	lsls	r3, r3, #3
 8006c08:	1a9b      	subs	r3, r3, r2
 8006c0a:	011b      	lsls	r3, r3, #4
 8006c0c:	440b      	add	r3, r1
 8006c0e:	3310      	adds	r3, #16
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	2b0c      	cmp	r3, #12
 8006c14:	d10b      	bne.n	8006c2e <Motors_SetDefaultCcr+0xc6>
 8006c16:	491e      	ldr	r1, [pc, #120]	@ (8006c90 <Motors_SetDefaultCcr+0x128>)
 8006c18:	68fa      	ldr	r2, [r7, #12]
 8006c1a:	4613      	mov	r3, r2
 8006c1c:	00db      	lsls	r3, r3, #3
 8006c1e:	1a9b      	subs	r3, r3, r2
 8006c20:	011b      	lsls	r3, r3, #4
 8006c22:	440b      	add	r3, r1
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6413      	str	r3, [r2, #64]	@ 0x40
 8006c2c:	e021      	b.n	8006c72 <Motors_SetDefaultCcr+0x10a>
 8006c2e:	4918      	ldr	r1, [pc, #96]	@ (8006c90 <Motors_SetDefaultCcr+0x128>)
 8006c30:	68fa      	ldr	r2, [r7, #12]
 8006c32:	4613      	mov	r3, r2
 8006c34:	00db      	lsls	r3, r3, #3
 8006c36:	1a9b      	subs	r3, r3, r2
 8006c38:	011b      	lsls	r3, r3, #4
 8006c3a:	440b      	add	r3, r1
 8006c3c:	3310      	adds	r3, #16
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	2b10      	cmp	r3, #16
 8006c42:	d10b      	bne.n	8006c5c <Motors_SetDefaultCcr+0xf4>
 8006c44:	4912      	ldr	r1, [pc, #72]	@ (8006c90 <Motors_SetDefaultCcr+0x128>)
 8006c46:	68fa      	ldr	r2, [r7, #12]
 8006c48:	4613      	mov	r3, r2
 8006c4a:	00db      	lsls	r3, r3, #3
 8006c4c:	1a9b      	subs	r3, r3, r2
 8006c4e:	011b      	lsls	r3, r3, #4
 8006c50:	440b      	add	r3, r1
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6493      	str	r3, [r2, #72]	@ 0x48
 8006c5a:	e00a      	b.n	8006c72 <Motors_SetDefaultCcr+0x10a>
 8006c5c:	490c      	ldr	r1, [pc, #48]	@ (8006c90 <Motors_SetDefaultCcr+0x128>)
 8006c5e:	68fa      	ldr	r2, [r7, #12]
 8006c60:	4613      	mov	r3, r2
 8006c62:	00db      	lsls	r3, r3, #3
 8006c64:	1a9b      	subs	r3, r3, r2
 8006c66:	011b      	lsls	r3, r3, #4
 8006c68:	440b      	add	r3, r1
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	681a      	ldr	r2, [r3, #0]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	64d3      	str	r3, [r2, #76]	@ 0x4c
    for (int i = 0; i < N_MOTORS; i++)
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	3301      	adds	r3, #1
 8006c76:	60fb      	str	r3, [r7, #12]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2b03      	cmp	r3, #3
 8006c7c:	f77f af7b 	ble.w	8006b76 <Motors_SetDefaultCcr+0xe>
    }
}
 8006c80:	bf00      	nop
 8006c82:	bf00      	nop
 8006c84:	3714      	adds	r7, #20
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr
 8006c8e:	bf00      	nop
 8006c90:	20000868 	.word	0x20000868

08006c94 <computeCRC>:
/* ---------------------------- */

extern CRC_HandleTypeDef hcrc;


void computeCRC(uint8_t* buffer, uint32_t bufferLength){
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b084      	sub	sp, #16
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
 8006c9c:	6039      	str	r1, [r7, #0]
    uint32_t crc;
    crc = HAL_CRC_Calculate(&hcrc, (uint32_t*) buffer, bufferLength);
 8006c9e:	683a      	ldr	r2, [r7, #0]
 8006ca0:	6879      	ldr	r1, [r7, #4]
 8006ca2:	4807      	ldr	r0, [pc, #28]	@ (8006cc0 <computeCRC+0x2c>)
 8006ca4:	f000 fade 	bl	8007264 <HAL_CRC_Calculate>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	60fb      	str	r3, [r7, #12]

    memcpy(&(buffer[bufferLength]), &crc, CRC_SIZE);
 8006cac:	687a      	ldr	r2, [r7, #4]
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	4413      	add	r3, r2
 8006cb2:	68fa      	ldr	r2, [r7, #12]
 8006cb4:	601a      	str	r2, [r3, #0]
}
 8006cb6:	bf00      	nop
 8006cb8:	3710      	adds	r7, #16
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	20000440 	.word	0x20000440

08006cc4 <compareCRC>:

uint8_t compareCRC(uint8_t* buffer, uint32_t bufferLength){
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
 8006ccc:	6039      	str	r1, [r7, #0]
    uint32_t crc_received;
    memcpy(&crc_received, &(buffer[bufferLength]), CRC_SIZE);
 8006cce:	687a      	ldr	r2, [r7, #4]
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	4413      	add	r3, r2
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	60bb      	str	r3, [r7, #8]

    uint32_t crc_computed;
    crc_computed = HAL_CRC_Calculate(&hcrc, (uint32_t*) buffer, bufferLength);
 8006cd8:	683a      	ldr	r2, [r7, #0]
 8006cda:	6879      	ldr	r1, [r7, #4]
 8006cdc:	4807      	ldr	r0, [pc, #28]	@ (8006cfc <compareCRC+0x38>)
 8006cde:	f000 fac1 	bl	8007264 <HAL_CRC_Calculate>
 8006ce2:	60f8      	str	r0, [r7, #12]

    if (crc_computed == crc_received){
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	68fa      	ldr	r2, [r7, #12]
 8006ce8:	429a      	cmp	r2, r3
 8006cea:	d101      	bne.n	8006cf0 <compareCRC+0x2c>
        return 1;
 8006cec:	2301      	movs	r3, #1
 8006cee:	e000      	b.n	8006cf2 <compareCRC+0x2e>
    }

    return 0;
 8006cf0:	2300      	movs	r3, #0
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	3710      	adds	r7, #16
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}
 8006cfa:	bf00      	nop
 8006cfc:	20000440 	.word	0x20000440

08006d00 <setComunicationHandler>:
static uint8_t received_ack; 	  				// variabile di ricezione per l'ack

static UART_HandleTypeDef *current_handler; 	// Handler comunicazione

/* Handler */
void setComunicationHandler(UART_HandleTypeDef *uart_handler) {
 8006d00:	b480      	push	{r7}
 8006d02:	b083      	sub	sp, #12
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
    current_handler = uart_handler;
 8006d08:	4a04      	ldr	r2, [pc, #16]	@ (8006d1c <setComunicationHandler+0x1c>)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6013      	str	r3, [r2, #0]
}
 8006d0e:	bf00      	nop
 8006d10:	370c      	adds	r7, #12
 8006d12:	46bd      	mov	sp, r7
 8006d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d18:	4770      	bx	lr
 8006d1a:	bf00      	nop
 8006d1c:	20000a2c 	.word	0x20000a2c

08006d20 <checkRTR>:
}

/* Trasmissione */

//ritorna GPIO_PIN_RESET oppure GPIO_PIN_SET. Rispettivamente 0 o 1.
uint8_t checkRTR(void) {
 8006d20:	b580      	push	{r7, lr}
 8006d22:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(RTR_IN_GPIO_Port, RTR_IN_Pin);
 8006d24:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006d28:	4802      	ldr	r0, [pc, #8]	@ (8006d34 <checkRTR+0x14>)
 8006d2a:	f000 fe81 	bl	8007a30 <HAL_GPIO_ReadPin>
 8006d2e:	4603      	mov	r3, r0
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	bd80      	pop	{r7, pc}
 8006d34:	48000800 	.word	0x48000800

08006d38 <UART_TransmitIT>:

void UART_TransmitIT(uint8_t *pData, size_t size) {
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b082      	sub	sp, #8
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
 8006d40:	6039      	str	r1, [r7, #0]
//	default:
//		break;
//	}

    //HAL_UART_Transmit(&current_handler, pData, size, HAL_MAX_DELAY);
    HAL_UART_Transmit_IT(current_handler, pData, size);
 8006d42:	4b06      	ldr	r3, [pc, #24]	@ (8006d5c <UART_TransmitIT+0x24>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	683a      	ldr	r2, [r7, #0]
 8006d48:	b292      	uxth	r2, r2
 8006d4a:	6879      	ldr	r1, [r7, #4]
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	f003 fac5 	bl	800a2dc <HAL_UART_Transmit_IT>
    PRINT_DBG("B1 Transmitted\n\r\r\n");
}
 8006d52:	bf00      	nop
 8006d54:	3708      	adds	r7, #8
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bd80      	pop	{r7, pc}
 8006d5a:	bf00      	nop
 8006d5c:	20000a2c 	.word	0x20000a2c

08006d60 <setRTR>:

/* Ricezione */

void setRTR(void) {
 8006d60:	b580      	push	{r7, lr}
 8006d62:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RTR_OUT_GPIO_Port, RTR_OUT_Pin, GPIO_PIN_SET);
 8006d64:	2201      	movs	r2, #1
 8006d66:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006d6a:	4802      	ldr	r0, [pc, #8]	@ (8006d74 <setRTR+0x14>)
 8006d6c:	f000 fe78 	bl	8007a60 <HAL_GPIO_WritePin>
}
 8006d70:	bf00      	nop
 8006d72:	bd80      	pop	{r7, pc}
 8006d74:	48000800 	.word	0x48000800

08006d78 <resetRTR>:

void resetRTR() {
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RTR_OUT_GPIO_Port, RTR_OUT_Pin, GPIO_PIN_RESET);
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006d82:	4802      	ldr	r0, [pc, #8]	@ (8006d8c <resetRTR+0x14>)
 8006d84:	f000 fe6c 	bl	8007a60 <HAL_GPIO_WritePin>
}
 8006d88:	bf00      	nop
 8006d8a:	bd80      	pop	{r7, pc}
 8006d8c:	48000800 	.word	0x48000800

08006d90 <UART_ReceiveIT>:

void UART_ReceiveIT(uint8_t *pData, size_t size) {
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b082      	sub	sp, #8
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
    receivedFlag = 0;             				//pulisco il falg
 8006d9a:	4b0b      	ldr	r3, [pc, #44]	@ (8006dc8 <UART_ReceiveIT+0x38>)
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	701a      	strb	r2, [r3, #0]
    PRINT_DBG("B1 Wait receive\n\r");

    if (HAL_UART_Receive_IT(current_handler, pData, size) != HAL_OK) {
 8006da0:	4b0a      	ldr	r3, [pc, #40]	@ (8006dcc <UART_ReceiveIT+0x3c>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	683a      	ldr	r2, [r7, #0]
 8006da6:	b292      	uxth	r2, r2
 8006da8:	6879      	ldr	r1, [r7, #4]
 8006daa:	4618      	mov	r0, r3
 8006dac:	f003 fb2a 	bl	800a404 <HAL_UART_Receive_IT>
 8006db0:	4603      	mov	r3, r0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d004      	beq.n	8006dc0 <UART_ReceiveIT+0x30>
    	HAL_GPIO_WritePin(LedDebug_GPIO_Port, LedDebug_Pin, GPIO_PIN_SET);
 8006db6:	2201      	movs	r2, #1
 8006db8:	2180      	movs	r1, #128	@ 0x80
 8006dba:	4805      	ldr	r0, [pc, #20]	@ (8006dd0 <UART_ReceiveIT+0x40>)
 8006dbc:	f000 fe50 	bl	8007a60 <HAL_GPIO_WritePin>
        PRINT_DBG("B1 RECEVE_INIT_ERR\n\r");
    }
}
 8006dc0:	bf00      	nop
 8006dc2:	3708      	adds	r7, #8
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}
 8006dc8:	20000a28 	.word	0x20000a28
 8006dcc:	20000a2c 	.word	0x20000a2c
 8006dd0:	48000400 	.word	0x48000400

08006dd4 <hasReceived>:

uint8_t hasReceived(void) {
 8006dd4:	b480      	push	{r7}
 8006dd6:	af00      	add	r7, sp, #0
    return receivedFlag;
 8006dd8:	4b03      	ldr	r3, [pc, #12]	@ (8006de8 <hasReceived+0x14>)
 8006dda:	781b      	ldrb	r3, [r3, #0]
 8006ddc:	b2db      	uxtb	r3, r3
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	46bd      	mov	sp, r7
 8006de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de6:	4770      	bx	lr
 8006de8:	20000a28 	.word	0x20000a28

08006dec <UART_ReceiveAck>:

void UART_ReceiveAck(void) {
 8006dec:	b580      	push	{r7, lr}
 8006dee:	af00      	add	r7, sp, #0
    received_ack = 0; 							// Pulizia
 8006df0:	4b04      	ldr	r3, [pc, #16]	@ (8006e04 <UART_ReceiveAck+0x18>)
 8006df2:	2200      	movs	r2, #0
 8006df4:	701a      	strb	r2, [r3, #0]
    UART_ReceiveIT(&received_ack, 1);
 8006df6:	2101      	movs	r1, #1
 8006df8:	4802      	ldr	r0, [pc, #8]	@ (8006e04 <UART_ReceiveAck+0x18>)
 8006dfa:	f7ff ffc9 	bl	8006d90 <UART_ReceiveIT>
}
 8006dfe:	bf00      	nop
 8006e00:	bd80      	pop	{r7, pc}
 8006e02:	bf00      	nop
 8006e04:	20000a29 	.word	0x20000a29

08006e08 <UART_CheckAck>:

uint8_t UART_CheckAck(void) {
 8006e08:	b480      	push	{r7}
 8006e0a:	af00      	add	r7, sp, #0
    return received_ack;
 8006e0c:	4b03      	ldr	r3, [pc, #12]	@ (8006e1c <UART_CheckAck+0x14>)
 8006e0e:	781b      	ldrb	r3, [r3, #0]
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr
 8006e1a:	bf00      	nop
 8006e1c:	20000a29 	.word	0x20000a29

08006e20 <UART_SendAck>:

void UART_SendAck(void) {
 8006e20:	b580      	push	{r7, lr}
 8006e22:	af00      	add	r7, sp, #0
    UART_TransmitIT((uint8_t*) &ack, 1);
 8006e24:	2101      	movs	r1, #1
 8006e26:	4802      	ldr	r0, [pc, #8]	@ (8006e30 <UART_SendAck+0x10>)
 8006e28:	f7ff ff86 	bl	8006d38 <UART_TransmitIT>
}
 8006e2c:	bf00      	nop
 8006e2e:	bd80      	pop	{r7, pc}
 8006e30:	08010fb0 	.word	0x08010fb0

08006e34 <UART_SendNack>:

void UART_SendNack(void) {
 8006e34:	b580      	push	{r7, lr}
 8006e36:	af00      	add	r7, sp, #0
    UART_TransmitIT((uint8_t*) &nack, 1);
 8006e38:	2101      	movs	r1, #1
 8006e3a:	4802      	ldr	r0, [pc, #8]	@ (8006e44 <UART_SendNack+0x10>)
 8006e3c:	f7ff ff7c 	bl	8006d38 <UART_TransmitIT>
}
 8006e40:	bf00      	nop
 8006e42:	bd80      	pop	{r7, pc}
 8006e44:	08010fb1 	.word	0x08010fb1

08006e48 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006e48:	480d      	ldr	r0, [pc, #52]	@ (8006e80 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006e4a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006e4c:	f7fe fcd4 	bl	80057f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006e50:	480c      	ldr	r0, [pc, #48]	@ (8006e84 <LoopForever+0x6>)
  ldr r1, =_edata
 8006e52:	490d      	ldr	r1, [pc, #52]	@ (8006e88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006e54:	4a0d      	ldr	r2, [pc, #52]	@ (8006e8c <LoopForever+0xe>)
  movs r3, #0
 8006e56:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8006e58:	e002      	b.n	8006e60 <LoopCopyDataInit>

08006e5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006e5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006e5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006e5e:	3304      	adds	r3, #4

08006e60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006e60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006e62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006e64:	d3f9      	bcc.n	8006e5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006e66:	4a0a      	ldr	r2, [pc, #40]	@ (8006e90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006e68:	4c0a      	ldr	r4, [pc, #40]	@ (8006e94 <LoopForever+0x16>)
  movs r3, #0
 8006e6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006e6c:	e001      	b.n	8006e72 <LoopFillZerobss>

08006e6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006e6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006e70:	3204      	adds	r2, #4

08006e72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006e72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006e74:	d3fb      	bcc.n	8006e6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006e76:	f006 fcc1 	bl	800d7fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006e7a:	f7fe f9a7 	bl	80051cc <main>

08006e7e <LoopForever>:

LoopForever:
    b LoopForever
 8006e7e:	e7fe      	b.n	8006e7e <LoopForever>
  ldr   r0, =_estack
 8006e80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006e84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006e88:	2000021c 	.word	0x2000021c
  ldr r2, =_sidata
 8006e8c:	08011414 	.word	0x08011414
  ldr r2, =_sbss
 8006e90:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8006e94:	20000b80 	.word	0x20000b80

08006e98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006e98:	e7fe      	b.n	8006e98 <ADC1_2_IRQHandler>

08006e9a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006e9a:	b580      	push	{r7, lr}
 8006e9c:	b082      	sub	sp, #8
 8006e9e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006ea4:	2003      	movs	r0, #3
 8006ea6:	f000 f939 	bl	800711c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006eaa:	200f      	movs	r0, #15
 8006eac:	f000 f80e 	bl	8006ecc <HAL_InitTick>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d002      	beq.n	8006ebc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	71fb      	strb	r3, [r7, #7]
 8006eba:	e001      	b.n	8006ec0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006ebc:	f7fe fb5a 	bl	8005574 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006ec0:	79fb      	ldrb	r3, [r7, #7]

}
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	3708      	adds	r7, #8
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}
	...

08006ecc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b084      	sub	sp, #16
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8006ed8:	4b16      	ldr	r3, [pc, #88]	@ (8006f34 <HAL_InitTick+0x68>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d022      	beq.n	8006f26 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006ee0:	4b15      	ldr	r3, [pc, #84]	@ (8006f38 <HAL_InitTick+0x6c>)
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	4b13      	ldr	r3, [pc, #76]	@ (8006f34 <HAL_InitTick+0x68>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8006eec:	fbb1 f3f3 	udiv	r3, r1, r3
 8006ef0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f000 f944 	bl	8007182 <HAL_SYSTICK_Config>
 8006efa:	4603      	mov	r3, r0
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d10f      	bne.n	8006f20 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2b0f      	cmp	r3, #15
 8006f04:	d809      	bhi.n	8006f1a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006f06:	2200      	movs	r2, #0
 8006f08:	6879      	ldr	r1, [r7, #4]
 8006f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8006f0e:	f000 f910 	bl	8007132 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006f12:	4a0a      	ldr	r2, [pc, #40]	@ (8006f3c <HAL_InitTick+0x70>)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6013      	str	r3, [r2, #0]
 8006f18:	e007      	b.n	8006f2a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	73fb      	strb	r3, [r7, #15]
 8006f1e:	e004      	b.n	8006f2a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006f20:	2301      	movs	r3, #1
 8006f22:	73fb      	strb	r3, [r7, #15]
 8006f24:	e001      	b.n	8006f2a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	3710      	adds	r7, #16
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bd80      	pop	{r7, pc}
 8006f34:	20000050 	.word	0x20000050
 8006f38:	20000008 	.word	0x20000008
 8006f3c:	2000004c 	.word	0x2000004c

08006f40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006f40:	b480      	push	{r7}
 8006f42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006f44:	4b05      	ldr	r3, [pc, #20]	@ (8006f5c <HAL_IncTick+0x1c>)
 8006f46:	681a      	ldr	r2, [r3, #0]
 8006f48:	4b05      	ldr	r3, [pc, #20]	@ (8006f60 <HAL_IncTick+0x20>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4413      	add	r3, r2
 8006f4e:	4a03      	ldr	r2, [pc, #12]	@ (8006f5c <HAL_IncTick+0x1c>)
 8006f50:	6013      	str	r3, [r2, #0]
}
 8006f52:	bf00      	nop
 8006f54:	46bd      	mov	sp, r7
 8006f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5a:	4770      	bx	lr
 8006f5c:	20000a30 	.word	0x20000a30
 8006f60:	20000050 	.word	0x20000050

08006f64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006f64:	b480      	push	{r7}
 8006f66:	af00      	add	r7, sp, #0
  return uwTick;
 8006f68:	4b03      	ldr	r3, [pc, #12]	@ (8006f78 <HAL_GetTick+0x14>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f74:	4770      	bx	lr
 8006f76:	bf00      	nop
 8006f78:	20000a30 	.word	0x20000a30

08006f7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	b085      	sub	sp, #20
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f003 0307 	and.w	r3, r3, #7
 8006f8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8006fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8006f8e:	68db      	ldr	r3, [r3, #12]
 8006f90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006f92:	68ba      	ldr	r2, [r7, #8]
 8006f94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006f98:	4013      	ands	r3, r2
 8006f9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006fa4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006fa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006fac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006fae:	4a04      	ldr	r2, [pc, #16]	@ (8006fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	60d3      	str	r3, [r2, #12]
}
 8006fb4:	bf00      	nop
 8006fb6:	3714      	adds	r7, #20
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr
 8006fc0:	e000ed00 	.word	0xe000ed00

08006fc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006fc8:	4b04      	ldr	r3, [pc, #16]	@ (8006fdc <__NVIC_GetPriorityGrouping+0x18>)
 8006fca:	68db      	ldr	r3, [r3, #12]
 8006fcc:	0a1b      	lsrs	r3, r3, #8
 8006fce:	f003 0307 	and.w	r3, r3, #7
}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr
 8006fdc:	e000ed00 	.word	0xe000ed00

08006fe0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b083      	sub	sp, #12
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	db0b      	blt.n	800700a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006ff2:	79fb      	ldrb	r3, [r7, #7]
 8006ff4:	f003 021f 	and.w	r2, r3, #31
 8006ff8:	4907      	ldr	r1, [pc, #28]	@ (8007018 <__NVIC_EnableIRQ+0x38>)
 8006ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ffe:	095b      	lsrs	r3, r3, #5
 8007000:	2001      	movs	r0, #1
 8007002:	fa00 f202 	lsl.w	r2, r0, r2
 8007006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800700a:	bf00      	nop
 800700c:	370c      	adds	r7, #12
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr
 8007016:	bf00      	nop
 8007018:	e000e100 	.word	0xe000e100

0800701c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800701c:	b480      	push	{r7}
 800701e:	b083      	sub	sp, #12
 8007020:	af00      	add	r7, sp, #0
 8007022:	4603      	mov	r3, r0
 8007024:	6039      	str	r1, [r7, #0]
 8007026:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007028:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800702c:	2b00      	cmp	r3, #0
 800702e:	db0a      	blt.n	8007046 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	b2da      	uxtb	r2, r3
 8007034:	490c      	ldr	r1, [pc, #48]	@ (8007068 <__NVIC_SetPriority+0x4c>)
 8007036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800703a:	0112      	lsls	r2, r2, #4
 800703c:	b2d2      	uxtb	r2, r2
 800703e:	440b      	add	r3, r1
 8007040:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007044:	e00a      	b.n	800705c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	b2da      	uxtb	r2, r3
 800704a:	4908      	ldr	r1, [pc, #32]	@ (800706c <__NVIC_SetPriority+0x50>)
 800704c:	79fb      	ldrb	r3, [r7, #7]
 800704e:	f003 030f 	and.w	r3, r3, #15
 8007052:	3b04      	subs	r3, #4
 8007054:	0112      	lsls	r2, r2, #4
 8007056:	b2d2      	uxtb	r2, r2
 8007058:	440b      	add	r3, r1
 800705a:	761a      	strb	r2, [r3, #24]
}
 800705c:	bf00      	nop
 800705e:	370c      	adds	r7, #12
 8007060:	46bd      	mov	sp, r7
 8007062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007066:	4770      	bx	lr
 8007068:	e000e100 	.word	0xe000e100
 800706c:	e000ed00 	.word	0xe000ed00

08007070 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007070:	b480      	push	{r7}
 8007072:	b089      	sub	sp, #36	@ 0x24
 8007074:	af00      	add	r7, sp, #0
 8007076:	60f8      	str	r0, [r7, #12]
 8007078:	60b9      	str	r1, [r7, #8]
 800707a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	f003 0307 	and.w	r3, r3, #7
 8007082:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007084:	69fb      	ldr	r3, [r7, #28]
 8007086:	f1c3 0307 	rsb	r3, r3, #7
 800708a:	2b04      	cmp	r3, #4
 800708c:	bf28      	it	cs
 800708e:	2304      	movcs	r3, #4
 8007090:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007092:	69fb      	ldr	r3, [r7, #28]
 8007094:	3304      	adds	r3, #4
 8007096:	2b06      	cmp	r3, #6
 8007098:	d902      	bls.n	80070a0 <NVIC_EncodePriority+0x30>
 800709a:	69fb      	ldr	r3, [r7, #28]
 800709c:	3b03      	subs	r3, #3
 800709e:	e000      	b.n	80070a2 <NVIC_EncodePriority+0x32>
 80070a0:	2300      	movs	r3, #0
 80070a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80070a4:	f04f 32ff 	mov.w	r2, #4294967295
 80070a8:	69bb      	ldr	r3, [r7, #24]
 80070aa:	fa02 f303 	lsl.w	r3, r2, r3
 80070ae:	43da      	mvns	r2, r3
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	401a      	ands	r2, r3
 80070b4:	697b      	ldr	r3, [r7, #20]
 80070b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80070b8:	f04f 31ff 	mov.w	r1, #4294967295
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	fa01 f303 	lsl.w	r3, r1, r3
 80070c2:	43d9      	mvns	r1, r3
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80070c8:	4313      	orrs	r3, r2
         );
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3724      	adds	r7, #36	@ 0x24
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr
	...

080070d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b082      	sub	sp, #8
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	3b01      	subs	r3, #1
 80070e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80070e8:	d301      	bcc.n	80070ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80070ea:	2301      	movs	r3, #1
 80070ec:	e00f      	b.n	800710e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80070ee:	4a0a      	ldr	r2, [pc, #40]	@ (8007118 <SysTick_Config+0x40>)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	3b01      	subs	r3, #1
 80070f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80070f6:	210f      	movs	r1, #15
 80070f8:	f04f 30ff 	mov.w	r0, #4294967295
 80070fc:	f7ff ff8e 	bl	800701c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007100:	4b05      	ldr	r3, [pc, #20]	@ (8007118 <SysTick_Config+0x40>)
 8007102:	2200      	movs	r2, #0
 8007104:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007106:	4b04      	ldr	r3, [pc, #16]	@ (8007118 <SysTick_Config+0x40>)
 8007108:	2207      	movs	r2, #7
 800710a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800710c:	2300      	movs	r3, #0
}
 800710e:	4618      	mov	r0, r3
 8007110:	3708      	adds	r7, #8
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}
 8007116:	bf00      	nop
 8007118:	e000e010 	.word	0xe000e010

0800711c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b082      	sub	sp, #8
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f7ff ff29 	bl	8006f7c <__NVIC_SetPriorityGrouping>
}
 800712a:	bf00      	nop
 800712c:	3708      	adds	r7, #8
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}

08007132 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007132:	b580      	push	{r7, lr}
 8007134:	b086      	sub	sp, #24
 8007136:	af00      	add	r7, sp, #0
 8007138:	4603      	mov	r3, r0
 800713a:	60b9      	str	r1, [r7, #8]
 800713c:	607a      	str	r2, [r7, #4]
 800713e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007140:	f7ff ff40 	bl	8006fc4 <__NVIC_GetPriorityGrouping>
 8007144:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007146:	687a      	ldr	r2, [r7, #4]
 8007148:	68b9      	ldr	r1, [r7, #8]
 800714a:	6978      	ldr	r0, [r7, #20]
 800714c:	f7ff ff90 	bl	8007070 <NVIC_EncodePriority>
 8007150:	4602      	mov	r2, r0
 8007152:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007156:	4611      	mov	r1, r2
 8007158:	4618      	mov	r0, r3
 800715a:	f7ff ff5f 	bl	800701c <__NVIC_SetPriority>
}
 800715e:	bf00      	nop
 8007160:	3718      	adds	r7, #24
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}

08007166 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007166:	b580      	push	{r7, lr}
 8007168:	b082      	sub	sp, #8
 800716a:	af00      	add	r7, sp, #0
 800716c:	4603      	mov	r3, r0
 800716e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007170:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007174:	4618      	mov	r0, r3
 8007176:	f7ff ff33 	bl	8006fe0 <__NVIC_EnableIRQ>
}
 800717a:	bf00      	nop
 800717c:	3708      	adds	r7, #8
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}

08007182 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007182:	b580      	push	{r7, lr}
 8007184:	b082      	sub	sp, #8
 8007186:	af00      	add	r7, sp, #0
 8007188:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f7ff ffa4 	bl	80070d8 <SysTick_Config>
 8007190:	4603      	mov	r3, r0
}
 8007192:	4618      	mov	r0, r3
 8007194:	3708      	adds	r7, #8
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}
	...

0800719c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b082      	sub	sp, #8
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d101      	bne.n	80071ae <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80071aa:	2301      	movs	r3, #1
 80071ac:	e054      	b.n	8007258 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	7f5b      	ldrb	r3, [r3, #29]
 80071b2:	b2db      	uxtb	r3, r3
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d105      	bne.n	80071c4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2200      	movs	r2, #0
 80071bc:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f7fd ff5e 	bl	8005080 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2202      	movs	r2, #2
 80071c8:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	791b      	ldrb	r3, [r3, #4]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d10c      	bne.n	80071ec <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4a22      	ldr	r2, [pc, #136]	@ (8007260 <HAL_CRC_Init+0xc4>)
 80071d8:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	689a      	ldr	r2, [r3, #8]
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f022 0218 	bic.w	r2, r2, #24
 80071e8:	609a      	str	r2, [r3, #8]
 80071ea:	e00c      	b.n	8007206 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6899      	ldr	r1, [r3, #8]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	68db      	ldr	r3, [r3, #12]
 80071f4:	461a      	mov	r2, r3
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	f000 f94a 	bl	8007490 <HAL_CRCEx_Polynomial_Set>
 80071fc:	4603      	mov	r3, r0
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d001      	beq.n	8007206 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8007202:	2301      	movs	r3, #1
 8007204:	e028      	b.n	8007258 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	795b      	ldrb	r3, [r3, #5]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d105      	bne.n	800721a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f04f 32ff 	mov.w	r2, #4294967295
 8007216:	611a      	str	r2, [r3, #16]
 8007218:	e004      	b.n	8007224 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	687a      	ldr	r2, [r7, #4]
 8007220:	6912      	ldr	r2, [r2, #16]
 8007222:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	689b      	ldr	r3, [r3, #8]
 800722a:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	695a      	ldr	r2, [r3, #20]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	430a      	orrs	r2, r1
 8007238:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	689b      	ldr	r3, [r3, #8]
 8007240:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	699a      	ldr	r2, [r3, #24]
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	430a      	orrs	r2, r1
 800724e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2201      	movs	r2, #1
 8007254:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8007256:	2300      	movs	r3, #0
}
 8007258:	4618      	mov	r0, r3
 800725a:	3708      	adds	r7, #8
 800725c:	46bd      	mov	sp, r7
 800725e:	bd80      	pop	{r7, pc}
 8007260:	04c11db7 	.word	0x04c11db7

08007264 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b086      	sub	sp, #24
 8007268:	af00      	add	r7, sp, #0
 800726a:	60f8      	str	r0, [r7, #12]
 800726c:	60b9      	str	r1, [r7, #8]
 800726e:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8007270:	2300      	movs	r3, #0
 8007272:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2202      	movs	r2, #2
 8007278:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	689a      	ldr	r2, [r3, #8]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f042 0201 	orr.w	r2, r2, #1
 8007288:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	6a1b      	ldr	r3, [r3, #32]
 800728e:	2b03      	cmp	r3, #3
 8007290:	d006      	beq.n	80072a0 <HAL_CRC_Calculate+0x3c>
 8007292:	2b03      	cmp	r3, #3
 8007294:	d829      	bhi.n	80072ea <HAL_CRC_Calculate+0x86>
 8007296:	2b01      	cmp	r3, #1
 8007298:	d019      	beq.n	80072ce <HAL_CRC_Calculate+0x6a>
 800729a:	2b02      	cmp	r3, #2
 800729c:	d01e      	beq.n	80072dc <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800729e:	e024      	b.n	80072ea <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 80072a0:	2300      	movs	r3, #0
 80072a2:	617b      	str	r3, [r7, #20]
 80072a4:	e00a      	b.n	80072bc <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	009b      	lsls	r3, r3, #2
 80072aa:	68ba      	ldr	r2, [r7, #8]
 80072ac:	441a      	add	r2, r3
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	6812      	ldr	r2, [r2, #0]
 80072b4:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	3301      	adds	r3, #1
 80072ba:	617b      	str	r3, [r7, #20]
 80072bc:	697a      	ldr	r2, [r7, #20]
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	429a      	cmp	r2, r3
 80072c2:	d3f0      	bcc.n	80072a6 <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	613b      	str	r3, [r7, #16]
      break;
 80072cc:	e00e      	b.n	80072ec <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	68b9      	ldr	r1, [r7, #8]
 80072d2:	68f8      	ldr	r0, [r7, #12]
 80072d4:	f000 f812 	bl	80072fc <CRC_Handle_8>
 80072d8:	6138      	str	r0, [r7, #16]
      break;
 80072da:	e007      	b.n	80072ec <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 80072dc:	687a      	ldr	r2, [r7, #4]
 80072de:	68b9      	ldr	r1, [r7, #8]
 80072e0:	68f8      	ldr	r0, [r7, #12]
 80072e2:	f000 f89b 	bl	800741c <CRC_Handle_16>
 80072e6:	6138      	str	r0, [r7, #16]
      break;
 80072e8:	e000      	b.n	80072ec <HAL_CRC_Calculate+0x88>
      break;
 80072ea:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2201      	movs	r2, #1
 80072f0:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 80072f2:	693b      	ldr	r3, [r7, #16]
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3718      	adds	r7, #24
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bd80      	pop	{r7, pc}

080072fc <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 80072fc:	b480      	push	{r7}
 80072fe:	b089      	sub	sp, #36	@ 0x24
 8007300:	af00      	add	r7, sp, #0
 8007302:	60f8      	str	r0, [r7, #12]
 8007304:	60b9      	str	r1, [r7, #8]
 8007306:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8007308:	2300      	movs	r3, #0
 800730a:	61fb      	str	r3, [r7, #28]
 800730c:	e023      	b.n	8007356 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800730e:	69fb      	ldr	r3, [r7, #28]
 8007310:	009b      	lsls	r3, r3, #2
 8007312:	68ba      	ldr	r2, [r7, #8]
 8007314:	4413      	add	r3, r2
 8007316:	781b      	ldrb	r3, [r3, #0]
 8007318:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800731a:	69fb      	ldr	r3, [r7, #28]
 800731c:	009b      	lsls	r3, r3, #2
 800731e:	3301      	adds	r3, #1
 8007320:	68b9      	ldr	r1, [r7, #8]
 8007322:	440b      	add	r3, r1
 8007324:	781b      	ldrb	r3, [r3, #0]
 8007326:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8007328:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800732a:	69fb      	ldr	r3, [r7, #28]
 800732c:	009b      	lsls	r3, r3, #2
 800732e:	3302      	adds	r3, #2
 8007330:	68b9      	ldr	r1, [r7, #8]
 8007332:	440b      	add	r3, r1
 8007334:	781b      	ldrb	r3, [r3, #0]
 8007336:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8007338:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800733a:	69fb      	ldr	r3, [r7, #28]
 800733c:	009b      	lsls	r3, r3, #2
 800733e:	3303      	adds	r3, #3
 8007340:	68b9      	ldr	r1, [r7, #8]
 8007342:	440b      	add	r3, r1
 8007344:	781b      	ldrb	r3, [r3, #0]
 8007346:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800734c:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800734e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8007350:	69fb      	ldr	r3, [r7, #28]
 8007352:	3301      	adds	r3, #1
 8007354:	61fb      	str	r3, [r7, #28]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	089b      	lsrs	r3, r3, #2
 800735a:	69fa      	ldr	r2, [r7, #28]
 800735c:	429a      	cmp	r2, r3
 800735e:	d3d6      	bcc.n	800730e <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	f003 0303 	and.w	r3, r3, #3
 8007366:	2b00      	cmp	r3, #0
 8007368:	d04f      	beq.n	800740a <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	f003 0303 	and.w	r3, r3, #3
 8007370:	2b01      	cmp	r3, #1
 8007372:	d107      	bne.n	8007384 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8007374:	69fb      	ldr	r3, [r7, #28]
 8007376:	009b      	lsls	r3, r3, #2
 8007378:	68ba      	ldr	r2, [r7, #8]
 800737a:	4413      	add	r3, r2
 800737c:	68fa      	ldr	r2, [r7, #12]
 800737e:	6812      	ldr	r2, [r2, #0]
 8007380:	781b      	ldrb	r3, [r3, #0]
 8007382:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f003 0303 	and.w	r3, r3, #3
 800738a:	2b02      	cmp	r3, #2
 800738c:	d117      	bne.n	80073be <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800738e:	69fb      	ldr	r3, [r7, #28]
 8007390:	009b      	lsls	r3, r3, #2
 8007392:	68ba      	ldr	r2, [r7, #8]
 8007394:	4413      	add	r3, r2
 8007396:	781b      	ldrb	r3, [r3, #0]
 8007398:	b21b      	sxth	r3, r3
 800739a:	021b      	lsls	r3, r3, #8
 800739c:	b21a      	sxth	r2, r3
 800739e:	69fb      	ldr	r3, [r7, #28]
 80073a0:	009b      	lsls	r3, r3, #2
 80073a2:	3301      	adds	r3, #1
 80073a4:	68b9      	ldr	r1, [r7, #8]
 80073a6:	440b      	add	r3, r1
 80073a8:	781b      	ldrb	r3, [r3, #0]
 80073aa:	b21b      	sxth	r3, r3
 80073ac:	4313      	orrs	r3, r2
 80073ae:	b21b      	sxth	r3, r3
 80073b0:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	8b7a      	ldrh	r2, [r7, #26]
 80073bc:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	f003 0303 	and.w	r3, r3, #3
 80073c4:	2b03      	cmp	r3, #3
 80073c6:	d120      	bne.n	800740a <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80073c8:	69fb      	ldr	r3, [r7, #28]
 80073ca:	009b      	lsls	r3, r3, #2
 80073cc:	68ba      	ldr	r2, [r7, #8]
 80073ce:	4413      	add	r3, r2
 80073d0:	781b      	ldrb	r3, [r3, #0]
 80073d2:	b21b      	sxth	r3, r3
 80073d4:	021b      	lsls	r3, r3, #8
 80073d6:	b21a      	sxth	r2, r3
 80073d8:	69fb      	ldr	r3, [r7, #28]
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	3301      	adds	r3, #1
 80073de:	68b9      	ldr	r1, [r7, #8]
 80073e0:	440b      	add	r3, r1
 80073e2:	781b      	ldrb	r3, [r3, #0]
 80073e4:	b21b      	sxth	r3, r3
 80073e6:	4313      	orrs	r3, r2
 80073e8:	b21b      	sxth	r3, r3
 80073ea:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	8b7a      	ldrh	r2, [r7, #26]
 80073f6:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 80073f8:	69fb      	ldr	r3, [r7, #28]
 80073fa:	009b      	lsls	r3, r3, #2
 80073fc:	3302      	adds	r3, #2
 80073fe:	68ba      	ldr	r2, [r7, #8]
 8007400:	4413      	add	r3, r2
 8007402:	68fa      	ldr	r2, [r7, #12]
 8007404:	6812      	ldr	r2, [r2, #0]
 8007406:	781b      	ldrb	r3, [r3, #0]
 8007408:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	681b      	ldr	r3, [r3, #0]
}
 8007410:	4618      	mov	r0, r3
 8007412:	3724      	adds	r7, #36	@ 0x24
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr

0800741c <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800741c:	b480      	push	{r7}
 800741e:	b087      	sub	sp, #28
 8007420:	af00      	add	r7, sp, #0
 8007422:	60f8      	str	r0, [r7, #12]
 8007424:	60b9      	str	r1, [r7, #8]
 8007426:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8007428:	2300      	movs	r3, #0
 800742a:	617b      	str	r3, [r7, #20]
 800742c:	e013      	b.n	8007456 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	009b      	lsls	r3, r3, #2
 8007432:	68ba      	ldr	r2, [r7, #8]
 8007434:	4413      	add	r3, r2
 8007436:	881b      	ldrh	r3, [r3, #0]
 8007438:	041a      	lsls	r2, r3, #16
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	3302      	adds	r3, #2
 8007440:	68b9      	ldr	r1, [r7, #8]
 8007442:	440b      	add	r3, r1
 8007444:	881b      	ldrh	r3, [r3, #0]
 8007446:	4619      	mov	r1, r3
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	430a      	orrs	r2, r1
 800744e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8007450:	697b      	ldr	r3, [r7, #20]
 8007452:	3301      	adds	r3, #1
 8007454:	617b      	str	r3, [r7, #20]
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	085b      	lsrs	r3, r3, #1
 800745a:	697a      	ldr	r2, [r7, #20]
 800745c:	429a      	cmp	r2, r3
 800745e:	d3e6      	bcc.n	800742e <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f003 0301 	and.w	r3, r3, #1
 8007466:	2b00      	cmp	r3, #0
 8007468:	d009      	beq.n	800747e <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	009b      	lsls	r3, r3, #2
 8007474:	68ba      	ldr	r2, [r7, #8]
 8007476:	4413      	add	r3, r2
 8007478:	881a      	ldrh	r2, [r3, #0]
 800747a:	693b      	ldr	r3, [r7, #16]
 800747c:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	681b      	ldr	r3, [r3, #0]
}
 8007484:	4618      	mov	r0, r3
 8007486:	371c      	adds	r7, #28
 8007488:	46bd      	mov	sp, r7
 800748a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748e:	4770      	bx	lr

08007490 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8007490:	b480      	push	{r7}
 8007492:	b087      	sub	sp, #28
 8007494:	af00      	add	r7, sp, #0
 8007496:	60f8      	str	r0, [r7, #12]
 8007498:	60b9      	str	r1, [r7, #8]
 800749a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800749c:	2300      	movs	r3, #0
 800749e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80074a0:	231f      	movs	r3, #31
 80074a2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	f003 0301 	and.w	r3, r3, #1
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d102      	bne.n	80074b4 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	75fb      	strb	r3, [r7, #23]
 80074b2:	e063      	b.n	800757c <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80074b4:	bf00      	nop
 80074b6:	693b      	ldr	r3, [r7, #16]
 80074b8:	1e5a      	subs	r2, r3, #1
 80074ba:	613a      	str	r2, [r7, #16]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d009      	beq.n	80074d4 <HAL_CRCEx_Polynomial_Set+0x44>
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	f003 031f 	and.w	r3, r3, #31
 80074c6:	68ba      	ldr	r2, [r7, #8]
 80074c8:	fa22 f303 	lsr.w	r3, r2, r3
 80074cc:	f003 0301 	and.w	r3, r3, #1
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d0f0      	beq.n	80074b6 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2b18      	cmp	r3, #24
 80074d8:	d846      	bhi.n	8007568 <HAL_CRCEx_Polynomial_Set+0xd8>
 80074da:	a201      	add	r2, pc, #4	@ (adr r2, 80074e0 <HAL_CRCEx_Polynomial_Set+0x50>)
 80074dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074e0:	0800756f 	.word	0x0800756f
 80074e4:	08007569 	.word	0x08007569
 80074e8:	08007569 	.word	0x08007569
 80074ec:	08007569 	.word	0x08007569
 80074f0:	08007569 	.word	0x08007569
 80074f4:	08007569 	.word	0x08007569
 80074f8:	08007569 	.word	0x08007569
 80074fc:	08007569 	.word	0x08007569
 8007500:	0800755d 	.word	0x0800755d
 8007504:	08007569 	.word	0x08007569
 8007508:	08007569 	.word	0x08007569
 800750c:	08007569 	.word	0x08007569
 8007510:	08007569 	.word	0x08007569
 8007514:	08007569 	.word	0x08007569
 8007518:	08007569 	.word	0x08007569
 800751c:	08007569 	.word	0x08007569
 8007520:	08007551 	.word	0x08007551
 8007524:	08007569 	.word	0x08007569
 8007528:	08007569 	.word	0x08007569
 800752c:	08007569 	.word	0x08007569
 8007530:	08007569 	.word	0x08007569
 8007534:	08007569 	.word	0x08007569
 8007538:	08007569 	.word	0x08007569
 800753c:	08007569 	.word	0x08007569
 8007540:	08007545 	.word	0x08007545
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8007544:	693b      	ldr	r3, [r7, #16]
 8007546:	2b06      	cmp	r3, #6
 8007548:	d913      	bls.n	8007572 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800754a:	2301      	movs	r3, #1
 800754c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800754e:	e010      	b.n	8007572 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	2b07      	cmp	r3, #7
 8007554:	d90f      	bls.n	8007576 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8007556:	2301      	movs	r3, #1
 8007558:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800755a:	e00c      	b.n	8007576 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800755c:	693b      	ldr	r3, [r7, #16]
 800755e:	2b0f      	cmp	r3, #15
 8007560:	d90b      	bls.n	800757a <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8007562:	2301      	movs	r3, #1
 8007564:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8007566:	e008      	b.n	800757a <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8007568:	2301      	movs	r3, #1
 800756a:	75fb      	strb	r3, [r7, #23]
        break;
 800756c:	e006      	b.n	800757c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800756e:	bf00      	nop
 8007570:	e004      	b.n	800757c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8007572:	bf00      	nop
 8007574:	e002      	b.n	800757c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8007576:	bf00      	nop
 8007578:	e000      	b.n	800757c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800757a:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 800757c:	7dfb      	ldrb	r3, [r7, #23]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d10d      	bne.n	800759e <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	68ba      	ldr	r2, [r7, #8]
 8007588:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	689b      	ldr	r3, [r3, #8]
 8007590:	f023 0118 	bic.w	r1, r3, #24
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	687a      	ldr	r2, [r7, #4]
 800759a:	430a      	orrs	r2, r1
 800759c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800759e:	7dfb      	ldrb	r3, [r7, #23]
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	371c      	adds	r7, #28
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr

080075ac <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b085      	sub	sp, #20
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80075b4:	2300      	movs	r3, #0
 80075b6:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	2b02      	cmp	r3, #2
 80075c2:	d005      	beq.n	80075d0 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2204      	movs	r2, #4
 80075c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80075ca:	2301      	movs	r3, #1
 80075cc:	73fb      	strb	r3, [r7, #15]
 80075ce:	e037      	b.n	8007640 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	681a      	ldr	r2, [r3, #0]
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f022 020e 	bic.w	r2, r2, #14
 80075de:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075e4:	681a      	ldr	r2, [r3, #0]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075ea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80075ee:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	681a      	ldr	r2, [r3, #0]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f022 0201 	bic.w	r2, r2, #1
 80075fe:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007604:	f003 021f 	and.w	r2, r3, #31
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800760c:	2101      	movs	r1, #1
 800760e:	fa01 f202 	lsl.w	r2, r1, r2
 8007612:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007618:	687a      	ldr	r2, [r7, #4]
 800761a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800761c:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007622:	2b00      	cmp	r3, #0
 8007624:	d00c      	beq.n	8007640 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800762a:	681a      	ldr	r2, [r3, #0]
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007630:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007634:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800763a:	687a      	ldr	r2, [r7, #4]
 800763c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800763e:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2201      	movs	r2, #1
 8007644:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2200      	movs	r2, #0
 800764c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8007650:	7bfb      	ldrb	r3, [r7, #15]
}
 8007652:	4618      	mov	r0, r3
 8007654:	3714      	adds	r7, #20
 8007656:	46bd      	mov	sp, r7
 8007658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765c:	4770      	bx	lr

0800765e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800765e:	b580      	push	{r7, lr}
 8007660:	b084      	sub	sp, #16
 8007662:	af00      	add	r7, sp, #0
 8007664:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007666:	2300      	movs	r3, #0
 8007668:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007670:	b2db      	uxtb	r3, r3
 8007672:	2b02      	cmp	r3, #2
 8007674:	d00d      	beq.n	8007692 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2204      	movs	r2, #4
 800767a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2201      	movs	r2, #1
 8007680:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2200      	movs	r2, #0
 8007688:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800768c:	2301      	movs	r3, #1
 800768e:	73fb      	strb	r3, [r7, #15]
 8007690:	e047      	b.n	8007722 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f022 020e 	bic.w	r2, r2, #14
 80076a0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	681a      	ldr	r2, [r3, #0]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f022 0201 	bic.w	r2, r2, #1
 80076b0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076b6:	681a      	ldr	r2, [r3, #0]
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80076c0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076c6:	f003 021f 	and.w	r2, r3, #31
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076ce:	2101      	movs	r1, #1
 80076d0:	fa01 f202 	lsl.w	r2, r1, r2
 80076d4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076da:	687a      	ldr	r2, [r7, #4]
 80076dc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80076de:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d00c      	beq.n	8007702 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076ec:	681a      	ldr	r2, [r3, #0]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076f2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80076f6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076fc:	687a      	ldr	r2, [r7, #4]
 80076fe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007700:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2201      	movs	r2, #1
 8007706:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2200      	movs	r2, #0
 800770e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007716:	2b00      	cmp	r3, #0
 8007718:	d003      	beq.n	8007722 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	4798      	blx	r3
    }
  }
  return status;
 8007722:	7bfb      	ldrb	r3, [r7, #15]
}
 8007724:	4618      	mov	r0, r3
 8007726:	3710      	adds	r7, #16
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}

0800772c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800772c:	b480      	push	{r7}
 800772e:	b087      	sub	sp, #28
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007736:	2300      	movs	r3, #0
 8007738:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800773a:	e15a      	b.n	80079f2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	681a      	ldr	r2, [r3, #0]
 8007740:	2101      	movs	r1, #1
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	fa01 f303 	lsl.w	r3, r1, r3
 8007748:	4013      	ands	r3, r2
 800774a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	2b00      	cmp	r3, #0
 8007750:	f000 814c 	beq.w	80079ec <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	f003 0303 	and.w	r3, r3, #3
 800775c:	2b01      	cmp	r3, #1
 800775e:	d005      	beq.n	800776c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007768:	2b02      	cmp	r3, #2
 800776a:	d130      	bne.n	80077ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	005b      	lsls	r3, r3, #1
 8007776:	2203      	movs	r2, #3
 8007778:	fa02 f303 	lsl.w	r3, r2, r3
 800777c:	43db      	mvns	r3, r3
 800777e:	693a      	ldr	r2, [r7, #16]
 8007780:	4013      	ands	r3, r2
 8007782:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	68da      	ldr	r2, [r3, #12]
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	005b      	lsls	r3, r3, #1
 800778c:	fa02 f303 	lsl.w	r3, r2, r3
 8007790:	693a      	ldr	r2, [r7, #16]
 8007792:	4313      	orrs	r3, r2
 8007794:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	693a      	ldr	r2, [r7, #16]
 800779a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80077a2:	2201      	movs	r2, #1
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	fa02 f303 	lsl.w	r3, r2, r3
 80077aa:	43db      	mvns	r3, r3
 80077ac:	693a      	ldr	r2, [r7, #16]
 80077ae:	4013      	ands	r3, r2
 80077b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	091b      	lsrs	r3, r3, #4
 80077b8:	f003 0201 	and.w	r2, r3, #1
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	fa02 f303 	lsl.w	r3, r2, r3
 80077c2:	693a      	ldr	r2, [r7, #16]
 80077c4:	4313      	orrs	r3, r2
 80077c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	693a      	ldr	r2, [r7, #16]
 80077cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	f003 0303 	and.w	r3, r3, #3
 80077d6:	2b03      	cmp	r3, #3
 80077d8:	d017      	beq.n	800780a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	68db      	ldr	r3, [r3, #12]
 80077de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	005b      	lsls	r3, r3, #1
 80077e4:	2203      	movs	r2, #3
 80077e6:	fa02 f303 	lsl.w	r3, r2, r3
 80077ea:	43db      	mvns	r3, r3
 80077ec:	693a      	ldr	r2, [r7, #16]
 80077ee:	4013      	ands	r3, r2
 80077f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	689a      	ldr	r2, [r3, #8]
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	005b      	lsls	r3, r3, #1
 80077fa:	fa02 f303 	lsl.w	r3, r2, r3
 80077fe:	693a      	ldr	r2, [r7, #16]
 8007800:	4313      	orrs	r3, r2
 8007802:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	693a      	ldr	r2, [r7, #16]
 8007808:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	685b      	ldr	r3, [r3, #4]
 800780e:	f003 0303 	and.w	r3, r3, #3
 8007812:	2b02      	cmp	r3, #2
 8007814:	d123      	bne.n	800785e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	08da      	lsrs	r2, r3, #3
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	3208      	adds	r2, #8
 800781e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007822:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	f003 0307 	and.w	r3, r3, #7
 800782a:	009b      	lsls	r3, r3, #2
 800782c:	220f      	movs	r2, #15
 800782e:	fa02 f303 	lsl.w	r3, r2, r3
 8007832:	43db      	mvns	r3, r3
 8007834:	693a      	ldr	r2, [r7, #16]
 8007836:	4013      	ands	r3, r2
 8007838:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	691a      	ldr	r2, [r3, #16]
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	f003 0307 	and.w	r3, r3, #7
 8007844:	009b      	lsls	r3, r3, #2
 8007846:	fa02 f303 	lsl.w	r3, r2, r3
 800784a:	693a      	ldr	r2, [r7, #16]
 800784c:	4313      	orrs	r3, r2
 800784e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	08da      	lsrs	r2, r3, #3
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	3208      	adds	r2, #8
 8007858:	6939      	ldr	r1, [r7, #16]
 800785a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	005b      	lsls	r3, r3, #1
 8007868:	2203      	movs	r2, #3
 800786a:	fa02 f303 	lsl.w	r3, r2, r3
 800786e:	43db      	mvns	r3, r3
 8007870:	693a      	ldr	r2, [r7, #16]
 8007872:	4013      	ands	r3, r2
 8007874:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	685b      	ldr	r3, [r3, #4]
 800787a:	f003 0203 	and.w	r2, r3, #3
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	005b      	lsls	r3, r3, #1
 8007882:	fa02 f303 	lsl.w	r3, r2, r3
 8007886:	693a      	ldr	r2, [r7, #16]
 8007888:	4313      	orrs	r3, r2
 800788a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	693a      	ldr	r2, [r7, #16]
 8007890:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	685b      	ldr	r3, [r3, #4]
 8007896:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800789a:	2b00      	cmp	r3, #0
 800789c:	f000 80a6 	beq.w	80079ec <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80078a0:	4b5b      	ldr	r3, [pc, #364]	@ (8007a10 <HAL_GPIO_Init+0x2e4>)
 80078a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078a4:	4a5a      	ldr	r2, [pc, #360]	@ (8007a10 <HAL_GPIO_Init+0x2e4>)
 80078a6:	f043 0301 	orr.w	r3, r3, #1
 80078aa:	6613      	str	r3, [r2, #96]	@ 0x60
 80078ac:	4b58      	ldr	r3, [pc, #352]	@ (8007a10 <HAL_GPIO_Init+0x2e4>)
 80078ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078b0:	f003 0301 	and.w	r3, r3, #1
 80078b4:	60bb      	str	r3, [r7, #8]
 80078b6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80078b8:	4a56      	ldr	r2, [pc, #344]	@ (8007a14 <HAL_GPIO_Init+0x2e8>)
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	089b      	lsrs	r3, r3, #2
 80078be:	3302      	adds	r3, #2
 80078c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	f003 0303 	and.w	r3, r3, #3
 80078cc:	009b      	lsls	r3, r3, #2
 80078ce:	220f      	movs	r2, #15
 80078d0:	fa02 f303 	lsl.w	r3, r2, r3
 80078d4:	43db      	mvns	r3, r3
 80078d6:	693a      	ldr	r2, [r7, #16]
 80078d8:	4013      	ands	r3, r2
 80078da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80078e2:	d01f      	beq.n	8007924 <HAL_GPIO_Init+0x1f8>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	4a4c      	ldr	r2, [pc, #304]	@ (8007a18 <HAL_GPIO_Init+0x2ec>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d019      	beq.n	8007920 <HAL_GPIO_Init+0x1f4>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	4a4b      	ldr	r2, [pc, #300]	@ (8007a1c <HAL_GPIO_Init+0x2f0>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d013      	beq.n	800791c <HAL_GPIO_Init+0x1f0>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	4a4a      	ldr	r2, [pc, #296]	@ (8007a20 <HAL_GPIO_Init+0x2f4>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d00d      	beq.n	8007918 <HAL_GPIO_Init+0x1ec>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	4a49      	ldr	r2, [pc, #292]	@ (8007a24 <HAL_GPIO_Init+0x2f8>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d007      	beq.n	8007914 <HAL_GPIO_Init+0x1e8>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	4a48      	ldr	r2, [pc, #288]	@ (8007a28 <HAL_GPIO_Init+0x2fc>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d101      	bne.n	8007910 <HAL_GPIO_Init+0x1e4>
 800790c:	2305      	movs	r3, #5
 800790e:	e00a      	b.n	8007926 <HAL_GPIO_Init+0x1fa>
 8007910:	2306      	movs	r3, #6
 8007912:	e008      	b.n	8007926 <HAL_GPIO_Init+0x1fa>
 8007914:	2304      	movs	r3, #4
 8007916:	e006      	b.n	8007926 <HAL_GPIO_Init+0x1fa>
 8007918:	2303      	movs	r3, #3
 800791a:	e004      	b.n	8007926 <HAL_GPIO_Init+0x1fa>
 800791c:	2302      	movs	r3, #2
 800791e:	e002      	b.n	8007926 <HAL_GPIO_Init+0x1fa>
 8007920:	2301      	movs	r3, #1
 8007922:	e000      	b.n	8007926 <HAL_GPIO_Init+0x1fa>
 8007924:	2300      	movs	r3, #0
 8007926:	697a      	ldr	r2, [r7, #20]
 8007928:	f002 0203 	and.w	r2, r2, #3
 800792c:	0092      	lsls	r2, r2, #2
 800792e:	4093      	lsls	r3, r2
 8007930:	693a      	ldr	r2, [r7, #16]
 8007932:	4313      	orrs	r3, r2
 8007934:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007936:	4937      	ldr	r1, [pc, #220]	@ (8007a14 <HAL_GPIO_Init+0x2e8>)
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	089b      	lsrs	r3, r3, #2
 800793c:	3302      	adds	r3, #2
 800793e:	693a      	ldr	r2, [r7, #16]
 8007940:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007944:	4b39      	ldr	r3, [pc, #228]	@ (8007a2c <HAL_GPIO_Init+0x300>)
 8007946:	689b      	ldr	r3, [r3, #8]
 8007948:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	43db      	mvns	r3, r3
 800794e:	693a      	ldr	r2, [r7, #16]
 8007950:	4013      	ands	r3, r2
 8007952:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	685b      	ldr	r3, [r3, #4]
 8007958:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800795c:	2b00      	cmp	r3, #0
 800795e:	d003      	beq.n	8007968 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007960:	693a      	ldr	r2, [r7, #16]
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	4313      	orrs	r3, r2
 8007966:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007968:	4a30      	ldr	r2, [pc, #192]	@ (8007a2c <HAL_GPIO_Init+0x300>)
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800796e:	4b2f      	ldr	r3, [pc, #188]	@ (8007a2c <HAL_GPIO_Init+0x300>)
 8007970:	68db      	ldr	r3, [r3, #12]
 8007972:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	43db      	mvns	r3, r3
 8007978:	693a      	ldr	r2, [r7, #16]
 800797a:	4013      	ands	r3, r2
 800797c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007986:	2b00      	cmp	r3, #0
 8007988:	d003      	beq.n	8007992 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800798a:	693a      	ldr	r2, [r7, #16]
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	4313      	orrs	r3, r2
 8007990:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007992:	4a26      	ldr	r2, [pc, #152]	@ (8007a2c <HAL_GPIO_Init+0x300>)
 8007994:	693b      	ldr	r3, [r7, #16]
 8007996:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8007998:	4b24      	ldr	r3, [pc, #144]	@ (8007a2c <HAL_GPIO_Init+0x300>)
 800799a:	685b      	ldr	r3, [r3, #4]
 800799c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	43db      	mvns	r3, r3
 80079a2:	693a      	ldr	r2, [r7, #16]
 80079a4:	4013      	ands	r3, r2
 80079a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	685b      	ldr	r3, [r3, #4]
 80079ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d003      	beq.n	80079bc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80079b4:	693a      	ldr	r2, [r7, #16]
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	4313      	orrs	r3, r2
 80079ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80079bc:	4a1b      	ldr	r2, [pc, #108]	@ (8007a2c <HAL_GPIO_Init+0x300>)
 80079be:	693b      	ldr	r3, [r7, #16]
 80079c0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80079c2:	4b1a      	ldr	r3, [pc, #104]	@ (8007a2c <HAL_GPIO_Init+0x300>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	43db      	mvns	r3, r3
 80079cc:	693a      	ldr	r2, [r7, #16]
 80079ce:	4013      	ands	r3, r2
 80079d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	685b      	ldr	r3, [r3, #4]
 80079d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d003      	beq.n	80079e6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80079de:	693a      	ldr	r2, [r7, #16]
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	4313      	orrs	r3, r2
 80079e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80079e6:	4a11      	ldr	r2, [pc, #68]	@ (8007a2c <HAL_GPIO_Init+0x300>)
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	3301      	adds	r3, #1
 80079f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	681a      	ldr	r2, [r3, #0]
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	fa22 f303 	lsr.w	r3, r2, r3
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	f47f ae9d 	bne.w	800773c <HAL_GPIO_Init+0x10>
  }
}
 8007a02:	bf00      	nop
 8007a04:	bf00      	nop
 8007a06:	371c      	adds	r7, #28
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0e:	4770      	bx	lr
 8007a10:	40021000 	.word	0x40021000
 8007a14:	40010000 	.word	0x40010000
 8007a18:	48000400 	.word	0x48000400
 8007a1c:	48000800 	.word	0x48000800
 8007a20:	48000c00 	.word	0x48000c00
 8007a24:	48001000 	.word	0x48001000
 8007a28:	48001400 	.word	0x48001400
 8007a2c:	40010400 	.word	0x40010400

08007a30 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b085      	sub	sp, #20
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	460b      	mov	r3, r1
 8007a3a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	691a      	ldr	r2, [r3, #16]
 8007a40:	887b      	ldrh	r3, [r7, #2]
 8007a42:	4013      	ands	r3, r2
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d002      	beq.n	8007a4e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	73fb      	strb	r3, [r7, #15]
 8007a4c:	e001      	b.n	8007a52 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007a52:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a54:	4618      	mov	r0, r3
 8007a56:	3714      	adds	r7, #20
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5e:	4770      	bx	lr

08007a60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007a60:	b480      	push	{r7}
 8007a62:	b083      	sub	sp, #12
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
 8007a68:	460b      	mov	r3, r1
 8007a6a:	807b      	strh	r3, [r7, #2]
 8007a6c:	4613      	mov	r3, r2
 8007a6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007a70:	787b      	ldrb	r3, [r7, #1]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d003      	beq.n	8007a7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007a76:	887a      	ldrh	r2, [r7, #2]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007a7c:	e002      	b.n	8007a84 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007a7e:	887a      	ldrh	r2, [r7, #2]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007a84:	bf00      	nop
 8007a86:	370c      	adds	r7, #12
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8e:	4770      	bx	lr

08007a90 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b085      	sub	sp, #20
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d141      	bne.n	8007b22 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007a9e:	4b4b      	ldr	r3, [pc, #300]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007aa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007aaa:	d131      	bne.n	8007b10 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007aac:	4b47      	ldr	r3, [pc, #284]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007aae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ab2:	4a46      	ldr	r2, [pc, #280]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ab4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ab8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007abc:	4b43      	ldr	r3, [pc, #268]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007ac4:	4a41      	ldr	r2, [pc, #260]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ac6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007aca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007acc:	4b40      	ldr	r3, [pc, #256]	@ (8007bd0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	2232      	movs	r2, #50	@ 0x32
 8007ad2:	fb02 f303 	mul.w	r3, r2, r3
 8007ad6:	4a3f      	ldr	r2, [pc, #252]	@ (8007bd4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8007adc:	0c9b      	lsrs	r3, r3, #18
 8007ade:	3301      	adds	r3, #1
 8007ae0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007ae2:	e002      	b.n	8007aea <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	3b01      	subs	r3, #1
 8007ae8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007aea:	4b38      	ldr	r3, [pc, #224]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007aec:	695b      	ldr	r3, [r3, #20]
 8007aee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007af2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007af6:	d102      	bne.n	8007afe <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d1f2      	bne.n	8007ae4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007afe:	4b33      	ldr	r3, [pc, #204]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b00:	695b      	ldr	r3, [r3, #20]
 8007b02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b0a:	d158      	bne.n	8007bbe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007b0c:	2303      	movs	r3, #3
 8007b0e:	e057      	b.n	8007bc0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007b10:	4b2e      	ldr	r3, [pc, #184]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b16:	4a2d      	ldr	r2, [pc, #180]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b1c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007b20:	e04d      	b.n	8007bbe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b28:	d141      	bne.n	8007bae <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007b2a:	4b28      	ldr	r3, [pc, #160]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007b32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b36:	d131      	bne.n	8007b9c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007b38:	4b24      	ldr	r3, [pc, #144]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b3e:	4a23      	ldr	r2, [pc, #140]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b44:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007b48:	4b20      	ldr	r3, [pc, #128]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007b50:	4a1e      	ldr	r2, [pc, #120]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b52:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007b56:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007b58:	4b1d      	ldr	r3, [pc, #116]	@ (8007bd0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	2232      	movs	r2, #50	@ 0x32
 8007b5e:	fb02 f303 	mul.w	r3, r2, r3
 8007b62:	4a1c      	ldr	r2, [pc, #112]	@ (8007bd4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007b64:	fba2 2303 	umull	r2, r3, r2, r3
 8007b68:	0c9b      	lsrs	r3, r3, #18
 8007b6a:	3301      	adds	r3, #1
 8007b6c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007b6e:	e002      	b.n	8007b76 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	3b01      	subs	r3, #1
 8007b74:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007b76:	4b15      	ldr	r3, [pc, #84]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b78:	695b      	ldr	r3, [r3, #20]
 8007b7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b82:	d102      	bne.n	8007b8a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d1f2      	bne.n	8007b70 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007b8a:	4b10      	ldr	r3, [pc, #64]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b8c:	695b      	ldr	r3, [r3, #20]
 8007b8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b96:	d112      	bne.n	8007bbe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007b98:	2303      	movs	r3, #3
 8007b9a:	e011      	b.n	8007bc0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007b9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ba2:	4a0a      	ldr	r2, [pc, #40]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ba4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ba8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007bac:	e007      	b.n	8007bbe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007bae:	4b07      	ldr	r3, [pc, #28]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007bb6:	4a05      	ldr	r2, [pc, #20]	@ (8007bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007bb8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007bbc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007bbe:	2300      	movs	r3, #0
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	3714      	adds	r7, #20
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bca:	4770      	bx	lr
 8007bcc:	40007000 	.word	0x40007000
 8007bd0:	20000008 	.word	0x20000008
 8007bd4:	431bde83 	.word	0x431bde83

08007bd8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007bdc:	4b05      	ldr	r3, [pc, #20]	@ (8007bf4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007bde:	689b      	ldr	r3, [r3, #8]
 8007be0:	4a04      	ldr	r2, [pc, #16]	@ (8007bf4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007be2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007be6:	6093      	str	r3, [r2, #8]
}
 8007be8:	bf00      	nop
 8007bea:	46bd      	mov	sp, r7
 8007bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf0:	4770      	bx	lr
 8007bf2:	bf00      	nop
 8007bf4:	40007000 	.word	0x40007000

08007bf8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b088      	sub	sp, #32
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d101      	bne.n	8007c0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007c06:	2301      	movs	r3, #1
 8007c08:	e2fe      	b.n	8008208 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f003 0301 	and.w	r3, r3, #1
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d075      	beq.n	8007d02 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007c16:	4b97      	ldr	r3, [pc, #604]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007c18:	689b      	ldr	r3, [r3, #8]
 8007c1a:	f003 030c 	and.w	r3, r3, #12
 8007c1e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007c20:	4b94      	ldr	r3, [pc, #592]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007c22:	68db      	ldr	r3, [r3, #12]
 8007c24:	f003 0303 	and.w	r3, r3, #3
 8007c28:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007c2a:	69bb      	ldr	r3, [r7, #24]
 8007c2c:	2b0c      	cmp	r3, #12
 8007c2e:	d102      	bne.n	8007c36 <HAL_RCC_OscConfig+0x3e>
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	2b03      	cmp	r3, #3
 8007c34:	d002      	beq.n	8007c3c <HAL_RCC_OscConfig+0x44>
 8007c36:	69bb      	ldr	r3, [r7, #24]
 8007c38:	2b08      	cmp	r3, #8
 8007c3a:	d10b      	bne.n	8007c54 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c3c:	4b8d      	ldr	r3, [pc, #564]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d05b      	beq.n	8007d00 <HAL_RCC_OscConfig+0x108>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	685b      	ldr	r3, [r3, #4]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d157      	bne.n	8007d00 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007c50:	2301      	movs	r3, #1
 8007c52:	e2d9      	b.n	8008208 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	685b      	ldr	r3, [r3, #4]
 8007c58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c5c:	d106      	bne.n	8007c6c <HAL_RCC_OscConfig+0x74>
 8007c5e:	4b85      	ldr	r3, [pc, #532]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4a84      	ldr	r2, [pc, #528]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007c64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c68:	6013      	str	r3, [r2, #0]
 8007c6a:	e01d      	b.n	8007ca8 <HAL_RCC_OscConfig+0xb0>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	685b      	ldr	r3, [r3, #4]
 8007c70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007c74:	d10c      	bne.n	8007c90 <HAL_RCC_OscConfig+0x98>
 8007c76:	4b7f      	ldr	r3, [pc, #508]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4a7e      	ldr	r2, [pc, #504]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007c7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007c80:	6013      	str	r3, [r2, #0]
 8007c82:	4b7c      	ldr	r3, [pc, #496]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a7b      	ldr	r2, [pc, #492]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007c88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c8c:	6013      	str	r3, [r2, #0]
 8007c8e:	e00b      	b.n	8007ca8 <HAL_RCC_OscConfig+0xb0>
 8007c90:	4b78      	ldr	r3, [pc, #480]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a77      	ldr	r2, [pc, #476]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007c96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c9a:	6013      	str	r3, [r2, #0]
 8007c9c:	4b75      	ldr	r3, [pc, #468]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	4a74      	ldr	r2, [pc, #464]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007ca2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007ca6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	685b      	ldr	r3, [r3, #4]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d013      	beq.n	8007cd8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cb0:	f7ff f958 	bl	8006f64 <HAL_GetTick>
 8007cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007cb6:	e008      	b.n	8007cca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007cb8:	f7ff f954 	bl	8006f64 <HAL_GetTick>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	1ad3      	subs	r3, r2, r3
 8007cc2:	2b64      	cmp	r3, #100	@ 0x64
 8007cc4:	d901      	bls.n	8007cca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007cc6:	2303      	movs	r3, #3
 8007cc8:	e29e      	b.n	8008208 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007cca:	4b6a      	ldr	r3, [pc, #424]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d0f0      	beq.n	8007cb8 <HAL_RCC_OscConfig+0xc0>
 8007cd6:	e014      	b.n	8007d02 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cd8:	f7ff f944 	bl	8006f64 <HAL_GetTick>
 8007cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007cde:	e008      	b.n	8007cf2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007ce0:	f7ff f940 	bl	8006f64 <HAL_GetTick>
 8007ce4:	4602      	mov	r2, r0
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	1ad3      	subs	r3, r2, r3
 8007cea:	2b64      	cmp	r3, #100	@ 0x64
 8007cec:	d901      	bls.n	8007cf2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007cee:	2303      	movs	r3, #3
 8007cf0:	e28a      	b.n	8008208 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007cf2:	4b60      	ldr	r3, [pc, #384]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d1f0      	bne.n	8007ce0 <HAL_RCC_OscConfig+0xe8>
 8007cfe:	e000      	b.n	8007d02 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f003 0302 	and.w	r3, r3, #2
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d075      	beq.n	8007dfa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007d0e:	4b59      	ldr	r3, [pc, #356]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007d10:	689b      	ldr	r3, [r3, #8]
 8007d12:	f003 030c 	and.w	r3, r3, #12
 8007d16:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007d18:	4b56      	ldr	r3, [pc, #344]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007d1a:	68db      	ldr	r3, [r3, #12]
 8007d1c:	f003 0303 	and.w	r3, r3, #3
 8007d20:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007d22:	69bb      	ldr	r3, [r7, #24]
 8007d24:	2b0c      	cmp	r3, #12
 8007d26:	d102      	bne.n	8007d2e <HAL_RCC_OscConfig+0x136>
 8007d28:	697b      	ldr	r3, [r7, #20]
 8007d2a:	2b02      	cmp	r3, #2
 8007d2c:	d002      	beq.n	8007d34 <HAL_RCC_OscConfig+0x13c>
 8007d2e:	69bb      	ldr	r3, [r7, #24]
 8007d30:	2b04      	cmp	r3, #4
 8007d32:	d11f      	bne.n	8007d74 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007d34:	4b4f      	ldr	r3, [pc, #316]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d005      	beq.n	8007d4c <HAL_RCC_OscConfig+0x154>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	68db      	ldr	r3, [r3, #12]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d101      	bne.n	8007d4c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007d48:	2301      	movs	r3, #1
 8007d4a:	e25d      	b.n	8008208 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d4c:	4b49      	ldr	r3, [pc, #292]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007d4e:	685b      	ldr	r3, [r3, #4]
 8007d50:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	691b      	ldr	r3, [r3, #16]
 8007d58:	061b      	lsls	r3, r3, #24
 8007d5a:	4946      	ldr	r1, [pc, #280]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007d5c:	4313      	orrs	r3, r2
 8007d5e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007d60:	4b45      	ldr	r3, [pc, #276]	@ (8007e78 <HAL_RCC_OscConfig+0x280>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4618      	mov	r0, r3
 8007d66:	f7ff f8b1 	bl	8006ecc <HAL_InitTick>
 8007d6a:	4603      	mov	r3, r0
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d043      	beq.n	8007df8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007d70:	2301      	movs	r3, #1
 8007d72:	e249      	b.n	8008208 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	68db      	ldr	r3, [r3, #12]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d023      	beq.n	8007dc4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007d7c:	4b3d      	ldr	r3, [pc, #244]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a3c      	ldr	r2, [pc, #240]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007d82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d88:	f7ff f8ec 	bl	8006f64 <HAL_GetTick>
 8007d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d8e:	e008      	b.n	8007da2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007d90:	f7ff f8e8 	bl	8006f64 <HAL_GetTick>
 8007d94:	4602      	mov	r2, r0
 8007d96:	693b      	ldr	r3, [r7, #16]
 8007d98:	1ad3      	subs	r3, r2, r3
 8007d9a:	2b02      	cmp	r3, #2
 8007d9c:	d901      	bls.n	8007da2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007d9e:	2303      	movs	r3, #3
 8007da0:	e232      	b.n	8008208 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007da2:	4b34      	ldr	r3, [pc, #208]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d0f0      	beq.n	8007d90 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007dae:	4b31      	ldr	r3, [pc, #196]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	691b      	ldr	r3, [r3, #16]
 8007dba:	061b      	lsls	r3, r3, #24
 8007dbc:	492d      	ldr	r1, [pc, #180]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	604b      	str	r3, [r1, #4]
 8007dc2:	e01a      	b.n	8007dfa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007dc4:	4b2b      	ldr	r3, [pc, #172]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4a2a      	ldr	r2, [pc, #168]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007dca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007dce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dd0:	f7ff f8c8 	bl	8006f64 <HAL_GetTick>
 8007dd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007dd6:	e008      	b.n	8007dea <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007dd8:	f7ff f8c4 	bl	8006f64 <HAL_GetTick>
 8007ddc:	4602      	mov	r2, r0
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	1ad3      	subs	r3, r2, r3
 8007de2:	2b02      	cmp	r3, #2
 8007de4:	d901      	bls.n	8007dea <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007de6:	2303      	movs	r3, #3
 8007de8:	e20e      	b.n	8008208 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007dea:	4b22      	ldr	r3, [pc, #136]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d1f0      	bne.n	8007dd8 <HAL_RCC_OscConfig+0x1e0>
 8007df6:	e000      	b.n	8007dfa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007df8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f003 0308 	and.w	r3, r3, #8
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d041      	beq.n	8007e8a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	695b      	ldr	r3, [r3, #20]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d01c      	beq.n	8007e48 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007e0e:	4b19      	ldr	r3, [pc, #100]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007e10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e14:	4a17      	ldr	r2, [pc, #92]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007e16:	f043 0301 	orr.w	r3, r3, #1
 8007e1a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e1e:	f7ff f8a1 	bl	8006f64 <HAL_GetTick>
 8007e22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007e24:	e008      	b.n	8007e38 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007e26:	f7ff f89d 	bl	8006f64 <HAL_GetTick>
 8007e2a:	4602      	mov	r2, r0
 8007e2c:	693b      	ldr	r3, [r7, #16]
 8007e2e:	1ad3      	subs	r3, r2, r3
 8007e30:	2b02      	cmp	r3, #2
 8007e32:	d901      	bls.n	8007e38 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007e34:	2303      	movs	r3, #3
 8007e36:	e1e7      	b.n	8008208 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007e38:	4b0e      	ldr	r3, [pc, #56]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007e3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e3e:	f003 0302 	and.w	r3, r3, #2
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d0ef      	beq.n	8007e26 <HAL_RCC_OscConfig+0x22e>
 8007e46:	e020      	b.n	8007e8a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007e48:	4b0a      	ldr	r3, [pc, #40]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007e4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e4e:	4a09      	ldr	r2, [pc, #36]	@ (8007e74 <HAL_RCC_OscConfig+0x27c>)
 8007e50:	f023 0301 	bic.w	r3, r3, #1
 8007e54:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e58:	f7ff f884 	bl	8006f64 <HAL_GetTick>
 8007e5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007e5e:	e00d      	b.n	8007e7c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007e60:	f7ff f880 	bl	8006f64 <HAL_GetTick>
 8007e64:	4602      	mov	r2, r0
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	1ad3      	subs	r3, r2, r3
 8007e6a:	2b02      	cmp	r3, #2
 8007e6c:	d906      	bls.n	8007e7c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007e6e:	2303      	movs	r3, #3
 8007e70:	e1ca      	b.n	8008208 <HAL_RCC_OscConfig+0x610>
 8007e72:	bf00      	nop
 8007e74:	40021000 	.word	0x40021000
 8007e78:	2000004c 	.word	0x2000004c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007e7c:	4b8c      	ldr	r3, [pc, #560]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007e7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e82:	f003 0302 	and.w	r3, r3, #2
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d1ea      	bne.n	8007e60 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f003 0304 	and.w	r3, r3, #4
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	f000 80a6 	beq.w	8007fe4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007e98:	2300      	movs	r3, #0
 8007e9a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007e9c:	4b84      	ldr	r3, [pc, #528]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007e9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ea0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d101      	bne.n	8007eac <HAL_RCC_OscConfig+0x2b4>
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	e000      	b.n	8007eae <HAL_RCC_OscConfig+0x2b6>
 8007eac:	2300      	movs	r3, #0
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d00d      	beq.n	8007ece <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007eb2:	4b7f      	ldr	r3, [pc, #508]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007eb6:	4a7e      	ldr	r2, [pc, #504]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007eb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ebc:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ebe:	4b7c      	ldr	r3, [pc, #496]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ec2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ec6:	60fb      	str	r3, [r7, #12]
 8007ec8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007eca:	2301      	movs	r3, #1
 8007ecc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007ece:	4b79      	ldr	r3, [pc, #484]	@ (80080b4 <HAL_RCC_OscConfig+0x4bc>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d118      	bne.n	8007f0c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007eda:	4b76      	ldr	r3, [pc, #472]	@ (80080b4 <HAL_RCC_OscConfig+0x4bc>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a75      	ldr	r2, [pc, #468]	@ (80080b4 <HAL_RCC_OscConfig+0x4bc>)
 8007ee0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ee4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007ee6:	f7ff f83d 	bl	8006f64 <HAL_GetTick>
 8007eea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007eec:	e008      	b.n	8007f00 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007eee:	f7ff f839 	bl	8006f64 <HAL_GetTick>
 8007ef2:	4602      	mov	r2, r0
 8007ef4:	693b      	ldr	r3, [r7, #16]
 8007ef6:	1ad3      	subs	r3, r2, r3
 8007ef8:	2b02      	cmp	r3, #2
 8007efa:	d901      	bls.n	8007f00 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007efc:	2303      	movs	r3, #3
 8007efe:	e183      	b.n	8008208 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007f00:	4b6c      	ldr	r3, [pc, #432]	@ (80080b4 <HAL_RCC_OscConfig+0x4bc>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d0f0      	beq.n	8007eee <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	689b      	ldr	r3, [r3, #8]
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	d108      	bne.n	8007f26 <HAL_RCC_OscConfig+0x32e>
 8007f14:	4b66      	ldr	r3, [pc, #408]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f1a:	4a65      	ldr	r2, [pc, #404]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007f1c:	f043 0301 	orr.w	r3, r3, #1
 8007f20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007f24:	e024      	b.n	8007f70 <HAL_RCC_OscConfig+0x378>
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	689b      	ldr	r3, [r3, #8]
 8007f2a:	2b05      	cmp	r3, #5
 8007f2c:	d110      	bne.n	8007f50 <HAL_RCC_OscConfig+0x358>
 8007f2e:	4b60      	ldr	r3, [pc, #384]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007f30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f34:	4a5e      	ldr	r2, [pc, #376]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007f36:	f043 0304 	orr.w	r3, r3, #4
 8007f3a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007f3e:	4b5c      	ldr	r3, [pc, #368]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007f40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f44:	4a5a      	ldr	r2, [pc, #360]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007f46:	f043 0301 	orr.w	r3, r3, #1
 8007f4a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007f4e:	e00f      	b.n	8007f70 <HAL_RCC_OscConfig+0x378>
 8007f50:	4b57      	ldr	r3, [pc, #348]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f56:	4a56      	ldr	r2, [pc, #344]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007f58:	f023 0301 	bic.w	r3, r3, #1
 8007f5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007f60:	4b53      	ldr	r3, [pc, #332]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f66:	4a52      	ldr	r2, [pc, #328]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007f68:	f023 0304 	bic.w	r3, r3, #4
 8007f6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	689b      	ldr	r3, [r3, #8]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d016      	beq.n	8007fa6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f78:	f7fe fff4 	bl	8006f64 <HAL_GetTick>
 8007f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007f7e:	e00a      	b.n	8007f96 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f80:	f7fe fff0 	bl	8006f64 <HAL_GetTick>
 8007f84:	4602      	mov	r2, r0
 8007f86:	693b      	ldr	r3, [r7, #16]
 8007f88:	1ad3      	subs	r3, r2, r3
 8007f8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d901      	bls.n	8007f96 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007f92:	2303      	movs	r3, #3
 8007f94:	e138      	b.n	8008208 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007f96:	4b46      	ldr	r3, [pc, #280]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007f98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f9c:	f003 0302 	and.w	r3, r3, #2
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d0ed      	beq.n	8007f80 <HAL_RCC_OscConfig+0x388>
 8007fa4:	e015      	b.n	8007fd2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007fa6:	f7fe ffdd 	bl	8006f64 <HAL_GetTick>
 8007faa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007fac:	e00a      	b.n	8007fc4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007fae:	f7fe ffd9 	bl	8006f64 <HAL_GetTick>
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	693b      	ldr	r3, [r7, #16]
 8007fb6:	1ad3      	subs	r3, r2, r3
 8007fb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d901      	bls.n	8007fc4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007fc0:	2303      	movs	r3, #3
 8007fc2:	e121      	b.n	8008208 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007fc4:	4b3a      	ldr	r3, [pc, #232]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fca:	f003 0302 	and.w	r3, r3, #2
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d1ed      	bne.n	8007fae <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007fd2:	7ffb      	ldrb	r3, [r7, #31]
 8007fd4:	2b01      	cmp	r3, #1
 8007fd6:	d105      	bne.n	8007fe4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007fd8:	4b35      	ldr	r3, [pc, #212]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fdc:	4a34      	ldr	r2, [pc, #208]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007fde:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007fe2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f003 0320 	and.w	r3, r3, #32
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d03c      	beq.n	800806a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	699b      	ldr	r3, [r3, #24]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d01c      	beq.n	8008032 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007ff8:	4b2d      	ldr	r3, [pc, #180]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8007ffa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007ffe:	4a2c      	ldr	r2, [pc, #176]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8008000:	f043 0301 	orr.w	r3, r3, #1
 8008004:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008008:	f7fe ffac 	bl	8006f64 <HAL_GetTick>
 800800c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800800e:	e008      	b.n	8008022 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008010:	f7fe ffa8 	bl	8006f64 <HAL_GetTick>
 8008014:	4602      	mov	r2, r0
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	1ad3      	subs	r3, r2, r3
 800801a:	2b02      	cmp	r3, #2
 800801c:	d901      	bls.n	8008022 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800801e:	2303      	movs	r3, #3
 8008020:	e0f2      	b.n	8008208 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008022:	4b23      	ldr	r3, [pc, #140]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8008024:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008028:	f003 0302 	and.w	r3, r3, #2
 800802c:	2b00      	cmp	r3, #0
 800802e:	d0ef      	beq.n	8008010 <HAL_RCC_OscConfig+0x418>
 8008030:	e01b      	b.n	800806a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008032:	4b1f      	ldr	r3, [pc, #124]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8008034:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008038:	4a1d      	ldr	r2, [pc, #116]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 800803a:	f023 0301 	bic.w	r3, r3, #1
 800803e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008042:	f7fe ff8f 	bl	8006f64 <HAL_GetTick>
 8008046:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008048:	e008      	b.n	800805c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800804a:	f7fe ff8b 	bl	8006f64 <HAL_GetTick>
 800804e:	4602      	mov	r2, r0
 8008050:	693b      	ldr	r3, [r7, #16]
 8008052:	1ad3      	subs	r3, r2, r3
 8008054:	2b02      	cmp	r3, #2
 8008056:	d901      	bls.n	800805c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008058:	2303      	movs	r3, #3
 800805a:	e0d5      	b.n	8008208 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800805c:	4b14      	ldr	r3, [pc, #80]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 800805e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008062:	f003 0302 	and.w	r3, r3, #2
 8008066:	2b00      	cmp	r3, #0
 8008068:	d1ef      	bne.n	800804a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	69db      	ldr	r3, [r3, #28]
 800806e:	2b00      	cmp	r3, #0
 8008070:	f000 80c9 	beq.w	8008206 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008074:	4b0e      	ldr	r3, [pc, #56]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8008076:	689b      	ldr	r3, [r3, #8]
 8008078:	f003 030c 	and.w	r3, r3, #12
 800807c:	2b0c      	cmp	r3, #12
 800807e:	f000 8083 	beq.w	8008188 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	69db      	ldr	r3, [r3, #28]
 8008086:	2b02      	cmp	r3, #2
 8008088:	d15e      	bne.n	8008148 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800808a:	4b09      	ldr	r3, [pc, #36]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4a08      	ldr	r2, [pc, #32]	@ (80080b0 <HAL_RCC_OscConfig+0x4b8>)
 8008090:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008094:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008096:	f7fe ff65 	bl	8006f64 <HAL_GetTick>
 800809a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800809c:	e00c      	b.n	80080b8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800809e:	f7fe ff61 	bl	8006f64 <HAL_GetTick>
 80080a2:	4602      	mov	r2, r0
 80080a4:	693b      	ldr	r3, [r7, #16]
 80080a6:	1ad3      	subs	r3, r2, r3
 80080a8:	2b02      	cmp	r3, #2
 80080aa:	d905      	bls.n	80080b8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80080ac:	2303      	movs	r3, #3
 80080ae:	e0ab      	b.n	8008208 <HAL_RCC_OscConfig+0x610>
 80080b0:	40021000 	.word	0x40021000
 80080b4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80080b8:	4b55      	ldr	r3, [pc, #340]	@ (8008210 <HAL_RCC_OscConfig+0x618>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d1ec      	bne.n	800809e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80080c4:	4b52      	ldr	r3, [pc, #328]	@ (8008210 <HAL_RCC_OscConfig+0x618>)
 80080c6:	68da      	ldr	r2, [r3, #12]
 80080c8:	4b52      	ldr	r3, [pc, #328]	@ (8008214 <HAL_RCC_OscConfig+0x61c>)
 80080ca:	4013      	ands	r3, r2
 80080cc:	687a      	ldr	r2, [r7, #4]
 80080ce:	6a11      	ldr	r1, [r2, #32]
 80080d0:	687a      	ldr	r2, [r7, #4]
 80080d2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80080d4:	3a01      	subs	r2, #1
 80080d6:	0112      	lsls	r2, r2, #4
 80080d8:	4311      	orrs	r1, r2
 80080da:	687a      	ldr	r2, [r7, #4]
 80080dc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80080de:	0212      	lsls	r2, r2, #8
 80080e0:	4311      	orrs	r1, r2
 80080e2:	687a      	ldr	r2, [r7, #4]
 80080e4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80080e6:	0852      	lsrs	r2, r2, #1
 80080e8:	3a01      	subs	r2, #1
 80080ea:	0552      	lsls	r2, r2, #21
 80080ec:	4311      	orrs	r1, r2
 80080ee:	687a      	ldr	r2, [r7, #4]
 80080f0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80080f2:	0852      	lsrs	r2, r2, #1
 80080f4:	3a01      	subs	r2, #1
 80080f6:	0652      	lsls	r2, r2, #25
 80080f8:	4311      	orrs	r1, r2
 80080fa:	687a      	ldr	r2, [r7, #4]
 80080fc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80080fe:	06d2      	lsls	r2, r2, #27
 8008100:	430a      	orrs	r2, r1
 8008102:	4943      	ldr	r1, [pc, #268]	@ (8008210 <HAL_RCC_OscConfig+0x618>)
 8008104:	4313      	orrs	r3, r2
 8008106:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008108:	4b41      	ldr	r3, [pc, #260]	@ (8008210 <HAL_RCC_OscConfig+0x618>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4a40      	ldr	r2, [pc, #256]	@ (8008210 <HAL_RCC_OscConfig+0x618>)
 800810e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008112:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008114:	4b3e      	ldr	r3, [pc, #248]	@ (8008210 <HAL_RCC_OscConfig+0x618>)
 8008116:	68db      	ldr	r3, [r3, #12]
 8008118:	4a3d      	ldr	r2, [pc, #244]	@ (8008210 <HAL_RCC_OscConfig+0x618>)
 800811a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800811e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008120:	f7fe ff20 	bl	8006f64 <HAL_GetTick>
 8008124:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008126:	e008      	b.n	800813a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008128:	f7fe ff1c 	bl	8006f64 <HAL_GetTick>
 800812c:	4602      	mov	r2, r0
 800812e:	693b      	ldr	r3, [r7, #16]
 8008130:	1ad3      	subs	r3, r2, r3
 8008132:	2b02      	cmp	r3, #2
 8008134:	d901      	bls.n	800813a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8008136:	2303      	movs	r3, #3
 8008138:	e066      	b.n	8008208 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800813a:	4b35      	ldr	r3, [pc, #212]	@ (8008210 <HAL_RCC_OscConfig+0x618>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008142:	2b00      	cmp	r3, #0
 8008144:	d0f0      	beq.n	8008128 <HAL_RCC_OscConfig+0x530>
 8008146:	e05e      	b.n	8008206 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008148:	4b31      	ldr	r3, [pc, #196]	@ (8008210 <HAL_RCC_OscConfig+0x618>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a30      	ldr	r2, [pc, #192]	@ (8008210 <HAL_RCC_OscConfig+0x618>)
 800814e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008152:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008154:	f7fe ff06 	bl	8006f64 <HAL_GetTick>
 8008158:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800815a:	e008      	b.n	800816e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800815c:	f7fe ff02 	bl	8006f64 <HAL_GetTick>
 8008160:	4602      	mov	r2, r0
 8008162:	693b      	ldr	r3, [r7, #16]
 8008164:	1ad3      	subs	r3, r2, r3
 8008166:	2b02      	cmp	r3, #2
 8008168:	d901      	bls.n	800816e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800816a:	2303      	movs	r3, #3
 800816c:	e04c      	b.n	8008208 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800816e:	4b28      	ldr	r3, [pc, #160]	@ (8008210 <HAL_RCC_OscConfig+0x618>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008176:	2b00      	cmp	r3, #0
 8008178:	d1f0      	bne.n	800815c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800817a:	4b25      	ldr	r3, [pc, #148]	@ (8008210 <HAL_RCC_OscConfig+0x618>)
 800817c:	68da      	ldr	r2, [r3, #12]
 800817e:	4924      	ldr	r1, [pc, #144]	@ (8008210 <HAL_RCC_OscConfig+0x618>)
 8008180:	4b25      	ldr	r3, [pc, #148]	@ (8008218 <HAL_RCC_OscConfig+0x620>)
 8008182:	4013      	ands	r3, r2
 8008184:	60cb      	str	r3, [r1, #12]
 8008186:	e03e      	b.n	8008206 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	69db      	ldr	r3, [r3, #28]
 800818c:	2b01      	cmp	r3, #1
 800818e:	d101      	bne.n	8008194 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8008190:	2301      	movs	r3, #1
 8008192:	e039      	b.n	8008208 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008194:	4b1e      	ldr	r3, [pc, #120]	@ (8008210 <HAL_RCC_OscConfig+0x618>)
 8008196:	68db      	ldr	r3, [r3, #12]
 8008198:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	f003 0203 	and.w	r2, r3, #3
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6a1b      	ldr	r3, [r3, #32]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d12c      	bne.n	8008202 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081b2:	3b01      	subs	r3, #1
 80081b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80081b6:	429a      	cmp	r2, r3
 80081b8:	d123      	bne.n	8008202 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80081c6:	429a      	cmp	r2, r3
 80081c8:	d11b      	bne.n	8008202 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081d4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80081d6:	429a      	cmp	r2, r3
 80081d8:	d113      	bne.n	8008202 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80081da:	697b      	ldr	r3, [r7, #20]
 80081dc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081e4:	085b      	lsrs	r3, r3, #1
 80081e6:	3b01      	subs	r3, #1
 80081e8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80081ea:	429a      	cmp	r2, r3
 80081ec:	d109      	bne.n	8008202 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80081ee:	697b      	ldr	r3, [r7, #20]
 80081f0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081f8:	085b      	lsrs	r3, r3, #1
 80081fa:	3b01      	subs	r3, #1
 80081fc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80081fe:	429a      	cmp	r2, r3
 8008200:	d001      	beq.n	8008206 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8008202:	2301      	movs	r3, #1
 8008204:	e000      	b.n	8008208 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8008206:	2300      	movs	r3, #0
}
 8008208:	4618      	mov	r0, r3
 800820a:	3720      	adds	r7, #32
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}
 8008210:	40021000 	.word	0x40021000
 8008214:	019f800c 	.word	0x019f800c
 8008218:	feeefffc 	.word	0xfeeefffc

0800821c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b086      	sub	sp, #24
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
 8008224:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008226:	2300      	movs	r3, #0
 8008228:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d101      	bne.n	8008234 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008230:	2301      	movs	r3, #1
 8008232:	e11e      	b.n	8008472 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008234:	4b91      	ldr	r3, [pc, #580]	@ (800847c <HAL_RCC_ClockConfig+0x260>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f003 030f 	and.w	r3, r3, #15
 800823c:	683a      	ldr	r2, [r7, #0]
 800823e:	429a      	cmp	r2, r3
 8008240:	d910      	bls.n	8008264 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008242:	4b8e      	ldr	r3, [pc, #568]	@ (800847c <HAL_RCC_ClockConfig+0x260>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f023 020f 	bic.w	r2, r3, #15
 800824a:	498c      	ldr	r1, [pc, #560]	@ (800847c <HAL_RCC_ClockConfig+0x260>)
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	4313      	orrs	r3, r2
 8008250:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008252:	4b8a      	ldr	r3, [pc, #552]	@ (800847c <HAL_RCC_ClockConfig+0x260>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f003 030f 	and.w	r3, r3, #15
 800825a:	683a      	ldr	r2, [r7, #0]
 800825c:	429a      	cmp	r2, r3
 800825e:	d001      	beq.n	8008264 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008260:	2301      	movs	r3, #1
 8008262:	e106      	b.n	8008472 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f003 0301 	and.w	r3, r3, #1
 800826c:	2b00      	cmp	r3, #0
 800826e:	d073      	beq.n	8008358 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	685b      	ldr	r3, [r3, #4]
 8008274:	2b03      	cmp	r3, #3
 8008276:	d129      	bne.n	80082cc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008278:	4b81      	ldr	r3, [pc, #516]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008280:	2b00      	cmp	r3, #0
 8008282:	d101      	bne.n	8008288 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008284:	2301      	movs	r3, #1
 8008286:	e0f4      	b.n	8008472 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008288:	f000 f99e 	bl	80085c8 <RCC_GetSysClockFreqFromPLLSource>
 800828c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800828e:	693b      	ldr	r3, [r7, #16]
 8008290:	4a7c      	ldr	r2, [pc, #496]	@ (8008484 <HAL_RCC_ClockConfig+0x268>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d93f      	bls.n	8008316 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008296:	4b7a      	ldr	r3, [pc, #488]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 8008298:	689b      	ldr	r3, [r3, #8]
 800829a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d009      	beq.n	80082b6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d033      	beq.n	8008316 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d12f      	bne.n	8008316 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80082b6:	4b72      	ldr	r3, [pc, #456]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 80082b8:	689b      	ldr	r3, [r3, #8]
 80082ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80082be:	4a70      	ldr	r2, [pc, #448]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 80082c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082c4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80082c6:	2380      	movs	r3, #128	@ 0x80
 80082c8:	617b      	str	r3, [r7, #20]
 80082ca:	e024      	b.n	8008316 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	685b      	ldr	r3, [r3, #4]
 80082d0:	2b02      	cmp	r3, #2
 80082d2:	d107      	bne.n	80082e4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80082d4:	4b6a      	ldr	r3, [pc, #424]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d109      	bne.n	80082f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80082e0:	2301      	movs	r3, #1
 80082e2:	e0c6      	b.n	8008472 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80082e4:	4b66      	ldr	r3, [pc, #408]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d101      	bne.n	80082f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80082f0:	2301      	movs	r3, #1
 80082f2:	e0be      	b.n	8008472 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80082f4:	f000 f8ce 	bl	8008494 <HAL_RCC_GetSysClockFreq>
 80082f8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80082fa:	693b      	ldr	r3, [r7, #16]
 80082fc:	4a61      	ldr	r2, [pc, #388]	@ (8008484 <HAL_RCC_ClockConfig+0x268>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d909      	bls.n	8008316 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008302:	4b5f      	ldr	r3, [pc, #380]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 8008304:	689b      	ldr	r3, [r3, #8]
 8008306:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800830a:	4a5d      	ldr	r2, [pc, #372]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 800830c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008310:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008312:	2380      	movs	r3, #128	@ 0x80
 8008314:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008316:	4b5a      	ldr	r3, [pc, #360]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 8008318:	689b      	ldr	r3, [r3, #8]
 800831a:	f023 0203 	bic.w	r2, r3, #3
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	685b      	ldr	r3, [r3, #4]
 8008322:	4957      	ldr	r1, [pc, #348]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 8008324:	4313      	orrs	r3, r2
 8008326:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008328:	f7fe fe1c 	bl	8006f64 <HAL_GetTick>
 800832c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800832e:	e00a      	b.n	8008346 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008330:	f7fe fe18 	bl	8006f64 <HAL_GetTick>
 8008334:	4602      	mov	r2, r0
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	1ad3      	subs	r3, r2, r3
 800833a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800833e:	4293      	cmp	r3, r2
 8008340:	d901      	bls.n	8008346 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008342:	2303      	movs	r3, #3
 8008344:	e095      	b.n	8008472 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008346:	4b4e      	ldr	r3, [pc, #312]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 8008348:	689b      	ldr	r3, [r3, #8]
 800834a:	f003 020c 	and.w	r2, r3, #12
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	685b      	ldr	r3, [r3, #4]
 8008352:	009b      	lsls	r3, r3, #2
 8008354:	429a      	cmp	r2, r3
 8008356:	d1eb      	bne.n	8008330 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f003 0302 	and.w	r3, r3, #2
 8008360:	2b00      	cmp	r3, #0
 8008362:	d023      	beq.n	80083ac <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f003 0304 	and.w	r3, r3, #4
 800836c:	2b00      	cmp	r3, #0
 800836e:	d005      	beq.n	800837c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008370:	4b43      	ldr	r3, [pc, #268]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	4a42      	ldr	r2, [pc, #264]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 8008376:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800837a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f003 0308 	and.w	r3, r3, #8
 8008384:	2b00      	cmp	r3, #0
 8008386:	d007      	beq.n	8008398 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008388:	4b3d      	ldr	r3, [pc, #244]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 800838a:	689b      	ldr	r3, [r3, #8]
 800838c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008390:	4a3b      	ldr	r2, [pc, #236]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 8008392:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008396:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008398:	4b39      	ldr	r3, [pc, #228]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 800839a:	689b      	ldr	r3, [r3, #8]
 800839c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	689b      	ldr	r3, [r3, #8]
 80083a4:	4936      	ldr	r1, [pc, #216]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 80083a6:	4313      	orrs	r3, r2
 80083a8:	608b      	str	r3, [r1, #8]
 80083aa:	e008      	b.n	80083be <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80083ac:	697b      	ldr	r3, [r7, #20]
 80083ae:	2b80      	cmp	r3, #128	@ 0x80
 80083b0:	d105      	bne.n	80083be <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80083b2:	4b33      	ldr	r3, [pc, #204]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 80083b4:	689b      	ldr	r3, [r3, #8]
 80083b6:	4a32      	ldr	r2, [pc, #200]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 80083b8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80083bc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80083be:	4b2f      	ldr	r3, [pc, #188]	@ (800847c <HAL_RCC_ClockConfig+0x260>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f003 030f 	and.w	r3, r3, #15
 80083c6:	683a      	ldr	r2, [r7, #0]
 80083c8:	429a      	cmp	r2, r3
 80083ca:	d21d      	bcs.n	8008408 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80083cc:	4b2b      	ldr	r3, [pc, #172]	@ (800847c <HAL_RCC_ClockConfig+0x260>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f023 020f 	bic.w	r2, r3, #15
 80083d4:	4929      	ldr	r1, [pc, #164]	@ (800847c <HAL_RCC_ClockConfig+0x260>)
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	4313      	orrs	r3, r2
 80083da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80083dc:	f7fe fdc2 	bl	8006f64 <HAL_GetTick>
 80083e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80083e2:	e00a      	b.n	80083fa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80083e4:	f7fe fdbe 	bl	8006f64 <HAL_GetTick>
 80083e8:	4602      	mov	r2, r0
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	1ad3      	subs	r3, r2, r3
 80083ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d901      	bls.n	80083fa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80083f6:	2303      	movs	r3, #3
 80083f8:	e03b      	b.n	8008472 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80083fa:	4b20      	ldr	r3, [pc, #128]	@ (800847c <HAL_RCC_ClockConfig+0x260>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f003 030f 	and.w	r3, r3, #15
 8008402:	683a      	ldr	r2, [r7, #0]
 8008404:	429a      	cmp	r2, r3
 8008406:	d1ed      	bne.n	80083e4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f003 0304 	and.w	r3, r3, #4
 8008410:	2b00      	cmp	r3, #0
 8008412:	d008      	beq.n	8008426 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008414:	4b1a      	ldr	r3, [pc, #104]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 8008416:	689b      	ldr	r3, [r3, #8]
 8008418:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	68db      	ldr	r3, [r3, #12]
 8008420:	4917      	ldr	r1, [pc, #92]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 8008422:	4313      	orrs	r3, r2
 8008424:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 0308 	and.w	r3, r3, #8
 800842e:	2b00      	cmp	r3, #0
 8008430:	d009      	beq.n	8008446 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008432:	4b13      	ldr	r3, [pc, #76]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 8008434:	689b      	ldr	r3, [r3, #8]
 8008436:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	691b      	ldr	r3, [r3, #16]
 800843e:	00db      	lsls	r3, r3, #3
 8008440:	490f      	ldr	r1, [pc, #60]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 8008442:	4313      	orrs	r3, r2
 8008444:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008446:	f000 f825 	bl	8008494 <HAL_RCC_GetSysClockFreq>
 800844a:	4602      	mov	r2, r0
 800844c:	4b0c      	ldr	r3, [pc, #48]	@ (8008480 <HAL_RCC_ClockConfig+0x264>)
 800844e:	689b      	ldr	r3, [r3, #8]
 8008450:	091b      	lsrs	r3, r3, #4
 8008452:	f003 030f 	and.w	r3, r3, #15
 8008456:	490c      	ldr	r1, [pc, #48]	@ (8008488 <HAL_RCC_ClockConfig+0x26c>)
 8008458:	5ccb      	ldrb	r3, [r1, r3]
 800845a:	f003 031f 	and.w	r3, r3, #31
 800845e:	fa22 f303 	lsr.w	r3, r2, r3
 8008462:	4a0a      	ldr	r2, [pc, #40]	@ (800848c <HAL_RCC_ClockConfig+0x270>)
 8008464:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008466:	4b0a      	ldr	r3, [pc, #40]	@ (8008490 <HAL_RCC_ClockConfig+0x274>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4618      	mov	r0, r3
 800846c:	f7fe fd2e 	bl	8006ecc <HAL_InitTick>
 8008470:	4603      	mov	r3, r0
}
 8008472:	4618      	mov	r0, r3
 8008474:	3718      	adds	r7, #24
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}
 800847a:	bf00      	nop
 800847c:	40022000 	.word	0x40022000
 8008480:	40021000 	.word	0x40021000
 8008484:	04c4b400 	.word	0x04c4b400
 8008488:	08010f98 	.word	0x08010f98
 800848c:	20000008 	.word	0x20000008
 8008490:	2000004c 	.word	0x2000004c

08008494 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008494:	b480      	push	{r7}
 8008496:	b087      	sub	sp, #28
 8008498:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800849a:	4b2c      	ldr	r3, [pc, #176]	@ (800854c <HAL_RCC_GetSysClockFreq+0xb8>)
 800849c:	689b      	ldr	r3, [r3, #8]
 800849e:	f003 030c 	and.w	r3, r3, #12
 80084a2:	2b04      	cmp	r3, #4
 80084a4:	d102      	bne.n	80084ac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80084a6:	4b2a      	ldr	r3, [pc, #168]	@ (8008550 <HAL_RCC_GetSysClockFreq+0xbc>)
 80084a8:	613b      	str	r3, [r7, #16]
 80084aa:	e047      	b.n	800853c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80084ac:	4b27      	ldr	r3, [pc, #156]	@ (800854c <HAL_RCC_GetSysClockFreq+0xb8>)
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	f003 030c 	and.w	r3, r3, #12
 80084b4:	2b08      	cmp	r3, #8
 80084b6:	d102      	bne.n	80084be <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80084b8:	4b26      	ldr	r3, [pc, #152]	@ (8008554 <HAL_RCC_GetSysClockFreq+0xc0>)
 80084ba:	613b      	str	r3, [r7, #16]
 80084bc:	e03e      	b.n	800853c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80084be:	4b23      	ldr	r3, [pc, #140]	@ (800854c <HAL_RCC_GetSysClockFreq+0xb8>)
 80084c0:	689b      	ldr	r3, [r3, #8]
 80084c2:	f003 030c 	and.w	r3, r3, #12
 80084c6:	2b0c      	cmp	r3, #12
 80084c8:	d136      	bne.n	8008538 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80084ca:	4b20      	ldr	r3, [pc, #128]	@ (800854c <HAL_RCC_GetSysClockFreq+0xb8>)
 80084cc:	68db      	ldr	r3, [r3, #12]
 80084ce:	f003 0303 	and.w	r3, r3, #3
 80084d2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80084d4:	4b1d      	ldr	r3, [pc, #116]	@ (800854c <HAL_RCC_GetSysClockFreq+0xb8>)
 80084d6:	68db      	ldr	r3, [r3, #12]
 80084d8:	091b      	lsrs	r3, r3, #4
 80084da:	f003 030f 	and.w	r3, r3, #15
 80084de:	3301      	adds	r3, #1
 80084e0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	2b03      	cmp	r3, #3
 80084e6:	d10c      	bne.n	8008502 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80084e8:	4a1a      	ldr	r2, [pc, #104]	@ (8008554 <HAL_RCC_GetSysClockFreq+0xc0>)
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80084f0:	4a16      	ldr	r2, [pc, #88]	@ (800854c <HAL_RCC_GetSysClockFreq+0xb8>)
 80084f2:	68d2      	ldr	r2, [r2, #12]
 80084f4:	0a12      	lsrs	r2, r2, #8
 80084f6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80084fa:	fb02 f303 	mul.w	r3, r2, r3
 80084fe:	617b      	str	r3, [r7, #20]
      break;
 8008500:	e00c      	b.n	800851c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008502:	4a13      	ldr	r2, [pc, #76]	@ (8008550 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	fbb2 f3f3 	udiv	r3, r2, r3
 800850a:	4a10      	ldr	r2, [pc, #64]	@ (800854c <HAL_RCC_GetSysClockFreq+0xb8>)
 800850c:	68d2      	ldr	r2, [r2, #12]
 800850e:	0a12      	lsrs	r2, r2, #8
 8008510:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008514:	fb02 f303 	mul.w	r3, r2, r3
 8008518:	617b      	str	r3, [r7, #20]
      break;
 800851a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800851c:	4b0b      	ldr	r3, [pc, #44]	@ (800854c <HAL_RCC_GetSysClockFreq+0xb8>)
 800851e:	68db      	ldr	r3, [r3, #12]
 8008520:	0e5b      	lsrs	r3, r3, #25
 8008522:	f003 0303 	and.w	r3, r3, #3
 8008526:	3301      	adds	r3, #1
 8008528:	005b      	lsls	r3, r3, #1
 800852a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800852c:	697a      	ldr	r2, [r7, #20]
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	fbb2 f3f3 	udiv	r3, r2, r3
 8008534:	613b      	str	r3, [r7, #16]
 8008536:	e001      	b.n	800853c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008538:	2300      	movs	r3, #0
 800853a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800853c:	693b      	ldr	r3, [r7, #16]
}
 800853e:	4618      	mov	r0, r3
 8008540:	371c      	adds	r7, #28
 8008542:	46bd      	mov	sp, r7
 8008544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008548:	4770      	bx	lr
 800854a:	bf00      	nop
 800854c:	40021000 	.word	0x40021000
 8008550:	00f42400 	.word	0x00f42400
 8008554:	007a1200 	.word	0x007a1200

08008558 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008558:	b480      	push	{r7}
 800855a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800855c:	4b03      	ldr	r3, [pc, #12]	@ (800856c <HAL_RCC_GetHCLKFreq+0x14>)
 800855e:	681b      	ldr	r3, [r3, #0]
}
 8008560:	4618      	mov	r0, r3
 8008562:	46bd      	mov	sp, r7
 8008564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008568:	4770      	bx	lr
 800856a:	bf00      	nop
 800856c:	20000008 	.word	0x20000008

08008570 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008574:	f7ff fff0 	bl	8008558 <HAL_RCC_GetHCLKFreq>
 8008578:	4602      	mov	r2, r0
 800857a:	4b06      	ldr	r3, [pc, #24]	@ (8008594 <HAL_RCC_GetPCLK1Freq+0x24>)
 800857c:	689b      	ldr	r3, [r3, #8]
 800857e:	0a1b      	lsrs	r3, r3, #8
 8008580:	f003 0307 	and.w	r3, r3, #7
 8008584:	4904      	ldr	r1, [pc, #16]	@ (8008598 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008586:	5ccb      	ldrb	r3, [r1, r3]
 8008588:	f003 031f 	and.w	r3, r3, #31
 800858c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008590:	4618      	mov	r0, r3
 8008592:	bd80      	pop	{r7, pc}
 8008594:	40021000 	.word	0x40021000
 8008598:	08010fa8 	.word	0x08010fa8

0800859c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800859c:	b580      	push	{r7, lr}
 800859e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80085a0:	f7ff ffda 	bl	8008558 <HAL_RCC_GetHCLKFreq>
 80085a4:	4602      	mov	r2, r0
 80085a6:	4b06      	ldr	r3, [pc, #24]	@ (80085c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80085a8:	689b      	ldr	r3, [r3, #8]
 80085aa:	0adb      	lsrs	r3, r3, #11
 80085ac:	f003 0307 	and.w	r3, r3, #7
 80085b0:	4904      	ldr	r1, [pc, #16]	@ (80085c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80085b2:	5ccb      	ldrb	r3, [r1, r3]
 80085b4:	f003 031f 	and.w	r3, r3, #31
 80085b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80085bc:	4618      	mov	r0, r3
 80085be:	bd80      	pop	{r7, pc}
 80085c0:	40021000 	.word	0x40021000
 80085c4:	08010fa8 	.word	0x08010fa8

080085c8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80085c8:	b480      	push	{r7}
 80085ca:	b087      	sub	sp, #28
 80085cc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80085ce:	4b1e      	ldr	r3, [pc, #120]	@ (8008648 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80085d0:	68db      	ldr	r3, [r3, #12]
 80085d2:	f003 0303 	and.w	r3, r3, #3
 80085d6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80085d8:	4b1b      	ldr	r3, [pc, #108]	@ (8008648 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80085da:	68db      	ldr	r3, [r3, #12]
 80085dc:	091b      	lsrs	r3, r3, #4
 80085de:	f003 030f 	and.w	r3, r3, #15
 80085e2:	3301      	adds	r3, #1
 80085e4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80085e6:	693b      	ldr	r3, [r7, #16]
 80085e8:	2b03      	cmp	r3, #3
 80085ea:	d10c      	bne.n	8008606 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80085ec:	4a17      	ldr	r2, [pc, #92]	@ (800864c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80085f4:	4a14      	ldr	r2, [pc, #80]	@ (8008648 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80085f6:	68d2      	ldr	r2, [r2, #12]
 80085f8:	0a12      	lsrs	r2, r2, #8
 80085fa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80085fe:	fb02 f303 	mul.w	r3, r2, r3
 8008602:	617b      	str	r3, [r7, #20]
    break;
 8008604:	e00c      	b.n	8008620 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008606:	4a12      	ldr	r2, [pc, #72]	@ (8008650 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	fbb2 f3f3 	udiv	r3, r2, r3
 800860e:	4a0e      	ldr	r2, [pc, #56]	@ (8008648 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008610:	68d2      	ldr	r2, [r2, #12]
 8008612:	0a12      	lsrs	r2, r2, #8
 8008614:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008618:	fb02 f303 	mul.w	r3, r2, r3
 800861c:	617b      	str	r3, [r7, #20]
    break;
 800861e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008620:	4b09      	ldr	r3, [pc, #36]	@ (8008648 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008622:	68db      	ldr	r3, [r3, #12]
 8008624:	0e5b      	lsrs	r3, r3, #25
 8008626:	f003 0303 	and.w	r3, r3, #3
 800862a:	3301      	adds	r3, #1
 800862c:	005b      	lsls	r3, r3, #1
 800862e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008630:	697a      	ldr	r2, [r7, #20]
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	fbb2 f3f3 	udiv	r3, r2, r3
 8008638:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800863a:	687b      	ldr	r3, [r7, #4]
}
 800863c:	4618      	mov	r0, r3
 800863e:	371c      	adds	r7, #28
 8008640:	46bd      	mov	sp, r7
 8008642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008646:	4770      	bx	lr
 8008648:	40021000 	.word	0x40021000
 800864c:	007a1200 	.word	0x007a1200
 8008650:	00f42400 	.word	0x00f42400

08008654 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b086      	sub	sp, #24
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800865c:	2300      	movs	r3, #0
 800865e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008660:	2300      	movs	r3, #0
 8008662:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800866c:	2b00      	cmp	r3, #0
 800866e:	f000 8098 	beq.w	80087a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008672:	2300      	movs	r3, #0
 8008674:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008676:	4b43      	ldr	r3, [pc, #268]	@ (8008784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008678:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800867a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800867e:	2b00      	cmp	r3, #0
 8008680:	d10d      	bne.n	800869e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008682:	4b40      	ldr	r3, [pc, #256]	@ (8008784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008686:	4a3f      	ldr	r2, [pc, #252]	@ (8008784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008688:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800868c:	6593      	str	r3, [r2, #88]	@ 0x58
 800868e:	4b3d      	ldr	r3, [pc, #244]	@ (8008784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008690:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008696:	60bb      	str	r3, [r7, #8]
 8008698:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800869a:	2301      	movs	r3, #1
 800869c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800869e:	4b3a      	ldr	r3, [pc, #232]	@ (8008788 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	4a39      	ldr	r2, [pc, #228]	@ (8008788 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80086a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80086a8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80086aa:	f7fe fc5b 	bl	8006f64 <HAL_GetTick>
 80086ae:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80086b0:	e009      	b.n	80086c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80086b2:	f7fe fc57 	bl	8006f64 <HAL_GetTick>
 80086b6:	4602      	mov	r2, r0
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	1ad3      	subs	r3, r2, r3
 80086bc:	2b02      	cmp	r3, #2
 80086be:	d902      	bls.n	80086c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80086c0:	2303      	movs	r3, #3
 80086c2:	74fb      	strb	r3, [r7, #19]
        break;
 80086c4:	e005      	b.n	80086d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80086c6:	4b30      	ldr	r3, [pc, #192]	@ (8008788 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d0ef      	beq.n	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80086d2:	7cfb      	ldrb	r3, [r7, #19]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d159      	bne.n	800878c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80086d8:	4b2a      	ldr	r3, [pc, #168]	@ (8008784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80086da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80086e2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80086e4:	697b      	ldr	r3, [r7, #20]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d01e      	beq.n	8008728 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086ee:	697a      	ldr	r2, [r7, #20]
 80086f0:	429a      	cmp	r2, r3
 80086f2:	d019      	beq.n	8008728 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80086f4:	4b23      	ldr	r3, [pc, #140]	@ (8008784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80086f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80086fe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008700:	4b20      	ldr	r3, [pc, #128]	@ (8008784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008706:	4a1f      	ldr	r2, [pc, #124]	@ (8008784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008708:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800870c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008710:	4b1c      	ldr	r3, [pc, #112]	@ (8008784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008716:	4a1b      	ldr	r2, [pc, #108]	@ (8008784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008718:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800871c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008720:	4a18      	ldr	r2, [pc, #96]	@ (8008784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	f003 0301 	and.w	r3, r3, #1
 800872e:	2b00      	cmp	r3, #0
 8008730:	d016      	beq.n	8008760 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008732:	f7fe fc17 	bl	8006f64 <HAL_GetTick>
 8008736:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008738:	e00b      	b.n	8008752 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800873a:	f7fe fc13 	bl	8006f64 <HAL_GetTick>
 800873e:	4602      	mov	r2, r0
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	1ad3      	subs	r3, r2, r3
 8008744:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008748:	4293      	cmp	r3, r2
 800874a:	d902      	bls.n	8008752 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800874c:	2303      	movs	r3, #3
 800874e:	74fb      	strb	r3, [r7, #19]
            break;
 8008750:	e006      	b.n	8008760 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008752:	4b0c      	ldr	r3, [pc, #48]	@ (8008784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008758:	f003 0302 	and.w	r3, r3, #2
 800875c:	2b00      	cmp	r3, #0
 800875e:	d0ec      	beq.n	800873a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008760:	7cfb      	ldrb	r3, [r7, #19]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d10b      	bne.n	800877e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008766:	4b07      	ldr	r3, [pc, #28]	@ (8008784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800876c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008774:	4903      	ldr	r1, [pc, #12]	@ (8008784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008776:	4313      	orrs	r3, r2
 8008778:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800877c:	e008      	b.n	8008790 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800877e:	7cfb      	ldrb	r3, [r7, #19]
 8008780:	74bb      	strb	r3, [r7, #18]
 8008782:	e005      	b.n	8008790 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008784:	40021000 	.word	0x40021000
 8008788:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800878c:	7cfb      	ldrb	r3, [r7, #19]
 800878e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008790:	7c7b      	ldrb	r3, [r7, #17]
 8008792:	2b01      	cmp	r3, #1
 8008794:	d105      	bne.n	80087a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008796:	4ba7      	ldr	r3, [pc, #668]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800879a:	4aa6      	ldr	r2, [pc, #664]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800879c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80087a0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f003 0301 	and.w	r3, r3, #1
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d00a      	beq.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80087ae:	4ba1      	ldr	r3, [pc, #644]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80087b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087b4:	f023 0203 	bic.w	r2, r3, #3
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	685b      	ldr	r3, [r3, #4]
 80087bc:	499d      	ldr	r1, [pc, #628]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80087be:	4313      	orrs	r3, r2
 80087c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f003 0302 	and.w	r3, r3, #2
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d00a      	beq.n	80087e6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80087d0:	4b98      	ldr	r3, [pc, #608]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80087d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087d6:	f023 020c 	bic.w	r2, r3, #12
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	689b      	ldr	r3, [r3, #8]
 80087de:	4995      	ldr	r1, [pc, #596]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80087e0:	4313      	orrs	r3, r2
 80087e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f003 0304 	and.w	r3, r3, #4
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d00a      	beq.n	8008808 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80087f2:	4b90      	ldr	r3, [pc, #576]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80087f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087f8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	68db      	ldr	r3, [r3, #12]
 8008800:	498c      	ldr	r1, [pc, #560]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008802:	4313      	orrs	r3, r2
 8008804:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f003 0308 	and.w	r3, r3, #8
 8008810:	2b00      	cmp	r3, #0
 8008812:	d00a      	beq.n	800882a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008814:	4b87      	ldr	r3, [pc, #540]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800881a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	691b      	ldr	r3, [r3, #16]
 8008822:	4984      	ldr	r1, [pc, #528]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008824:	4313      	orrs	r3, r2
 8008826:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f003 0310 	and.w	r3, r3, #16
 8008832:	2b00      	cmp	r3, #0
 8008834:	d00a      	beq.n	800884c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008836:	4b7f      	ldr	r3, [pc, #508]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008838:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800883c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	695b      	ldr	r3, [r3, #20]
 8008844:	497b      	ldr	r1, [pc, #492]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008846:	4313      	orrs	r3, r2
 8008848:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f003 0320 	and.w	r3, r3, #32
 8008854:	2b00      	cmp	r3, #0
 8008856:	d00a      	beq.n	800886e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008858:	4b76      	ldr	r3, [pc, #472]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800885a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800885e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	699b      	ldr	r3, [r3, #24]
 8008866:	4973      	ldr	r1, [pc, #460]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008868:	4313      	orrs	r3, r2
 800886a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008876:	2b00      	cmp	r3, #0
 8008878:	d00a      	beq.n	8008890 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800887a:	4b6e      	ldr	r3, [pc, #440]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800887c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008880:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	69db      	ldr	r3, [r3, #28]
 8008888:	496a      	ldr	r1, [pc, #424]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800888a:	4313      	orrs	r3, r2
 800888c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008898:	2b00      	cmp	r3, #0
 800889a:	d00a      	beq.n	80088b2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800889c:	4b65      	ldr	r3, [pc, #404]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800889e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088a2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6a1b      	ldr	r3, [r3, #32]
 80088aa:	4962      	ldr	r1, [pc, #392]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80088ac:	4313      	orrs	r3, r2
 80088ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d00a      	beq.n	80088d4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80088be:	4b5d      	ldr	r3, [pc, #372]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80088c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088c4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088cc:	4959      	ldr	r1, [pc, #356]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80088ce:	4313      	orrs	r3, r2
 80088d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d00a      	beq.n	80088f6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80088e0:	4b54      	ldr	r3, [pc, #336]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80088e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80088e6:	f023 0203 	bic.w	r2, r3, #3
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088ee:	4951      	ldr	r1, [pc, #324]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80088f0:	4313      	orrs	r3, r2
 80088f2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d00a      	beq.n	8008918 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008902:	4b4c      	ldr	r3, [pc, #304]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008904:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008908:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008910:	4948      	ldr	r1, [pc, #288]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008912:	4313      	orrs	r3, r2
 8008914:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008920:	2b00      	cmp	r3, #0
 8008922:	d015      	beq.n	8008950 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008924:	4b43      	ldr	r3, [pc, #268]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008926:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800892a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008932:	4940      	ldr	r1, [pc, #256]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008934:	4313      	orrs	r3, r2
 8008936:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800893e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008942:	d105      	bne.n	8008950 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008944:	4b3b      	ldr	r3, [pc, #236]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008946:	68db      	ldr	r3, [r3, #12]
 8008948:	4a3a      	ldr	r2, [pc, #232]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800894a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800894e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008958:	2b00      	cmp	r3, #0
 800895a:	d015      	beq.n	8008988 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800895c:	4b35      	ldr	r3, [pc, #212]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800895e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008962:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800896a:	4932      	ldr	r1, [pc, #200]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800896c:	4313      	orrs	r3, r2
 800896e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008976:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800897a:	d105      	bne.n	8008988 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800897c:	4b2d      	ldr	r3, [pc, #180]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800897e:	68db      	ldr	r3, [r3, #12]
 8008980:	4a2c      	ldr	r2, [pc, #176]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008982:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008986:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008990:	2b00      	cmp	r3, #0
 8008992:	d015      	beq.n	80089c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008994:	4b27      	ldr	r3, [pc, #156]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800899a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089a2:	4924      	ldr	r1, [pc, #144]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80089a4:	4313      	orrs	r3, r2
 80089a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80089b2:	d105      	bne.n	80089c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80089b4:	4b1f      	ldr	r3, [pc, #124]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80089b6:	68db      	ldr	r3, [r3, #12]
 80089b8:	4a1e      	ldr	r2, [pc, #120]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80089ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80089be:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d015      	beq.n	80089f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80089cc:	4b19      	ldr	r3, [pc, #100]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80089ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089d2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089da:	4916      	ldr	r1, [pc, #88]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80089dc:	4313      	orrs	r3, r2
 80089de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80089ea:	d105      	bne.n	80089f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80089ec:	4b11      	ldr	r3, [pc, #68]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80089ee:	68db      	ldr	r3, [r3, #12]
 80089f0:	4a10      	ldr	r2, [pc, #64]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80089f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80089f6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d019      	beq.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008a04:	4b0b      	ldr	r3, [pc, #44]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a0a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a12:	4908      	ldr	r1, [pc, #32]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a14:	4313      	orrs	r3, r2
 8008a16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a22:	d109      	bne.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008a24:	4b03      	ldr	r3, [pc, #12]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a26:	68db      	ldr	r3, [r3, #12]
 8008a28:	4a02      	ldr	r2, [pc, #8]	@ (8008a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008a2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008a2e:	60d3      	str	r3, [r2, #12]
 8008a30:	e002      	b.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8008a32:	bf00      	nop
 8008a34:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d015      	beq.n	8008a70 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008a44:	4b29      	ldr	r3, [pc, #164]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a4a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a52:	4926      	ldr	r1, [pc, #152]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008a54:	4313      	orrs	r3, r2
 8008a56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a62:	d105      	bne.n	8008a70 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008a64:	4b21      	ldr	r3, [pc, #132]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008a66:	68db      	ldr	r3, [r3, #12]
 8008a68:	4a20      	ldr	r2, [pc, #128]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008a6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a6e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d015      	beq.n	8008aa8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8008a7c:	4b1b      	ldr	r3, [pc, #108]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a82:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a8a:	4918      	ldr	r1, [pc, #96]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008a8c:	4313      	orrs	r3, r2
 8008a8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a9a:	d105      	bne.n	8008aa8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008a9c:	4b13      	ldr	r3, [pc, #76]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008a9e:	68db      	ldr	r3, [r3, #12]
 8008aa0:	4a12      	ldr	r2, [pc, #72]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008aa2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008aa6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d015      	beq.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008ab4:	4b0d      	ldr	r3, [pc, #52]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008ab6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008aba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ac2:	490a      	ldr	r1, [pc, #40]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008ac4:	4313      	orrs	r3, r2
 8008ac6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ace:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008ad2:	d105      	bne.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008ad4:	4b05      	ldr	r3, [pc, #20]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008ad6:	68db      	ldr	r3, [r3, #12]
 8008ad8:	4a04      	ldr	r2, [pc, #16]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008ada:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008ade:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8008ae0:	7cbb      	ldrb	r3, [r7, #18]
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3718      	adds	r7, #24
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}
 8008aea:	bf00      	nop
 8008aec:	40021000 	.word	0x40021000

08008af0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b082      	sub	sp, #8
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d101      	bne.n	8008b02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008afe:	2301      	movs	r3, #1
 8008b00:	e049      	b.n	8008b96 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b08:	b2db      	uxtb	r3, r3
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d106      	bne.n	8008b1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2200      	movs	r2, #0
 8008b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f7fd f9f6 	bl	8005f08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2202      	movs	r2, #2
 8008b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681a      	ldr	r2, [r3, #0]
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	3304      	adds	r3, #4
 8008b2c:	4619      	mov	r1, r3
 8008b2e:	4610      	mov	r0, r2
 8008b30:	f000 fe10 	bl	8009754 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2201      	movs	r2, #1
 8008b38:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2201      	movs	r2, #1
 8008b40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2201      	movs	r2, #1
 8008b48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2201      	movs	r2, #1
 8008b50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2201      	movs	r2, #1
 8008b58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2201      	movs	r2, #1
 8008b60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2201      	movs	r2, #1
 8008b68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2201      	movs	r2, #1
 8008b70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2201      	movs	r2, #1
 8008b78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2201      	movs	r2, #1
 8008b80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2201      	movs	r2, #1
 8008b88:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2201      	movs	r2, #1
 8008b90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008b94:	2300      	movs	r3, #0
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	3708      	adds	r7, #8
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}
	...

08008ba0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b085      	sub	sp, #20
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008bae:	b2db      	uxtb	r3, r3
 8008bb0:	2b01      	cmp	r3, #1
 8008bb2:	d001      	beq.n	8008bb8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	e054      	b.n	8008c62 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2202      	movs	r2, #2
 8008bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	68da      	ldr	r2, [r3, #12]
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f042 0201 	orr.w	r2, r2, #1
 8008bce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	4a26      	ldr	r2, [pc, #152]	@ (8008c70 <HAL_TIM_Base_Start_IT+0xd0>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d022      	beq.n	8008c20 <HAL_TIM_Base_Start_IT+0x80>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008be2:	d01d      	beq.n	8008c20 <HAL_TIM_Base_Start_IT+0x80>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	4a22      	ldr	r2, [pc, #136]	@ (8008c74 <HAL_TIM_Base_Start_IT+0xd4>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d018      	beq.n	8008c20 <HAL_TIM_Base_Start_IT+0x80>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	4a21      	ldr	r2, [pc, #132]	@ (8008c78 <HAL_TIM_Base_Start_IT+0xd8>)
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d013      	beq.n	8008c20 <HAL_TIM_Base_Start_IT+0x80>
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	4a1f      	ldr	r2, [pc, #124]	@ (8008c7c <HAL_TIM_Base_Start_IT+0xdc>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d00e      	beq.n	8008c20 <HAL_TIM_Base_Start_IT+0x80>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4a1e      	ldr	r2, [pc, #120]	@ (8008c80 <HAL_TIM_Base_Start_IT+0xe0>)
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d009      	beq.n	8008c20 <HAL_TIM_Base_Start_IT+0x80>
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	4a1c      	ldr	r2, [pc, #112]	@ (8008c84 <HAL_TIM_Base_Start_IT+0xe4>)
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d004      	beq.n	8008c20 <HAL_TIM_Base_Start_IT+0x80>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	4a1b      	ldr	r2, [pc, #108]	@ (8008c88 <HAL_TIM_Base_Start_IT+0xe8>)
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	d115      	bne.n	8008c4c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	689a      	ldr	r2, [r3, #8]
 8008c26:	4b19      	ldr	r3, [pc, #100]	@ (8008c8c <HAL_TIM_Base_Start_IT+0xec>)
 8008c28:	4013      	ands	r3, r2
 8008c2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	2b06      	cmp	r3, #6
 8008c30:	d015      	beq.n	8008c5e <HAL_TIM_Base_Start_IT+0xbe>
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c38:	d011      	beq.n	8008c5e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	681a      	ldr	r2, [r3, #0]
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f042 0201 	orr.w	r2, r2, #1
 8008c48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c4a:	e008      	b.n	8008c5e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	681a      	ldr	r2, [r3, #0]
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f042 0201 	orr.w	r2, r2, #1
 8008c5a:	601a      	str	r2, [r3, #0]
 8008c5c:	e000      	b.n	8008c60 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c5e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008c60:	2300      	movs	r3, #0
}
 8008c62:	4618      	mov	r0, r3
 8008c64:	3714      	adds	r7, #20
 8008c66:	46bd      	mov	sp, r7
 8008c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6c:	4770      	bx	lr
 8008c6e:	bf00      	nop
 8008c70:	40012c00 	.word	0x40012c00
 8008c74:	40000400 	.word	0x40000400
 8008c78:	40000800 	.word	0x40000800
 8008c7c:	40000c00 	.word	0x40000c00
 8008c80:	40013400 	.word	0x40013400
 8008c84:	40014000 	.word	0x40014000
 8008c88:	40015000 	.word	0x40015000
 8008c8c:	00010007 	.word	0x00010007

08008c90 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008c90:	b480      	push	{r7}
 8008c92:	b083      	sub	sp, #12
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	68da      	ldr	r2, [r3, #12]
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f022 0201 	bic.w	r2, r2, #1
 8008ca6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	6a1a      	ldr	r2, [r3, #32]
 8008cae:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008cb2:	4013      	ands	r3, r2
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d10f      	bne.n	8008cd8 <HAL_TIM_Base_Stop_IT+0x48>
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	6a1a      	ldr	r2, [r3, #32]
 8008cbe:	f244 4344 	movw	r3, #17476	@ 0x4444
 8008cc2:	4013      	ands	r3, r2
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d107      	bne.n	8008cd8 <HAL_TIM_Base_Stop_IT+0x48>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	681a      	ldr	r2, [r3, #0]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f022 0201 	bic.w	r2, r2, #1
 8008cd6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	2201      	movs	r2, #1
 8008cdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8008ce0:	2300      	movs	r3, #0
}
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	370c      	adds	r7, #12
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cec:	4770      	bx	lr

08008cee <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008cee:	b580      	push	{r7, lr}
 8008cf0:	b082      	sub	sp, #8
 8008cf2:	af00      	add	r7, sp, #0
 8008cf4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d101      	bne.n	8008d00 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	e049      	b.n	8008d94 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d06:	b2db      	uxtb	r3, r3
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d106      	bne.n	8008d1a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2200      	movs	r2, #0
 8008d10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	f7fd f801 	bl	8005d1c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2202      	movs	r2, #2
 8008d1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681a      	ldr	r2, [r3, #0]
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	3304      	adds	r3, #4
 8008d2a:	4619      	mov	r1, r3
 8008d2c:	4610      	mov	r0, r2
 8008d2e:	f000 fd11 	bl	8009754 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2201      	movs	r2, #1
 8008d36:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2201      	movs	r2, #1
 8008d3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2201      	movs	r2, #1
 8008d46:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2201      	movs	r2, #1
 8008d4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2201      	movs	r2, #1
 8008d56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2201      	movs	r2, #1
 8008d5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2201      	movs	r2, #1
 8008d66:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2201      	movs	r2, #1
 8008d6e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2201      	movs	r2, #1
 8008d76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2201      	movs	r2, #1
 8008d7e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2201      	movs	r2, #1
 8008d86:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2201      	movs	r2, #1
 8008d8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008d92:	2300      	movs	r3, #0
}
 8008d94:	4618      	mov	r0, r3
 8008d96:	3708      	adds	r7, #8
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	bd80      	pop	{r7, pc}

08008d9c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b084      	sub	sp, #16
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
 8008da4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d109      	bne.n	8008dc0 <HAL_TIM_PWM_Start+0x24>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008db2:	b2db      	uxtb	r3, r3
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	bf14      	ite	ne
 8008db8:	2301      	movne	r3, #1
 8008dba:	2300      	moveq	r3, #0
 8008dbc:	b2db      	uxtb	r3, r3
 8008dbe:	e03c      	b.n	8008e3a <HAL_TIM_PWM_Start+0x9e>
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	2b04      	cmp	r3, #4
 8008dc4:	d109      	bne.n	8008dda <HAL_TIM_PWM_Start+0x3e>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008dcc:	b2db      	uxtb	r3, r3
 8008dce:	2b01      	cmp	r3, #1
 8008dd0:	bf14      	ite	ne
 8008dd2:	2301      	movne	r3, #1
 8008dd4:	2300      	moveq	r3, #0
 8008dd6:	b2db      	uxtb	r3, r3
 8008dd8:	e02f      	b.n	8008e3a <HAL_TIM_PWM_Start+0x9e>
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	2b08      	cmp	r3, #8
 8008dde:	d109      	bne.n	8008df4 <HAL_TIM_PWM_Start+0x58>
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008de6:	b2db      	uxtb	r3, r3
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	bf14      	ite	ne
 8008dec:	2301      	movne	r3, #1
 8008dee:	2300      	moveq	r3, #0
 8008df0:	b2db      	uxtb	r3, r3
 8008df2:	e022      	b.n	8008e3a <HAL_TIM_PWM_Start+0x9e>
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	2b0c      	cmp	r3, #12
 8008df8:	d109      	bne.n	8008e0e <HAL_TIM_PWM_Start+0x72>
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e00:	b2db      	uxtb	r3, r3
 8008e02:	2b01      	cmp	r3, #1
 8008e04:	bf14      	ite	ne
 8008e06:	2301      	movne	r3, #1
 8008e08:	2300      	moveq	r3, #0
 8008e0a:	b2db      	uxtb	r3, r3
 8008e0c:	e015      	b.n	8008e3a <HAL_TIM_PWM_Start+0x9e>
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	2b10      	cmp	r3, #16
 8008e12:	d109      	bne.n	8008e28 <HAL_TIM_PWM_Start+0x8c>
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008e1a:	b2db      	uxtb	r3, r3
 8008e1c:	2b01      	cmp	r3, #1
 8008e1e:	bf14      	ite	ne
 8008e20:	2301      	movne	r3, #1
 8008e22:	2300      	moveq	r3, #0
 8008e24:	b2db      	uxtb	r3, r3
 8008e26:	e008      	b.n	8008e3a <HAL_TIM_PWM_Start+0x9e>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	2b01      	cmp	r3, #1
 8008e32:	bf14      	ite	ne
 8008e34:	2301      	movne	r3, #1
 8008e36:	2300      	moveq	r3, #0
 8008e38:	b2db      	uxtb	r3, r3
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d001      	beq.n	8008e42 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008e3e:	2301      	movs	r3, #1
 8008e40:	e0a6      	b.n	8008f90 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d104      	bne.n	8008e52 <HAL_TIM_PWM_Start+0xb6>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2202      	movs	r2, #2
 8008e4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008e50:	e023      	b.n	8008e9a <HAL_TIM_PWM_Start+0xfe>
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	2b04      	cmp	r3, #4
 8008e56:	d104      	bne.n	8008e62 <HAL_TIM_PWM_Start+0xc6>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2202      	movs	r2, #2
 8008e5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008e60:	e01b      	b.n	8008e9a <HAL_TIM_PWM_Start+0xfe>
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	2b08      	cmp	r3, #8
 8008e66:	d104      	bne.n	8008e72 <HAL_TIM_PWM_Start+0xd6>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2202      	movs	r2, #2
 8008e6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008e70:	e013      	b.n	8008e9a <HAL_TIM_PWM_Start+0xfe>
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	2b0c      	cmp	r3, #12
 8008e76:	d104      	bne.n	8008e82 <HAL_TIM_PWM_Start+0xe6>
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2202      	movs	r2, #2
 8008e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008e80:	e00b      	b.n	8008e9a <HAL_TIM_PWM_Start+0xfe>
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	2b10      	cmp	r3, #16
 8008e86:	d104      	bne.n	8008e92 <HAL_TIM_PWM_Start+0xf6>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2202      	movs	r2, #2
 8008e8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008e90:	e003      	b.n	8008e9a <HAL_TIM_PWM_Start+0xfe>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2202      	movs	r2, #2
 8008e96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	2201      	movs	r2, #1
 8008ea0:	6839      	ldr	r1, [r7, #0]
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	f001 f834 	bl	8009f10 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	4a3a      	ldr	r2, [pc, #232]	@ (8008f98 <HAL_TIM_PWM_Start+0x1fc>)
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d018      	beq.n	8008ee4 <HAL_TIM_PWM_Start+0x148>
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	4a39      	ldr	r2, [pc, #228]	@ (8008f9c <HAL_TIM_PWM_Start+0x200>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d013      	beq.n	8008ee4 <HAL_TIM_PWM_Start+0x148>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	4a37      	ldr	r2, [pc, #220]	@ (8008fa0 <HAL_TIM_PWM_Start+0x204>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d00e      	beq.n	8008ee4 <HAL_TIM_PWM_Start+0x148>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	4a36      	ldr	r2, [pc, #216]	@ (8008fa4 <HAL_TIM_PWM_Start+0x208>)
 8008ecc:	4293      	cmp	r3, r2
 8008ece:	d009      	beq.n	8008ee4 <HAL_TIM_PWM_Start+0x148>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	4a34      	ldr	r2, [pc, #208]	@ (8008fa8 <HAL_TIM_PWM_Start+0x20c>)
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	d004      	beq.n	8008ee4 <HAL_TIM_PWM_Start+0x148>
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	4a33      	ldr	r2, [pc, #204]	@ (8008fac <HAL_TIM_PWM_Start+0x210>)
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	d101      	bne.n	8008ee8 <HAL_TIM_PWM_Start+0x14c>
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	e000      	b.n	8008eea <HAL_TIM_PWM_Start+0x14e>
 8008ee8:	2300      	movs	r3, #0
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d007      	beq.n	8008efe <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008efc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4a25      	ldr	r2, [pc, #148]	@ (8008f98 <HAL_TIM_PWM_Start+0x1fc>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d022      	beq.n	8008f4e <HAL_TIM_PWM_Start+0x1b2>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f10:	d01d      	beq.n	8008f4e <HAL_TIM_PWM_Start+0x1b2>
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	4a26      	ldr	r2, [pc, #152]	@ (8008fb0 <HAL_TIM_PWM_Start+0x214>)
 8008f18:	4293      	cmp	r3, r2
 8008f1a:	d018      	beq.n	8008f4e <HAL_TIM_PWM_Start+0x1b2>
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4a24      	ldr	r2, [pc, #144]	@ (8008fb4 <HAL_TIM_PWM_Start+0x218>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d013      	beq.n	8008f4e <HAL_TIM_PWM_Start+0x1b2>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4a23      	ldr	r2, [pc, #140]	@ (8008fb8 <HAL_TIM_PWM_Start+0x21c>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d00e      	beq.n	8008f4e <HAL_TIM_PWM_Start+0x1b2>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	4a19      	ldr	r2, [pc, #100]	@ (8008f9c <HAL_TIM_PWM_Start+0x200>)
 8008f36:	4293      	cmp	r3, r2
 8008f38:	d009      	beq.n	8008f4e <HAL_TIM_PWM_Start+0x1b2>
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	4a18      	ldr	r2, [pc, #96]	@ (8008fa0 <HAL_TIM_PWM_Start+0x204>)
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d004      	beq.n	8008f4e <HAL_TIM_PWM_Start+0x1b2>
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	4a18      	ldr	r2, [pc, #96]	@ (8008fac <HAL_TIM_PWM_Start+0x210>)
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d115      	bne.n	8008f7a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	689a      	ldr	r2, [r3, #8]
 8008f54:	4b19      	ldr	r3, [pc, #100]	@ (8008fbc <HAL_TIM_PWM_Start+0x220>)
 8008f56:	4013      	ands	r3, r2
 8008f58:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	2b06      	cmp	r3, #6
 8008f5e:	d015      	beq.n	8008f8c <HAL_TIM_PWM_Start+0x1f0>
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f66:	d011      	beq.n	8008f8c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	681a      	ldr	r2, [r3, #0]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f042 0201 	orr.w	r2, r2, #1
 8008f76:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f78:	e008      	b.n	8008f8c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	681a      	ldr	r2, [r3, #0]
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f042 0201 	orr.w	r2, r2, #1
 8008f88:	601a      	str	r2, [r3, #0]
 8008f8a:	e000      	b.n	8008f8e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f8c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008f8e:	2300      	movs	r3, #0
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3710      	adds	r7, #16
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}
 8008f98:	40012c00 	.word	0x40012c00
 8008f9c:	40013400 	.word	0x40013400
 8008fa0:	40014000 	.word	0x40014000
 8008fa4:	40014400 	.word	0x40014400
 8008fa8:	40014800 	.word	0x40014800
 8008fac:	40015000 	.word	0x40015000
 8008fb0:	40000400 	.word	0x40000400
 8008fb4:	40000800 	.word	0x40000800
 8008fb8:	40000c00 	.word	0x40000c00
 8008fbc:	00010007 	.word	0x00010007

08008fc0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b086      	sub	sp, #24
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
 8008fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d101      	bne.n	8008fd4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	e097      	b.n	8009104 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008fda:	b2db      	uxtb	r3, r3
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d106      	bne.n	8008fee <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	f7fc feb7 	bl	8005d5c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2202      	movs	r2, #2
 8008ff2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	689b      	ldr	r3, [r3, #8]
 8008ffc:	687a      	ldr	r2, [r7, #4]
 8008ffe:	6812      	ldr	r2, [r2, #0]
 8009000:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8009004:	f023 0307 	bic.w	r3, r3, #7
 8009008:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681a      	ldr	r2, [r3, #0]
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	3304      	adds	r3, #4
 8009012:	4619      	mov	r1, r3
 8009014:	4610      	mov	r0, r2
 8009016:	f000 fb9d 	bl	8009754 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	689b      	ldr	r3, [r3, #8]
 8009020:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	699b      	ldr	r3, [r3, #24]
 8009028:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	6a1b      	ldr	r3, [r3, #32]
 8009030:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	697a      	ldr	r2, [r7, #20]
 8009038:	4313      	orrs	r3, r2
 800903a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800903c:	693b      	ldr	r3, [r7, #16]
 800903e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009042:	f023 0303 	bic.w	r3, r3, #3
 8009046:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	689a      	ldr	r2, [r3, #8]
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	699b      	ldr	r3, [r3, #24]
 8009050:	021b      	lsls	r3, r3, #8
 8009052:	4313      	orrs	r3, r2
 8009054:	693a      	ldr	r2, [r7, #16]
 8009056:	4313      	orrs	r3, r2
 8009058:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800905a:	693b      	ldr	r3, [r7, #16]
 800905c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8009060:	f023 030c 	bic.w	r3, r3, #12
 8009064:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800906c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009070:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	68da      	ldr	r2, [r3, #12]
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	69db      	ldr	r3, [r3, #28]
 800907a:	021b      	lsls	r3, r3, #8
 800907c:	4313      	orrs	r3, r2
 800907e:	693a      	ldr	r2, [r7, #16]
 8009080:	4313      	orrs	r3, r2
 8009082:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	691b      	ldr	r3, [r3, #16]
 8009088:	011a      	lsls	r2, r3, #4
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	6a1b      	ldr	r3, [r3, #32]
 800908e:	031b      	lsls	r3, r3, #12
 8009090:	4313      	orrs	r3, r2
 8009092:	693a      	ldr	r2, [r7, #16]
 8009094:	4313      	orrs	r3, r2
 8009096:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800909e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80090a6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	685a      	ldr	r2, [r3, #4]
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	695b      	ldr	r3, [r3, #20]
 80090b0:	011b      	lsls	r3, r3, #4
 80090b2:	4313      	orrs	r3, r2
 80090b4:	68fa      	ldr	r2, [r7, #12]
 80090b6:	4313      	orrs	r3, r2
 80090b8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	697a      	ldr	r2, [r7, #20]
 80090c0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	693a      	ldr	r2, [r7, #16]
 80090c8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	68fa      	ldr	r2, [r7, #12]
 80090d0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2201      	movs	r2, #1
 80090d6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2201      	movs	r2, #1
 80090de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2201      	movs	r2, #1
 80090e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2201      	movs	r2, #1
 80090ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2201      	movs	r2, #1
 80090f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2201      	movs	r2, #1
 80090fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009102:	2300      	movs	r3, #0
}
 8009104:	4618      	mov	r0, r3
 8009106:	3718      	adds	r7, #24
 8009108:	46bd      	mov	sp, r7
 800910a:	bd80      	pop	{r7, pc}

0800910c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b084      	sub	sp, #16
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
 8009114:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800911c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009124:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800912c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009134:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d110      	bne.n	800915e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800913c:	7bfb      	ldrb	r3, [r7, #15]
 800913e:	2b01      	cmp	r3, #1
 8009140:	d102      	bne.n	8009148 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009142:	7b7b      	ldrb	r3, [r7, #13]
 8009144:	2b01      	cmp	r3, #1
 8009146:	d001      	beq.n	800914c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009148:	2301      	movs	r3, #1
 800914a:	e069      	b.n	8009220 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2202      	movs	r2, #2
 8009150:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2202      	movs	r2, #2
 8009158:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800915c:	e031      	b.n	80091c2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	2b04      	cmp	r3, #4
 8009162:	d110      	bne.n	8009186 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009164:	7bbb      	ldrb	r3, [r7, #14]
 8009166:	2b01      	cmp	r3, #1
 8009168:	d102      	bne.n	8009170 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800916a:	7b3b      	ldrb	r3, [r7, #12]
 800916c:	2b01      	cmp	r3, #1
 800916e:	d001      	beq.n	8009174 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009170:	2301      	movs	r3, #1
 8009172:	e055      	b.n	8009220 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2202      	movs	r2, #2
 8009178:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2202      	movs	r2, #2
 8009180:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009184:	e01d      	b.n	80091c2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009186:	7bfb      	ldrb	r3, [r7, #15]
 8009188:	2b01      	cmp	r3, #1
 800918a:	d108      	bne.n	800919e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800918c:	7bbb      	ldrb	r3, [r7, #14]
 800918e:	2b01      	cmp	r3, #1
 8009190:	d105      	bne.n	800919e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009192:	7b7b      	ldrb	r3, [r7, #13]
 8009194:	2b01      	cmp	r3, #1
 8009196:	d102      	bne.n	800919e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009198:	7b3b      	ldrb	r3, [r7, #12]
 800919a:	2b01      	cmp	r3, #1
 800919c:	d001      	beq.n	80091a2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800919e:	2301      	movs	r3, #1
 80091a0:	e03e      	b.n	8009220 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2202      	movs	r2, #2
 80091a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2202      	movs	r2, #2
 80091ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2202      	movs	r2, #2
 80091b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2202      	movs	r2, #2
 80091be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d003      	beq.n	80091d0 <HAL_TIM_Encoder_Start+0xc4>
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	2b04      	cmp	r3, #4
 80091cc:	d008      	beq.n	80091e0 <HAL_TIM_Encoder_Start+0xd4>
 80091ce:	e00f      	b.n	80091f0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	2201      	movs	r2, #1
 80091d6:	2100      	movs	r1, #0
 80091d8:	4618      	mov	r0, r3
 80091da:	f000 fe99 	bl	8009f10 <TIM_CCxChannelCmd>
      break;
 80091de:	e016      	b.n	800920e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	2201      	movs	r2, #1
 80091e6:	2104      	movs	r1, #4
 80091e8:	4618      	mov	r0, r3
 80091ea:	f000 fe91 	bl	8009f10 <TIM_CCxChannelCmd>
      break;
 80091ee:	e00e      	b.n	800920e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	2201      	movs	r2, #1
 80091f6:	2100      	movs	r1, #0
 80091f8:	4618      	mov	r0, r3
 80091fa:	f000 fe89 	bl	8009f10 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	2201      	movs	r2, #1
 8009204:	2104      	movs	r1, #4
 8009206:	4618      	mov	r0, r3
 8009208:	f000 fe82 	bl	8009f10 <TIM_CCxChannelCmd>
      break;
 800920c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	681a      	ldr	r2, [r3, #0]
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f042 0201 	orr.w	r2, r2, #1
 800921c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800921e:	2300      	movs	r3, #0
}
 8009220:	4618      	mov	r0, r3
 8009222:	3710      	adds	r7, #16
 8009224:	46bd      	mov	sp, r7
 8009226:	bd80      	pop	{r7, pc}

08009228 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b084      	sub	sp, #16
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	68db      	ldr	r3, [r3, #12]
 8009236:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	691b      	ldr	r3, [r3, #16]
 800923e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	f003 0302 	and.w	r3, r3, #2
 8009246:	2b00      	cmp	r3, #0
 8009248:	d020      	beq.n	800928c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	f003 0302 	and.w	r3, r3, #2
 8009250:	2b00      	cmp	r3, #0
 8009252:	d01b      	beq.n	800928c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f06f 0202 	mvn.w	r2, #2
 800925c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	2201      	movs	r2, #1
 8009262:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	699b      	ldr	r3, [r3, #24]
 800926a:	f003 0303 	and.w	r3, r3, #3
 800926e:	2b00      	cmp	r3, #0
 8009270:	d003      	beq.n	800927a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009272:	6878      	ldr	r0, [r7, #4]
 8009274:	f000 fa50 	bl	8009718 <HAL_TIM_IC_CaptureCallback>
 8009278:	e005      	b.n	8009286 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f000 fa42 	bl	8009704 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	f000 fa53 	bl	800972c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2200      	movs	r2, #0
 800928a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	f003 0304 	and.w	r3, r3, #4
 8009292:	2b00      	cmp	r3, #0
 8009294:	d020      	beq.n	80092d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	f003 0304 	and.w	r3, r3, #4
 800929c:	2b00      	cmp	r3, #0
 800929e:	d01b      	beq.n	80092d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	f06f 0204 	mvn.w	r2, #4
 80092a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2202      	movs	r2, #2
 80092ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	699b      	ldr	r3, [r3, #24]
 80092b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d003      	beq.n	80092c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f000 fa2a 	bl	8009718 <HAL_TIM_IC_CaptureCallback>
 80092c4:	e005      	b.n	80092d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	f000 fa1c 	bl	8009704 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f000 fa2d 	bl	800972c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2200      	movs	r2, #0
 80092d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	f003 0308 	and.w	r3, r3, #8
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d020      	beq.n	8009324 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	f003 0308 	and.w	r3, r3, #8
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d01b      	beq.n	8009324 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f06f 0208 	mvn.w	r2, #8
 80092f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	2204      	movs	r2, #4
 80092fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	69db      	ldr	r3, [r3, #28]
 8009302:	f003 0303 	and.w	r3, r3, #3
 8009306:	2b00      	cmp	r3, #0
 8009308:	d003      	beq.n	8009312 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800930a:	6878      	ldr	r0, [r7, #4]
 800930c:	f000 fa04 	bl	8009718 <HAL_TIM_IC_CaptureCallback>
 8009310:	e005      	b.n	800931e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f000 f9f6 	bl	8009704 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009318:	6878      	ldr	r0, [r7, #4]
 800931a:	f000 fa07 	bl	800972c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2200      	movs	r2, #0
 8009322:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	f003 0310 	and.w	r3, r3, #16
 800932a:	2b00      	cmp	r3, #0
 800932c:	d020      	beq.n	8009370 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	f003 0310 	and.w	r3, r3, #16
 8009334:	2b00      	cmp	r3, #0
 8009336:	d01b      	beq.n	8009370 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f06f 0210 	mvn.w	r2, #16
 8009340:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2208      	movs	r2, #8
 8009346:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	69db      	ldr	r3, [r3, #28]
 800934e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009352:	2b00      	cmp	r3, #0
 8009354:	d003      	beq.n	800935e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f000 f9de 	bl	8009718 <HAL_TIM_IC_CaptureCallback>
 800935c:	e005      	b.n	800936a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800935e:	6878      	ldr	r0, [r7, #4]
 8009360:	f000 f9d0 	bl	8009704 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009364:	6878      	ldr	r0, [r7, #4]
 8009366:	f000 f9e1 	bl	800972c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2200      	movs	r2, #0
 800936e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	f003 0301 	and.w	r3, r3, #1
 8009376:	2b00      	cmp	r3, #0
 8009378:	d00c      	beq.n	8009394 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	f003 0301 	and.w	r3, r3, #1
 8009380:	2b00      	cmp	r3, #0
 8009382:	d007      	beq.n	8009394 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	f06f 0201 	mvn.w	r2, #1
 800938c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f000 f9ae 	bl	80096f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800939a:	2b00      	cmp	r3, #0
 800939c:	d104      	bne.n	80093a8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d00c      	beq.n	80093c2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d007      	beq.n	80093c2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80093ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f000 ff01 	bl	800a1c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80093c2:	68bb      	ldr	r3, [r7, #8]
 80093c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d00c      	beq.n	80093e6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d007      	beq.n	80093e6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80093de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80093e0:	6878      	ldr	r0, [r7, #4]
 80093e2:	f000 fef9 	bl	800a1d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d00c      	beq.n	800940a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d007      	beq.n	800940a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009402:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009404:	6878      	ldr	r0, [r7, #4]
 8009406:	f000 f99b 	bl	8009740 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	f003 0320 	and.w	r3, r3, #32
 8009410:	2b00      	cmp	r3, #0
 8009412:	d00c      	beq.n	800942e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	f003 0320 	and.w	r3, r3, #32
 800941a:	2b00      	cmp	r3, #0
 800941c:	d007      	beq.n	800942e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	f06f 0220 	mvn.w	r2, #32
 8009426:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f000 fec1 	bl	800a1b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009434:	2b00      	cmp	r3, #0
 8009436:	d00c      	beq.n	8009452 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800943e:	2b00      	cmp	r3, #0
 8009440:	d007      	beq.n	8009452 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800944a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800944c:	6878      	ldr	r0, [r7, #4]
 800944e:	f000 fecd 	bl	800a1ec <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009458:	2b00      	cmp	r3, #0
 800945a:	d00c      	beq.n	8009476 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009462:	2b00      	cmp	r3, #0
 8009464:	d007      	beq.n	8009476 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800946e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f000 fec5 	bl	800a200 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800947c:	2b00      	cmp	r3, #0
 800947e:	d00c      	beq.n	800949a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009486:	2b00      	cmp	r3, #0
 8009488:	d007      	beq.n	800949a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8009492:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8009494:	6878      	ldr	r0, [r7, #4]
 8009496:	f000 febd 	bl	800a214 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d00c      	beq.n	80094be <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d007      	beq.n	80094be <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80094b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80094b8:	6878      	ldr	r0, [r7, #4]
 80094ba:	f000 feb5 	bl	800a228 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80094be:	bf00      	nop
 80094c0:	3710      	adds	r7, #16
 80094c2:	46bd      	mov	sp, r7
 80094c4:	bd80      	pop	{r7, pc}
	...

080094c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b086      	sub	sp, #24
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	60f8      	str	r0, [r7, #12]
 80094d0:	60b9      	str	r1, [r7, #8]
 80094d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80094d4:	2300      	movs	r3, #0
 80094d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80094de:	2b01      	cmp	r3, #1
 80094e0:	d101      	bne.n	80094e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80094e2:	2302      	movs	r3, #2
 80094e4:	e0ff      	b.n	80096e6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	2201      	movs	r2, #1
 80094ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	2b14      	cmp	r3, #20
 80094f2:	f200 80f0 	bhi.w	80096d6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80094f6:	a201      	add	r2, pc, #4	@ (adr r2, 80094fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80094f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094fc:	08009551 	.word	0x08009551
 8009500:	080096d7 	.word	0x080096d7
 8009504:	080096d7 	.word	0x080096d7
 8009508:	080096d7 	.word	0x080096d7
 800950c:	08009591 	.word	0x08009591
 8009510:	080096d7 	.word	0x080096d7
 8009514:	080096d7 	.word	0x080096d7
 8009518:	080096d7 	.word	0x080096d7
 800951c:	080095d3 	.word	0x080095d3
 8009520:	080096d7 	.word	0x080096d7
 8009524:	080096d7 	.word	0x080096d7
 8009528:	080096d7 	.word	0x080096d7
 800952c:	08009613 	.word	0x08009613
 8009530:	080096d7 	.word	0x080096d7
 8009534:	080096d7 	.word	0x080096d7
 8009538:	080096d7 	.word	0x080096d7
 800953c:	08009655 	.word	0x08009655
 8009540:	080096d7 	.word	0x080096d7
 8009544:	080096d7 	.word	0x080096d7
 8009548:	080096d7 	.word	0x080096d7
 800954c:	08009695 	.word	0x08009695
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	68b9      	ldr	r1, [r7, #8]
 8009556:	4618      	mov	r0, r3
 8009558:	f000 f9b0 	bl	80098bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	699a      	ldr	r2, [r3, #24]
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f042 0208 	orr.w	r2, r2, #8
 800956a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	699a      	ldr	r2, [r3, #24]
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f022 0204 	bic.w	r2, r2, #4
 800957a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	6999      	ldr	r1, [r3, #24]
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	691a      	ldr	r2, [r3, #16]
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	430a      	orrs	r2, r1
 800958c:	619a      	str	r2, [r3, #24]
      break;
 800958e:	e0a5      	b.n	80096dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	68b9      	ldr	r1, [r7, #8]
 8009596:	4618      	mov	r0, r3
 8009598:	f000 fa2a 	bl	80099f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	699a      	ldr	r2, [r3, #24]
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80095aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	699a      	ldr	r2, [r3, #24]
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80095ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	6999      	ldr	r1, [r3, #24]
 80095c2:	68bb      	ldr	r3, [r7, #8]
 80095c4:	691b      	ldr	r3, [r3, #16]
 80095c6:	021a      	lsls	r2, r3, #8
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	430a      	orrs	r2, r1
 80095ce:	619a      	str	r2, [r3, #24]
      break;
 80095d0:	e084      	b.n	80096dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	68b9      	ldr	r1, [r7, #8]
 80095d8:	4618      	mov	r0, r3
 80095da:	f000 fa9d 	bl	8009b18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	69da      	ldr	r2, [r3, #28]
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	f042 0208 	orr.w	r2, r2, #8
 80095ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	69da      	ldr	r2, [r3, #28]
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	f022 0204 	bic.w	r2, r2, #4
 80095fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	69d9      	ldr	r1, [r3, #28]
 8009604:	68bb      	ldr	r3, [r7, #8]
 8009606:	691a      	ldr	r2, [r3, #16]
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	430a      	orrs	r2, r1
 800960e:	61da      	str	r2, [r3, #28]
      break;
 8009610:	e064      	b.n	80096dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	68b9      	ldr	r1, [r7, #8]
 8009618:	4618      	mov	r0, r3
 800961a:	f000 fb0f 	bl	8009c3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	69da      	ldr	r2, [r3, #28]
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800962c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	69da      	ldr	r2, [r3, #28]
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800963c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	69d9      	ldr	r1, [r3, #28]
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	691b      	ldr	r3, [r3, #16]
 8009648:	021a      	lsls	r2, r3, #8
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	430a      	orrs	r2, r1
 8009650:	61da      	str	r2, [r3, #28]
      break;
 8009652:	e043      	b.n	80096dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	68b9      	ldr	r1, [r7, #8]
 800965a:	4618      	mov	r0, r3
 800965c:	f000 fb82 	bl	8009d64 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f042 0208 	orr.w	r2, r2, #8
 800966e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	f022 0204 	bic.w	r2, r2, #4
 800967e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	691a      	ldr	r2, [r3, #16]
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	430a      	orrs	r2, r1
 8009690:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009692:	e023      	b.n	80096dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	68b9      	ldr	r1, [r7, #8]
 800969a:	4618      	mov	r0, r3
 800969c:	f000 fbcc 	bl	8009e38 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80096ae:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80096be:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	691b      	ldr	r3, [r3, #16]
 80096ca:	021a      	lsls	r2, r3, #8
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	430a      	orrs	r2, r1
 80096d2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80096d4:	e002      	b.n	80096dc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80096d6:	2301      	movs	r3, #1
 80096d8:	75fb      	strb	r3, [r7, #23]
      break;
 80096da:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	2200      	movs	r2, #0
 80096e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80096e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	3718      	adds	r7, #24
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd80      	pop	{r7, pc}
 80096ee:	bf00      	nop

080096f0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80096f0:	b480      	push	{r7}
 80096f2:	b083      	sub	sp, #12
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80096f8:	bf00      	nop
 80096fa:	370c      	adds	r7, #12
 80096fc:	46bd      	mov	sp, r7
 80096fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009702:	4770      	bx	lr

08009704 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009704:	b480      	push	{r7}
 8009706:	b083      	sub	sp, #12
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800970c:	bf00      	nop
 800970e:	370c      	adds	r7, #12
 8009710:	46bd      	mov	sp, r7
 8009712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009716:	4770      	bx	lr

08009718 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009718:	b480      	push	{r7}
 800971a:	b083      	sub	sp, #12
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009720:	bf00      	nop
 8009722:	370c      	adds	r7, #12
 8009724:	46bd      	mov	sp, r7
 8009726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972a:	4770      	bx	lr

0800972c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800972c:	b480      	push	{r7}
 800972e:	b083      	sub	sp, #12
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009734:	bf00      	nop
 8009736:	370c      	adds	r7, #12
 8009738:	46bd      	mov	sp, r7
 800973a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973e:	4770      	bx	lr

08009740 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009740:	b480      	push	{r7}
 8009742:	b083      	sub	sp, #12
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009748:	bf00      	nop
 800974a:	370c      	adds	r7, #12
 800974c:	46bd      	mov	sp, r7
 800974e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009752:	4770      	bx	lr

08009754 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009754:	b480      	push	{r7}
 8009756:	b085      	sub	sp, #20
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
 800975c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	4a4c      	ldr	r2, [pc, #304]	@ (8009898 <TIM_Base_SetConfig+0x144>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d017      	beq.n	800979c <TIM_Base_SetConfig+0x48>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009772:	d013      	beq.n	800979c <TIM_Base_SetConfig+0x48>
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	4a49      	ldr	r2, [pc, #292]	@ (800989c <TIM_Base_SetConfig+0x148>)
 8009778:	4293      	cmp	r3, r2
 800977a:	d00f      	beq.n	800979c <TIM_Base_SetConfig+0x48>
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	4a48      	ldr	r2, [pc, #288]	@ (80098a0 <TIM_Base_SetConfig+0x14c>)
 8009780:	4293      	cmp	r3, r2
 8009782:	d00b      	beq.n	800979c <TIM_Base_SetConfig+0x48>
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	4a47      	ldr	r2, [pc, #284]	@ (80098a4 <TIM_Base_SetConfig+0x150>)
 8009788:	4293      	cmp	r3, r2
 800978a:	d007      	beq.n	800979c <TIM_Base_SetConfig+0x48>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	4a46      	ldr	r2, [pc, #280]	@ (80098a8 <TIM_Base_SetConfig+0x154>)
 8009790:	4293      	cmp	r3, r2
 8009792:	d003      	beq.n	800979c <TIM_Base_SetConfig+0x48>
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	4a45      	ldr	r2, [pc, #276]	@ (80098ac <TIM_Base_SetConfig+0x158>)
 8009798:	4293      	cmp	r3, r2
 800979a:	d108      	bne.n	80097ae <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	685b      	ldr	r3, [r3, #4]
 80097a8:	68fa      	ldr	r2, [r7, #12]
 80097aa:	4313      	orrs	r3, r2
 80097ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	4a39      	ldr	r2, [pc, #228]	@ (8009898 <TIM_Base_SetConfig+0x144>)
 80097b2:	4293      	cmp	r3, r2
 80097b4:	d023      	beq.n	80097fe <TIM_Base_SetConfig+0xaa>
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80097bc:	d01f      	beq.n	80097fe <TIM_Base_SetConfig+0xaa>
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	4a36      	ldr	r2, [pc, #216]	@ (800989c <TIM_Base_SetConfig+0x148>)
 80097c2:	4293      	cmp	r3, r2
 80097c4:	d01b      	beq.n	80097fe <TIM_Base_SetConfig+0xaa>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	4a35      	ldr	r2, [pc, #212]	@ (80098a0 <TIM_Base_SetConfig+0x14c>)
 80097ca:	4293      	cmp	r3, r2
 80097cc:	d017      	beq.n	80097fe <TIM_Base_SetConfig+0xaa>
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	4a34      	ldr	r2, [pc, #208]	@ (80098a4 <TIM_Base_SetConfig+0x150>)
 80097d2:	4293      	cmp	r3, r2
 80097d4:	d013      	beq.n	80097fe <TIM_Base_SetConfig+0xaa>
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	4a33      	ldr	r2, [pc, #204]	@ (80098a8 <TIM_Base_SetConfig+0x154>)
 80097da:	4293      	cmp	r3, r2
 80097dc:	d00f      	beq.n	80097fe <TIM_Base_SetConfig+0xaa>
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	4a33      	ldr	r2, [pc, #204]	@ (80098b0 <TIM_Base_SetConfig+0x15c>)
 80097e2:	4293      	cmp	r3, r2
 80097e4:	d00b      	beq.n	80097fe <TIM_Base_SetConfig+0xaa>
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	4a32      	ldr	r2, [pc, #200]	@ (80098b4 <TIM_Base_SetConfig+0x160>)
 80097ea:	4293      	cmp	r3, r2
 80097ec:	d007      	beq.n	80097fe <TIM_Base_SetConfig+0xaa>
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	4a31      	ldr	r2, [pc, #196]	@ (80098b8 <TIM_Base_SetConfig+0x164>)
 80097f2:	4293      	cmp	r3, r2
 80097f4:	d003      	beq.n	80097fe <TIM_Base_SetConfig+0xaa>
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	4a2c      	ldr	r2, [pc, #176]	@ (80098ac <TIM_Base_SetConfig+0x158>)
 80097fa:	4293      	cmp	r3, r2
 80097fc:	d108      	bne.n	8009810 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009804:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	68db      	ldr	r3, [r3, #12]
 800980a:	68fa      	ldr	r2, [r7, #12]
 800980c:	4313      	orrs	r3, r2
 800980e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	695b      	ldr	r3, [r3, #20]
 800981a:	4313      	orrs	r3, r2
 800981c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	68fa      	ldr	r2, [r7, #12]
 8009822:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	689a      	ldr	r2, [r3, #8]
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	681a      	ldr	r2, [r3, #0]
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	4a18      	ldr	r2, [pc, #96]	@ (8009898 <TIM_Base_SetConfig+0x144>)
 8009838:	4293      	cmp	r3, r2
 800983a:	d013      	beq.n	8009864 <TIM_Base_SetConfig+0x110>
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	4a1a      	ldr	r2, [pc, #104]	@ (80098a8 <TIM_Base_SetConfig+0x154>)
 8009840:	4293      	cmp	r3, r2
 8009842:	d00f      	beq.n	8009864 <TIM_Base_SetConfig+0x110>
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	4a1a      	ldr	r2, [pc, #104]	@ (80098b0 <TIM_Base_SetConfig+0x15c>)
 8009848:	4293      	cmp	r3, r2
 800984a:	d00b      	beq.n	8009864 <TIM_Base_SetConfig+0x110>
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	4a19      	ldr	r2, [pc, #100]	@ (80098b4 <TIM_Base_SetConfig+0x160>)
 8009850:	4293      	cmp	r3, r2
 8009852:	d007      	beq.n	8009864 <TIM_Base_SetConfig+0x110>
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	4a18      	ldr	r2, [pc, #96]	@ (80098b8 <TIM_Base_SetConfig+0x164>)
 8009858:	4293      	cmp	r3, r2
 800985a:	d003      	beq.n	8009864 <TIM_Base_SetConfig+0x110>
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	4a13      	ldr	r2, [pc, #76]	@ (80098ac <TIM_Base_SetConfig+0x158>)
 8009860:	4293      	cmp	r3, r2
 8009862:	d103      	bne.n	800986c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	691a      	ldr	r2, [r3, #16]
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2201      	movs	r2, #1
 8009870:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	691b      	ldr	r3, [r3, #16]
 8009876:	f003 0301 	and.w	r3, r3, #1
 800987a:	2b01      	cmp	r3, #1
 800987c:	d105      	bne.n	800988a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	691b      	ldr	r3, [r3, #16]
 8009882:	f023 0201 	bic.w	r2, r3, #1
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	611a      	str	r2, [r3, #16]
  }
}
 800988a:	bf00      	nop
 800988c:	3714      	adds	r7, #20
 800988e:	46bd      	mov	sp, r7
 8009890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009894:	4770      	bx	lr
 8009896:	bf00      	nop
 8009898:	40012c00 	.word	0x40012c00
 800989c:	40000400 	.word	0x40000400
 80098a0:	40000800 	.word	0x40000800
 80098a4:	40000c00 	.word	0x40000c00
 80098a8:	40013400 	.word	0x40013400
 80098ac:	40015000 	.word	0x40015000
 80098b0:	40014000 	.word	0x40014000
 80098b4:	40014400 	.word	0x40014400
 80098b8:	40014800 	.word	0x40014800

080098bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80098bc:	b480      	push	{r7}
 80098be:	b087      	sub	sp, #28
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
 80098c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	6a1b      	ldr	r3, [r3, #32]
 80098ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	6a1b      	ldr	r3, [r3, #32]
 80098d0:	f023 0201 	bic.w	r2, r3, #1
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	685b      	ldr	r3, [r3, #4]
 80098dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	699b      	ldr	r3, [r3, #24]
 80098e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80098ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80098ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	f023 0303 	bic.w	r3, r3, #3
 80098f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	68fa      	ldr	r2, [r7, #12]
 80098fe:	4313      	orrs	r3, r2
 8009900:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009902:	697b      	ldr	r3, [r7, #20]
 8009904:	f023 0302 	bic.w	r3, r3, #2
 8009908:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	689b      	ldr	r3, [r3, #8]
 800990e:	697a      	ldr	r2, [r7, #20]
 8009910:	4313      	orrs	r3, r2
 8009912:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	4a30      	ldr	r2, [pc, #192]	@ (80099d8 <TIM_OC1_SetConfig+0x11c>)
 8009918:	4293      	cmp	r3, r2
 800991a:	d013      	beq.n	8009944 <TIM_OC1_SetConfig+0x88>
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	4a2f      	ldr	r2, [pc, #188]	@ (80099dc <TIM_OC1_SetConfig+0x120>)
 8009920:	4293      	cmp	r3, r2
 8009922:	d00f      	beq.n	8009944 <TIM_OC1_SetConfig+0x88>
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	4a2e      	ldr	r2, [pc, #184]	@ (80099e0 <TIM_OC1_SetConfig+0x124>)
 8009928:	4293      	cmp	r3, r2
 800992a:	d00b      	beq.n	8009944 <TIM_OC1_SetConfig+0x88>
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	4a2d      	ldr	r2, [pc, #180]	@ (80099e4 <TIM_OC1_SetConfig+0x128>)
 8009930:	4293      	cmp	r3, r2
 8009932:	d007      	beq.n	8009944 <TIM_OC1_SetConfig+0x88>
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	4a2c      	ldr	r2, [pc, #176]	@ (80099e8 <TIM_OC1_SetConfig+0x12c>)
 8009938:	4293      	cmp	r3, r2
 800993a:	d003      	beq.n	8009944 <TIM_OC1_SetConfig+0x88>
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	4a2b      	ldr	r2, [pc, #172]	@ (80099ec <TIM_OC1_SetConfig+0x130>)
 8009940:	4293      	cmp	r3, r2
 8009942:	d10c      	bne.n	800995e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009944:	697b      	ldr	r3, [r7, #20]
 8009946:	f023 0308 	bic.w	r3, r3, #8
 800994a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	68db      	ldr	r3, [r3, #12]
 8009950:	697a      	ldr	r2, [r7, #20]
 8009952:	4313      	orrs	r3, r2
 8009954:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009956:	697b      	ldr	r3, [r7, #20]
 8009958:	f023 0304 	bic.w	r3, r3, #4
 800995c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	4a1d      	ldr	r2, [pc, #116]	@ (80099d8 <TIM_OC1_SetConfig+0x11c>)
 8009962:	4293      	cmp	r3, r2
 8009964:	d013      	beq.n	800998e <TIM_OC1_SetConfig+0xd2>
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	4a1c      	ldr	r2, [pc, #112]	@ (80099dc <TIM_OC1_SetConfig+0x120>)
 800996a:	4293      	cmp	r3, r2
 800996c:	d00f      	beq.n	800998e <TIM_OC1_SetConfig+0xd2>
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	4a1b      	ldr	r2, [pc, #108]	@ (80099e0 <TIM_OC1_SetConfig+0x124>)
 8009972:	4293      	cmp	r3, r2
 8009974:	d00b      	beq.n	800998e <TIM_OC1_SetConfig+0xd2>
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	4a1a      	ldr	r2, [pc, #104]	@ (80099e4 <TIM_OC1_SetConfig+0x128>)
 800997a:	4293      	cmp	r3, r2
 800997c:	d007      	beq.n	800998e <TIM_OC1_SetConfig+0xd2>
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	4a19      	ldr	r2, [pc, #100]	@ (80099e8 <TIM_OC1_SetConfig+0x12c>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d003      	beq.n	800998e <TIM_OC1_SetConfig+0xd2>
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	4a18      	ldr	r2, [pc, #96]	@ (80099ec <TIM_OC1_SetConfig+0x130>)
 800998a:	4293      	cmp	r3, r2
 800998c:	d111      	bne.n	80099b2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800998e:	693b      	ldr	r3, [r7, #16]
 8009990:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009994:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009996:	693b      	ldr	r3, [r7, #16]
 8009998:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800999c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800999e:	683b      	ldr	r3, [r7, #0]
 80099a0:	695b      	ldr	r3, [r3, #20]
 80099a2:	693a      	ldr	r2, [r7, #16]
 80099a4:	4313      	orrs	r3, r2
 80099a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	699b      	ldr	r3, [r3, #24]
 80099ac:	693a      	ldr	r2, [r7, #16]
 80099ae:	4313      	orrs	r3, r2
 80099b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	693a      	ldr	r2, [r7, #16]
 80099b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	68fa      	ldr	r2, [r7, #12]
 80099bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	685a      	ldr	r2, [r3, #4]
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	697a      	ldr	r2, [r7, #20]
 80099ca:	621a      	str	r2, [r3, #32]
}
 80099cc:	bf00      	nop
 80099ce:	371c      	adds	r7, #28
 80099d0:	46bd      	mov	sp, r7
 80099d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d6:	4770      	bx	lr
 80099d8:	40012c00 	.word	0x40012c00
 80099dc:	40013400 	.word	0x40013400
 80099e0:	40014000 	.word	0x40014000
 80099e4:	40014400 	.word	0x40014400
 80099e8:	40014800 	.word	0x40014800
 80099ec:	40015000 	.word	0x40015000

080099f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80099f0:	b480      	push	{r7}
 80099f2:	b087      	sub	sp, #28
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
 80099f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6a1b      	ldr	r3, [r3, #32]
 80099fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	6a1b      	ldr	r3, [r3, #32]
 8009a04:	f023 0210 	bic.w	r2, r3, #16
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	685b      	ldr	r3, [r3, #4]
 8009a10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	699b      	ldr	r3, [r3, #24]
 8009a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009a1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009a2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	021b      	lsls	r3, r3, #8
 8009a32:	68fa      	ldr	r2, [r7, #12]
 8009a34:	4313      	orrs	r3, r2
 8009a36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009a38:	697b      	ldr	r3, [r7, #20]
 8009a3a:	f023 0320 	bic.w	r3, r3, #32
 8009a3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	689b      	ldr	r3, [r3, #8]
 8009a44:	011b      	lsls	r3, r3, #4
 8009a46:	697a      	ldr	r2, [r7, #20]
 8009a48:	4313      	orrs	r3, r2
 8009a4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	4a2c      	ldr	r2, [pc, #176]	@ (8009b00 <TIM_OC2_SetConfig+0x110>)
 8009a50:	4293      	cmp	r3, r2
 8009a52:	d007      	beq.n	8009a64 <TIM_OC2_SetConfig+0x74>
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	4a2b      	ldr	r2, [pc, #172]	@ (8009b04 <TIM_OC2_SetConfig+0x114>)
 8009a58:	4293      	cmp	r3, r2
 8009a5a:	d003      	beq.n	8009a64 <TIM_OC2_SetConfig+0x74>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	4a2a      	ldr	r2, [pc, #168]	@ (8009b08 <TIM_OC2_SetConfig+0x118>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d10d      	bne.n	8009a80 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009a64:	697b      	ldr	r3, [r7, #20]
 8009a66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009a6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	68db      	ldr	r3, [r3, #12]
 8009a70:	011b      	lsls	r3, r3, #4
 8009a72:	697a      	ldr	r2, [r7, #20]
 8009a74:	4313      	orrs	r3, r2
 8009a76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009a78:	697b      	ldr	r3, [r7, #20]
 8009a7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009a7e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	4a1f      	ldr	r2, [pc, #124]	@ (8009b00 <TIM_OC2_SetConfig+0x110>)
 8009a84:	4293      	cmp	r3, r2
 8009a86:	d013      	beq.n	8009ab0 <TIM_OC2_SetConfig+0xc0>
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	4a1e      	ldr	r2, [pc, #120]	@ (8009b04 <TIM_OC2_SetConfig+0x114>)
 8009a8c:	4293      	cmp	r3, r2
 8009a8e:	d00f      	beq.n	8009ab0 <TIM_OC2_SetConfig+0xc0>
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	4a1e      	ldr	r2, [pc, #120]	@ (8009b0c <TIM_OC2_SetConfig+0x11c>)
 8009a94:	4293      	cmp	r3, r2
 8009a96:	d00b      	beq.n	8009ab0 <TIM_OC2_SetConfig+0xc0>
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	4a1d      	ldr	r2, [pc, #116]	@ (8009b10 <TIM_OC2_SetConfig+0x120>)
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d007      	beq.n	8009ab0 <TIM_OC2_SetConfig+0xc0>
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	4a1c      	ldr	r2, [pc, #112]	@ (8009b14 <TIM_OC2_SetConfig+0x124>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d003      	beq.n	8009ab0 <TIM_OC2_SetConfig+0xc0>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	4a17      	ldr	r2, [pc, #92]	@ (8009b08 <TIM_OC2_SetConfig+0x118>)
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d113      	bne.n	8009ad8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009ab0:	693b      	ldr	r3, [r7, #16]
 8009ab2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009ab6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009ab8:	693b      	ldr	r3, [r7, #16]
 8009aba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009abe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	695b      	ldr	r3, [r3, #20]
 8009ac4:	009b      	lsls	r3, r3, #2
 8009ac6:	693a      	ldr	r2, [r7, #16]
 8009ac8:	4313      	orrs	r3, r2
 8009aca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009acc:	683b      	ldr	r3, [r7, #0]
 8009ace:	699b      	ldr	r3, [r3, #24]
 8009ad0:	009b      	lsls	r3, r3, #2
 8009ad2:	693a      	ldr	r2, [r7, #16]
 8009ad4:	4313      	orrs	r3, r2
 8009ad6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	693a      	ldr	r2, [r7, #16]
 8009adc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	68fa      	ldr	r2, [r7, #12]
 8009ae2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	685a      	ldr	r2, [r3, #4]
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	697a      	ldr	r2, [r7, #20]
 8009af0:	621a      	str	r2, [r3, #32]
}
 8009af2:	bf00      	nop
 8009af4:	371c      	adds	r7, #28
 8009af6:	46bd      	mov	sp, r7
 8009af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afc:	4770      	bx	lr
 8009afe:	bf00      	nop
 8009b00:	40012c00 	.word	0x40012c00
 8009b04:	40013400 	.word	0x40013400
 8009b08:	40015000 	.word	0x40015000
 8009b0c:	40014000 	.word	0x40014000
 8009b10:	40014400 	.word	0x40014400
 8009b14:	40014800 	.word	0x40014800

08009b18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009b18:	b480      	push	{r7}
 8009b1a:	b087      	sub	sp, #28
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
 8009b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	6a1b      	ldr	r3, [r3, #32]
 8009b26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	6a1b      	ldr	r3, [r3, #32]
 8009b2c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	685b      	ldr	r3, [r3, #4]
 8009b38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	69db      	ldr	r3, [r3, #28]
 8009b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009b46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	f023 0303 	bic.w	r3, r3, #3
 8009b52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	68fa      	ldr	r2, [r7, #12]
 8009b5a:	4313      	orrs	r3, r2
 8009b5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009b5e:	697b      	ldr	r3, [r7, #20]
 8009b60:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009b64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009b66:	683b      	ldr	r3, [r7, #0]
 8009b68:	689b      	ldr	r3, [r3, #8]
 8009b6a:	021b      	lsls	r3, r3, #8
 8009b6c:	697a      	ldr	r2, [r7, #20]
 8009b6e:	4313      	orrs	r3, r2
 8009b70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	4a2b      	ldr	r2, [pc, #172]	@ (8009c24 <TIM_OC3_SetConfig+0x10c>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d007      	beq.n	8009b8a <TIM_OC3_SetConfig+0x72>
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	4a2a      	ldr	r2, [pc, #168]	@ (8009c28 <TIM_OC3_SetConfig+0x110>)
 8009b7e:	4293      	cmp	r3, r2
 8009b80:	d003      	beq.n	8009b8a <TIM_OC3_SetConfig+0x72>
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	4a29      	ldr	r2, [pc, #164]	@ (8009c2c <TIM_OC3_SetConfig+0x114>)
 8009b86:	4293      	cmp	r3, r2
 8009b88:	d10d      	bne.n	8009ba6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009b8a:	697b      	ldr	r3, [r7, #20]
 8009b8c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009b90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	68db      	ldr	r3, [r3, #12]
 8009b96:	021b      	lsls	r3, r3, #8
 8009b98:	697a      	ldr	r2, [r7, #20]
 8009b9a:	4313      	orrs	r3, r2
 8009b9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009b9e:	697b      	ldr	r3, [r7, #20]
 8009ba0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009ba4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	4a1e      	ldr	r2, [pc, #120]	@ (8009c24 <TIM_OC3_SetConfig+0x10c>)
 8009baa:	4293      	cmp	r3, r2
 8009bac:	d013      	beq.n	8009bd6 <TIM_OC3_SetConfig+0xbe>
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	4a1d      	ldr	r2, [pc, #116]	@ (8009c28 <TIM_OC3_SetConfig+0x110>)
 8009bb2:	4293      	cmp	r3, r2
 8009bb4:	d00f      	beq.n	8009bd6 <TIM_OC3_SetConfig+0xbe>
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	4a1d      	ldr	r2, [pc, #116]	@ (8009c30 <TIM_OC3_SetConfig+0x118>)
 8009bba:	4293      	cmp	r3, r2
 8009bbc:	d00b      	beq.n	8009bd6 <TIM_OC3_SetConfig+0xbe>
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	4a1c      	ldr	r2, [pc, #112]	@ (8009c34 <TIM_OC3_SetConfig+0x11c>)
 8009bc2:	4293      	cmp	r3, r2
 8009bc4:	d007      	beq.n	8009bd6 <TIM_OC3_SetConfig+0xbe>
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	4a1b      	ldr	r2, [pc, #108]	@ (8009c38 <TIM_OC3_SetConfig+0x120>)
 8009bca:	4293      	cmp	r3, r2
 8009bcc:	d003      	beq.n	8009bd6 <TIM_OC3_SetConfig+0xbe>
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	4a16      	ldr	r2, [pc, #88]	@ (8009c2c <TIM_OC3_SetConfig+0x114>)
 8009bd2:	4293      	cmp	r3, r2
 8009bd4:	d113      	bne.n	8009bfe <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009bd6:	693b      	ldr	r3, [r7, #16]
 8009bd8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009bdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009bde:	693b      	ldr	r3, [r7, #16]
 8009be0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009be4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	695b      	ldr	r3, [r3, #20]
 8009bea:	011b      	lsls	r3, r3, #4
 8009bec:	693a      	ldr	r2, [r7, #16]
 8009bee:	4313      	orrs	r3, r2
 8009bf0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	699b      	ldr	r3, [r3, #24]
 8009bf6:	011b      	lsls	r3, r3, #4
 8009bf8:	693a      	ldr	r2, [r7, #16]
 8009bfa:	4313      	orrs	r3, r2
 8009bfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	693a      	ldr	r2, [r7, #16]
 8009c02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	68fa      	ldr	r2, [r7, #12]
 8009c08:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009c0a:	683b      	ldr	r3, [r7, #0]
 8009c0c:	685a      	ldr	r2, [r3, #4]
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	697a      	ldr	r2, [r7, #20]
 8009c16:	621a      	str	r2, [r3, #32]
}
 8009c18:	bf00      	nop
 8009c1a:	371c      	adds	r7, #28
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c22:	4770      	bx	lr
 8009c24:	40012c00 	.word	0x40012c00
 8009c28:	40013400 	.word	0x40013400
 8009c2c:	40015000 	.word	0x40015000
 8009c30:	40014000 	.word	0x40014000
 8009c34:	40014400 	.word	0x40014400
 8009c38:	40014800 	.word	0x40014800

08009c3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009c3c:	b480      	push	{r7}
 8009c3e:	b087      	sub	sp, #28
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
 8009c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	6a1b      	ldr	r3, [r3, #32]
 8009c4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6a1b      	ldr	r3, [r3, #32]
 8009c50:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	685b      	ldr	r3, [r3, #4]
 8009c5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	69db      	ldr	r3, [r3, #28]
 8009c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009c6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009c76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	021b      	lsls	r3, r3, #8
 8009c7e:	68fa      	ldr	r2, [r7, #12]
 8009c80:	4313      	orrs	r3, r2
 8009c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009c84:	697b      	ldr	r3, [r7, #20]
 8009c86:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009c8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009c8c:	683b      	ldr	r3, [r7, #0]
 8009c8e:	689b      	ldr	r3, [r3, #8]
 8009c90:	031b      	lsls	r3, r3, #12
 8009c92:	697a      	ldr	r2, [r7, #20]
 8009c94:	4313      	orrs	r3, r2
 8009c96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	4a2c      	ldr	r2, [pc, #176]	@ (8009d4c <TIM_OC4_SetConfig+0x110>)
 8009c9c:	4293      	cmp	r3, r2
 8009c9e:	d007      	beq.n	8009cb0 <TIM_OC4_SetConfig+0x74>
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	4a2b      	ldr	r2, [pc, #172]	@ (8009d50 <TIM_OC4_SetConfig+0x114>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d003      	beq.n	8009cb0 <TIM_OC4_SetConfig+0x74>
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	4a2a      	ldr	r2, [pc, #168]	@ (8009d54 <TIM_OC4_SetConfig+0x118>)
 8009cac:	4293      	cmp	r3, r2
 8009cae:	d10d      	bne.n	8009ccc <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009cb0:	697b      	ldr	r3, [r7, #20]
 8009cb2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009cb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009cb8:	683b      	ldr	r3, [r7, #0]
 8009cba:	68db      	ldr	r3, [r3, #12]
 8009cbc:	031b      	lsls	r3, r3, #12
 8009cbe:	697a      	ldr	r2, [r7, #20]
 8009cc0:	4313      	orrs	r3, r2
 8009cc2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009cc4:	697b      	ldr	r3, [r7, #20]
 8009cc6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009cca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	4a1f      	ldr	r2, [pc, #124]	@ (8009d4c <TIM_OC4_SetConfig+0x110>)
 8009cd0:	4293      	cmp	r3, r2
 8009cd2:	d013      	beq.n	8009cfc <TIM_OC4_SetConfig+0xc0>
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	4a1e      	ldr	r2, [pc, #120]	@ (8009d50 <TIM_OC4_SetConfig+0x114>)
 8009cd8:	4293      	cmp	r3, r2
 8009cda:	d00f      	beq.n	8009cfc <TIM_OC4_SetConfig+0xc0>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	4a1e      	ldr	r2, [pc, #120]	@ (8009d58 <TIM_OC4_SetConfig+0x11c>)
 8009ce0:	4293      	cmp	r3, r2
 8009ce2:	d00b      	beq.n	8009cfc <TIM_OC4_SetConfig+0xc0>
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	4a1d      	ldr	r2, [pc, #116]	@ (8009d5c <TIM_OC4_SetConfig+0x120>)
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	d007      	beq.n	8009cfc <TIM_OC4_SetConfig+0xc0>
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	4a1c      	ldr	r2, [pc, #112]	@ (8009d60 <TIM_OC4_SetConfig+0x124>)
 8009cf0:	4293      	cmp	r3, r2
 8009cf2:	d003      	beq.n	8009cfc <TIM_OC4_SetConfig+0xc0>
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	4a17      	ldr	r2, [pc, #92]	@ (8009d54 <TIM_OC4_SetConfig+0x118>)
 8009cf8:	4293      	cmp	r3, r2
 8009cfa:	d113      	bne.n	8009d24 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009cfc:	693b      	ldr	r3, [r7, #16]
 8009cfe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009d02:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009d04:	693b      	ldr	r3, [r7, #16]
 8009d06:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009d0a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009d0c:	683b      	ldr	r3, [r7, #0]
 8009d0e:	695b      	ldr	r3, [r3, #20]
 8009d10:	019b      	lsls	r3, r3, #6
 8009d12:	693a      	ldr	r2, [r7, #16]
 8009d14:	4313      	orrs	r3, r2
 8009d16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	699b      	ldr	r3, [r3, #24]
 8009d1c:	019b      	lsls	r3, r3, #6
 8009d1e:	693a      	ldr	r2, [r7, #16]
 8009d20:	4313      	orrs	r3, r2
 8009d22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	693a      	ldr	r2, [r7, #16]
 8009d28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	68fa      	ldr	r2, [r7, #12]
 8009d2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	685a      	ldr	r2, [r3, #4]
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	697a      	ldr	r2, [r7, #20]
 8009d3c:	621a      	str	r2, [r3, #32]
}
 8009d3e:	bf00      	nop
 8009d40:	371c      	adds	r7, #28
 8009d42:	46bd      	mov	sp, r7
 8009d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d48:	4770      	bx	lr
 8009d4a:	bf00      	nop
 8009d4c:	40012c00 	.word	0x40012c00
 8009d50:	40013400 	.word	0x40013400
 8009d54:	40015000 	.word	0x40015000
 8009d58:	40014000 	.word	0x40014000
 8009d5c:	40014400 	.word	0x40014400
 8009d60:	40014800 	.word	0x40014800

08009d64 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009d64:	b480      	push	{r7}
 8009d66:	b087      	sub	sp, #28
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
 8009d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6a1b      	ldr	r3, [r3, #32]
 8009d72:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6a1b      	ldr	r3, [r3, #32]
 8009d78:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	685b      	ldr	r3, [r3, #4]
 8009d84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009d92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	68fa      	ldr	r2, [r7, #12]
 8009d9e:	4313      	orrs	r3, r2
 8009da0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009da2:	693b      	ldr	r3, [r7, #16]
 8009da4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009da8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009daa:	683b      	ldr	r3, [r7, #0]
 8009dac:	689b      	ldr	r3, [r3, #8]
 8009dae:	041b      	lsls	r3, r3, #16
 8009db0:	693a      	ldr	r2, [r7, #16]
 8009db2:	4313      	orrs	r3, r2
 8009db4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	4a19      	ldr	r2, [pc, #100]	@ (8009e20 <TIM_OC5_SetConfig+0xbc>)
 8009dba:	4293      	cmp	r3, r2
 8009dbc:	d013      	beq.n	8009de6 <TIM_OC5_SetConfig+0x82>
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	4a18      	ldr	r2, [pc, #96]	@ (8009e24 <TIM_OC5_SetConfig+0xc0>)
 8009dc2:	4293      	cmp	r3, r2
 8009dc4:	d00f      	beq.n	8009de6 <TIM_OC5_SetConfig+0x82>
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	4a17      	ldr	r2, [pc, #92]	@ (8009e28 <TIM_OC5_SetConfig+0xc4>)
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d00b      	beq.n	8009de6 <TIM_OC5_SetConfig+0x82>
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	4a16      	ldr	r2, [pc, #88]	@ (8009e2c <TIM_OC5_SetConfig+0xc8>)
 8009dd2:	4293      	cmp	r3, r2
 8009dd4:	d007      	beq.n	8009de6 <TIM_OC5_SetConfig+0x82>
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	4a15      	ldr	r2, [pc, #84]	@ (8009e30 <TIM_OC5_SetConfig+0xcc>)
 8009dda:	4293      	cmp	r3, r2
 8009ddc:	d003      	beq.n	8009de6 <TIM_OC5_SetConfig+0x82>
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	4a14      	ldr	r2, [pc, #80]	@ (8009e34 <TIM_OC5_SetConfig+0xd0>)
 8009de2:	4293      	cmp	r3, r2
 8009de4:	d109      	bne.n	8009dfa <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009de6:	697b      	ldr	r3, [r7, #20]
 8009de8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009dec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009dee:	683b      	ldr	r3, [r7, #0]
 8009df0:	695b      	ldr	r3, [r3, #20]
 8009df2:	021b      	lsls	r3, r3, #8
 8009df4:	697a      	ldr	r2, [r7, #20]
 8009df6:	4313      	orrs	r3, r2
 8009df8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	697a      	ldr	r2, [r7, #20]
 8009dfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	68fa      	ldr	r2, [r7, #12]
 8009e04:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009e06:	683b      	ldr	r3, [r7, #0]
 8009e08:	685a      	ldr	r2, [r3, #4]
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	693a      	ldr	r2, [r7, #16]
 8009e12:	621a      	str	r2, [r3, #32]
}
 8009e14:	bf00      	nop
 8009e16:	371c      	adds	r7, #28
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1e:	4770      	bx	lr
 8009e20:	40012c00 	.word	0x40012c00
 8009e24:	40013400 	.word	0x40013400
 8009e28:	40014000 	.word	0x40014000
 8009e2c:	40014400 	.word	0x40014400
 8009e30:	40014800 	.word	0x40014800
 8009e34:	40015000 	.word	0x40015000

08009e38 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009e38:	b480      	push	{r7}
 8009e3a:	b087      	sub	sp, #28
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
 8009e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6a1b      	ldr	r3, [r3, #32]
 8009e46:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6a1b      	ldr	r3, [r3, #32]
 8009e4c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	685b      	ldr	r3, [r3, #4]
 8009e58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009e66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009e6c:	683b      	ldr	r3, [r7, #0]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	021b      	lsls	r3, r3, #8
 8009e72:	68fa      	ldr	r2, [r7, #12]
 8009e74:	4313      	orrs	r3, r2
 8009e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009e78:	693b      	ldr	r3, [r7, #16]
 8009e7a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009e7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	689b      	ldr	r3, [r3, #8]
 8009e84:	051b      	lsls	r3, r3, #20
 8009e86:	693a      	ldr	r2, [r7, #16]
 8009e88:	4313      	orrs	r3, r2
 8009e8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	4a1a      	ldr	r2, [pc, #104]	@ (8009ef8 <TIM_OC6_SetConfig+0xc0>)
 8009e90:	4293      	cmp	r3, r2
 8009e92:	d013      	beq.n	8009ebc <TIM_OC6_SetConfig+0x84>
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	4a19      	ldr	r2, [pc, #100]	@ (8009efc <TIM_OC6_SetConfig+0xc4>)
 8009e98:	4293      	cmp	r3, r2
 8009e9a:	d00f      	beq.n	8009ebc <TIM_OC6_SetConfig+0x84>
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	4a18      	ldr	r2, [pc, #96]	@ (8009f00 <TIM_OC6_SetConfig+0xc8>)
 8009ea0:	4293      	cmp	r3, r2
 8009ea2:	d00b      	beq.n	8009ebc <TIM_OC6_SetConfig+0x84>
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	4a17      	ldr	r2, [pc, #92]	@ (8009f04 <TIM_OC6_SetConfig+0xcc>)
 8009ea8:	4293      	cmp	r3, r2
 8009eaa:	d007      	beq.n	8009ebc <TIM_OC6_SetConfig+0x84>
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	4a16      	ldr	r2, [pc, #88]	@ (8009f08 <TIM_OC6_SetConfig+0xd0>)
 8009eb0:	4293      	cmp	r3, r2
 8009eb2:	d003      	beq.n	8009ebc <TIM_OC6_SetConfig+0x84>
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	4a15      	ldr	r2, [pc, #84]	@ (8009f0c <TIM_OC6_SetConfig+0xd4>)
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d109      	bne.n	8009ed0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009ebc:	697b      	ldr	r3, [r7, #20]
 8009ebe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009ec2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	695b      	ldr	r3, [r3, #20]
 8009ec8:	029b      	lsls	r3, r3, #10
 8009eca:	697a      	ldr	r2, [r7, #20]
 8009ecc:	4313      	orrs	r3, r2
 8009ece:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	697a      	ldr	r2, [r7, #20]
 8009ed4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	68fa      	ldr	r2, [r7, #12]
 8009eda:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	685a      	ldr	r2, [r3, #4]
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	693a      	ldr	r2, [r7, #16]
 8009ee8:	621a      	str	r2, [r3, #32]
}
 8009eea:	bf00      	nop
 8009eec:	371c      	adds	r7, #28
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef4:	4770      	bx	lr
 8009ef6:	bf00      	nop
 8009ef8:	40012c00 	.word	0x40012c00
 8009efc:	40013400 	.word	0x40013400
 8009f00:	40014000 	.word	0x40014000
 8009f04:	40014400 	.word	0x40014400
 8009f08:	40014800 	.word	0x40014800
 8009f0c:	40015000 	.word	0x40015000

08009f10 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009f10:	b480      	push	{r7}
 8009f12:	b087      	sub	sp, #28
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	60f8      	str	r0, [r7, #12]
 8009f18:	60b9      	str	r1, [r7, #8]
 8009f1a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009f1c:	68bb      	ldr	r3, [r7, #8]
 8009f1e:	f003 031f 	and.w	r3, r3, #31
 8009f22:	2201      	movs	r2, #1
 8009f24:	fa02 f303 	lsl.w	r3, r2, r3
 8009f28:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	6a1a      	ldr	r2, [r3, #32]
 8009f2e:	697b      	ldr	r3, [r7, #20]
 8009f30:	43db      	mvns	r3, r3
 8009f32:	401a      	ands	r2, r3
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	6a1a      	ldr	r2, [r3, #32]
 8009f3c:	68bb      	ldr	r3, [r7, #8]
 8009f3e:	f003 031f 	and.w	r3, r3, #31
 8009f42:	6879      	ldr	r1, [r7, #4]
 8009f44:	fa01 f303 	lsl.w	r3, r1, r3
 8009f48:	431a      	orrs	r2, r3
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	621a      	str	r2, [r3, #32]
}
 8009f4e:	bf00      	nop
 8009f50:	371c      	adds	r7, #28
 8009f52:	46bd      	mov	sp, r7
 8009f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f58:	4770      	bx	lr
	...

08009f5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b085      	sub	sp, #20
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
 8009f64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009f6c:	2b01      	cmp	r3, #1
 8009f6e:	d101      	bne.n	8009f74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009f70:	2302      	movs	r3, #2
 8009f72:	e074      	b.n	800a05e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2201      	movs	r2, #1
 8009f78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2202      	movs	r2, #2
 8009f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	685b      	ldr	r3, [r3, #4]
 8009f8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	689b      	ldr	r3, [r3, #8]
 8009f92:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	4a34      	ldr	r2, [pc, #208]	@ (800a06c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009f9a:	4293      	cmp	r3, r2
 8009f9c:	d009      	beq.n	8009fb2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	4a33      	ldr	r2, [pc, #204]	@ (800a070 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009fa4:	4293      	cmp	r3, r2
 8009fa6:	d004      	beq.n	8009fb2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	4a31      	ldr	r2, [pc, #196]	@ (800a074 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009fae:	4293      	cmp	r3, r2
 8009fb0:	d108      	bne.n	8009fc4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009fb8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	685b      	ldr	r3, [r3, #4]
 8009fbe:	68fa      	ldr	r2, [r7, #12]
 8009fc0:	4313      	orrs	r3, r2
 8009fc2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009fca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009fce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	68fa      	ldr	r2, [r7, #12]
 8009fd6:	4313      	orrs	r3, r2
 8009fd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	68fa      	ldr	r2, [r7, #12]
 8009fe0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	4a21      	ldr	r2, [pc, #132]	@ (800a06c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009fe8:	4293      	cmp	r3, r2
 8009fea:	d022      	beq.n	800a032 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ff4:	d01d      	beq.n	800a032 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	4a1f      	ldr	r2, [pc, #124]	@ (800a078 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009ffc:	4293      	cmp	r3, r2
 8009ffe:	d018      	beq.n	800a032 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	4a1d      	ldr	r2, [pc, #116]	@ (800a07c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800a006:	4293      	cmp	r3, r2
 800a008:	d013      	beq.n	800a032 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	4a1c      	ldr	r2, [pc, #112]	@ (800a080 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800a010:	4293      	cmp	r3, r2
 800a012:	d00e      	beq.n	800a032 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	4a15      	ldr	r2, [pc, #84]	@ (800a070 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a01a:	4293      	cmp	r3, r2
 800a01c:	d009      	beq.n	800a032 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	4a18      	ldr	r2, [pc, #96]	@ (800a084 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800a024:	4293      	cmp	r3, r2
 800a026:	d004      	beq.n	800a032 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	4a11      	ldr	r2, [pc, #68]	@ (800a074 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a02e:	4293      	cmp	r3, r2
 800a030:	d10c      	bne.n	800a04c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a032:	68bb      	ldr	r3, [r7, #8]
 800a034:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a038:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a03a:	683b      	ldr	r3, [r7, #0]
 800a03c:	689b      	ldr	r3, [r3, #8]
 800a03e:	68ba      	ldr	r2, [r7, #8]
 800a040:	4313      	orrs	r3, r2
 800a042:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	68ba      	ldr	r2, [r7, #8]
 800a04a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2201      	movs	r2, #1
 800a050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2200      	movs	r2, #0
 800a058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a05c:	2300      	movs	r3, #0
}
 800a05e:	4618      	mov	r0, r3
 800a060:	3714      	adds	r7, #20
 800a062:	46bd      	mov	sp, r7
 800a064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a068:	4770      	bx	lr
 800a06a:	bf00      	nop
 800a06c:	40012c00 	.word	0x40012c00
 800a070:	40013400 	.word	0x40013400
 800a074:	40015000 	.word	0x40015000
 800a078:	40000400 	.word	0x40000400
 800a07c:	40000800 	.word	0x40000800
 800a080:	40000c00 	.word	0x40000c00
 800a084:	40014000 	.word	0x40014000

0800a088 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a088:	b480      	push	{r7}
 800a08a:	b085      	sub	sp, #20
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
 800a090:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a092:	2300      	movs	r3, #0
 800a094:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a09c:	2b01      	cmp	r3, #1
 800a09e:	d101      	bne.n	800a0a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a0a0:	2302      	movs	r3, #2
 800a0a2:	e078      	b.n	800a196 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2201      	movs	r2, #1
 800a0a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	68db      	ldr	r3, [r3, #12]
 800a0b6:	4313      	orrs	r3, r2
 800a0b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	689b      	ldr	r3, [r3, #8]
 800a0c4:	4313      	orrs	r3, r2
 800a0c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	685b      	ldr	r3, [r3, #4]
 800a0d2:	4313      	orrs	r3, r2
 800a0d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	4313      	orrs	r3, r2
 800a0e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	691b      	ldr	r3, [r3, #16]
 800a0ee:	4313      	orrs	r3, r2
 800a0f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	695b      	ldr	r3, [r3, #20]
 800a0fc:	4313      	orrs	r3, r2
 800a0fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a106:	683b      	ldr	r3, [r7, #0]
 800a108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a10a:	4313      	orrs	r3, r2
 800a10c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	699b      	ldr	r3, [r3, #24]
 800a118:	041b      	lsls	r3, r3, #16
 800a11a:	4313      	orrs	r3, r2
 800a11c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	69db      	ldr	r3, [r3, #28]
 800a128:	4313      	orrs	r3, r2
 800a12a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	4a1c      	ldr	r2, [pc, #112]	@ (800a1a4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800a132:	4293      	cmp	r3, r2
 800a134:	d009      	beq.n	800a14a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	4a1b      	ldr	r2, [pc, #108]	@ (800a1a8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800a13c:	4293      	cmp	r3, r2
 800a13e:	d004      	beq.n	800a14a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	4a19      	ldr	r2, [pc, #100]	@ (800a1ac <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800a146:	4293      	cmp	r3, r2
 800a148:	d11c      	bne.n	800a184 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a154:	051b      	lsls	r3, r3, #20
 800a156:	4313      	orrs	r3, r2
 800a158:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a160:	683b      	ldr	r3, [r7, #0]
 800a162:	6a1b      	ldr	r3, [r3, #32]
 800a164:	4313      	orrs	r3, r2
 800a166:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a16e:	683b      	ldr	r3, [r7, #0]
 800a170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a172:	4313      	orrs	r3, r2
 800a174:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a180:	4313      	orrs	r3, r2
 800a182:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	68fa      	ldr	r2, [r7, #12]
 800a18a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2200      	movs	r2, #0
 800a190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a194:	2300      	movs	r3, #0
}
 800a196:	4618      	mov	r0, r3
 800a198:	3714      	adds	r7, #20
 800a19a:	46bd      	mov	sp, r7
 800a19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a0:	4770      	bx	lr
 800a1a2:	bf00      	nop
 800a1a4:	40012c00 	.word	0x40012c00
 800a1a8:	40013400 	.word	0x40013400
 800a1ac:	40015000 	.word	0x40015000

0800a1b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a1b0:	b480      	push	{r7}
 800a1b2:	b083      	sub	sp, #12
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a1b8:	bf00      	nop
 800a1ba:	370c      	adds	r7, #12
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c2:	4770      	bx	lr

0800a1c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a1c4:	b480      	push	{r7}
 800a1c6:	b083      	sub	sp, #12
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a1cc:	bf00      	nop
 800a1ce:	370c      	adds	r7, #12
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d6:	4770      	bx	lr

0800a1d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a1d8:	b480      	push	{r7}
 800a1da:	b083      	sub	sp, #12
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a1e0:	bf00      	nop
 800a1e2:	370c      	adds	r7, #12
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ea:	4770      	bx	lr

0800a1ec <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800a1ec:	b480      	push	{r7}
 800a1ee:	b083      	sub	sp, #12
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800a1f4:	bf00      	nop
 800a1f6:	370c      	adds	r7, #12
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fe:	4770      	bx	lr

0800a200 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800a200:	b480      	push	{r7}
 800a202:	b083      	sub	sp, #12
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800a208:	bf00      	nop
 800a20a:	370c      	adds	r7, #12
 800a20c:	46bd      	mov	sp, r7
 800a20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a212:	4770      	bx	lr

0800a214 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800a214:	b480      	push	{r7}
 800a216:	b083      	sub	sp, #12
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800a21c:	bf00      	nop
 800a21e:	370c      	adds	r7, #12
 800a220:	46bd      	mov	sp, r7
 800a222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a226:	4770      	bx	lr

0800a228 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800a228:	b480      	push	{r7}
 800a22a:	b083      	sub	sp, #12
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800a230:	bf00      	nop
 800a232:	370c      	adds	r7, #12
 800a234:	46bd      	mov	sp, r7
 800a236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23a:	4770      	bx	lr

0800a23c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b082      	sub	sp, #8
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d101      	bne.n	800a24e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a24a:	2301      	movs	r3, #1
 800a24c:	e042      	b.n	800a2d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a254:	2b00      	cmp	r3, #0
 800a256:	d106      	bne.n	800a266 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	2200      	movs	r2, #0
 800a25c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a260:	6878      	ldr	r0, [r7, #4]
 800a262:	f7fb ff7f 	bl	8006164 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	2224      	movs	r2, #36	@ 0x24
 800a26a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	681a      	ldr	r2, [r3, #0]
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	f022 0201 	bic.w	r2, r2, #1
 800a27c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a282:	2b00      	cmp	r3, #0
 800a284:	d002      	beq.n	800a28c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f000 ff70 	bl	800b16c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f000 fc71 	bl	800ab74 <UART_SetConfig>
 800a292:	4603      	mov	r3, r0
 800a294:	2b01      	cmp	r3, #1
 800a296:	d101      	bne.n	800a29c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a298:	2301      	movs	r3, #1
 800a29a:	e01b      	b.n	800a2d4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	685a      	ldr	r2, [r3, #4]
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a2aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	689a      	ldr	r2, [r3, #8]
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a2ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	681a      	ldr	r2, [r3, #0]
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	f042 0201 	orr.w	r2, r2, #1
 800a2ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a2cc:	6878      	ldr	r0, [r7, #4]
 800a2ce:	f000 ffef 	bl	800b2b0 <UART_CheckIdleState>
 800a2d2:	4603      	mov	r3, r0
}
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	3708      	adds	r7, #8
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	bd80      	pop	{r7, pc}

0800a2dc <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a2dc:	b480      	push	{r7}
 800a2de:	b091      	sub	sp, #68	@ 0x44
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	60f8      	str	r0, [r7, #12]
 800a2e4:	60b9      	str	r1, [r7, #8]
 800a2e6:	4613      	mov	r3, r2
 800a2e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2f0:	2b20      	cmp	r3, #32
 800a2f2:	d178      	bne.n	800a3e6 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a2f4:	68bb      	ldr	r3, [r7, #8]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d002      	beq.n	800a300 <HAL_UART_Transmit_IT+0x24>
 800a2fa:	88fb      	ldrh	r3, [r7, #6]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d101      	bne.n	800a304 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800a300:	2301      	movs	r3, #1
 800a302:	e071      	b.n	800a3e8 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	68ba      	ldr	r2, [r7, #8]
 800a308:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	88fa      	ldrh	r2, [r7, #6]
 800a30e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	88fa      	ldrh	r2, [r7, #6]
 800a316:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	2200      	movs	r2, #0
 800a31e:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	2200      	movs	r2, #0
 800a324:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	2221      	movs	r2, #33	@ 0x21
 800a32c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a334:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a338:	d12a      	bne.n	800a390 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	689b      	ldr	r3, [r3, #8]
 800a33e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a342:	d107      	bne.n	800a354 <HAL_UART_Transmit_IT+0x78>
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	691b      	ldr	r3, [r3, #16]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d103      	bne.n	800a354 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	4a29      	ldr	r2, [pc, #164]	@ (800a3f4 <HAL_UART_Transmit_IT+0x118>)
 800a350:	679a      	str	r2, [r3, #120]	@ 0x78
 800a352:	e002      	b.n	800a35a <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	4a28      	ldr	r2, [pc, #160]	@ (800a3f8 <HAL_UART_Transmit_IT+0x11c>)
 800a358:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	3308      	adds	r3, #8
 800a360:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a364:	e853 3f00 	ldrex	r3, [r3]
 800a368:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a36a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a36c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a370:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	3308      	adds	r3, #8
 800a378:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a37a:	637a      	str	r2, [r7, #52]	@ 0x34
 800a37c:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a37e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a380:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a382:	e841 2300 	strex	r3, r2, [r1]
 800a386:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d1e5      	bne.n	800a35a <HAL_UART_Transmit_IT+0x7e>
 800a38e:	e028      	b.n	800a3e2 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	689b      	ldr	r3, [r3, #8]
 800a394:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a398:	d107      	bne.n	800a3aa <HAL_UART_Transmit_IT+0xce>
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	691b      	ldr	r3, [r3, #16]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d103      	bne.n	800a3aa <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	4a15      	ldr	r2, [pc, #84]	@ (800a3fc <HAL_UART_Transmit_IT+0x120>)
 800a3a6:	679a      	str	r2, [r3, #120]	@ 0x78
 800a3a8:	e002      	b.n	800a3b0 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	4a14      	ldr	r2, [pc, #80]	@ (800a400 <HAL_UART_Transmit_IT+0x124>)
 800a3ae:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3b6:	697b      	ldr	r3, [r7, #20]
 800a3b8:	e853 3f00 	ldrex	r3, [r3]
 800a3bc:	613b      	str	r3, [r7, #16]
   return(result);
 800a3be:	693b      	ldr	r3, [r7, #16]
 800a3c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	461a      	mov	r2, r3
 800a3cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3ce:	623b      	str	r3, [r7, #32]
 800a3d0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3d2:	69f9      	ldr	r1, [r7, #28]
 800a3d4:	6a3a      	ldr	r2, [r7, #32]
 800a3d6:	e841 2300 	strex	r3, r2, [r1]
 800a3da:	61bb      	str	r3, [r7, #24]
   return(result);
 800a3dc:	69bb      	ldr	r3, [r7, #24]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d1e6      	bne.n	800a3b0 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	e000      	b.n	800a3e8 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800a3e6:	2302      	movs	r3, #2
  }
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	3744      	adds	r7, #68	@ 0x44
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f2:	4770      	bx	lr
 800a3f4:	0800ba6f 	.word	0x0800ba6f
 800a3f8:	0800b98f 	.word	0x0800b98f
 800a3fc:	0800b8cd 	.word	0x0800b8cd
 800a400:	0800b815 	.word	0x0800b815

0800a404 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b08a      	sub	sp, #40	@ 0x28
 800a408:	af00      	add	r7, sp, #0
 800a40a:	60f8      	str	r0, [r7, #12]
 800a40c:	60b9      	str	r1, [r7, #8]
 800a40e:	4613      	mov	r3, r2
 800a410:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a418:	2b20      	cmp	r3, #32
 800a41a:	d137      	bne.n	800a48c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800a41c:	68bb      	ldr	r3, [r7, #8]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d002      	beq.n	800a428 <HAL_UART_Receive_IT+0x24>
 800a422:	88fb      	ldrh	r3, [r7, #6]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d101      	bne.n	800a42c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800a428:	2301      	movs	r3, #1
 800a42a:	e030      	b.n	800a48e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	2200      	movs	r2, #0
 800a430:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	4a18      	ldr	r2, [pc, #96]	@ (800a498 <HAL_UART_Receive_IT+0x94>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	d01f      	beq.n	800a47c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	685b      	ldr	r3, [r3, #4]
 800a442:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a446:	2b00      	cmp	r3, #0
 800a448:	d018      	beq.n	800a47c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a450:	697b      	ldr	r3, [r7, #20]
 800a452:	e853 3f00 	ldrex	r3, [r3]
 800a456:	613b      	str	r3, [r7, #16]
   return(result);
 800a458:	693b      	ldr	r3, [r7, #16]
 800a45a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a45e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	461a      	mov	r2, r3
 800a466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a468:	623b      	str	r3, [r7, #32]
 800a46a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a46c:	69f9      	ldr	r1, [r7, #28]
 800a46e:	6a3a      	ldr	r2, [r7, #32]
 800a470:	e841 2300 	strex	r3, r2, [r1]
 800a474:	61bb      	str	r3, [r7, #24]
   return(result);
 800a476:	69bb      	ldr	r3, [r7, #24]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d1e6      	bne.n	800a44a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a47c:	88fb      	ldrh	r3, [r7, #6]
 800a47e:	461a      	mov	r2, r3
 800a480:	68b9      	ldr	r1, [r7, #8]
 800a482:	68f8      	ldr	r0, [r7, #12]
 800a484:	f001 f82c 	bl	800b4e0 <UART_Start_Receive_IT>
 800a488:	4603      	mov	r3, r0
 800a48a:	e000      	b.n	800a48e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a48c:	2302      	movs	r3, #2
  }
}
 800a48e:	4618      	mov	r0, r3
 800a490:	3728      	adds	r7, #40	@ 0x28
 800a492:	46bd      	mov	sp, r7
 800a494:	bd80      	pop	{r7, pc}
 800a496:	bf00      	nop
 800a498:	40008000 	.word	0x40008000

0800a49c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b0ba      	sub	sp, #232	@ 0xe8
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	69db      	ldr	r3, [r3, #28]
 800a4aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	689b      	ldr	r3, [r3, #8]
 800a4be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a4c2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a4c6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a4ca:	4013      	ands	r3, r2
 800a4cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a4d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d11b      	bne.n	800a510 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a4d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a4dc:	f003 0320 	and.w	r3, r3, #32
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d015      	beq.n	800a510 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a4e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a4e8:	f003 0320 	and.w	r3, r3, #32
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d105      	bne.n	800a4fc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a4f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a4f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d009      	beq.n	800a510 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a500:	2b00      	cmp	r3, #0
 800a502:	f000 8300 	beq.w	800ab06 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a50a:	6878      	ldr	r0, [r7, #4]
 800a50c:	4798      	blx	r3
      }
      return;
 800a50e:	e2fa      	b.n	800ab06 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a510:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a514:	2b00      	cmp	r3, #0
 800a516:	f000 8123 	beq.w	800a760 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a51a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a51e:	4b8d      	ldr	r3, [pc, #564]	@ (800a754 <HAL_UART_IRQHandler+0x2b8>)
 800a520:	4013      	ands	r3, r2
 800a522:	2b00      	cmp	r3, #0
 800a524:	d106      	bne.n	800a534 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a526:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a52a:	4b8b      	ldr	r3, [pc, #556]	@ (800a758 <HAL_UART_IRQHandler+0x2bc>)
 800a52c:	4013      	ands	r3, r2
 800a52e:	2b00      	cmp	r3, #0
 800a530:	f000 8116 	beq.w	800a760 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a534:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a538:	f003 0301 	and.w	r3, r3, #1
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d011      	beq.n	800a564 <HAL_UART_IRQHandler+0xc8>
 800a540:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a544:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d00b      	beq.n	800a564 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	2201      	movs	r2, #1
 800a552:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a55a:	f043 0201 	orr.w	r2, r3, #1
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a564:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a568:	f003 0302 	and.w	r3, r3, #2
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d011      	beq.n	800a594 <HAL_UART_IRQHandler+0xf8>
 800a570:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a574:	f003 0301 	and.w	r3, r3, #1
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d00b      	beq.n	800a594 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	2202      	movs	r2, #2
 800a582:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a58a:	f043 0204 	orr.w	r2, r3, #4
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a594:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a598:	f003 0304 	and.w	r3, r3, #4
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d011      	beq.n	800a5c4 <HAL_UART_IRQHandler+0x128>
 800a5a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a5a4:	f003 0301 	and.w	r3, r3, #1
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d00b      	beq.n	800a5c4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	2204      	movs	r2, #4
 800a5b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a5ba:	f043 0202 	orr.w	r2, r3, #2
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a5c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5c8:	f003 0308 	and.w	r3, r3, #8
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d017      	beq.n	800a600 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a5d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a5d4:	f003 0320 	and.w	r3, r3, #32
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d105      	bne.n	800a5e8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a5dc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a5e0:	4b5c      	ldr	r3, [pc, #368]	@ (800a754 <HAL_UART_IRQHandler+0x2b8>)
 800a5e2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d00b      	beq.n	800a600 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	2208      	movs	r2, #8
 800a5ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a5f6:	f043 0208 	orr.w	r2, r3, #8
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a600:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a604:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d012      	beq.n	800a632 <HAL_UART_IRQHandler+0x196>
 800a60c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a610:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a614:	2b00      	cmp	r3, #0
 800a616:	d00c      	beq.n	800a632 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a620:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a628:	f043 0220 	orr.w	r2, r3, #32
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a638:	2b00      	cmp	r3, #0
 800a63a:	f000 8266 	beq.w	800ab0a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a63e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a642:	f003 0320 	and.w	r3, r3, #32
 800a646:	2b00      	cmp	r3, #0
 800a648:	d013      	beq.n	800a672 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a64a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a64e:	f003 0320 	and.w	r3, r3, #32
 800a652:	2b00      	cmp	r3, #0
 800a654:	d105      	bne.n	800a662 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a656:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a65a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d007      	beq.n	800a672 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a666:	2b00      	cmp	r3, #0
 800a668:	d003      	beq.n	800a672 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a678:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	689b      	ldr	r3, [r3, #8]
 800a682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a686:	2b40      	cmp	r3, #64	@ 0x40
 800a688:	d005      	beq.n	800a696 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a68a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a68e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a692:	2b00      	cmp	r3, #0
 800a694:	d054      	beq.n	800a740 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a696:	6878      	ldr	r0, [r7, #4]
 800a698:	f001 f844 	bl	800b724 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	689b      	ldr	r3, [r3, #8]
 800a6a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6a6:	2b40      	cmp	r3, #64	@ 0x40
 800a6a8:	d146      	bne.n	800a738 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	3308      	adds	r3, #8
 800a6b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a6b8:	e853 3f00 	ldrex	r3, [r3]
 800a6bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a6c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a6c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a6c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	3308      	adds	r3, #8
 800a6d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a6d6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a6da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6de:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a6e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a6e6:	e841 2300 	strex	r3, r2, [r1]
 800a6ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a6ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d1d9      	bne.n	800a6aa <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d017      	beq.n	800a730 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a706:	4a15      	ldr	r2, [pc, #84]	@ (800a75c <HAL_UART_IRQHandler+0x2c0>)
 800a708:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a710:	4618      	mov	r0, r3
 800a712:	f7fc ffa4 	bl	800765e <HAL_DMA_Abort_IT>
 800a716:	4603      	mov	r3, r0
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d019      	beq.n	800a750 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a724:	687a      	ldr	r2, [r7, #4]
 800a726:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a72a:	4610      	mov	r0, r2
 800a72c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a72e:	e00f      	b.n	800a750 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a730:	6878      	ldr	r0, [r7, #4]
 800a732:	f000 fa09 	bl	800ab48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a736:	e00b      	b.n	800a750 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f000 fa05 	bl	800ab48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a73e:	e007      	b.n	800a750 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a740:	6878      	ldr	r0, [r7, #4]
 800a742:	f000 fa01 	bl	800ab48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	2200      	movs	r2, #0
 800a74a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a74e:	e1dc      	b.n	800ab0a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a750:	bf00      	nop
    return;
 800a752:	e1da      	b.n	800ab0a <HAL_UART_IRQHandler+0x66e>
 800a754:	10000001 	.word	0x10000001
 800a758:	04000120 	.word	0x04000120
 800a75c:	0800b7f1 	.word	0x0800b7f1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a764:	2b01      	cmp	r3, #1
 800a766:	f040 8170 	bne.w	800aa4a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a76a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a76e:	f003 0310 	and.w	r3, r3, #16
 800a772:	2b00      	cmp	r3, #0
 800a774:	f000 8169 	beq.w	800aa4a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a778:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a77c:	f003 0310 	and.w	r3, r3, #16
 800a780:	2b00      	cmp	r3, #0
 800a782:	f000 8162 	beq.w	800aa4a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	2210      	movs	r2, #16
 800a78c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	689b      	ldr	r3, [r3, #8]
 800a794:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a798:	2b40      	cmp	r3, #64	@ 0x40
 800a79a:	f040 80d8 	bne.w	800a94e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	685b      	ldr	r3, [r3, #4]
 800a7a8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a7ac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	f000 80af 	beq.w	800a914 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a7bc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a7c0:	429a      	cmp	r2, r3
 800a7c2:	f080 80a7 	bcs.w	800a914 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a7cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	f003 0320 	and.w	r3, r3, #32
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	f040 8087 	bne.w	800a8f2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a7f0:	e853 3f00 	ldrex	r3, [r3]
 800a7f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a7f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a7fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a800:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	461a      	mov	r2, r3
 800a80a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a80e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a812:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a816:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a81a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a81e:	e841 2300 	strex	r3, r2, [r1]
 800a822:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a826:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d1da      	bne.n	800a7e4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	3308      	adds	r3, #8
 800a834:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a836:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a838:	e853 3f00 	ldrex	r3, [r3]
 800a83c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a83e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a840:	f023 0301 	bic.w	r3, r3, #1
 800a844:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	3308      	adds	r3, #8
 800a84e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a852:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a856:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a858:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a85a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a85e:	e841 2300 	strex	r3, r2, [r1]
 800a862:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a864:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a866:	2b00      	cmp	r3, #0
 800a868:	d1e1      	bne.n	800a82e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	3308      	adds	r3, #8
 800a870:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a872:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a874:	e853 3f00 	ldrex	r3, [r3]
 800a878:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a87a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a87c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a880:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	3308      	adds	r3, #8
 800a88a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a88e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a890:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a892:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a894:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a896:	e841 2300 	strex	r3, r2, [r1]
 800a89a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a89c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d1e3      	bne.n	800a86a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	2220      	movs	r2, #32
 800a8a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a8b8:	e853 3f00 	ldrex	r3, [r3]
 800a8bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a8be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a8c0:	f023 0310 	bic.w	r3, r3, #16
 800a8c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	461a      	mov	r2, r3
 800a8ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a8d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a8d4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a8d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a8da:	e841 2300 	strex	r3, r2, [r1]
 800a8de:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a8e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d1e4      	bne.n	800a8b0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	f7fc fe5d 	bl	80075ac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2202      	movs	r2, #2
 800a8f6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a904:	b29b      	uxth	r3, r3
 800a906:	1ad3      	subs	r3, r2, r3
 800a908:	b29b      	uxth	r3, r3
 800a90a:	4619      	mov	r1, r3
 800a90c:	6878      	ldr	r0, [r7, #4]
 800a90e:	f000 f925 	bl	800ab5c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a912:	e0fc      	b.n	800ab0e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a91a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a91e:	429a      	cmp	r2, r3
 800a920:	f040 80f5 	bne.w	800ab0e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f003 0320 	and.w	r3, r3, #32
 800a932:	2b20      	cmp	r3, #32
 800a934:	f040 80eb 	bne.w	800ab0e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2202      	movs	r2, #2
 800a93c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a944:	4619      	mov	r1, r3
 800a946:	6878      	ldr	r0, [r7, #4]
 800a948:	f000 f908 	bl	800ab5c <HAL_UARTEx_RxEventCallback>
      return;
 800a94c:	e0df      	b.n	800ab0e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a95a:	b29b      	uxth	r3, r3
 800a95c:	1ad3      	subs	r3, r2, r3
 800a95e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a968:	b29b      	uxth	r3, r3
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	f000 80d1 	beq.w	800ab12 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800a970:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a974:	2b00      	cmp	r3, #0
 800a976:	f000 80cc 	beq.w	800ab12 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a982:	e853 3f00 	ldrex	r3, [r3]
 800a986:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a988:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a98a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a98e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	461a      	mov	r2, r3
 800a998:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a99c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a99e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a9a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a9a4:	e841 2300 	strex	r3, r2, [r1]
 800a9a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a9aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d1e4      	bne.n	800a97a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	3308      	adds	r3, #8
 800a9b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ba:	e853 3f00 	ldrex	r3, [r3]
 800a9be:	623b      	str	r3, [r7, #32]
   return(result);
 800a9c0:	6a3b      	ldr	r3, [r7, #32]
 800a9c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a9c6:	f023 0301 	bic.w	r3, r3, #1
 800a9ca:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	3308      	adds	r3, #8
 800a9d4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a9d8:	633a      	str	r2, [r7, #48]	@ 0x30
 800a9da:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a9de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a9e0:	e841 2300 	strex	r3, r2, [r1]
 800a9e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a9e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d1e1      	bne.n	800a9b0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	2220      	movs	r2, #32
 800a9f0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa06:	693b      	ldr	r3, [r7, #16]
 800aa08:	e853 3f00 	ldrex	r3, [r3]
 800aa0c:	60fb      	str	r3, [r7, #12]
   return(result);
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	f023 0310 	bic.w	r3, r3, #16
 800aa14:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	461a      	mov	r2, r3
 800aa1e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800aa22:	61fb      	str	r3, [r7, #28]
 800aa24:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa26:	69b9      	ldr	r1, [r7, #24]
 800aa28:	69fa      	ldr	r2, [r7, #28]
 800aa2a:	e841 2300 	strex	r3, r2, [r1]
 800aa2e:	617b      	str	r3, [r7, #20]
   return(result);
 800aa30:	697b      	ldr	r3, [r7, #20]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d1e4      	bne.n	800aa00 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	2202      	movs	r2, #2
 800aa3a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800aa3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800aa40:	4619      	mov	r1, r3
 800aa42:	6878      	ldr	r0, [r7, #4]
 800aa44:	f000 f88a 	bl	800ab5c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800aa48:	e063      	b.n	800ab12 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800aa4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aa4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d00e      	beq.n	800aa74 <HAL_UART_IRQHandler+0x5d8>
 800aa56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aa5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d008      	beq.n	800aa74 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800aa6a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800aa6c:	6878      	ldr	r0, [r7, #4]
 800aa6e:	f001 fdbf 	bl	800c5f0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800aa72:	e051      	b.n	800ab18 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800aa74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aa78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d014      	beq.n	800aaaa <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800aa80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aa84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d105      	bne.n	800aa98 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800aa8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aa90:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d008      	beq.n	800aaaa <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d03a      	beq.n	800ab16 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800aaa4:	6878      	ldr	r0, [r7, #4]
 800aaa6:	4798      	blx	r3
    }
    return;
 800aaa8:	e035      	b.n	800ab16 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800aaaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aaae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d009      	beq.n	800aaca <HAL_UART_IRQHandler+0x62e>
 800aab6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aaba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d003      	beq.n	800aaca <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800aac2:	6878      	ldr	r0, [r7, #4]
 800aac4:	f001 f848 	bl	800bb58 <UART_EndTransmit_IT>
    return;
 800aac8:	e026      	b.n	800ab18 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800aaca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aace:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d009      	beq.n	800aaea <HAL_UART_IRQHandler+0x64e>
 800aad6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aada:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d003      	beq.n	800aaea <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800aae2:	6878      	ldr	r0, [r7, #4]
 800aae4:	f001 fd98 	bl	800c618 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800aae8:	e016      	b.n	800ab18 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800aaea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aaee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d010      	beq.n	800ab18 <HAL_UART_IRQHandler+0x67c>
 800aaf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	da0c      	bge.n	800ab18 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800aafe:	6878      	ldr	r0, [r7, #4]
 800ab00:	f001 fd80 	bl	800c604 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ab04:	e008      	b.n	800ab18 <HAL_UART_IRQHandler+0x67c>
      return;
 800ab06:	bf00      	nop
 800ab08:	e006      	b.n	800ab18 <HAL_UART_IRQHandler+0x67c>
    return;
 800ab0a:	bf00      	nop
 800ab0c:	e004      	b.n	800ab18 <HAL_UART_IRQHandler+0x67c>
      return;
 800ab0e:	bf00      	nop
 800ab10:	e002      	b.n	800ab18 <HAL_UART_IRQHandler+0x67c>
      return;
 800ab12:	bf00      	nop
 800ab14:	e000      	b.n	800ab18 <HAL_UART_IRQHandler+0x67c>
    return;
 800ab16:	bf00      	nop
  }
}
 800ab18:	37e8      	adds	r7, #232	@ 0xe8
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	bd80      	pop	{r7, pc}
 800ab1e:	bf00      	nop

0800ab20 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ab20:	b480      	push	{r7}
 800ab22:	b083      	sub	sp, #12
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ab28:	bf00      	nop
 800ab2a:	370c      	adds	r7, #12
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab32:	4770      	bx	lr

0800ab34 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ab34:	b480      	push	{r7}
 800ab36:	b083      	sub	sp, #12
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800ab3c:	bf00      	nop
 800ab3e:	370c      	adds	r7, #12
 800ab40:	46bd      	mov	sp, r7
 800ab42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab46:	4770      	bx	lr

0800ab48 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ab48:	b480      	push	{r7}
 800ab4a:	b083      	sub	sp, #12
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ab50:	bf00      	nop
 800ab52:	370c      	adds	r7, #12
 800ab54:	46bd      	mov	sp, r7
 800ab56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5a:	4770      	bx	lr

0800ab5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ab5c:	b480      	push	{r7}
 800ab5e:	b083      	sub	sp, #12
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	6078      	str	r0, [r7, #4]
 800ab64:	460b      	mov	r3, r1
 800ab66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ab68:	bf00      	nop
 800ab6a:	370c      	adds	r7, #12
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab72:	4770      	bx	lr

0800ab74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ab74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ab78:	b08c      	sub	sp, #48	@ 0x30
 800ab7a:	af00      	add	r7, sp, #0
 800ab7c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ab7e:	2300      	movs	r3, #0
 800ab80:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ab84:	697b      	ldr	r3, [r7, #20]
 800ab86:	689a      	ldr	r2, [r3, #8]
 800ab88:	697b      	ldr	r3, [r7, #20]
 800ab8a:	691b      	ldr	r3, [r3, #16]
 800ab8c:	431a      	orrs	r2, r3
 800ab8e:	697b      	ldr	r3, [r7, #20]
 800ab90:	695b      	ldr	r3, [r3, #20]
 800ab92:	431a      	orrs	r2, r3
 800ab94:	697b      	ldr	r3, [r7, #20]
 800ab96:	69db      	ldr	r3, [r3, #28]
 800ab98:	4313      	orrs	r3, r2
 800ab9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ab9c:	697b      	ldr	r3, [r7, #20]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	681a      	ldr	r2, [r3, #0]
 800aba2:	4baa      	ldr	r3, [pc, #680]	@ (800ae4c <UART_SetConfig+0x2d8>)
 800aba4:	4013      	ands	r3, r2
 800aba6:	697a      	ldr	r2, [r7, #20]
 800aba8:	6812      	ldr	r2, [r2, #0]
 800abaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800abac:	430b      	orrs	r3, r1
 800abae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800abb0:	697b      	ldr	r3, [r7, #20]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	685b      	ldr	r3, [r3, #4]
 800abb6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800abba:	697b      	ldr	r3, [r7, #20]
 800abbc:	68da      	ldr	r2, [r3, #12]
 800abbe:	697b      	ldr	r3, [r7, #20]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	430a      	orrs	r2, r1
 800abc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800abc6:	697b      	ldr	r3, [r7, #20]
 800abc8:	699b      	ldr	r3, [r3, #24]
 800abca:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800abcc:	697b      	ldr	r3, [r7, #20]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	4a9f      	ldr	r2, [pc, #636]	@ (800ae50 <UART_SetConfig+0x2dc>)
 800abd2:	4293      	cmp	r3, r2
 800abd4:	d004      	beq.n	800abe0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800abd6:	697b      	ldr	r3, [r7, #20]
 800abd8:	6a1b      	ldr	r3, [r3, #32]
 800abda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800abdc:	4313      	orrs	r3, r2
 800abde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800abe0:	697b      	ldr	r3, [r7, #20]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	689b      	ldr	r3, [r3, #8]
 800abe6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800abea:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800abee:	697a      	ldr	r2, [r7, #20]
 800abf0:	6812      	ldr	r2, [r2, #0]
 800abf2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800abf4:	430b      	orrs	r3, r1
 800abf6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800abf8:	697b      	ldr	r3, [r7, #20]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abfe:	f023 010f 	bic.w	r1, r3, #15
 800ac02:	697b      	ldr	r3, [r7, #20]
 800ac04:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ac06:	697b      	ldr	r3, [r7, #20]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	430a      	orrs	r2, r1
 800ac0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ac0e:	697b      	ldr	r3, [r7, #20]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	4a90      	ldr	r2, [pc, #576]	@ (800ae54 <UART_SetConfig+0x2e0>)
 800ac14:	4293      	cmp	r3, r2
 800ac16:	d125      	bne.n	800ac64 <UART_SetConfig+0xf0>
 800ac18:	4b8f      	ldr	r3, [pc, #572]	@ (800ae58 <UART_SetConfig+0x2e4>)
 800ac1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac1e:	f003 0303 	and.w	r3, r3, #3
 800ac22:	2b03      	cmp	r3, #3
 800ac24:	d81a      	bhi.n	800ac5c <UART_SetConfig+0xe8>
 800ac26:	a201      	add	r2, pc, #4	@ (adr r2, 800ac2c <UART_SetConfig+0xb8>)
 800ac28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac2c:	0800ac3d 	.word	0x0800ac3d
 800ac30:	0800ac4d 	.word	0x0800ac4d
 800ac34:	0800ac45 	.word	0x0800ac45
 800ac38:	0800ac55 	.word	0x0800ac55
 800ac3c:	2301      	movs	r3, #1
 800ac3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac42:	e116      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ac44:	2302      	movs	r3, #2
 800ac46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac4a:	e112      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ac4c:	2304      	movs	r3, #4
 800ac4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac52:	e10e      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ac54:	2308      	movs	r3, #8
 800ac56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac5a:	e10a      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ac5c:	2310      	movs	r3, #16
 800ac5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac62:	e106      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ac64:	697b      	ldr	r3, [r7, #20]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	4a7c      	ldr	r2, [pc, #496]	@ (800ae5c <UART_SetConfig+0x2e8>)
 800ac6a:	4293      	cmp	r3, r2
 800ac6c:	d138      	bne.n	800ace0 <UART_SetConfig+0x16c>
 800ac6e:	4b7a      	ldr	r3, [pc, #488]	@ (800ae58 <UART_SetConfig+0x2e4>)
 800ac70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac74:	f003 030c 	and.w	r3, r3, #12
 800ac78:	2b0c      	cmp	r3, #12
 800ac7a:	d82d      	bhi.n	800acd8 <UART_SetConfig+0x164>
 800ac7c:	a201      	add	r2, pc, #4	@ (adr r2, 800ac84 <UART_SetConfig+0x110>)
 800ac7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac82:	bf00      	nop
 800ac84:	0800acb9 	.word	0x0800acb9
 800ac88:	0800acd9 	.word	0x0800acd9
 800ac8c:	0800acd9 	.word	0x0800acd9
 800ac90:	0800acd9 	.word	0x0800acd9
 800ac94:	0800acc9 	.word	0x0800acc9
 800ac98:	0800acd9 	.word	0x0800acd9
 800ac9c:	0800acd9 	.word	0x0800acd9
 800aca0:	0800acd9 	.word	0x0800acd9
 800aca4:	0800acc1 	.word	0x0800acc1
 800aca8:	0800acd9 	.word	0x0800acd9
 800acac:	0800acd9 	.word	0x0800acd9
 800acb0:	0800acd9 	.word	0x0800acd9
 800acb4:	0800acd1 	.word	0x0800acd1
 800acb8:	2300      	movs	r3, #0
 800acba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acbe:	e0d8      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800acc0:	2302      	movs	r3, #2
 800acc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acc6:	e0d4      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800acc8:	2304      	movs	r3, #4
 800acca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acce:	e0d0      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800acd0:	2308      	movs	r3, #8
 800acd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acd6:	e0cc      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800acd8:	2310      	movs	r3, #16
 800acda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acde:	e0c8      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ace0:	697b      	ldr	r3, [r7, #20]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	4a5e      	ldr	r2, [pc, #376]	@ (800ae60 <UART_SetConfig+0x2ec>)
 800ace6:	4293      	cmp	r3, r2
 800ace8:	d125      	bne.n	800ad36 <UART_SetConfig+0x1c2>
 800acea:	4b5b      	ldr	r3, [pc, #364]	@ (800ae58 <UART_SetConfig+0x2e4>)
 800acec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800acf0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800acf4:	2b30      	cmp	r3, #48	@ 0x30
 800acf6:	d016      	beq.n	800ad26 <UART_SetConfig+0x1b2>
 800acf8:	2b30      	cmp	r3, #48	@ 0x30
 800acfa:	d818      	bhi.n	800ad2e <UART_SetConfig+0x1ba>
 800acfc:	2b20      	cmp	r3, #32
 800acfe:	d00a      	beq.n	800ad16 <UART_SetConfig+0x1a2>
 800ad00:	2b20      	cmp	r3, #32
 800ad02:	d814      	bhi.n	800ad2e <UART_SetConfig+0x1ba>
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d002      	beq.n	800ad0e <UART_SetConfig+0x19a>
 800ad08:	2b10      	cmp	r3, #16
 800ad0a:	d008      	beq.n	800ad1e <UART_SetConfig+0x1aa>
 800ad0c:	e00f      	b.n	800ad2e <UART_SetConfig+0x1ba>
 800ad0e:	2300      	movs	r3, #0
 800ad10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad14:	e0ad      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ad16:	2302      	movs	r3, #2
 800ad18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad1c:	e0a9      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ad1e:	2304      	movs	r3, #4
 800ad20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad24:	e0a5      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ad26:	2308      	movs	r3, #8
 800ad28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad2c:	e0a1      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ad2e:	2310      	movs	r3, #16
 800ad30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad34:	e09d      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ad36:	697b      	ldr	r3, [r7, #20]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	4a4a      	ldr	r2, [pc, #296]	@ (800ae64 <UART_SetConfig+0x2f0>)
 800ad3c:	4293      	cmp	r3, r2
 800ad3e:	d125      	bne.n	800ad8c <UART_SetConfig+0x218>
 800ad40:	4b45      	ldr	r3, [pc, #276]	@ (800ae58 <UART_SetConfig+0x2e4>)
 800ad42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad46:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ad4a:	2bc0      	cmp	r3, #192	@ 0xc0
 800ad4c:	d016      	beq.n	800ad7c <UART_SetConfig+0x208>
 800ad4e:	2bc0      	cmp	r3, #192	@ 0xc0
 800ad50:	d818      	bhi.n	800ad84 <UART_SetConfig+0x210>
 800ad52:	2b80      	cmp	r3, #128	@ 0x80
 800ad54:	d00a      	beq.n	800ad6c <UART_SetConfig+0x1f8>
 800ad56:	2b80      	cmp	r3, #128	@ 0x80
 800ad58:	d814      	bhi.n	800ad84 <UART_SetConfig+0x210>
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d002      	beq.n	800ad64 <UART_SetConfig+0x1f0>
 800ad5e:	2b40      	cmp	r3, #64	@ 0x40
 800ad60:	d008      	beq.n	800ad74 <UART_SetConfig+0x200>
 800ad62:	e00f      	b.n	800ad84 <UART_SetConfig+0x210>
 800ad64:	2300      	movs	r3, #0
 800ad66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad6a:	e082      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ad6c:	2302      	movs	r3, #2
 800ad6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad72:	e07e      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ad74:	2304      	movs	r3, #4
 800ad76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad7a:	e07a      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ad7c:	2308      	movs	r3, #8
 800ad7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad82:	e076      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ad84:	2310      	movs	r3, #16
 800ad86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad8a:	e072      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ad8c:	697b      	ldr	r3, [r7, #20]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	4a35      	ldr	r2, [pc, #212]	@ (800ae68 <UART_SetConfig+0x2f4>)
 800ad92:	4293      	cmp	r3, r2
 800ad94:	d12a      	bne.n	800adec <UART_SetConfig+0x278>
 800ad96:	4b30      	ldr	r3, [pc, #192]	@ (800ae58 <UART_SetConfig+0x2e4>)
 800ad98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ada0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ada4:	d01a      	beq.n	800addc <UART_SetConfig+0x268>
 800ada6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800adaa:	d81b      	bhi.n	800ade4 <UART_SetConfig+0x270>
 800adac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800adb0:	d00c      	beq.n	800adcc <UART_SetConfig+0x258>
 800adb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800adb6:	d815      	bhi.n	800ade4 <UART_SetConfig+0x270>
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d003      	beq.n	800adc4 <UART_SetConfig+0x250>
 800adbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800adc0:	d008      	beq.n	800add4 <UART_SetConfig+0x260>
 800adc2:	e00f      	b.n	800ade4 <UART_SetConfig+0x270>
 800adc4:	2300      	movs	r3, #0
 800adc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adca:	e052      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800adcc:	2302      	movs	r3, #2
 800adce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800add2:	e04e      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800add4:	2304      	movs	r3, #4
 800add6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adda:	e04a      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800addc:	2308      	movs	r3, #8
 800adde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ade2:	e046      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ade4:	2310      	movs	r3, #16
 800ade6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adea:	e042      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800adec:	697b      	ldr	r3, [r7, #20]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	4a17      	ldr	r2, [pc, #92]	@ (800ae50 <UART_SetConfig+0x2dc>)
 800adf2:	4293      	cmp	r3, r2
 800adf4:	d13a      	bne.n	800ae6c <UART_SetConfig+0x2f8>
 800adf6:	4b18      	ldr	r3, [pc, #96]	@ (800ae58 <UART_SetConfig+0x2e4>)
 800adf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800adfc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800ae00:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ae04:	d01a      	beq.n	800ae3c <UART_SetConfig+0x2c8>
 800ae06:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ae0a:	d81b      	bhi.n	800ae44 <UART_SetConfig+0x2d0>
 800ae0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ae10:	d00c      	beq.n	800ae2c <UART_SetConfig+0x2b8>
 800ae12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ae16:	d815      	bhi.n	800ae44 <UART_SetConfig+0x2d0>
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d003      	beq.n	800ae24 <UART_SetConfig+0x2b0>
 800ae1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ae20:	d008      	beq.n	800ae34 <UART_SetConfig+0x2c0>
 800ae22:	e00f      	b.n	800ae44 <UART_SetConfig+0x2d0>
 800ae24:	2300      	movs	r3, #0
 800ae26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae2a:	e022      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ae2c:	2302      	movs	r3, #2
 800ae2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae32:	e01e      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ae34:	2304      	movs	r3, #4
 800ae36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae3a:	e01a      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ae3c:	2308      	movs	r3, #8
 800ae3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae42:	e016      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ae44:	2310      	movs	r3, #16
 800ae46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae4a:	e012      	b.n	800ae72 <UART_SetConfig+0x2fe>
 800ae4c:	cfff69f3 	.word	0xcfff69f3
 800ae50:	40008000 	.word	0x40008000
 800ae54:	40013800 	.word	0x40013800
 800ae58:	40021000 	.word	0x40021000
 800ae5c:	40004400 	.word	0x40004400
 800ae60:	40004800 	.word	0x40004800
 800ae64:	40004c00 	.word	0x40004c00
 800ae68:	40005000 	.word	0x40005000
 800ae6c:	2310      	movs	r3, #16
 800ae6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ae72:	697b      	ldr	r3, [r7, #20]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	4aae      	ldr	r2, [pc, #696]	@ (800b130 <UART_SetConfig+0x5bc>)
 800ae78:	4293      	cmp	r3, r2
 800ae7a:	f040 8097 	bne.w	800afac <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ae7e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ae82:	2b08      	cmp	r3, #8
 800ae84:	d823      	bhi.n	800aece <UART_SetConfig+0x35a>
 800ae86:	a201      	add	r2, pc, #4	@ (adr r2, 800ae8c <UART_SetConfig+0x318>)
 800ae88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae8c:	0800aeb1 	.word	0x0800aeb1
 800ae90:	0800aecf 	.word	0x0800aecf
 800ae94:	0800aeb9 	.word	0x0800aeb9
 800ae98:	0800aecf 	.word	0x0800aecf
 800ae9c:	0800aebf 	.word	0x0800aebf
 800aea0:	0800aecf 	.word	0x0800aecf
 800aea4:	0800aecf 	.word	0x0800aecf
 800aea8:	0800aecf 	.word	0x0800aecf
 800aeac:	0800aec7 	.word	0x0800aec7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aeb0:	f7fd fb5e 	bl	8008570 <HAL_RCC_GetPCLK1Freq>
 800aeb4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aeb6:	e010      	b.n	800aeda <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aeb8:	4b9e      	ldr	r3, [pc, #632]	@ (800b134 <UART_SetConfig+0x5c0>)
 800aeba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aebc:	e00d      	b.n	800aeda <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aebe:	f7fd fae9 	bl	8008494 <HAL_RCC_GetSysClockFreq>
 800aec2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aec4:	e009      	b.n	800aeda <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aec6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aeca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aecc:	e005      	b.n	800aeda <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800aece:	2300      	movs	r3, #0
 800aed0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800aed2:	2301      	movs	r3, #1
 800aed4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800aed8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800aeda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aedc:	2b00      	cmp	r3, #0
 800aede:	f000 8130 	beq.w	800b142 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800aee2:	697b      	ldr	r3, [r7, #20]
 800aee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aee6:	4a94      	ldr	r2, [pc, #592]	@ (800b138 <UART_SetConfig+0x5c4>)
 800aee8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aeec:	461a      	mov	r2, r3
 800aeee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aef0:	fbb3 f3f2 	udiv	r3, r3, r2
 800aef4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800aef6:	697b      	ldr	r3, [r7, #20]
 800aef8:	685a      	ldr	r2, [r3, #4]
 800aefa:	4613      	mov	r3, r2
 800aefc:	005b      	lsls	r3, r3, #1
 800aefe:	4413      	add	r3, r2
 800af00:	69ba      	ldr	r2, [r7, #24]
 800af02:	429a      	cmp	r2, r3
 800af04:	d305      	bcc.n	800af12 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	685b      	ldr	r3, [r3, #4]
 800af0a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800af0c:	69ba      	ldr	r2, [r7, #24]
 800af0e:	429a      	cmp	r2, r3
 800af10:	d903      	bls.n	800af1a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800af12:	2301      	movs	r3, #1
 800af14:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800af18:	e113      	b.n	800b142 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800af1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af1c:	2200      	movs	r2, #0
 800af1e:	60bb      	str	r3, [r7, #8]
 800af20:	60fa      	str	r2, [r7, #12]
 800af22:	697b      	ldr	r3, [r7, #20]
 800af24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af26:	4a84      	ldr	r2, [pc, #528]	@ (800b138 <UART_SetConfig+0x5c4>)
 800af28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800af2c:	b29b      	uxth	r3, r3
 800af2e:	2200      	movs	r2, #0
 800af30:	603b      	str	r3, [r7, #0]
 800af32:	607a      	str	r2, [r7, #4]
 800af34:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af38:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800af3c:	f7f5 ffda 	bl	8000ef4 <__aeabi_uldivmod>
 800af40:	4602      	mov	r2, r0
 800af42:	460b      	mov	r3, r1
 800af44:	4610      	mov	r0, r2
 800af46:	4619      	mov	r1, r3
 800af48:	f04f 0200 	mov.w	r2, #0
 800af4c:	f04f 0300 	mov.w	r3, #0
 800af50:	020b      	lsls	r3, r1, #8
 800af52:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800af56:	0202      	lsls	r2, r0, #8
 800af58:	6979      	ldr	r1, [r7, #20]
 800af5a:	6849      	ldr	r1, [r1, #4]
 800af5c:	0849      	lsrs	r1, r1, #1
 800af5e:	2000      	movs	r0, #0
 800af60:	460c      	mov	r4, r1
 800af62:	4605      	mov	r5, r0
 800af64:	eb12 0804 	adds.w	r8, r2, r4
 800af68:	eb43 0905 	adc.w	r9, r3, r5
 800af6c:	697b      	ldr	r3, [r7, #20]
 800af6e:	685b      	ldr	r3, [r3, #4]
 800af70:	2200      	movs	r2, #0
 800af72:	469a      	mov	sl, r3
 800af74:	4693      	mov	fp, r2
 800af76:	4652      	mov	r2, sl
 800af78:	465b      	mov	r3, fp
 800af7a:	4640      	mov	r0, r8
 800af7c:	4649      	mov	r1, r9
 800af7e:	f7f5 ffb9 	bl	8000ef4 <__aeabi_uldivmod>
 800af82:	4602      	mov	r2, r0
 800af84:	460b      	mov	r3, r1
 800af86:	4613      	mov	r3, r2
 800af88:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800af8a:	6a3b      	ldr	r3, [r7, #32]
 800af8c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800af90:	d308      	bcc.n	800afa4 <UART_SetConfig+0x430>
 800af92:	6a3b      	ldr	r3, [r7, #32]
 800af94:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800af98:	d204      	bcs.n	800afa4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800af9a:	697b      	ldr	r3, [r7, #20]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	6a3a      	ldr	r2, [r7, #32]
 800afa0:	60da      	str	r2, [r3, #12]
 800afa2:	e0ce      	b.n	800b142 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800afa4:	2301      	movs	r3, #1
 800afa6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800afaa:	e0ca      	b.n	800b142 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800afac:	697b      	ldr	r3, [r7, #20]
 800afae:	69db      	ldr	r3, [r3, #28]
 800afb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800afb4:	d166      	bne.n	800b084 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800afb6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800afba:	2b08      	cmp	r3, #8
 800afbc:	d827      	bhi.n	800b00e <UART_SetConfig+0x49a>
 800afbe:	a201      	add	r2, pc, #4	@ (adr r2, 800afc4 <UART_SetConfig+0x450>)
 800afc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afc4:	0800afe9 	.word	0x0800afe9
 800afc8:	0800aff1 	.word	0x0800aff1
 800afcc:	0800aff9 	.word	0x0800aff9
 800afd0:	0800b00f 	.word	0x0800b00f
 800afd4:	0800afff 	.word	0x0800afff
 800afd8:	0800b00f 	.word	0x0800b00f
 800afdc:	0800b00f 	.word	0x0800b00f
 800afe0:	0800b00f 	.word	0x0800b00f
 800afe4:	0800b007 	.word	0x0800b007
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800afe8:	f7fd fac2 	bl	8008570 <HAL_RCC_GetPCLK1Freq>
 800afec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800afee:	e014      	b.n	800b01a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aff0:	f7fd fad4 	bl	800859c <HAL_RCC_GetPCLK2Freq>
 800aff4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aff6:	e010      	b.n	800b01a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aff8:	4b4e      	ldr	r3, [pc, #312]	@ (800b134 <UART_SetConfig+0x5c0>)
 800affa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800affc:	e00d      	b.n	800b01a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800affe:	f7fd fa49 	bl	8008494 <HAL_RCC_GetSysClockFreq>
 800b002:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b004:	e009      	b.n	800b01a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b006:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b00a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b00c:	e005      	b.n	800b01a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800b00e:	2300      	movs	r3, #0
 800b010:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b012:	2301      	movs	r3, #1
 800b014:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b018:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b01a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	f000 8090 	beq.w	800b142 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b022:	697b      	ldr	r3, [r7, #20]
 800b024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b026:	4a44      	ldr	r2, [pc, #272]	@ (800b138 <UART_SetConfig+0x5c4>)
 800b028:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b02c:	461a      	mov	r2, r3
 800b02e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b030:	fbb3 f3f2 	udiv	r3, r3, r2
 800b034:	005a      	lsls	r2, r3, #1
 800b036:	697b      	ldr	r3, [r7, #20]
 800b038:	685b      	ldr	r3, [r3, #4]
 800b03a:	085b      	lsrs	r3, r3, #1
 800b03c:	441a      	add	r2, r3
 800b03e:	697b      	ldr	r3, [r7, #20]
 800b040:	685b      	ldr	r3, [r3, #4]
 800b042:	fbb2 f3f3 	udiv	r3, r2, r3
 800b046:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b048:	6a3b      	ldr	r3, [r7, #32]
 800b04a:	2b0f      	cmp	r3, #15
 800b04c:	d916      	bls.n	800b07c <UART_SetConfig+0x508>
 800b04e:	6a3b      	ldr	r3, [r7, #32]
 800b050:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b054:	d212      	bcs.n	800b07c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b056:	6a3b      	ldr	r3, [r7, #32]
 800b058:	b29b      	uxth	r3, r3
 800b05a:	f023 030f 	bic.w	r3, r3, #15
 800b05e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b060:	6a3b      	ldr	r3, [r7, #32]
 800b062:	085b      	lsrs	r3, r3, #1
 800b064:	b29b      	uxth	r3, r3
 800b066:	f003 0307 	and.w	r3, r3, #7
 800b06a:	b29a      	uxth	r2, r3
 800b06c:	8bfb      	ldrh	r3, [r7, #30]
 800b06e:	4313      	orrs	r3, r2
 800b070:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b072:	697b      	ldr	r3, [r7, #20]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	8bfa      	ldrh	r2, [r7, #30]
 800b078:	60da      	str	r2, [r3, #12]
 800b07a:	e062      	b.n	800b142 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800b07c:	2301      	movs	r3, #1
 800b07e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b082:	e05e      	b.n	800b142 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b084:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b088:	2b08      	cmp	r3, #8
 800b08a:	d828      	bhi.n	800b0de <UART_SetConfig+0x56a>
 800b08c:	a201      	add	r2, pc, #4	@ (adr r2, 800b094 <UART_SetConfig+0x520>)
 800b08e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b092:	bf00      	nop
 800b094:	0800b0b9 	.word	0x0800b0b9
 800b098:	0800b0c1 	.word	0x0800b0c1
 800b09c:	0800b0c9 	.word	0x0800b0c9
 800b0a0:	0800b0df 	.word	0x0800b0df
 800b0a4:	0800b0cf 	.word	0x0800b0cf
 800b0a8:	0800b0df 	.word	0x0800b0df
 800b0ac:	0800b0df 	.word	0x0800b0df
 800b0b0:	0800b0df 	.word	0x0800b0df
 800b0b4:	0800b0d7 	.word	0x0800b0d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b0b8:	f7fd fa5a 	bl	8008570 <HAL_RCC_GetPCLK1Freq>
 800b0bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b0be:	e014      	b.n	800b0ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b0c0:	f7fd fa6c 	bl	800859c <HAL_RCC_GetPCLK2Freq>
 800b0c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b0c6:	e010      	b.n	800b0ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b0c8:	4b1a      	ldr	r3, [pc, #104]	@ (800b134 <UART_SetConfig+0x5c0>)
 800b0ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b0cc:	e00d      	b.n	800b0ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b0ce:	f7fd f9e1 	bl	8008494 <HAL_RCC_GetSysClockFreq>
 800b0d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b0d4:	e009      	b.n	800b0ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b0d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b0da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b0dc:	e005      	b.n	800b0ea <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b0e2:	2301      	movs	r3, #1
 800b0e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b0e8:	bf00      	nop
    }

    if (pclk != 0U)
 800b0ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d028      	beq.n	800b142 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b0f0:	697b      	ldr	r3, [r7, #20]
 800b0f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0f4:	4a10      	ldr	r2, [pc, #64]	@ (800b138 <UART_SetConfig+0x5c4>)
 800b0f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b0fa:	461a      	mov	r2, r3
 800b0fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0fe:	fbb3 f2f2 	udiv	r2, r3, r2
 800b102:	697b      	ldr	r3, [r7, #20]
 800b104:	685b      	ldr	r3, [r3, #4]
 800b106:	085b      	lsrs	r3, r3, #1
 800b108:	441a      	add	r2, r3
 800b10a:	697b      	ldr	r3, [r7, #20]
 800b10c:	685b      	ldr	r3, [r3, #4]
 800b10e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b112:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b114:	6a3b      	ldr	r3, [r7, #32]
 800b116:	2b0f      	cmp	r3, #15
 800b118:	d910      	bls.n	800b13c <UART_SetConfig+0x5c8>
 800b11a:	6a3b      	ldr	r3, [r7, #32]
 800b11c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b120:	d20c      	bcs.n	800b13c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b122:	6a3b      	ldr	r3, [r7, #32]
 800b124:	b29a      	uxth	r2, r3
 800b126:	697b      	ldr	r3, [r7, #20]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	60da      	str	r2, [r3, #12]
 800b12c:	e009      	b.n	800b142 <UART_SetConfig+0x5ce>
 800b12e:	bf00      	nop
 800b130:	40008000 	.word	0x40008000
 800b134:	00f42400 	.word	0x00f42400
 800b138:	08010fb4 	.word	0x08010fb4
      }
      else
      {
        ret = HAL_ERROR;
 800b13c:	2301      	movs	r3, #1
 800b13e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b142:	697b      	ldr	r3, [r7, #20]
 800b144:	2201      	movs	r2, #1
 800b146:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b14a:	697b      	ldr	r3, [r7, #20]
 800b14c:	2201      	movs	r2, #1
 800b14e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b152:	697b      	ldr	r3, [r7, #20]
 800b154:	2200      	movs	r2, #0
 800b156:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b158:	697b      	ldr	r3, [r7, #20]
 800b15a:	2200      	movs	r2, #0
 800b15c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b15e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800b162:	4618      	mov	r0, r3
 800b164:	3730      	adds	r7, #48	@ 0x30
 800b166:	46bd      	mov	sp, r7
 800b168:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800b16c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b16c:	b480      	push	{r7}
 800b16e:	b083      	sub	sp, #12
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b178:	f003 0308 	and.w	r3, r3, #8
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d00a      	beq.n	800b196 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	685b      	ldr	r3, [r3, #4]
 800b186:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	430a      	orrs	r2, r1
 800b194:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b19a:	f003 0301 	and.w	r3, r3, #1
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d00a      	beq.n	800b1b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	685b      	ldr	r3, [r3, #4]
 800b1a8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	430a      	orrs	r2, r1
 800b1b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1bc:	f003 0302 	and.w	r3, r3, #2
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d00a      	beq.n	800b1da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	685b      	ldr	r3, [r3, #4]
 800b1ca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	430a      	orrs	r2, r1
 800b1d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1de:	f003 0304 	and.w	r3, r3, #4
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d00a      	beq.n	800b1fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	685b      	ldr	r3, [r3, #4]
 800b1ec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	430a      	orrs	r2, r1
 800b1fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b200:	f003 0310 	and.w	r3, r3, #16
 800b204:	2b00      	cmp	r3, #0
 800b206:	d00a      	beq.n	800b21e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	689b      	ldr	r3, [r3, #8]
 800b20e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	430a      	orrs	r2, r1
 800b21c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b222:	f003 0320 	and.w	r3, r3, #32
 800b226:	2b00      	cmp	r3, #0
 800b228:	d00a      	beq.n	800b240 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	689b      	ldr	r3, [r3, #8]
 800b230:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	430a      	orrs	r2, r1
 800b23e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b244:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d01a      	beq.n	800b282 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	685b      	ldr	r3, [r3, #4]
 800b252:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	430a      	orrs	r2, r1
 800b260:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b266:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b26a:	d10a      	bne.n	800b282 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	685b      	ldr	r3, [r3, #4]
 800b272:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	430a      	orrs	r2, r1
 800b280:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b286:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d00a      	beq.n	800b2a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	685b      	ldr	r3, [r3, #4]
 800b294:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	430a      	orrs	r2, r1
 800b2a2:	605a      	str	r2, [r3, #4]
  }
}
 800b2a4:	bf00      	nop
 800b2a6:	370c      	adds	r7, #12
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ae:	4770      	bx	lr

0800b2b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b2b0:	b580      	push	{r7, lr}
 800b2b2:	b098      	sub	sp, #96	@ 0x60
 800b2b4:	af02      	add	r7, sp, #8
 800b2b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b2c0:	f7fb fe50 	bl	8006f64 <HAL_GetTick>
 800b2c4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	f003 0308 	and.w	r3, r3, #8
 800b2d0:	2b08      	cmp	r3, #8
 800b2d2:	d12f      	bne.n	800b334 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b2d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b2d8:	9300      	str	r3, [sp, #0]
 800b2da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b2dc:	2200      	movs	r2, #0
 800b2de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b2e2:	6878      	ldr	r0, [r7, #4]
 800b2e4:	f000 f88e 	bl	800b404 <UART_WaitOnFlagUntilTimeout>
 800b2e8:	4603      	mov	r3, r0
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d022      	beq.n	800b334 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2f6:	e853 3f00 	ldrex	r3, [r3]
 800b2fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b2fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b302:	653b      	str	r3, [r7, #80]	@ 0x50
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	461a      	mov	r2, r3
 800b30a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b30c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b30e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b310:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b312:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b314:	e841 2300 	strex	r3, r2, [r1]
 800b318:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b31a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d1e6      	bne.n	800b2ee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	2220      	movs	r2, #32
 800b324:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	2200      	movs	r2, #0
 800b32c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b330:	2303      	movs	r3, #3
 800b332:	e063      	b.n	800b3fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	f003 0304 	and.w	r3, r3, #4
 800b33e:	2b04      	cmp	r3, #4
 800b340:	d149      	bne.n	800b3d6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b342:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b346:	9300      	str	r3, [sp, #0]
 800b348:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b34a:	2200      	movs	r2, #0
 800b34c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b350:	6878      	ldr	r0, [r7, #4]
 800b352:	f000 f857 	bl	800b404 <UART_WaitOnFlagUntilTimeout>
 800b356:	4603      	mov	r3, r0
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d03c      	beq.n	800b3d6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b364:	e853 3f00 	ldrex	r3, [r3]
 800b368:	623b      	str	r3, [r7, #32]
   return(result);
 800b36a:	6a3b      	ldr	r3, [r7, #32]
 800b36c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b370:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	461a      	mov	r2, r3
 800b378:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b37a:	633b      	str	r3, [r7, #48]	@ 0x30
 800b37c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b37e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b380:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b382:	e841 2300 	strex	r3, r2, [r1]
 800b386:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d1e6      	bne.n	800b35c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	3308      	adds	r3, #8
 800b394:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b396:	693b      	ldr	r3, [r7, #16]
 800b398:	e853 3f00 	ldrex	r3, [r3]
 800b39c:	60fb      	str	r3, [r7, #12]
   return(result);
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	f023 0301 	bic.w	r3, r3, #1
 800b3a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	3308      	adds	r3, #8
 800b3ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b3ae:	61fa      	str	r2, [r7, #28]
 800b3b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3b2:	69b9      	ldr	r1, [r7, #24]
 800b3b4:	69fa      	ldr	r2, [r7, #28]
 800b3b6:	e841 2300 	strex	r3, r2, [r1]
 800b3ba:	617b      	str	r3, [r7, #20]
   return(result);
 800b3bc:	697b      	ldr	r3, [r7, #20]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d1e5      	bne.n	800b38e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	2220      	movs	r2, #32
 800b3c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	2200      	movs	r2, #0
 800b3ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b3d2:	2303      	movs	r3, #3
 800b3d4:	e012      	b.n	800b3fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	2220      	movs	r2, #32
 800b3da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	2220      	movs	r2, #32
 800b3e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	2200      	movs	r2, #0
 800b3f0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	2200      	movs	r2, #0
 800b3f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b3fa:	2300      	movs	r3, #0
}
 800b3fc:	4618      	mov	r0, r3
 800b3fe:	3758      	adds	r7, #88	@ 0x58
 800b400:	46bd      	mov	sp, r7
 800b402:	bd80      	pop	{r7, pc}

0800b404 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b404:	b580      	push	{r7, lr}
 800b406:	b084      	sub	sp, #16
 800b408:	af00      	add	r7, sp, #0
 800b40a:	60f8      	str	r0, [r7, #12]
 800b40c:	60b9      	str	r1, [r7, #8]
 800b40e:	603b      	str	r3, [r7, #0]
 800b410:	4613      	mov	r3, r2
 800b412:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b414:	e04f      	b.n	800b4b6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b416:	69bb      	ldr	r3, [r7, #24]
 800b418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b41c:	d04b      	beq.n	800b4b6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b41e:	f7fb fda1 	bl	8006f64 <HAL_GetTick>
 800b422:	4602      	mov	r2, r0
 800b424:	683b      	ldr	r3, [r7, #0]
 800b426:	1ad3      	subs	r3, r2, r3
 800b428:	69ba      	ldr	r2, [r7, #24]
 800b42a:	429a      	cmp	r2, r3
 800b42c:	d302      	bcc.n	800b434 <UART_WaitOnFlagUntilTimeout+0x30>
 800b42e:	69bb      	ldr	r3, [r7, #24]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d101      	bne.n	800b438 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b434:	2303      	movs	r3, #3
 800b436:	e04e      	b.n	800b4d6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	f003 0304 	and.w	r3, r3, #4
 800b442:	2b00      	cmp	r3, #0
 800b444:	d037      	beq.n	800b4b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b446:	68bb      	ldr	r3, [r7, #8]
 800b448:	2b80      	cmp	r3, #128	@ 0x80
 800b44a:	d034      	beq.n	800b4b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b44c:	68bb      	ldr	r3, [r7, #8]
 800b44e:	2b40      	cmp	r3, #64	@ 0x40
 800b450:	d031      	beq.n	800b4b6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	69db      	ldr	r3, [r3, #28]
 800b458:	f003 0308 	and.w	r3, r3, #8
 800b45c:	2b08      	cmp	r3, #8
 800b45e:	d110      	bne.n	800b482 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	2208      	movs	r2, #8
 800b466:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b468:	68f8      	ldr	r0, [r7, #12]
 800b46a:	f000 f95b 	bl	800b724 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	2208      	movs	r2, #8
 800b472:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	2200      	movs	r2, #0
 800b47a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b47e:	2301      	movs	r3, #1
 800b480:	e029      	b.n	800b4d6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	69db      	ldr	r3, [r3, #28]
 800b488:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b48c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b490:	d111      	bne.n	800b4b6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b49a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b49c:	68f8      	ldr	r0, [r7, #12]
 800b49e:	f000 f941 	bl	800b724 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	2220      	movs	r2, #32
 800b4a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b4b2:	2303      	movs	r3, #3
 800b4b4:	e00f      	b.n	800b4d6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	69da      	ldr	r2, [r3, #28]
 800b4bc:	68bb      	ldr	r3, [r7, #8]
 800b4be:	4013      	ands	r3, r2
 800b4c0:	68ba      	ldr	r2, [r7, #8]
 800b4c2:	429a      	cmp	r2, r3
 800b4c4:	bf0c      	ite	eq
 800b4c6:	2301      	moveq	r3, #1
 800b4c8:	2300      	movne	r3, #0
 800b4ca:	b2db      	uxtb	r3, r3
 800b4cc:	461a      	mov	r2, r3
 800b4ce:	79fb      	ldrb	r3, [r7, #7]
 800b4d0:	429a      	cmp	r2, r3
 800b4d2:	d0a0      	beq.n	800b416 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b4d4:	2300      	movs	r3, #0
}
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	3710      	adds	r7, #16
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	bd80      	pop	{r7, pc}
	...

0800b4e0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b4e0:	b480      	push	{r7}
 800b4e2:	b0a3      	sub	sp, #140	@ 0x8c
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	60f8      	str	r0, [r7, #12]
 800b4e8:	60b9      	str	r1, [r7, #8]
 800b4ea:	4613      	mov	r3, r2
 800b4ec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	68ba      	ldr	r2, [r7, #8]
 800b4f2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	88fa      	ldrh	r2, [r7, #6]
 800b4f8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	88fa      	ldrh	r2, [r7, #6]
 800b500:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	2200      	movs	r2, #0
 800b508:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	689b      	ldr	r3, [r3, #8]
 800b50e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b512:	d10e      	bne.n	800b532 <UART_Start_Receive_IT+0x52>
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	691b      	ldr	r3, [r3, #16]
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d105      	bne.n	800b528 <UART_Start_Receive_IT+0x48>
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b522:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b526:	e02d      	b.n	800b584 <UART_Start_Receive_IT+0xa4>
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	22ff      	movs	r2, #255	@ 0xff
 800b52c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b530:	e028      	b.n	800b584 <UART_Start_Receive_IT+0xa4>
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	689b      	ldr	r3, [r3, #8]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d10d      	bne.n	800b556 <UART_Start_Receive_IT+0x76>
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	691b      	ldr	r3, [r3, #16]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d104      	bne.n	800b54c <UART_Start_Receive_IT+0x6c>
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	22ff      	movs	r2, #255	@ 0xff
 800b546:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b54a:	e01b      	b.n	800b584 <UART_Start_Receive_IT+0xa4>
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	227f      	movs	r2, #127	@ 0x7f
 800b550:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b554:	e016      	b.n	800b584 <UART_Start_Receive_IT+0xa4>
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	689b      	ldr	r3, [r3, #8]
 800b55a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b55e:	d10d      	bne.n	800b57c <UART_Start_Receive_IT+0x9c>
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	691b      	ldr	r3, [r3, #16]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d104      	bne.n	800b572 <UART_Start_Receive_IT+0x92>
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	227f      	movs	r2, #127	@ 0x7f
 800b56c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b570:	e008      	b.n	800b584 <UART_Start_Receive_IT+0xa4>
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	223f      	movs	r2, #63	@ 0x3f
 800b576:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b57a:	e003      	b.n	800b584 <UART_Start_Receive_IT+0xa4>
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	2200      	movs	r2, #0
 800b580:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	2200      	movs	r2, #0
 800b588:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	2222      	movs	r2, #34	@ 0x22
 800b590:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	3308      	adds	r3, #8
 800b59a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b59c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b59e:	e853 3f00 	ldrex	r3, [r3]
 800b5a2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b5a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b5a6:	f043 0301 	orr.w	r3, r3, #1
 800b5aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	3308      	adds	r3, #8
 800b5b4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b5b8:	673a      	str	r2, [r7, #112]	@ 0x70
 800b5ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5bc:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800b5be:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b5c0:	e841 2300 	strex	r3, r2, [r1]
 800b5c4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800b5c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d1e3      	bne.n	800b594 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b5d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b5d4:	d14f      	bne.n	800b676 <UART_Start_Receive_IT+0x196>
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b5dc:	88fa      	ldrh	r2, [r7, #6]
 800b5de:	429a      	cmp	r2, r3
 800b5e0:	d349      	bcc.n	800b676 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	689b      	ldr	r3, [r3, #8]
 800b5e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b5ea:	d107      	bne.n	800b5fc <UART_Start_Receive_IT+0x11c>
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	691b      	ldr	r3, [r3, #16]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d103      	bne.n	800b5fc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	4a47      	ldr	r2, [pc, #284]	@ (800b714 <UART_Start_Receive_IT+0x234>)
 800b5f8:	675a      	str	r2, [r3, #116]	@ 0x74
 800b5fa:	e002      	b.n	800b602 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	4a46      	ldr	r2, [pc, #280]	@ (800b718 <UART_Start_Receive_IT+0x238>)
 800b600:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	691b      	ldr	r3, [r3, #16]
 800b606:	2b00      	cmp	r3, #0
 800b608:	d01a      	beq.n	800b640 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b610:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b612:	e853 3f00 	ldrex	r3, [r3]
 800b616:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b618:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b61a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b61e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	461a      	mov	r2, r3
 800b628:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b62c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b62e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b630:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800b632:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b634:	e841 2300 	strex	r3, r2, [r1]
 800b638:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800b63a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d1e4      	bne.n	800b60a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	3308      	adds	r3, #8
 800b646:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b648:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b64a:	e853 3f00 	ldrex	r3, [r3]
 800b64e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b652:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b656:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	3308      	adds	r3, #8
 800b65e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b660:	64ba      	str	r2, [r7, #72]	@ 0x48
 800b662:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b664:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b666:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b668:	e841 2300 	strex	r3, r2, [r1]
 800b66c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b66e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b670:	2b00      	cmp	r3, #0
 800b672:	d1e5      	bne.n	800b640 <UART_Start_Receive_IT+0x160>
 800b674:	e046      	b.n	800b704 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	689b      	ldr	r3, [r3, #8]
 800b67a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b67e:	d107      	bne.n	800b690 <UART_Start_Receive_IT+0x1b0>
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	691b      	ldr	r3, [r3, #16]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d103      	bne.n	800b690 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	4a24      	ldr	r2, [pc, #144]	@ (800b71c <UART_Start_Receive_IT+0x23c>)
 800b68c:	675a      	str	r2, [r3, #116]	@ 0x74
 800b68e:	e002      	b.n	800b696 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	4a23      	ldr	r2, [pc, #140]	@ (800b720 <UART_Start_Receive_IT+0x240>)
 800b694:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	691b      	ldr	r3, [r3, #16]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d019      	beq.n	800b6d2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6a6:	e853 3f00 	ldrex	r3, [r3]
 800b6aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b6ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6ae:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800b6b2:	677b      	str	r3, [r7, #116]	@ 0x74
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	461a      	mov	r2, r3
 800b6ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b6bc:	637b      	str	r3, [r7, #52]	@ 0x34
 800b6be:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b6c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b6c4:	e841 2300 	strex	r3, r2, [r1]
 800b6c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b6ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d1e6      	bne.n	800b69e <UART_Start_Receive_IT+0x1be>
 800b6d0:	e018      	b.n	800b704 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6d8:	697b      	ldr	r3, [r7, #20]
 800b6da:	e853 3f00 	ldrex	r3, [r3]
 800b6de:	613b      	str	r3, [r7, #16]
   return(result);
 800b6e0:	693b      	ldr	r3, [r7, #16]
 800b6e2:	f043 0320 	orr.w	r3, r3, #32
 800b6e6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	461a      	mov	r2, r3
 800b6ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b6f0:	623b      	str	r3, [r7, #32]
 800b6f2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6f4:	69f9      	ldr	r1, [r7, #28]
 800b6f6:	6a3a      	ldr	r2, [r7, #32]
 800b6f8:	e841 2300 	strex	r3, r2, [r1]
 800b6fc:	61bb      	str	r3, [r7, #24]
   return(result);
 800b6fe:	69bb      	ldr	r3, [r7, #24]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d1e6      	bne.n	800b6d2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800b704:	2300      	movs	r3, #0
}
 800b706:	4618      	mov	r0, r3
 800b708:	378c      	adds	r7, #140	@ 0x8c
 800b70a:	46bd      	mov	sp, r7
 800b70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b710:	4770      	bx	lr
 800b712:	bf00      	nop
 800b714:	0800c285 	.word	0x0800c285
 800b718:	0800bf21 	.word	0x0800bf21
 800b71c:	0800bd69 	.word	0x0800bd69
 800b720:	0800bbb1 	.word	0x0800bbb1

0800b724 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b724:	b480      	push	{r7}
 800b726:	b095      	sub	sp, #84	@ 0x54
 800b728:	af00      	add	r7, sp, #0
 800b72a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b734:	e853 3f00 	ldrex	r3, [r3]
 800b738:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b73a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b73c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b740:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	461a      	mov	r2, r3
 800b748:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b74a:	643b      	str	r3, [r7, #64]	@ 0x40
 800b74c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b74e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b750:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b752:	e841 2300 	strex	r3, r2, [r1]
 800b756:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d1e6      	bne.n	800b72c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	3308      	adds	r3, #8
 800b764:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b766:	6a3b      	ldr	r3, [r7, #32]
 800b768:	e853 3f00 	ldrex	r3, [r3]
 800b76c:	61fb      	str	r3, [r7, #28]
   return(result);
 800b76e:	69fb      	ldr	r3, [r7, #28]
 800b770:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b774:	f023 0301 	bic.w	r3, r3, #1
 800b778:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	3308      	adds	r3, #8
 800b780:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b782:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b784:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b786:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b788:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b78a:	e841 2300 	strex	r3, r2, [r1]
 800b78e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b792:	2b00      	cmp	r3, #0
 800b794:	d1e3      	bne.n	800b75e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b79a:	2b01      	cmp	r3, #1
 800b79c:	d118      	bne.n	800b7d0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	e853 3f00 	ldrex	r3, [r3]
 800b7aa:	60bb      	str	r3, [r7, #8]
   return(result);
 800b7ac:	68bb      	ldr	r3, [r7, #8]
 800b7ae:	f023 0310 	bic.w	r3, r3, #16
 800b7b2:	647b      	str	r3, [r7, #68]	@ 0x44
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	461a      	mov	r2, r3
 800b7ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7bc:	61bb      	str	r3, [r7, #24]
 800b7be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7c0:	6979      	ldr	r1, [r7, #20]
 800b7c2:	69ba      	ldr	r2, [r7, #24]
 800b7c4:	e841 2300 	strex	r3, r2, [r1]
 800b7c8:	613b      	str	r3, [r7, #16]
   return(result);
 800b7ca:	693b      	ldr	r3, [r7, #16]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d1e6      	bne.n	800b79e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	2220      	movs	r2, #32
 800b7d4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	2200      	movs	r2, #0
 800b7dc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b7e4:	bf00      	nop
 800b7e6:	3754      	adds	r7, #84	@ 0x54
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ee:	4770      	bx	lr

0800b7f0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b7f0:	b580      	push	{r7, lr}
 800b7f2:	b084      	sub	sp, #16
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	2200      	movs	r2, #0
 800b802:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b806:	68f8      	ldr	r0, [r7, #12]
 800b808:	f7ff f99e 	bl	800ab48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b80c:	bf00      	nop
 800b80e:	3710      	adds	r7, #16
 800b810:	46bd      	mov	sp, r7
 800b812:	bd80      	pop	{r7, pc}

0800b814 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b814:	b480      	push	{r7}
 800b816:	b08f      	sub	sp, #60	@ 0x3c
 800b818:	af00      	add	r7, sp, #0
 800b81a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b822:	2b21      	cmp	r3, #33	@ 0x21
 800b824:	d14c      	bne.n	800b8c0 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b82c:	b29b      	uxth	r3, r3
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d132      	bne.n	800b898 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b838:	6a3b      	ldr	r3, [r7, #32]
 800b83a:	e853 3f00 	ldrex	r3, [r3]
 800b83e:	61fb      	str	r3, [r7, #28]
   return(result);
 800b840:	69fb      	ldr	r3, [r7, #28]
 800b842:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b846:	637b      	str	r3, [r7, #52]	@ 0x34
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	461a      	mov	r2, r3
 800b84e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b850:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b852:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b854:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b856:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b858:	e841 2300 	strex	r3, r2, [r1]
 800b85c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b85e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b860:	2b00      	cmp	r3, #0
 800b862:	d1e6      	bne.n	800b832 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	e853 3f00 	ldrex	r3, [r3]
 800b870:	60bb      	str	r3, [r7, #8]
   return(result);
 800b872:	68bb      	ldr	r3, [r7, #8]
 800b874:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b878:	633b      	str	r3, [r7, #48]	@ 0x30
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	461a      	mov	r2, r3
 800b880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b882:	61bb      	str	r3, [r7, #24]
 800b884:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b886:	6979      	ldr	r1, [r7, #20]
 800b888:	69ba      	ldr	r2, [r7, #24]
 800b88a:	e841 2300 	strex	r3, r2, [r1]
 800b88e:	613b      	str	r3, [r7, #16]
   return(result);
 800b890:	693b      	ldr	r3, [r7, #16]
 800b892:	2b00      	cmp	r3, #0
 800b894:	d1e6      	bne.n	800b864 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800b896:	e013      	b.n	800b8c0 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b89c:	781a      	ldrb	r2, [r3, #0]
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b8a8:	1c5a      	adds	r2, r3, #1
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b8b4:	b29b      	uxth	r3, r3
 800b8b6:	3b01      	subs	r3, #1
 800b8b8:	b29a      	uxth	r2, r3
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800b8c0:	bf00      	nop
 800b8c2:	373c      	adds	r7, #60	@ 0x3c
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ca:	4770      	bx	lr

0800b8cc <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	b091      	sub	sp, #68	@ 0x44
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b8da:	2b21      	cmp	r3, #33	@ 0x21
 800b8dc:	d151      	bne.n	800b982 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b8e4:	b29b      	uxth	r3, r3
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d132      	bne.n	800b950 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8f2:	e853 3f00 	ldrex	r3, [r3]
 800b8f6:	623b      	str	r3, [r7, #32]
   return(result);
 800b8f8:	6a3b      	ldr	r3, [r7, #32]
 800b8fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b8fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	461a      	mov	r2, r3
 800b906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b908:	633b      	str	r3, [r7, #48]	@ 0x30
 800b90a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b90c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b90e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b910:	e841 2300 	strex	r3, r2, [r1]
 800b914:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d1e6      	bne.n	800b8ea <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b922:	693b      	ldr	r3, [r7, #16]
 800b924:	e853 3f00 	ldrex	r3, [r3]
 800b928:	60fb      	str	r3, [r7, #12]
   return(result);
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b930:	637b      	str	r3, [r7, #52]	@ 0x34
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	461a      	mov	r2, r3
 800b938:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b93a:	61fb      	str	r3, [r7, #28]
 800b93c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b93e:	69b9      	ldr	r1, [r7, #24]
 800b940:	69fa      	ldr	r2, [r7, #28]
 800b942:	e841 2300 	strex	r3, r2, [r1]
 800b946:	617b      	str	r3, [r7, #20]
   return(result);
 800b948:	697b      	ldr	r3, [r7, #20]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d1e6      	bne.n	800b91c <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800b94e:	e018      	b.n	800b982 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b954:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800b956:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b958:	881b      	ldrh	r3, [r3, #0]
 800b95a:	461a      	mov	r2, r3
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b964:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b96a:	1c9a      	adds	r2, r3, #2
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b976:	b29b      	uxth	r3, r3
 800b978:	3b01      	subs	r3, #1
 800b97a:	b29a      	uxth	r2, r3
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800b982:	bf00      	nop
 800b984:	3744      	adds	r7, #68	@ 0x44
 800b986:	46bd      	mov	sp, r7
 800b988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98c:	4770      	bx	lr

0800b98e <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b98e:	b480      	push	{r7}
 800b990:	b091      	sub	sp, #68	@ 0x44
 800b992:	af00      	add	r7, sp, #0
 800b994:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b99c:	2b21      	cmp	r3, #33	@ 0x21
 800b99e:	d160      	bne.n	800ba62 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b9a6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800b9a8:	e057      	b.n	800ba5a <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b9b0:	b29b      	uxth	r3, r3
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d133      	bne.n	800ba1e <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	3308      	adds	r3, #8
 800b9bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9c0:	e853 3f00 	ldrex	r3, [r3]
 800b9c4:	623b      	str	r3, [r7, #32]
   return(result);
 800b9c6:	6a3b      	ldr	r3, [r7, #32]
 800b9c8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b9cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	3308      	adds	r3, #8
 800b9d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b9d6:	633a      	str	r2, [r7, #48]	@ 0x30
 800b9d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b9dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9de:	e841 2300 	strex	r3, r2, [r1]
 800b9e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b9e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d1e5      	bne.n	800b9b6 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9f0:	693b      	ldr	r3, [r7, #16]
 800b9f2:	e853 3f00 	ldrex	r3, [r3]
 800b9f6:	60fb      	str	r3, [r7, #12]
   return(result);
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b9fe:	637b      	str	r3, [r7, #52]	@ 0x34
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	461a      	mov	r2, r3
 800ba06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba08:	61fb      	str	r3, [r7, #28]
 800ba0a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba0c:	69b9      	ldr	r1, [r7, #24]
 800ba0e:	69fa      	ldr	r2, [r7, #28]
 800ba10:	e841 2300 	strex	r3, r2, [r1]
 800ba14:	617b      	str	r3, [r7, #20]
   return(result);
 800ba16:	697b      	ldr	r3, [r7, #20]
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d1e6      	bne.n	800b9ea <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800ba1c:	e021      	b.n	800ba62 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	69db      	ldr	r3, [r3, #28]
 800ba24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d013      	beq.n	800ba54 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba30:	781a      	ldrb	r2, [r3, #0]
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba3c:	1c5a      	adds	r2, r3, #1
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ba48:	b29b      	uxth	r3, r3
 800ba4a:	3b01      	subs	r3, #1
 800ba4c:	b29a      	uxth	r2, r3
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800ba54:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ba56:	3b01      	subs	r3, #1
 800ba58:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ba5a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d1a4      	bne.n	800b9aa <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800ba60:	e7ff      	b.n	800ba62 <UART_TxISR_8BIT_FIFOEN+0xd4>
 800ba62:	bf00      	nop
 800ba64:	3744      	adds	r7, #68	@ 0x44
 800ba66:	46bd      	mov	sp, r7
 800ba68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba6c:	4770      	bx	lr

0800ba6e <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ba6e:	b480      	push	{r7}
 800ba70:	b091      	sub	sp, #68	@ 0x44
 800ba72:	af00      	add	r7, sp, #0
 800ba74:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba7c:	2b21      	cmp	r3, #33	@ 0x21
 800ba7e:	d165      	bne.n	800bb4c <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ba86:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ba88:	e05c      	b.n	800bb44 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ba90:	b29b      	uxth	r3, r3
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d133      	bne.n	800bafe <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	3308      	adds	r3, #8
 800ba9c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba9e:	6a3b      	ldr	r3, [r7, #32]
 800baa0:	e853 3f00 	ldrex	r3, [r3]
 800baa4:	61fb      	str	r3, [r7, #28]
   return(result);
 800baa6:	69fb      	ldr	r3, [r7, #28]
 800baa8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800baac:	637b      	str	r3, [r7, #52]	@ 0x34
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	3308      	adds	r3, #8
 800bab4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bab6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bab8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800babc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800babe:	e841 2300 	strex	r3, r2, [r1]
 800bac2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d1e5      	bne.n	800ba96 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	e853 3f00 	ldrex	r3, [r3]
 800bad6:	60bb      	str	r3, [r7, #8]
   return(result);
 800bad8:	68bb      	ldr	r3, [r7, #8]
 800bada:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bade:	633b      	str	r3, [r7, #48]	@ 0x30
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	461a      	mov	r2, r3
 800bae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bae8:	61bb      	str	r3, [r7, #24]
 800baea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baec:	6979      	ldr	r1, [r7, #20]
 800baee:	69ba      	ldr	r2, [r7, #24]
 800baf0:	e841 2300 	strex	r3, r2, [r1]
 800baf4:	613b      	str	r3, [r7, #16]
   return(result);
 800baf6:	693b      	ldr	r3, [r7, #16]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d1e6      	bne.n	800baca <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800bafc:	e026      	b.n	800bb4c <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	69db      	ldr	r3, [r3, #28]
 800bb04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d018      	beq.n	800bb3e <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb10:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800bb12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb14:	881b      	ldrh	r3, [r3, #0]
 800bb16:	461a      	mov	r2, r3
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bb20:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb26:	1c9a      	adds	r2, r3, #2
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800bb32:	b29b      	uxth	r3, r3
 800bb34:	3b01      	subs	r3, #1
 800bb36:	b29a      	uxth	r2, r3
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800bb3e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800bb40:	3b01      	subs	r3, #1
 800bb42:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800bb44:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d19f      	bne.n	800ba8a <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800bb4a:	e7ff      	b.n	800bb4c <UART_TxISR_16BIT_FIFOEN+0xde>
 800bb4c:	bf00      	nop
 800bb4e:	3744      	adds	r7, #68	@ 0x44
 800bb50:	46bd      	mov	sp, r7
 800bb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb56:	4770      	bx	lr

0800bb58 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b088      	sub	sp, #32
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	e853 3f00 	ldrex	r3, [r3]
 800bb6c:	60bb      	str	r3, [r7, #8]
   return(result);
 800bb6e:	68bb      	ldr	r3, [r7, #8]
 800bb70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bb74:	61fb      	str	r3, [r7, #28]
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	461a      	mov	r2, r3
 800bb7c:	69fb      	ldr	r3, [r7, #28]
 800bb7e:	61bb      	str	r3, [r7, #24]
 800bb80:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb82:	6979      	ldr	r1, [r7, #20]
 800bb84:	69ba      	ldr	r2, [r7, #24]
 800bb86:	e841 2300 	strex	r3, r2, [r1]
 800bb8a:	613b      	str	r3, [r7, #16]
   return(result);
 800bb8c:	693b      	ldr	r3, [r7, #16]
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d1e6      	bne.n	800bb60 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	2220      	movs	r2, #32
 800bb96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	2200      	movs	r2, #0
 800bb9e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bba0:	6878      	ldr	r0, [r7, #4]
 800bba2:	f7fe ffbd 	bl	800ab20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bba6:	bf00      	nop
 800bba8:	3720      	adds	r7, #32
 800bbaa:	46bd      	mov	sp, r7
 800bbac:	bd80      	pop	{r7, pc}
	...

0800bbb0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b09c      	sub	sp, #112	@ 0x70
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bbbe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bbc8:	2b22      	cmp	r3, #34	@ 0x22
 800bbca:	f040 80be 	bne.w	800bd4a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbd4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bbd8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800bbdc:	b2d9      	uxtb	r1, r3
 800bbde:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800bbe2:	b2da      	uxtb	r2, r3
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bbe8:	400a      	ands	r2, r1
 800bbea:	b2d2      	uxtb	r2, r2
 800bbec:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bbf2:	1c5a      	adds	r2, r3, #1
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bbfe:	b29b      	uxth	r3, r3
 800bc00:	3b01      	subs	r3, #1
 800bc02:	b29a      	uxth	r2, r3
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bc10:	b29b      	uxth	r3, r3
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	f040 80a1 	bne.w	800bd5a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bc20:	e853 3f00 	ldrex	r3, [r3]
 800bc24:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bc26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bc28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bc2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	461a      	mov	r2, r3
 800bc34:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bc36:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bc38:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc3a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bc3c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bc3e:	e841 2300 	strex	r3, r2, [r1]
 800bc42:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bc44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d1e6      	bne.n	800bc18 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	3308      	adds	r3, #8
 800bc50:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc54:	e853 3f00 	ldrex	r3, [r3]
 800bc58:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bc5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc5c:	f023 0301 	bic.w	r3, r3, #1
 800bc60:	667b      	str	r3, [r7, #100]	@ 0x64
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	3308      	adds	r3, #8
 800bc68:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bc6a:	647a      	str	r2, [r7, #68]	@ 0x44
 800bc6c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc6e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bc70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bc72:	e841 2300 	strex	r3, r2, [r1]
 800bc76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bc78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d1e5      	bne.n	800bc4a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	2220      	movs	r2, #32
 800bc82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	2200      	movs	r2, #0
 800bc8a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	2200      	movs	r2, #0
 800bc90:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	4a33      	ldr	r2, [pc, #204]	@ (800bd64 <UART_RxISR_8BIT+0x1b4>)
 800bc98:	4293      	cmp	r3, r2
 800bc9a:	d01f      	beq.n	800bcdc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	685b      	ldr	r3, [r3, #4]
 800bca2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d018      	beq.n	800bcdc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcb2:	e853 3f00 	ldrex	r3, [r3]
 800bcb6:	623b      	str	r3, [r7, #32]
   return(result);
 800bcb8:	6a3b      	ldr	r3, [r7, #32]
 800bcba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bcbe:	663b      	str	r3, [r7, #96]	@ 0x60
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	461a      	mov	r2, r3
 800bcc6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bcc8:	633b      	str	r3, [r7, #48]	@ 0x30
 800bcca:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bccc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bcce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bcd0:	e841 2300 	strex	r3, r2, [r1]
 800bcd4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bcd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d1e6      	bne.n	800bcaa <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bce0:	2b01      	cmp	r3, #1
 800bce2:	d12e      	bne.n	800bd42 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2200      	movs	r2, #0
 800bce8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcf0:	693b      	ldr	r3, [r7, #16]
 800bcf2:	e853 3f00 	ldrex	r3, [r3]
 800bcf6:	60fb      	str	r3, [r7, #12]
   return(result);
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	f023 0310 	bic.w	r3, r3, #16
 800bcfe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	461a      	mov	r2, r3
 800bd06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bd08:	61fb      	str	r3, [r7, #28]
 800bd0a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd0c:	69b9      	ldr	r1, [r7, #24]
 800bd0e:	69fa      	ldr	r2, [r7, #28]
 800bd10:	e841 2300 	strex	r3, r2, [r1]
 800bd14:	617b      	str	r3, [r7, #20]
   return(result);
 800bd16:	697b      	ldr	r3, [r7, #20]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d1e6      	bne.n	800bcea <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	69db      	ldr	r3, [r3, #28]
 800bd22:	f003 0310 	and.w	r3, r3, #16
 800bd26:	2b10      	cmp	r3, #16
 800bd28:	d103      	bne.n	800bd32 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	2210      	movs	r2, #16
 800bd30:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bd38:	4619      	mov	r1, r3
 800bd3a:	6878      	ldr	r0, [r7, #4]
 800bd3c:	f7fe ff0e 	bl	800ab5c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bd40:	e00b      	b.n	800bd5a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800bd42:	6878      	ldr	r0, [r7, #4]
 800bd44:	f7fe fef6 	bl	800ab34 <HAL_UART_RxCpltCallback>
}
 800bd48:	e007      	b.n	800bd5a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	699a      	ldr	r2, [r3, #24]
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	f042 0208 	orr.w	r2, r2, #8
 800bd58:	619a      	str	r2, [r3, #24]
}
 800bd5a:	bf00      	nop
 800bd5c:	3770      	adds	r7, #112	@ 0x70
 800bd5e:	46bd      	mov	sp, r7
 800bd60:	bd80      	pop	{r7, pc}
 800bd62:	bf00      	nop
 800bd64:	40008000 	.word	0x40008000

0800bd68 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800bd68:	b580      	push	{r7, lr}
 800bd6a:	b09c      	sub	sp, #112	@ 0x70
 800bd6c:	af00      	add	r7, sp, #0
 800bd6e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bd76:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bd80:	2b22      	cmp	r3, #34	@ 0x22
 800bd82:	f040 80be 	bne.w	800bf02 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd8c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd94:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800bd96:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800bd9a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800bd9e:	4013      	ands	r3, r2
 800bda0:	b29a      	uxth	r2, r3
 800bda2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bda4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bdaa:	1c9a      	adds	r2, r3, #2
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bdb6:	b29b      	uxth	r3, r3
 800bdb8:	3b01      	subs	r3, #1
 800bdba:	b29a      	uxth	r2, r3
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bdc8:	b29b      	uxth	r3, r3
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	f040 80a1 	bne.w	800bf12 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bdd8:	e853 3f00 	ldrex	r3, [r3]
 800bddc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800bdde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bde0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bde4:	667b      	str	r3, [r7, #100]	@ 0x64
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	461a      	mov	r2, r3
 800bdec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bdee:	657b      	str	r3, [r7, #84]	@ 0x54
 800bdf0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdf2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bdf4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bdf6:	e841 2300 	strex	r3, r2, [r1]
 800bdfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800bdfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d1e6      	bne.n	800bdd0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	3308      	adds	r3, #8
 800be08:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be0c:	e853 3f00 	ldrex	r3, [r3]
 800be10:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800be12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be14:	f023 0301 	bic.w	r3, r3, #1
 800be18:	663b      	str	r3, [r7, #96]	@ 0x60
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	3308      	adds	r3, #8
 800be20:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800be22:	643a      	str	r2, [r7, #64]	@ 0x40
 800be24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be26:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800be28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800be2a:	e841 2300 	strex	r3, r2, [r1]
 800be2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800be30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be32:	2b00      	cmp	r3, #0
 800be34:	d1e5      	bne.n	800be02 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	2220      	movs	r2, #32
 800be3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	2200      	movs	r2, #0
 800be42:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	2200      	movs	r2, #0
 800be48:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	4a33      	ldr	r2, [pc, #204]	@ (800bf1c <UART_RxISR_16BIT+0x1b4>)
 800be50:	4293      	cmp	r3, r2
 800be52:	d01f      	beq.n	800be94 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	685b      	ldr	r3, [r3, #4]
 800be5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d018      	beq.n	800be94 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be68:	6a3b      	ldr	r3, [r7, #32]
 800be6a:	e853 3f00 	ldrex	r3, [r3]
 800be6e:	61fb      	str	r3, [r7, #28]
   return(result);
 800be70:	69fb      	ldr	r3, [r7, #28]
 800be72:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800be76:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	461a      	mov	r2, r3
 800be7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800be80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800be82:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800be86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800be88:	e841 2300 	strex	r3, r2, [r1]
 800be8c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800be8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be90:	2b00      	cmp	r3, #0
 800be92:	d1e6      	bne.n	800be62 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800be98:	2b01      	cmp	r3, #1
 800be9a:	d12e      	bne.n	800befa <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	2200      	movs	r2, #0
 800bea0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	e853 3f00 	ldrex	r3, [r3]
 800beae:	60bb      	str	r3, [r7, #8]
   return(result);
 800beb0:	68bb      	ldr	r3, [r7, #8]
 800beb2:	f023 0310 	bic.w	r3, r3, #16
 800beb6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	461a      	mov	r2, r3
 800bebe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bec0:	61bb      	str	r3, [r7, #24]
 800bec2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bec4:	6979      	ldr	r1, [r7, #20]
 800bec6:	69ba      	ldr	r2, [r7, #24]
 800bec8:	e841 2300 	strex	r3, r2, [r1]
 800becc:	613b      	str	r3, [r7, #16]
   return(result);
 800bece:	693b      	ldr	r3, [r7, #16]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d1e6      	bne.n	800bea2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	69db      	ldr	r3, [r3, #28]
 800beda:	f003 0310 	and.w	r3, r3, #16
 800bede:	2b10      	cmp	r3, #16
 800bee0:	d103      	bne.n	800beea <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	2210      	movs	r2, #16
 800bee8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bef0:	4619      	mov	r1, r3
 800bef2:	6878      	ldr	r0, [r7, #4]
 800bef4:	f7fe fe32 	bl	800ab5c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bef8:	e00b      	b.n	800bf12 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800befa:	6878      	ldr	r0, [r7, #4]
 800befc:	f7fe fe1a 	bl	800ab34 <HAL_UART_RxCpltCallback>
}
 800bf00:	e007      	b.n	800bf12 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	699a      	ldr	r2, [r3, #24]
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	f042 0208 	orr.w	r2, r2, #8
 800bf10:	619a      	str	r2, [r3, #24]
}
 800bf12:	bf00      	nop
 800bf14:	3770      	adds	r7, #112	@ 0x70
 800bf16:	46bd      	mov	sp, r7
 800bf18:	bd80      	pop	{r7, pc}
 800bf1a:	bf00      	nop
 800bf1c:	40008000 	.word	0x40008000

0800bf20 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b0ac      	sub	sp, #176	@ 0xb0
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bf2e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	69db      	ldr	r3, [r3, #28]
 800bf38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	689b      	ldr	r3, [r3, #8]
 800bf4c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bf56:	2b22      	cmp	r3, #34	@ 0x22
 800bf58:	f040 8183 	bne.w	800c262 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800bf62:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800bf66:	e126      	b.n	800c1b6 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf6e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bf72:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800bf76:	b2d9      	uxtb	r1, r3
 800bf78:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800bf7c:	b2da      	uxtb	r2, r3
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf82:	400a      	ands	r2, r1
 800bf84:	b2d2      	uxtb	r2, r2
 800bf86:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf8c:	1c5a      	adds	r2, r3, #1
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bf98:	b29b      	uxth	r3, r3
 800bf9a:	3b01      	subs	r3, #1
 800bf9c:	b29a      	uxth	r2, r3
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	69db      	ldr	r3, [r3, #28]
 800bfaa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800bfae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bfb2:	f003 0307 	and.w	r3, r3, #7
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d053      	beq.n	800c062 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bfba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bfbe:	f003 0301 	and.w	r3, r3, #1
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d011      	beq.n	800bfea <UART_RxISR_8BIT_FIFOEN+0xca>
 800bfc6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bfca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d00b      	beq.n	800bfea <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	2201      	movs	r2, #1
 800bfd8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bfe0:	f043 0201 	orr.w	r2, r3, #1
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bfea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bfee:	f003 0302 	and.w	r3, r3, #2
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d011      	beq.n	800c01a <UART_RxISR_8BIT_FIFOEN+0xfa>
 800bff6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bffa:	f003 0301 	and.w	r3, r3, #1
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d00b      	beq.n	800c01a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	2202      	movs	r2, #2
 800c008:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c010:	f043 0204 	orr.w	r2, r3, #4
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c01a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c01e:	f003 0304 	and.w	r3, r3, #4
 800c022:	2b00      	cmp	r3, #0
 800c024:	d011      	beq.n	800c04a <UART_RxISR_8BIT_FIFOEN+0x12a>
 800c026:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c02a:	f003 0301 	and.w	r3, r3, #1
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d00b      	beq.n	800c04a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	2204      	movs	r2, #4
 800c038:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c040:	f043 0202 	orr.w	r2, r3, #2
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c050:	2b00      	cmp	r3, #0
 800c052:	d006      	beq.n	800c062 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c054:	6878      	ldr	r0, [r7, #4]
 800c056:	f7fe fd77 	bl	800ab48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	2200      	movs	r2, #0
 800c05e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c068:	b29b      	uxth	r3, r3
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	f040 80a3 	bne.w	800c1b6 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c076:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c078:	e853 3f00 	ldrex	r3, [r3]
 800c07c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800c07e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c080:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c084:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	461a      	mov	r2, r3
 800c08e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c092:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c094:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c096:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800c098:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c09a:	e841 2300 	strex	r3, r2, [r1]
 800c09e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800c0a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d1e4      	bne.n	800c070 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	3308      	adds	r3, #8
 800c0ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c0b0:	e853 3f00 	ldrex	r3, [r3]
 800c0b4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800c0b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c0b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c0bc:	f023 0301 	bic.w	r3, r3, #1
 800c0c0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	3308      	adds	r3, #8
 800c0ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c0ce:	66ba      	str	r2, [r7, #104]	@ 0x68
 800c0d0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0d2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800c0d4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c0d6:	e841 2300 	strex	r3, r2, [r1]
 800c0da:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c0dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d1e1      	bne.n	800c0a6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	2220      	movs	r2, #32
 800c0e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	2200      	movs	r2, #0
 800c0ee:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	4a60      	ldr	r2, [pc, #384]	@ (800c27c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800c0fc:	4293      	cmp	r3, r2
 800c0fe:	d021      	beq.n	800c144 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	685b      	ldr	r3, [r3, #4]
 800c106:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d01a      	beq.n	800c144 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c114:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c116:	e853 3f00 	ldrex	r3, [r3]
 800c11a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c11c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c11e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c122:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	461a      	mov	r2, r3
 800c12c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c130:	657b      	str	r3, [r7, #84]	@ 0x54
 800c132:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c134:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c136:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c138:	e841 2300 	strex	r3, r2, [r1]
 800c13c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c13e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c140:	2b00      	cmp	r3, #0
 800c142:	d1e4      	bne.n	800c10e <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c148:	2b01      	cmp	r3, #1
 800c14a:	d130      	bne.n	800c1ae <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	2200      	movs	r2, #0
 800c150:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c158:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c15a:	e853 3f00 	ldrex	r3, [r3]
 800c15e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c162:	f023 0310 	bic.w	r3, r3, #16
 800c166:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	461a      	mov	r2, r3
 800c170:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c174:	643b      	str	r3, [r7, #64]	@ 0x40
 800c176:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c178:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c17a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c17c:	e841 2300 	strex	r3, r2, [r1]
 800c180:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c184:	2b00      	cmp	r3, #0
 800c186:	d1e4      	bne.n	800c152 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	69db      	ldr	r3, [r3, #28]
 800c18e:	f003 0310 	and.w	r3, r3, #16
 800c192:	2b10      	cmp	r3, #16
 800c194:	d103      	bne.n	800c19e <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	2210      	movs	r2, #16
 800c19c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c1a4:	4619      	mov	r1, r3
 800c1a6:	6878      	ldr	r0, [r7, #4]
 800c1a8:	f7fe fcd8 	bl	800ab5c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c1ac:	e00e      	b.n	800c1cc <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800c1ae:	6878      	ldr	r0, [r7, #4]
 800c1b0:	f7fe fcc0 	bl	800ab34 <HAL_UART_RxCpltCallback>
        break;
 800c1b4:	e00a      	b.n	800c1cc <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c1b6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d006      	beq.n	800c1cc <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800c1be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c1c2:	f003 0320 	and.w	r3, r3, #32
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	f47f aece 	bne.w	800bf68 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c1d2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c1d6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d049      	beq.n	800c272 <UART_RxISR_8BIT_FIFOEN+0x352>
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c1e4:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800c1e8:	429a      	cmp	r2, r3
 800c1ea:	d242      	bcs.n	800c272 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	3308      	adds	r3, #8
 800c1f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1f4:	6a3b      	ldr	r3, [r7, #32]
 800c1f6:	e853 3f00 	ldrex	r3, [r3]
 800c1fa:	61fb      	str	r3, [r7, #28]
   return(result);
 800c1fc:	69fb      	ldr	r3, [r7, #28]
 800c1fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c202:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	3308      	adds	r3, #8
 800c20c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c210:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c212:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c214:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c216:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c218:	e841 2300 	strex	r3, r2, [r1]
 800c21c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c21e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c220:	2b00      	cmp	r3, #0
 800c222:	d1e3      	bne.n	800c1ec <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	4a16      	ldr	r2, [pc, #88]	@ (800c280 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800c228:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	e853 3f00 	ldrex	r3, [r3]
 800c236:	60bb      	str	r3, [r7, #8]
   return(result);
 800c238:	68bb      	ldr	r3, [r7, #8]
 800c23a:	f043 0320 	orr.w	r3, r3, #32
 800c23e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	461a      	mov	r2, r3
 800c248:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c24c:	61bb      	str	r3, [r7, #24]
 800c24e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c250:	6979      	ldr	r1, [r7, #20]
 800c252:	69ba      	ldr	r2, [r7, #24]
 800c254:	e841 2300 	strex	r3, r2, [r1]
 800c258:	613b      	str	r3, [r7, #16]
   return(result);
 800c25a:	693b      	ldr	r3, [r7, #16]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d1e4      	bne.n	800c22a <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c260:	e007      	b.n	800c272 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	699a      	ldr	r2, [r3, #24]
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	f042 0208 	orr.w	r2, r2, #8
 800c270:	619a      	str	r2, [r3, #24]
}
 800c272:	bf00      	nop
 800c274:	37b0      	adds	r7, #176	@ 0xb0
 800c276:	46bd      	mov	sp, r7
 800c278:	bd80      	pop	{r7, pc}
 800c27a:	bf00      	nop
 800c27c:	40008000 	.word	0x40008000
 800c280:	0800bbb1 	.word	0x0800bbb1

0800c284 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c284:	b580      	push	{r7, lr}
 800c286:	b0ae      	sub	sp, #184	@ 0xb8
 800c288:	af00      	add	r7, sp, #0
 800c28a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c292:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	69db      	ldr	r3, [r3, #28]
 800c29c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	689b      	ldr	r3, [r3, #8]
 800c2b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c2ba:	2b22      	cmp	r3, #34	@ 0x22
 800c2bc:	f040 8187 	bne.w	800c5ce <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c2c6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c2ca:	e12a      	b.n	800c522 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2d2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c2da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800c2de:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800c2e2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800c2e6:	4013      	ands	r3, r2
 800c2e8:	b29a      	uxth	r2, r3
 800c2ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c2ee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c2f4:	1c9a      	adds	r2, r3, #2
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c300:	b29b      	uxth	r3, r3
 800c302:	3b01      	subs	r3, #1
 800c304:	b29a      	uxth	r2, r3
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	69db      	ldr	r3, [r3, #28]
 800c312:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c316:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c31a:	f003 0307 	and.w	r3, r3, #7
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d053      	beq.n	800c3ca <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c322:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c326:	f003 0301 	and.w	r3, r3, #1
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d011      	beq.n	800c352 <UART_RxISR_16BIT_FIFOEN+0xce>
 800c32e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c332:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c336:	2b00      	cmp	r3, #0
 800c338:	d00b      	beq.n	800c352 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	2201      	movs	r2, #1
 800c340:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c348:	f043 0201 	orr.w	r2, r3, #1
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c352:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c356:	f003 0302 	and.w	r3, r3, #2
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d011      	beq.n	800c382 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800c35e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c362:	f003 0301 	and.w	r3, r3, #1
 800c366:	2b00      	cmp	r3, #0
 800c368:	d00b      	beq.n	800c382 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	2202      	movs	r2, #2
 800c370:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c378:	f043 0204 	orr.w	r2, r3, #4
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c382:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c386:	f003 0304 	and.w	r3, r3, #4
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d011      	beq.n	800c3b2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800c38e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c392:	f003 0301 	and.w	r3, r3, #1
 800c396:	2b00      	cmp	r3, #0
 800c398:	d00b      	beq.n	800c3b2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	2204      	movs	r2, #4
 800c3a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c3a8:	f043 0202 	orr.w	r2, r3, #2
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d006      	beq.n	800c3ca <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c3bc:	6878      	ldr	r0, [r7, #4]
 800c3be:	f7fe fbc3 	bl	800ab48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	2200      	movs	r2, #0
 800c3c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c3d0:	b29b      	uxth	r3, r3
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	f040 80a5 	bne.w	800c522 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c3e0:	e853 3f00 	ldrex	r3, [r3]
 800c3e4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c3e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c3e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c3ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	461a      	mov	r2, r3
 800c3f6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c3fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c3fe:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c400:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c402:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c406:	e841 2300 	strex	r3, r2, [r1]
 800c40a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c40c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d1e2      	bne.n	800c3d8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	3308      	adds	r3, #8
 800c418:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c41a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c41c:	e853 3f00 	ldrex	r3, [r3]
 800c420:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c422:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c424:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c428:	f023 0301 	bic.w	r3, r3, #1
 800c42c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	3308      	adds	r3, #8
 800c436:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800c43a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c43c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c43e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c440:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c442:	e841 2300 	strex	r3, r2, [r1]
 800c446:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c448:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d1e1      	bne.n	800c412 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	2220      	movs	r2, #32
 800c452:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	2200      	movs	r2, #0
 800c45a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	2200      	movs	r2, #0
 800c460:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	4a60      	ldr	r2, [pc, #384]	@ (800c5e8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800c468:	4293      	cmp	r3, r2
 800c46a:	d021      	beq.n	800c4b0 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	685b      	ldr	r3, [r3, #4]
 800c472:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c476:	2b00      	cmp	r3, #0
 800c478:	d01a      	beq.n	800c4b0 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c480:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c482:	e853 3f00 	ldrex	r3, [r3]
 800c486:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c488:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c48a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c48e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	461a      	mov	r2, r3
 800c498:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c49c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c49e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4a0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c4a2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c4a4:	e841 2300 	strex	r3, r2, [r1]
 800c4a8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c4aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d1e4      	bne.n	800c47a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c4b4:	2b01      	cmp	r3, #1
 800c4b6:	d130      	bne.n	800c51a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	2200      	movs	r2, #0
 800c4bc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4c6:	e853 3f00 	ldrex	r3, [r3]
 800c4ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c4cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4ce:	f023 0310 	bic.w	r3, r3, #16
 800c4d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	461a      	mov	r2, r3
 800c4dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c4e0:	647b      	str	r3, [r7, #68]	@ 0x44
 800c4e2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c4e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c4e8:	e841 2300 	strex	r3, r2, [r1]
 800c4ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c4ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d1e4      	bne.n	800c4be <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	69db      	ldr	r3, [r3, #28]
 800c4fa:	f003 0310 	and.w	r3, r3, #16
 800c4fe:	2b10      	cmp	r3, #16
 800c500:	d103      	bne.n	800c50a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	2210      	movs	r2, #16
 800c508:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c510:	4619      	mov	r1, r3
 800c512:	6878      	ldr	r0, [r7, #4]
 800c514:	f7fe fb22 	bl	800ab5c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c518:	e00e      	b.n	800c538 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800c51a:	6878      	ldr	r0, [r7, #4]
 800c51c:	f7fe fb0a 	bl	800ab34 <HAL_UART_RxCpltCallback>
        break;
 800c520:	e00a      	b.n	800c538 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c522:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800c526:	2b00      	cmp	r3, #0
 800c528:	d006      	beq.n	800c538 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800c52a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c52e:	f003 0320 	and.w	r3, r3, #32
 800c532:	2b00      	cmp	r3, #0
 800c534:	f47f aeca 	bne.w	800c2cc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c53e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c542:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800c546:	2b00      	cmp	r3, #0
 800c548:	d049      	beq.n	800c5de <UART_RxISR_16BIT_FIFOEN+0x35a>
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c550:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800c554:	429a      	cmp	r2, r3
 800c556:	d242      	bcs.n	800c5de <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	3308      	adds	r3, #8
 800c55e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c562:	e853 3f00 	ldrex	r3, [r3]
 800c566:	623b      	str	r3, [r7, #32]
   return(result);
 800c568:	6a3b      	ldr	r3, [r7, #32]
 800c56a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c56e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	3308      	adds	r3, #8
 800c578:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c57c:	633a      	str	r2, [r7, #48]	@ 0x30
 800c57e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c580:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c582:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c584:	e841 2300 	strex	r3, r2, [r1]
 800c588:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c58a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d1e3      	bne.n	800c558 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	4a16      	ldr	r2, [pc, #88]	@ (800c5ec <UART_RxISR_16BIT_FIFOEN+0x368>)
 800c594:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c59c:	693b      	ldr	r3, [r7, #16]
 800c59e:	e853 3f00 	ldrex	r3, [r3]
 800c5a2:	60fb      	str	r3, [r7, #12]
   return(result);
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	f043 0320 	orr.w	r3, r3, #32
 800c5aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	461a      	mov	r2, r3
 800c5b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c5b8:	61fb      	str	r3, [r7, #28]
 800c5ba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5bc:	69b9      	ldr	r1, [r7, #24]
 800c5be:	69fa      	ldr	r2, [r7, #28]
 800c5c0:	e841 2300 	strex	r3, r2, [r1]
 800c5c4:	617b      	str	r3, [r7, #20]
   return(result);
 800c5c6:	697b      	ldr	r3, [r7, #20]
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d1e4      	bne.n	800c596 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c5cc:	e007      	b.n	800c5de <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	699a      	ldr	r2, [r3, #24]
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	f042 0208 	orr.w	r2, r2, #8
 800c5dc:	619a      	str	r2, [r3, #24]
}
 800c5de:	bf00      	nop
 800c5e0:	37b8      	adds	r7, #184	@ 0xb8
 800c5e2:	46bd      	mov	sp, r7
 800c5e4:	bd80      	pop	{r7, pc}
 800c5e6:	bf00      	nop
 800c5e8:	40008000 	.word	0x40008000
 800c5ec:	0800bd69 	.word	0x0800bd69

0800c5f0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c5f0:	b480      	push	{r7}
 800c5f2:	b083      	sub	sp, #12
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c5f8:	bf00      	nop
 800c5fa:	370c      	adds	r7, #12
 800c5fc:	46bd      	mov	sp, r7
 800c5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c602:	4770      	bx	lr

0800c604 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c604:	b480      	push	{r7}
 800c606:	b083      	sub	sp, #12
 800c608:	af00      	add	r7, sp, #0
 800c60a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c60c:	bf00      	nop
 800c60e:	370c      	adds	r7, #12
 800c610:	46bd      	mov	sp, r7
 800c612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c616:	4770      	bx	lr

0800c618 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c618:	b480      	push	{r7}
 800c61a:	b083      	sub	sp, #12
 800c61c:	af00      	add	r7, sp, #0
 800c61e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c620:	bf00      	nop
 800c622:	370c      	adds	r7, #12
 800c624:	46bd      	mov	sp, r7
 800c626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62a:	4770      	bx	lr

0800c62c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c62c:	b480      	push	{r7}
 800c62e:	b085      	sub	sp, #20
 800c630:	af00      	add	r7, sp, #0
 800c632:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c63a:	2b01      	cmp	r3, #1
 800c63c:	d101      	bne.n	800c642 <HAL_UARTEx_DisableFifoMode+0x16>
 800c63e:	2302      	movs	r3, #2
 800c640:	e027      	b.n	800c692 <HAL_UARTEx_DisableFifoMode+0x66>
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	2201      	movs	r2, #1
 800c646:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	2224      	movs	r2, #36	@ 0x24
 800c64e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	681a      	ldr	r2, [r3, #0]
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	f022 0201 	bic.w	r2, r2, #1
 800c668:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c670:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	2200      	movs	r2, #0
 800c676:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	68fa      	ldr	r2, [r7, #12]
 800c67e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	2220      	movs	r2, #32
 800c684:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	2200      	movs	r2, #0
 800c68c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c690:	2300      	movs	r3, #0
}
 800c692:	4618      	mov	r0, r3
 800c694:	3714      	adds	r7, #20
 800c696:	46bd      	mov	sp, r7
 800c698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c69c:	4770      	bx	lr

0800c69e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c69e:	b580      	push	{r7, lr}
 800c6a0:	b084      	sub	sp, #16
 800c6a2:	af00      	add	r7, sp, #0
 800c6a4:	6078      	str	r0, [r7, #4]
 800c6a6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c6ae:	2b01      	cmp	r3, #1
 800c6b0:	d101      	bne.n	800c6b6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c6b2:	2302      	movs	r3, #2
 800c6b4:	e02d      	b.n	800c712 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	2201      	movs	r2, #1
 800c6ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	2224      	movs	r2, #36	@ 0x24
 800c6c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	681a      	ldr	r2, [r3, #0]
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	f022 0201 	bic.w	r2, r2, #1
 800c6dc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	689b      	ldr	r3, [r3, #8]
 800c6e4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	683a      	ldr	r2, [r7, #0]
 800c6ee:	430a      	orrs	r2, r1
 800c6f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c6f2:	6878      	ldr	r0, [r7, #4]
 800c6f4:	f000 f850 	bl	800c798 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	68fa      	ldr	r2, [r7, #12]
 800c6fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	2220      	movs	r2, #32
 800c704:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	2200      	movs	r2, #0
 800c70c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c710:	2300      	movs	r3, #0
}
 800c712:	4618      	mov	r0, r3
 800c714:	3710      	adds	r7, #16
 800c716:	46bd      	mov	sp, r7
 800c718:	bd80      	pop	{r7, pc}

0800c71a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c71a:	b580      	push	{r7, lr}
 800c71c:	b084      	sub	sp, #16
 800c71e:	af00      	add	r7, sp, #0
 800c720:	6078      	str	r0, [r7, #4]
 800c722:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c72a:	2b01      	cmp	r3, #1
 800c72c:	d101      	bne.n	800c732 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c72e:	2302      	movs	r3, #2
 800c730:	e02d      	b.n	800c78e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	2201      	movs	r2, #1
 800c736:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	2224      	movs	r2, #36	@ 0x24
 800c73e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	681a      	ldr	r2, [r3, #0]
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	f022 0201 	bic.w	r2, r2, #1
 800c758:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	689b      	ldr	r3, [r3, #8]
 800c760:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	683a      	ldr	r2, [r7, #0]
 800c76a:	430a      	orrs	r2, r1
 800c76c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c76e:	6878      	ldr	r0, [r7, #4]
 800c770:	f000 f812 	bl	800c798 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	68fa      	ldr	r2, [r7, #12]
 800c77a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	2220      	movs	r2, #32
 800c780:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	2200      	movs	r2, #0
 800c788:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c78c:	2300      	movs	r3, #0
}
 800c78e:	4618      	mov	r0, r3
 800c790:	3710      	adds	r7, #16
 800c792:	46bd      	mov	sp, r7
 800c794:	bd80      	pop	{r7, pc}
	...

0800c798 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c798:	b480      	push	{r7}
 800c79a:	b085      	sub	sp, #20
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d108      	bne.n	800c7ba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	2201      	movs	r2, #1
 800c7ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	2201      	movs	r2, #1
 800c7b4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c7b8:	e031      	b.n	800c81e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c7ba:	2308      	movs	r3, #8
 800c7bc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c7be:	2308      	movs	r3, #8
 800c7c0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	689b      	ldr	r3, [r3, #8]
 800c7c8:	0e5b      	lsrs	r3, r3, #25
 800c7ca:	b2db      	uxtb	r3, r3
 800c7cc:	f003 0307 	and.w	r3, r3, #7
 800c7d0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	689b      	ldr	r3, [r3, #8]
 800c7d8:	0f5b      	lsrs	r3, r3, #29
 800c7da:	b2db      	uxtb	r3, r3
 800c7dc:	f003 0307 	and.w	r3, r3, #7
 800c7e0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c7e2:	7bbb      	ldrb	r3, [r7, #14]
 800c7e4:	7b3a      	ldrb	r2, [r7, #12]
 800c7e6:	4911      	ldr	r1, [pc, #68]	@ (800c82c <UARTEx_SetNbDataToProcess+0x94>)
 800c7e8:	5c8a      	ldrb	r2, [r1, r2]
 800c7ea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c7ee:	7b3a      	ldrb	r2, [r7, #12]
 800c7f0:	490f      	ldr	r1, [pc, #60]	@ (800c830 <UARTEx_SetNbDataToProcess+0x98>)
 800c7f2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c7f4:	fb93 f3f2 	sdiv	r3, r3, r2
 800c7f8:	b29a      	uxth	r2, r3
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c800:	7bfb      	ldrb	r3, [r7, #15]
 800c802:	7b7a      	ldrb	r2, [r7, #13]
 800c804:	4909      	ldr	r1, [pc, #36]	@ (800c82c <UARTEx_SetNbDataToProcess+0x94>)
 800c806:	5c8a      	ldrb	r2, [r1, r2]
 800c808:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c80c:	7b7a      	ldrb	r2, [r7, #13]
 800c80e:	4908      	ldr	r1, [pc, #32]	@ (800c830 <UARTEx_SetNbDataToProcess+0x98>)
 800c810:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c812:	fb93 f3f2 	sdiv	r3, r3, r2
 800c816:	b29a      	uxth	r2, r3
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c81e:	bf00      	nop
 800c820:	3714      	adds	r7, #20
 800c822:	46bd      	mov	sp, r7
 800c824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c828:	4770      	bx	lr
 800c82a:	bf00      	nop
 800c82c:	08010fcc 	.word	0x08010fcc
 800c830:	08010fd4 	.word	0x08010fd4

0800c834 <__cvt>:
 800c834:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c838:	ec57 6b10 	vmov	r6, r7, d0
 800c83c:	2f00      	cmp	r7, #0
 800c83e:	460c      	mov	r4, r1
 800c840:	4619      	mov	r1, r3
 800c842:	463b      	mov	r3, r7
 800c844:	bfbb      	ittet	lt
 800c846:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c84a:	461f      	movlt	r7, r3
 800c84c:	2300      	movge	r3, #0
 800c84e:	232d      	movlt	r3, #45	@ 0x2d
 800c850:	700b      	strb	r3, [r1, #0]
 800c852:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c854:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c858:	4691      	mov	r9, r2
 800c85a:	f023 0820 	bic.w	r8, r3, #32
 800c85e:	bfbc      	itt	lt
 800c860:	4632      	movlt	r2, r6
 800c862:	4616      	movlt	r6, r2
 800c864:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c868:	d005      	beq.n	800c876 <__cvt+0x42>
 800c86a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c86e:	d100      	bne.n	800c872 <__cvt+0x3e>
 800c870:	3401      	adds	r4, #1
 800c872:	2102      	movs	r1, #2
 800c874:	e000      	b.n	800c878 <__cvt+0x44>
 800c876:	2103      	movs	r1, #3
 800c878:	ab03      	add	r3, sp, #12
 800c87a:	9301      	str	r3, [sp, #4]
 800c87c:	ab02      	add	r3, sp, #8
 800c87e:	9300      	str	r3, [sp, #0]
 800c880:	ec47 6b10 	vmov	d0, r6, r7
 800c884:	4653      	mov	r3, sl
 800c886:	4622      	mov	r2, r4
 800c888:	f001 f87e 	bl	800d988 <_dtoa_r>
 800c88c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c890:	4605      	mov	r5, r0
 800c892:	d119      	bne.n	800c8c8 <__cvt+0x94>
 800c894:	f019 0f01 	tst.w	r9, #1
 800c898:	d00e      	beq.n	800c8b8 <__cvt+0x84>
 800c89a:	eb00 0904 	add.w	r9, r0, r4
 800c89e:	2200      	movs	r2, #0
 800c8a0:	2300      	movs	r3, #0
 800c8a2:	4630      	mov	r0, r6
 800c8a4:	4639      	mov	r1, r7
 800c8a6:	f7f4 f937 	bl	8000b18 <__aeabi_dcmpeq>
 800c8aa:	b108      	cbz	r0, 800c8b0 <__cvt+0x7c>
 800c8ac:	f8cd 900c 	str.w	r9, [sp, #12]
 800c8b0:	2230      	movs	r2, #48	@ 0x30
 800c8b2:	9b03      	ldr	r3, [sp, #12]
 800c8b4:	454b      	cmp	r3, r9
 800c8b6:	d31e      	bcc.n	800c8f6 <__cvt+0xc2>
 800c8b8:	9b03      	ldr	r3, [sp, #12]
 800c8ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c8bc:	1b5b      	subs	r3, r3, r5
 800c8be:	4628      	mov	r0, r5
 800c8c0:	6013      	str	r3, [r2, #0]
 800c8c2:	b004      	add	sp, #16
 800c8c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c8c8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c8cc:	eb00 0904 	add.w	r9, r0, r4
 800c8d0:	d1e5      	bne.n	800c89e <__cvt+0x6a>
 800c8d2:	7803      	ldrb	r3, [r0, #0]
 800c8d4:	2b30      	cmp	r3, #48	@ 0x30
 800c8d6:	d10a      	bne.n	800c8ee <__cvt+0xba>
 800c8d8:	2200      	movs	r2, #0
 800c8da:	2300      	movs	r3, #0
 800c8dc:	4630      	mov	r0, r6
 800c8de:	4639      	mov	r1, r7
 800c8e0:	f7f4 f91a 	bl	8000b18 <__aeabi_dcmpeq>
 800c8e4:	b918      	cbnz	r0, 800c8ee <__cvt+0xba>
 800c8e6:	f1c4 0401 	rsb	r4, r4, #1
 800c8ea:	f8ca 4000 	str.w	r4, [sl]
 800c8ee:	f8da 3000 	ldr.w	r3, [sl]
 800c8f2:	4499      	add	r9, r3
 800c8f4:	e7d3      	b.n	800c89e <__cvt+0x6a>
 800c8f6:	1c59      	adds	r1, r3, #1
 800c8f8:	9103      	str	r1, [sp, #12]
 800c8fa:	701a      	strb	r2, [r3, #0]
 800c8fc:	e7d9      	b.n	800c8b2 <__cvt+0x7e>

0800c8fe <__exponent>:
 800c8fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c900:	2900      	cmp	r1, #0
 800c902:	bfba      	itte	lt
 800c904:	4249      	neglt	r1, r1
 800c906:	232d      	movlt	r3, #45	@ 0x2d
 800c908:	232b      	movge	r3, #43	@ 0x2b
 800c90a:	2909      	cmp	r1, #9
 800c90c:	7002      	strb	r2, [r0, #0]
 800c90e:	7043      	strb	r3, [r0, #1]
 800c910:	dd29      	ble.n	800c966 <__exponent+0x68>
 800c912:	f10d 0307 	add.w	r3, sp, #7
 800c916:	461d      	mov	r5, r3
 800c918:	270a      	movs	r7, #10
 800c91a:	461a      	mov	r2, r3
 800c91c:	fbb1 f6f7 	udiv	r6, r1, r7
 800c920:	fb07 1416 	mls	r4, r7, r6, r1
 800c924:	3430      	adds	r4, #48	@ 0x30
 800c926:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c92a:	460c      	mov	r4, r1
 800c92c:	2c63      	cmp	r4, #99	@ 0x63
 800c92e:	f103 33ff 	add.w	r3, r3, #4294967295
 800c932:	4631      	mov	r1, r6
 800c934:	dcf1      	bgt.n	800c91a <__exponent+0x1c>
 800c936:	3130      	adds	r1, #48	@ 0x30
 800c938:	1e94      	subs	r4, r2, #2
 800c93a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c93e:	1c41      	adds	r1, r0, #1
 800c940:	4623      	mov	r3, r4
 800c942:	42ab      	cmp	r3, r5
 800c944:	d30a      	bcc.n	800c95c <__exponent+0x5e>
 800c946:	f10d 0309 	add.w	r3, sp, #9
 800c94a:	1a9b      	subs	r3, r3, r2
 800c94c:	42ac      	cmp	r4, r5
 800c94e:	bf88      	it	hi
 800c950:	2300      	movhi	r3, #0
 800c952:	3302      	adds	r3, #2
 800c954:	4403      	add	r3, r0
 800c956:	1a18      	subs	r0, r3, r0
 800c958:	b003      	add	sp, #12
 800c95a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c95c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c960:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c964:	e7ed      	b.n	800c942 <__exponent+0x44>
 800c966:	2330      	movs	r3, #48	@ 0x30
 800c968:	3130      	adds	r1, #48	@ 0x30
 800c96a:	7083      	strb	r3, [r0, #2]
 800c96c:	70c1      	strb	r1, [r0, #3]
 800c96e:	1d03      	adds	r3, r0, #4
 800c970:	e7f1      	b.n	800c956 <__exponent+0x58>
	...

0800c974 <_printf_float>:
 800c974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c978:	b08d      	sub	sp, #52	@ 0x34
 800c97a:	460c      	mov	r4, r1
 800c97c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c980:	4616      	mov	r6, r2
 800c982:	461f      	mov	r7, r3
 800c984:	4605      	mov	r5, r0
 800c986:	f000 fee9 	bl	800d75c <_localeconv_r>
 800c98a:	6803      	ldr	r3, [r0, #0]
 800c98c:	9304      	str	r3, [sp, #16]
 800c98e:	4618      	mov	r0, r3
 800c990:	f7f3 fc96 	bl	80002c0 <strlen>
 800c994:	2300      	movs	r3, #0
 800c996:	930a      	str	r3, [sp, #40]	@ 0x28
 800c998:	f8d8 3000 	ldr.w	r3, [r8]
 800c99c:	9005      	str	r0, [sp, #20]
 800c99e:	3307      	adds	r3, #7
 800c9a0:	f023 0307 	bic.w	r3, r3, #7
 800c9a4:	f103 0208 	add.w	r2, r3, #8
 800c9a8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c9ac:	f8d4 b000 	ldr.w	fp, [r4]
 800c9b0:	f8c8 2000 	str.w	r2, [r8]
 800c9b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c9b8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c9bc:	9307      	str	r3, [sp, #28]
 800c9be:	f8cd 8018 	str.w	r8, [sp, #24]
 800c9c2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c9c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c9ca:	4b9c      	ldr	r3, [pc, #624]	@ (800cc3c <_printf_float+0x2c8>)
 800c9cc:	f04f 32ff 	mov.w	r2, #4294967295
 800c9d0:	f7f4 f8d4 	bl	8000b7c <__aeabi_dcmpun>
 800c9d4:	bb70      	cbnz	r0, 800ca34 <_printf_float+0xc0>
 800c9d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c9da:	4b98      	ldr	r3, [pc, #608]	@ (800cc3c <_printf_float+0x2c8>)
 800c9dc:	f04f 32ff 	mov.w	r2, #4294967295
 800c9e0:	f7f4 f8ae 	bl	8000b40 <__aeabi_dcmple>
 800c9e4:	bb30      	cbnz	r0, 800ca34 <_printf_float+0xc0>
 800c9e6:	2200      	movs	r2, #0
 800c9e8:	2300      	movs	r3, #0
 800c9ea:	4640      	mov	r0, r8
 800c9ec:	4649      	mov	r1, r9
 800c9ee:	f7f4 f89d 	bl	8000b2c <__aeabi_dcmplt>
 800c9f2:	b110      	cbz	r0, 800c9fa <_printf_float+0x86>
 800c9f4:	232d      	movs	r3, #45	@ 0x2d
 800c9f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c9fa:	4a91      	ldr	r2, [pc, #580]	@ (800cc40 <_printf_float+0x2cc>)
 800c9fc:	4b91      	ldr	r3, [pc, #580]	@ (800cc44 <_printf_float+0x2d0>)
 800c9fe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ca02:	bf8c      	ite	hi
 800ca04:	4690      	movhi	r8, r2
 800ca06:	4698      	movls	r8, r3
 800ca08:	2303      	movs	r3, #3
 800ca0a:	6123      	str	r3, [r4, #16]
 800ca0c:	f02b 0304 	bic.w	r3, fp, #4
 800ca10:	6023      	str	r3, [r4, #0]
 800ca12:	f04f 0900 	mov.w	r9, #0
 800ca16:	9700      	str	r7, [sp, #0]
 800ca18:	4633      	mov	r3, r6
 800ca1a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ca1c:	4621      	mov	r1, r4
 800ca1e:	4628      	mov	r0, r5
 800ca20:	f000 f9d2 	bl	800cdc8 <_printf_common>
 800ca24:	3001      	adds	r0, #1
 800ca26:	f040 808d 	bne.w	800cb44 <_printf_float+0x1d0>
 800ca2a:	f04f 30ff 	mov.w	r0, #4294967295
 800ca2e:	b00d      	add	sp, #52	@ 0x34
 800ca30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca34:	4642      	mov	r2, r8
 800ca36:	464b      	mov	r3, r9
 800ca38:	4640      	mov	r0, r8
 800ca3a:	4649      	mov	r1, r9
 800ca3c:	f7f4 f89e 	bl	8000b7c <__aeabi_dcmpun>
 800ca40:	b140      	cbz	r0, 800ca54 <_printf_float+0xe0>
 800ca42:	464b      	mov	r3, r9
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	bfbc      	itt	lt
 800ca48:	232d      	movlt	r3, #45	@ 0x2d
 800ca4a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ca4e:	4a7e      	ldr	r2, [pc, #504]	@ (800cc48 <_printf_float+0x2d4>)
 800ca50:	4b7e      	ldr	r3, [pc, #504]	@ (800cc4c <_printf_float+0x2d8>)
 800ca52:	e7d4      	b.n	800c9fe <_printf_float+0x8a>
 800ca54:	6863      	ldr	r3, [r4, #4]
 800ca56:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ca5a:	9206      	str	r2, [sp, #24]
 800ca5c:	1c5a      	adds	r2, r3, #1
 800ca5e:	d13b      	bne.n	800cad8 <_printf_float+0x164>
 800ca60:	2306      	movs	r3, #6
 800ca62:	6063      	str	r3, [r4, #4]
 800ca64:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ca68:	2300      	movs	r3, #0
 800ca6a:	6022      	str	r2, [r4, #0]
 800ca6c:	9303      	str	r3, [sp, #12]
 800ca6e:	ab0a      	add	r3, sp, #40	@ 0x28
 800ca70:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ca74:	ab09      	add	r3, sp, #36	@ 0x24
 800ca76:	9300      	str	r3, [sp, #0]
 800ca78:	6861      	ldr	r1, [r4, #4]
 800ca7a:	ec49 8b10 	vmov	d0, r8, r9
 800ca7e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ca82:	4628      	mov	r0, r5
 800ca84:	f7ff fed6 	bl	800c834 <__cvt>
 800ca88:	9b06      	ldr	r3, [sp, #24]
 800ca8a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ca8c:	2b47      	cmp	r3, #71	@ 0x47
 800ca8e:	4680      	mov	r8, r0
 800ca90:	d129      	bne.n	800cae6 <_printf_float+0x172>
 800ca92:	1cc8      	adds	r0, r1, #3
 800ca94:	db02      	blt.n	800ca9c <_printf_float+0x128>
 800ca96:	6863      	ldr	r3, [r4, #4]
 800ca98:	4299      	cmp	r1, r3
 800ca9a:	dd41      	ble.n	800cb20 <_printf_float+0x1ac>
 800ca9c:	f1aa 0a02 	sub.w	sl, sl, #2
 800caa0:	fa5f fa8a 	uxtb.w	sl, sl
 800caa4:	3901      	subs	r1, #1
 800caa6:	4652      	mov	r2, sl
 800caa8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800caac:	9109      	str	r1, [sp, #36]	@ 0x24
 800caae:	f7ff ff26 	bl	800c8fe <__exponent>
 800cab2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cab4:	1813      	adds	r3, r2, r0
 800cab6:	2a01      	cmp	r2, #1
 800cab8:	4681      	mov	r9, r0
 800caba:	6123      	str	r3, [r4, #16]
 800cabc:	dc02      	bgt.n	800cac4 <_printf_float+0x150>
 800cabe:	6822      	ldr	r2, [r4, #0]
 800cac0:	07d2      	lsls	r2, r2, #31
 800cac2:	d501      	bpl.n	800cac8 <_printf_float+0x154>
 800cac4:	3301      	adds	r3, #1
 800cac6:	6123      	str	r3, [r4, #16]
 800cac8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d0a2      	beq.n	800ca16 <_printf_float+0xa2>
 800cad0:	232d      	movs	r3, #45	@ 0x2d
 800cad2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cad6:	e79e      	b.n	800ca16 <_printf_float+0xa2>
 800cad8:	9a06      	ldr	r2, [sp, #24]
 800cada:	2a47      	cmp	r2, #71	@ 0x47
 800cadc:	d1c2      	bne.n	800ca64 <_printf_float+0xf0>
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d1c0      	bne.n	800ca64 <_printf_float+0xf0>
 800cae2:	2301      	movs	r3, #1
 800cae4:	e7bd      	b.n	800ca62 <_printf_float+0xee>
 800cae6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800caea:	d9db      	bls.n	800caa4 <_printf_float+0x130>
 800caec:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800caf0:	d118      	bne.n	800cb24 <_printf_float+0x1b0>
 800caf2:	2900      	cmp	r1, #0
 800caf4:	6863      	ldr	r3, [r4, #4]
 800caf6:	dd0b      	ble.n	800cb10 <_printf_float+0x19c>
 800caf8:	6121      	str	r1, [r4, #16]
 800cafa:	b913      	cbnz	r3, 800cb02 <_printf_float+0x18e>
 800cafc:	6822      	ldr	r2, [r4, #0]
 800cafe:	07d0      	lsls	r0, r2, #31
 800cb00:	d502      	bpl.n	800cb08 <_printf_float+0x194>
 800cb02:	3301      	adds	r3, #1
 800cb04:	440b      	add	r3, r1
 800cb06:	6123      	str	r3, [r4, #16]
 800cb08:	65a1      	str	r1, [r4, #88]	@ 0x58
 800cb0a:	f04f 0900 	mov.w	r9, #0
 800cb0e:	e7db      	b.n	800cac8 <_printf_float+0x154>
 800cb10:	b913      	cbnz	r3, 800cb18 <_printf_float+0x1a4>
 800cb12:	6822      	ldr	r2, [r4, #0]
 800cb14:	07d2      	lsls	r2, r2, #31
 800cb16:	d501      	bpl.n	800cb1c <_printf_float+0x1a8>
 800cb18:	3302      	adds	r3, #2
 800cb1a:	e7f4      	b.n	800cb06 <_printf_float+0x192>
 800cb1c:	2301      	movs	r3, #1
 800cb1e:	e7f2      	b.n	800cb06 <_printf_float+0x192>
 800cb20:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800cb24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb26:	4299      	cmp	r1, r3
 800cb28:	db05      	blt.n	800cb36 <_printf_float+0x1c2>
 800cb2a:	6823      	ldr	r3, [r4, #0]
 800cb2c:	6121      	str	r1, [r4, #16]
 800cb2e:	07d8      	lsls	r0, r3, #31
 800cb30:	d5ea      	bpl.n	800cb08 <_printf_float+0x194>
 800cb32:	1c4b      	adds	r3, r1, #1
 800cb34:	e7e7      	b.n	800cb06 <_printf_float+0x192>
 800cb36:	2900      	cmp	r1, #0
 800cb38:	bfd4      	ite	le
 800cb3a:	f1c1 0202 	rsble	r2, r1, #2
 800cb3e:	2201      	movgt	r2, #1
 800cb40:	4413      	add	r3, r2
 800cb42:	e7e0      	b.n	800cb06 <_printf_float+0x192>
 800cb44:	6823      	ldr	r3, [r4, #0]
 800cb46:	055a      	lsls	r2, r3, #21
 800cb48:	d407      	bmi.n	800cb5a <_printf_float+0x1e6>
 800cb4a:	6923      	ldr	r3, [r4, #16]
 800cb4c:	4642      	mov	r2, r8
 800cb4e:	4631      	mov	r1, r6
 800cb50:	4628      	mov	r0, r5
 800cb52:	47b8      	blx	r7
 800cb54:	3001      	adds	r0, #1
 800cb56:	d12b      	bne.n	800cbb0 <_printf_float+0x23c>
 800cb58:	e767      	b.n	800ca2a <_printf_float+0xb6>
 800cb5a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cb5e:	f240 80dd 	bls.w	800cd1c <_printf_float+0x3a8>
 800cb62:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cb66:	2200      	movs	r2, #0
 800cb68:	2300      	movs	r3, #0
 800cb6a:	f7f3 ffd5 	bl	8000b18 <__aeabi_dcmpeq>
 800cb6e:	2800      	cmp	r0, #0
 800cb70:	d033      	beq.n	800cbda <_printf_float+0x266>
 800cb72:	4a37      	ldr	r2, [pc, #220]	@ (800cc50 <_printf_float+0x2dc>)
 800cb74:	2301      	movs	r3, #1
 800cb76:	4631      	mov	r1, r6
 800cb78:	4628      	mov	r0, r5
 800cb7a:	47b8      	blx	r7
 800cb7c:	3001      	adds	r0, #1
 800cb7e:	f43f af54 	beq.w	800ca2a <_printf_float+0xb6>
 800cb82:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800cb86:	4543      	cmp	r3, r8
 800cb88:	db02      	blt.n	800cb90 <_printf_float+0x21c>
 800cb8a:	6823      	ldr	r3, [r4, #0]
 800cb8c:	07d8      	lsls	r0, r3, #31
 800cb8e:	d50f      	bpl.n	800cbb0 <_printf_float+0x23c>
 800cb90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb94:	4631      	mov	r1, r6
 800cb96:	4628      	mov	r0, r5
 800cb98:	47b8      	blx	r7
 800cb9a:	3001      	adds	r0, #1
 800cb9c:	f43f af45 	beq.w	800ca2a <_printf_float+0xb6>
 800cba0:	f04f 0900 	mov.w	r9, #0
 800cba4:	f108 38ff 	add.w	r8, r8, #4294967295
 800cba8:	f104 0a1a 	add.w	sl, r4, #26
 800cbac:	45c8      	cmp	r8, r9
 800cbae:	dc09      	bgt.n	800cbc4 <_printf_float+0x250>
 800cbb0:	6823      	ldr	r3, [r4, #0]
 800cbb2:	079b      	lsls	r3, r3, #30
 800cbb4:	f100 8103 	bmi.w	800cdbe <_printf_float+0x44a>
 800cbb8:	68e0      	ldr	r0, [r4, #12]
 800cbba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cbbc:	4298      	cmp	r0, r3
 800cbbe:	bfb8      	it	lt
 800cbc0:	4618      	movlt	r0, r3
 800cbc2:	e734      	b.n	800ca2e <_printf_float+0xba>
 800cbc4:	2301      	movs	r3, #1
 800cbc6:	4652      	mov	r2, sl
 800cbc8:	4631      	mov	r1, r6
 800cbca:	4628      	mov	r0, r5
 800cbcc:	47b8      	blx	r7
 800cbce:	3001      	adds	r0, #1
 800cbd0:	f43f af2b 	beq.w	800ca2a <_printf_float+0xb6>
 800cbd4:	f109 0901 	add.w	r9, r9, #1
 800cbd8:	e7e8      	b.n	800cbac <_printf_float+0x238>
 800cbda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	dc39      	bgt.n	800cc54 <_printf_float+0x2e0>
 800cbe0:	4a1b      	ldr	r2, [pc, #108]	@ (800cc50 <_printf_float+0x2dc>)
 800cbe2:	2301      	movs	r3, #1
 800cbe4:	4631      	mov	r1, r6
 800cbe6:	4628      	mov	r0, r5
 800cbe8:	47b8      	blx	r7
 800cbea:	3001      	adds	r0, #1
 800cbec:	f43f af1d 	beq.w	800ca2a <_printf_float+0xb6>
 800cbf0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800cbf4:	ea59 0303 	orrs.w	r3, r9, r3
 800cbf8:	d102      	bne.n	800cc00 <_printf_float+0x28c>
 800cbfa:	6823      	ldr	r3, [r4, #0]
 800cbfc:	07d9      	lsls	r1, r3, #31
 800cbfe:	d5d7      	bpl.n	800cbb0 <_printf_float+0x23c>
 800cc00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc04:	4631      	mov	r1, r6
 800cc06:	4628      	mov	r0, r5
 800cc08:	47b8      	blx	r7
 800cc0a:	3001      	adds	r0, #1
 800cc0c:	f43f af0d 	beq.w	800ca2a <_printf_float+0xb6>
 800cc10:	f04f 0a00 	mov.w	sl, #0
 800cc14:	f104 0b1a 	add.w	fp, r4, #26
 800cc18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc1a:	425b      	negs	r3, r3
 800cc1c:	4553      	cmp	r3, sl
 800cc1e:	dc01      	bgt.n	800cc24 <_printf_float+0x2b0>
 800cc20:	464b      	mov	r3, r9
 800cc22:	e793      	b.n	800cb4c <_printf_float+0x1d8>
 800cc24:	2301      	movs	r3, #1
 800cc26:	465a      	mov	r2, fp
 800cc28:	4631      	mov	r1, r6
 800cc2a:	4628      	mov	r0, r5
 800cc2c:	47b8      	blx	r7
 800cc2e:	3001      	adds	r0, #1
 800cc30:	f43f aefb 	beq.w	800ca2a <_printf_float+0xb6>
 800cc34:	f10a 0a01 	add.w	sl, sl, #1
 800cc38:	e7ee      	b.n	800cc18 <_printf_float+0x2a4>
 800cc3a:	bf00      	nop
 800cc3c:	7fefffff 	.word	0x7fefffff
 800cc40:	08010fe0 	.word	0x08010fe0
 800cc44:	08010fdc 	.word	0x08010fdc
 800cc48:	08010fe8 	.word	0x08010fe8
 800cc4c:	08010fe4 	.word	0x08010fe4
 800cc50:	08010fec 	.word	0x08010fec
 800cc54:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cc56:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cc5a:	4553      	cmp	r3, sl
 800cc5c:	bfa8      	it	ge
 800cc5e:	4653      	movge	r3, sl
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	4699      	mov	r9, r3
 800cc64:	dc36      	bgt.n	800ccd4 <_printf_float+0x360>
 800cc66:	f04f 0b00 	mov.w	fp, #0
 800cc6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cc6e:	f104 021a 	add.w	r2, r4, #26
 800cc72:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cc74:	9306      	str	r3, [sp, #24]
 800cc76:	eba3 0309 	sub.w	r3, r3, r9
 800cc7a:	455b      	cmp	r3, fp
 800cc7c:	dc31      	bgt.n	800cce2 <_printf_float+0x36e>
 800cc7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc80:	459a      	cmp	sl, r3
 800cc82:	dc3a      	bgt.n	800ccfa <_printf_float+0x386>
 800cc84:	6823      	ldr	r3, [r4, #0]
 800cc86:	07da      	lsls	r2, r3, #31
 800cc88:	d437      	bmi.n	800ccfa <_printf_float+0x386>
 800cc8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc8c:	ebaa 0903 	sub.w	r9, sl, r3
 800cc90:	9b06      	ldr	r3, [sp, #24]
 800cc92:	ebaa 0303 	sub.w	r3, sl, r3
 800cc96:	4599      	cmp	r9, r3
 800cc98:	bfa8      	it	ge
 800cc9a:	4699      	movge	r9, r3
 800cc9c:	f1b9 0f00 	cmp.w	r9, #0
 800cca0:	dc33      	bgt.n	800cd0a <_printf_float+0x396>
 800cca2:	f04f 0800 	mov.w	r8, #0
 800cca6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ccaa:	f104 0b1a 	add.w	fp, r4, #26
 800ccae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccb0:	ebaa 0303 	sub.w	r3, sl, r3
 800ccb4:	eba3 0309 	sub.w	r3, r3, r9
 800ccb8:	4543      	cmp	r3, r8
 800ccba:	f77f af79 	ble.w	800cbb0 <_printf_float+0x23c>
 800ccbe:	2301      	movs	r3, #1
 800ccc0:	465a      	mov	r2, fp
 800ccc2:	4631      	mov	r1, r6
 800ccc4:	4628      	mov	r0, r5
 800ccc6:	47b8      	blx	r7
 800ccc8:	3001      	adds	r0, #1
 800ccca:	f43f aeae 	beq.w	800ca2a <_printf_float+0xb6>
 800ccce:	f108 0801 	add.w	r8, r8, #1
 800ccd2:	e7ec      	b.n	800ccae <_printf_float+0x33a>
 800ccd4:	4642      	mov	r2, r8
 800ccd6:	4631      	mov	r1, r6
 800ccd8:	4628      	mov	r0, r5
 800ccda:	47b8      	blx	r7
 800ccdc:	3001      	adds	r0, #1
 800ccde:	d1c2      	bne.n	800cc66 <_printf_float+0x2f2>
 800cce0:	e6a3      	b.n	800ca2a <_printf_float+0xb6>
 800cce2:	2301      	movs	r3, #1
 800cce4:	4631      	mov	r1, r6
 800cce6:	4628      	mov	r0, r5
 800cce8:	9206      	str	r2, [sp, #24]
 800ccea:	47b8      	blx	r7
 800ccec:	3001      	adds	r0, #1
 800ccee:	f43f ae9c 	beq.w	800ca2a <_printf_float+0xb6>
 800ccf2:	9a06      	ldr	r2, [sp, #24]
 800ccf4:	f10b 0b01 	add.w	fp, fp, #1
 800ccf8:	e7bb      	b.n	800cc72 <_printf_float+0x2fe>
 800ccfa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ccfe:	4631      	mov	r1, r6
 800cd00:	4628      	mov	r0, r5
 800cd02:	47b8      	blx	r7
 800cd04:	3001      	adds	r0, #1
 800cd06:	d1c0      	bne.n	800cc8a <_printf_float+0x316>
 800cd08:	e68f      	b.n	800ca2a <_printf_float+0xb6>
 800cd0a:	9a06      	ldr	r2, [sp, #24]
 800cd0c:	464b      	mov	r3, r9
 800cd0e:	4442      	add	r2, r8
 800cd10:	4631      	mov	r1, r6
 800cd12:	4628      	mov	r0, r5
 800cd14:	47b8      	blx	r7
 800cd16:	3001      	adds	r0, #1
 800cd18:	d1c3      	bne.n	800cca2 <_printf_float+0x32e>
 800cd1a:	e686      	b.n	800ca2a <_printf_float+0xb6>
 800cd1c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cd20:	f1ba 0f01 	cmp.w	sl, #1
 800cd24:	dc01      	bgt.n	800cd2a <_printf_float+0x3b6>
 800cd26:	07db      	lsls	r3, r3, #31
 800cd28:	d536      	bpl.n	800cd98 <_printf_float+0x424>
 800cd2a:	2301      	movs	r3, #1
 800cd2c:	4642      	mov	r2, r8
 800cd2e:	4631      	mov	r1, r6
 800cd30:	4628      	mov	r0, r5
 800cd32:	47b8      	blx	r7
 800cd34:	3001      	adds	r0, #1
 800cd36:	f43f ae78 	beq.w	800ca2a <_printf_float+0xb6>
 800cd3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd3e:	4631      	mov	r1, r6
 800cd40:	4628      	mov	r0, r5
 800cd42:	47b8      	blx	r7
 800cd44:	3001      	adds	r0, #1
 800cd46:	f43f ae70 	beq.w	800ca2a <_printf_float+0xb6>
 800cd4a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cd4e:	2200      	movs	r2, #0
 800cd50:	2300      	movs	r3, #0
 800cd52:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cd56:	f7f3 fedf 	bl	8000b18 <__aeabi_dcmpeq>
 800cd5a:	b9c0      	cbnz	r0, 800cd8e <_printf_float+0x41a>
 800cd5c:	4653      	mov	r3, sl
 800cd5e:	f108 0201 	add.w	r2, r8, #1
 800cd62:	4631      	mov	r1, r6
 800cd64:	4628      	mov	r0, r5
 800cd66:	47b8      	blx	r7
 800cd68:	3001      	adds	r0, #1
 800cd6a:	d10c      	bne.n	800cd86 <_printf_float+0x412>
 800cd6c:	e65d      	b.n	800ca2a <_printf_float+0xb6>
 800cd6e:	2301      	movs	r3, #1
 800cd70:	465a      	mov	r2, fp
 800cd72:	4631      	mov	r1, r6
 800cd74:	4628      	mov	r0, r5
 800cd76:	47b8      	blx	r7
 800cd78:	3001      	adds	r0, #1
 800cd7a:	f43f ae56 	beq.w	800ca2a <_printf_float+0xb6>
 800cd7e:	f108 0801 	add.w	r8, r8, #1
 800cd82:	45d0      	cmp	r8, sl
 800cd84:	dbf3      	blt.n	800cd6e <_printf_float+0x3fa>
 800cd86:	464b      	mov	r3, r9
 800cd88:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cd8c:	e6df      	b.n	800cb4e <_printf_float+0x1da>
 800cd8e:	f04f 0800 	mov.w	r8, #0
 800cd92:	f104 0b1a 	add.w	fp, r4, #26
 800cd96:	e7f4      	b.n	800cd82 <_printf_float+0x40e>
 800cd98:	2301      	movs	r3, #1
 800cd9a:	4642      	mov	r2, r8
 800cd9c:	e7e1      	b.n	800cd62 <_printf_float+0x3ee>
 800cd9e:	2301      	movs	r3, #1
 800cda0:	464a      	mov	r2, r9
 800cda2:	4631      	mov	r1, r6
 800cda4:	4628      	mov	r0, r5
 800cda6:	47b8      	blx	r7
 800cda8:	3001      	adds	r0, #1
 800cdaa:	f43f ae3e 	beq.w	800ca2a <_printf_float+0xb6>
 800cdae:	f108 0801 	add.w	r8, r8, #1
 800cdb2:	68e3      	ldr	r3, [r4, #12]
 800cdb4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cdb6:	1a5b      	subs	r3, r3, r1
 800cdb8:	4543      	cmp	r3, r8
 800cdba:	dcf0      	bgt.n	800cd9e <_printf_float+0x42a>
 800cdbc:	e6fc      	b.n	800cbb8 <_printf_float+0x244>
 800cdbe:	f04f 0800 	mov.w	r8, #0
 800cdc2:	f104 0919 	add.w	r9, r4, #25
 800cdc6:	e7f4      	b.n	800cdb2 <_printf_float+0x43e>

0800cdc8 <_printf_common>:
 800cdc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cdcc:	4616      	mov	r6, r2
 800cdce:	4698      	mov	r8, r3
 800cdd0:	688a      	ldr	r2, [r1, #8]
 800cdd2:	690b      	ldr	r3, [r1, #16]
 800cdd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cdd8:	4293      	cmp	r3, r2
 800cdda:	bfb8      	it	lt
 800cddc:	4613      	movlt	r3, r2
 800cdde:	6033      	str	r3, [r6, #0]
 800cde0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cde4:	4607      	mov	r7, r0
 800cde6:	460c      	mov	r4, r1
 800cde8:	b10a      	cbz	r2, 800cdee <_printf_common+0x26>
 800cdea:	3301      	adds	r3, #1
 800cdec:	6033      	str	r3, [r6, #0]
 800cdee:	6823      	ldr	r3, [r4, #0]
 800cdf0:	0699      	lsls	r1, r3, #26
 800cdf2:	bf42      	ittt	mi
 800cdf4:	6833      	ldrmi	r3, [r6, #0]
 800cdf6:	3302      	addmi	r3, #2
 800cdf8:	6033      	strmi	r3, [r6, #0]
 800cdfa:	6825      	ldr	r5, [r4, #0]
 800cdfc:	f015 0506 	ands.w	r5, r5, #6
 800ce00:	d106      	bne.n	800ce10 <_printf_common+0x48>
 800ce02:	f104 0a19 	add.w	sl, r4, #25
 800ce06:	68e3      	ldr	r3, [r4, #12]
 800ce08:	6832      	ldr	r2, [r6, #0]
 800ce0a:	1a9b      	subs	r3, r3, r2
 800ce0c:	42ab      	cmp	r3, r5
 800ce0e:	dc26      	bgt.n	800ce5e <_printf_common+0x96>
 800ce10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ce14:	6822      	ldr	r2, [r4, #0]
 800ce16:	3b00      	subs	r3, #0
 800ce18:	bf18      	it	ne
 800ce1a:	2301      	movne	r3, #1
 800ce1c:	0692      	lsls	r2, r2, #26
 800ce1e:	d42b      	bmi.n	800ce78 <_printf_common+0xb0>
 800ce20:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ce24:	4641      	mov	r1, r8
 800ce26:	4638      	mov	r0, r7
 800ce28:	47c8      	blx	r9
 800ce2a:	3001      	adds	r0, #1
 800ce2c:	d01e      	beq.n	800ce6c <_printf_common+0xa4>
 800ce2e:	6823      	ldr	r3, [r4, #0]
 800ce30:	6922      	ldr	r2, [r4, #16]
 800ce32:	f003 0306 	and.w	r3, r3, #6
 800ce36:	2b04      	cmp	r3, #4
 800ce38:	bf02      	ittt	eq
 800ce3a:	68e5      	ldreq	r5, [r4, #12]
 800ce3c:	6833      	ldreq	r3, [r6, #0]
 800ce3e:	1aed      	subeq	r5, r5, r3
 800ce40:	68a3      	ldr	r3, [r4, #8]
 800ce42:	bf0c      	ite	eq
 800ce44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ce48:	2500      	movne	r5, #0
 800ce4a:	4293      	cmp	r3, r2
 800ce4c:	bfc4      	itt	gt
 800ce4e:	1a9b      	subgt	r3, r3, r2
 800ce50:	18ed      	addgt	r5, r5, r3
 800ce52:	2600      	movs	r6, #0
 800ce54:	341a      	adds	r4, #26
 800ce56:	42b5      	cmp	r5, r6
 800ce58:	d11a      	bne.n	800ce90 <_printf_common+0xc8>
 800ce5a:	2000      	movs	r0, #0
 800ce5c:	e008      	b.n	800ce70 <_printf_common+0xa8>
 800ce5e:	2301      	movs	r3, #1
 800ce60:	4652      	mov	r2, sl
 800ce62:	4641      	mov	r1, r8
 800ce64:	4638      	mov	r0, r7
 800ce66:	47c8      	blx	r9
 800ce68:	3001      	adds	r0, #1
 800ce6a:	d103      	bne.n	800ce74 <_printf_common+0xac>
 800ce6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ce70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce74:	3501      	adds	r5, #1
 800ce76:	e7c6      	b.n	800ce06 <_printf_common+0x3e>
 800ce78:	18e1      	adds	r1, r4, r3
 800ce7a:	1c5a      	adds	r2, r3, #1
 800ce7c:	2030      	movs	r0, #48	@ 0x30
 800ce7e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ce82:	4422      	add	r2, r4
 800ce84:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ce88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ce8c:	3302      	adds	r3, #2
 800ce8e:	e7c7      	b.n	800ce20 <_printf_common+0x58>
 800ce90:	2301      	movs	r3, #1
 800ce92:	4622      	mov	r2, r4
 800ce94:	4641      	mov	r1, r8
 800ce96:	4638      	mov	r0, r7
 800ce98:	47c8      	blx	r9
 800ce9a:	3001      	adds	r0, #1
 800ce9c:	d0e6      	beq.n	800ce6c <_printf_common+0xa4>
 800ce9e:	3601      	adds	r6, #1
 800cea0:	e7d9      	b.n	800ce56 <_printf_common+0x8e>
	...

0800cea4 <_printf_i>:
 800cea4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cea8:	7e0f      	ldrb	r7, [r1, #24]
 800ceaa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ceac:	2f78      	cmp	r7, #120	@ 0x78
 800ceae:	4691      	mov	r9, r2
 800ceb0:	4680      	mov	r8, r0
 800ceb2:	460c      	mov	r4, r1
 800ceb4:	469a      	mov	sl, r3
 800ceb6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ceba:	d807      	bhi.n	800cecc <_printf_i+0x28>
 800cebc:	2f62      	cmp	r7, #98	@ 0x62
 800cebe:	d80a      	bhi.n	800ced6 <_printf_i+0x32>
 800cec0:	2f00      	cmp	r7, #0
 800cec2:	f000 80d1 	beq.w	800d068 <_printf_i+0x1c4>
 800cec6:	2f58      	cmp	r7, #88	@ 0x58
 800cec8:	f000 80b8 	beq.w	800d03c <_printf_i+0x198>
 800cecc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ced0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ced4:	e03a      	b.n	800cf4c <_printf_i+0xa8>
 800ced6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ceda:	2b15      	cmp	r3, #21
 800cedc:	d8f6      	bhi.n	800cecc <_printf_i+0x28>
 800cede:	a101      	add	r1, pc, #4	@ (adr r1, 800cee4 <_printf_i+0x40>)
 800cee0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cee4:	0800cf3d 	.word	0x0800cf3d
 800cee8:	0800cf51 	.word	0x0800cf51
 800ceec:	0800cecd 	.word	0x0800cecd
 800cef0:	0800cecd 	.word	0x0800cecd
 800cef4:	0800cecd 	.word	0x0800cecd
 800cef8:	0800cecd 	.word	0x0800cecd
 800cefc:	0800cf51 	.word	0x0800cf51
 800cf00:	0800cecd 	.word	0x0800cecd
 800cf04:	0800cecd 	.word	0x0800cecd
 800cf08:	0800cecd 	.word	0x0800cecd
 800cf0c:	0800cecd 	.word	0x0800cecd
 800cf10:	0800d04f 	.word	0x0800d04f
 800cf14:	0800cf7b 	.word	0x0800cf7b
 800cf18:	0800d009 	.word	0x0800d009
 800cf1c:	0800cecd 	.word	0x0800cecd
 800cf20:	0800cecd 	.word	0x0800cecd
 800cf24:	0800d071 	.word	0x0800d071
 800cf28:	0800cecd 	.word	0x0800cecd
 800cf2c:	0800cf7b 	.word	0x0800cf7b
 800cf30:	0800cecd 	.word	0x0800cecd
 800cf34:	0800cecd 	.word	0x0800cecd
 800cf38:	0800d011 	.word	0x0800d011
 800cf3c:	6833      	ldr	r3, [r6, #0]
 800cf3e:	1d1a      	adds	r2, r3, #4
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	6032      	str	r2, [r6, #0]
 800cf44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cf48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cf4c:	2301      	movs	r3, #1
 800cf4e:	e09c      	b.n	800d08a <_printf_i+0x1e6>
 800cf50:	6833      	ldr	r3, [r6, #0]
 800cf52:	6820      	ldr	r0, [r4, #0]
 800cf54:	1d19      	adds	r1, r3, #4
 800cf56:	6031      	str	r1, [r6, #0]
 800cf58:	0606      	lsls	r6, r0, #24
 800cf5a:	d501      	bpl.n	800cf60 <_printf_i+0xbc>
 800cf5c:	681d      	ldr	r5, [r3, #0]
 800cf5e:	e003      	b.n	800cf68 <_printf_i+0xc4>
 800cf60:	0645      	lsls	r5, r0, #25
 800cf62:	d5fb      	bpl.n	800cf5c <_printf_i+0xb8>
 800cf64:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cf68:	2d00      	cmp	r5, #0
 800cf6a:	da03      	bge.n	800cf74 <_printf_i+0xd0>
 800cf6c:	232d      	movs	r3, #45	@ 0x2d
 800cf6e:	426d      	negs	r5, r5
 800cf70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cf74:	4858      	ldr	r0, [pc, #352]	@ (800d0d8 <_printf_i+0x234>)
 800cf76:	230a      	movs	r3, #10
 800cf78:	e011      	b.n	800cf9e <_printf_i+0xfa>
 800cf7a:	6821      	ldr	r1, [r4, #0]
 800cf7c:	6833      	ldr	r3, [r6, #0]
 800cf7e:	0608      	lsls	r0, r1, #24
 800cf80:	f853 5b04 	ldr.w	r5, [r3], #4
 800cf84:	d402      	bmi.n	800cf8c <_printf_i+0xe8>
 800cf86:	0649      	lsls	r1, r1, #25
 800cf88:	bf48      	it	mi
 800cf8a:	b2ad      	uxthmi	r5, r5
 800cf8c:	2f6f      	cmp	r7, #111	@ 0x6f
 800cf8e:	4852      	ldr	r0, [pc, #328]	@ (800d0d8 <_printf_i+0x234>)
 800cf90:	6033      	str	r3, [r6, #0]
 800cf92:	bf14      	ite	ne
 800cf94:	230a      	movne	r3, #10
 800cf96:	2308      	moveq	r3, #8
 800cf98:	2100      	movs	r1, #0
 800cf9a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cf9e:	6866      	ldr	r6, [r4, #4]
 800cfa0:	60a6      	str	r6, [r4, #8]
 800cfa2:	2e00      	cmp	r6, #0
 800cfa4:	db05      	blt.n	800cfb2 <_printf_i+0x10e>
 800cfa6:	6821      	ldr	r1, [r4, #0]
 800cfa8:	432e      	orrs	r6, r5
 800cfaa:	f021 0104 	bic.w	r1, r1, #4
 800cfae:	6021      	str	r1, [r4, #0]
 800cfb0:	d04b      	beq.n	800d04a <_printf_i+0x1a6>
 800cfb2:	4616      	mov	r6, r2
 800cfb4:	fbb5 f1f3 	udiv	r1, r5, r3
 800cfb8:	fb03 5711 	mls	r7, r3, r1, r5
 800cfbc:	5dc7      	ldrb	r7, [r0, r7]
 800cfbe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cfc2:	462f      	mov	r7, r5
 800cfc4:	42bb      	cmp	r3, r7
 800cfc6:	460d      	mov	r5, r1
 800cfc8:	d9f4      	bls.n	800cfb4 <_printf_i+0x110>
 800cfca:	2b08      	cmp	r3, #8
 800cfcc:	d10b      	bne.n	800cfe6 <_printf_i+0x142>
 800cfce:	6823      	ldr	r3, [r4, #0]
 800cfd0:	07df      	lsls	r7, r3, #31
 800cfd2:	d508      	bpl.n	800cfe6 <_printf_i+0x142>
 800cfd4:	6923      	ldr	r3, [r4, #16]
 800cfd6:	6861      	ldr	r1, [r4, #4]
 800cfd8:	4299      	cmp	r1, r3
 800cfda:	bfde      	ittt	le
 800cfdc:	2330      	movle	r3, #48	@ 0x30
 800cfde:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cfe2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cfe6:	1b92      	subs	r2, r2, r6
 800cfe8:	6122      	str	r2, [r4, #16]
 800cfea:	f8cd a000 	str.w	sl, [sp]
 800cfee:	464b      	mov	r3, r9
 800cff0:	aa03      	add	r2, sp, #12
 800cff2:	4621      	mov	r1, r4
 800cff4:	4640      	mov	r0, r8
 800cff6:	f7ff fee7 	bl	800cdc8 <_printf_common>
 800cffa:	3001      	adds	r0, #1
 800cffc:	d14a      	bne.n	800d094 <_printf_i+0x1f0>
 800cffe:	f04f 30ff 	mov.w	r0, #4294967295
 800d002:	b004      	add	sp, #16
 800d004:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d008:	6823      	ldr	r3, [r4, #0]
 800d00a:	f043 0320 	orr.w	r3, r3, #32
 800d00e:	6023      	str	r3, [r4, #0]
 800d010:	4832      	ldr	r0, [pc, #200]	@ (800d0dc <_printf_i+0x238>)
 800d012:	2778      	movs	r7, #120	@ 0x78
 800d014:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d018:	6823      	ldr	r3, [r4, #0]
 800d01a:	6831      	ldr	r1, [r6, #0]
 800d01c:	061f      	lsls	r7, r3, #24
 800d01e:	f851 5b04 	ldr.w	r5, [r1], #4
 800d022:	d402      	bmi.n	800d02a <_printf_i+0x186>
 800d024:	065f      	lsls	r7, r3, #25
 800d026:	bf48      	it	mi
 800d028:	b2ad      	uxthmi	r5, r5
 800d02a:	6031      	str	r1, [r6, #0]
 800d02c:	07d9      	lsls	r1, r3, #31
 800d02e:	bf44      	itt	mi
 800d030:	f043 0320 	orrmi.w	r3, r3, #32
 800d034:	6023      	strmi	r3, [r4, #0]
 800d036:	b11d      	cbz	r5, 800d040 <_printf_i+0x19c>
 800d038:	2310      	movs	r3, #16
 800d03a:	e7ad      	b.n	800cf98 <_printf_i+0xf4>
 800d03c:	4826      	ldr	r0, [pc, #152]	@ (800d0d8 <_printf_i+0x234>)
 800d03e:	e7e9      	b.n	800d014 <_printf_i+0x170>
 800d040:	6823      	ldr	r3, [r4, #0]
 800d042:	f023 0320 	bic.w	r3, r3, #32
 800d046:	6023      	str	r3, [r4, #0]
 800d048:	e7f6      	b.n	800d038 <_printf_i+0x194>
 800d04a:	4616      	mov	r6, r2
 800d04c:	e7bd      	b.n	800cfca <_printf_i+0x126>
 800d04e:	6833      	ldr	r3, [r6, #0]
 800d050:	6825      	ldr	r5, [r4, #0]
 800d052:	6961      	ldr	r1, [r4, #20]
 800d054:	1d18      	adds	r0, r3, #4
 800d056:	6030      	str	r0, [r6, #0]
 800d058:	062e      	lsls	r6, r5, #24
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	d501      	bpl.n	800d062 <_printf_i+0x1be>
 800d05e:	6019      	str	r1, [r3, #0]
 800d060:	e002      	b.n	800d068 <_printf_i+0x1c4>
 800d062:	0668      	lsls	r0, r5, #25
 800d064:	d5fb      	bpl.n	800d05e <_printf_i+0x1ba>
 800d066:	8019      	strh	r1, [r3, #0]
 800d068:	2300      	movs	r3, #0
 800d06a:	6123      	str	r3, [r4, #16]
 800d06c:	4616      	mov	r6, r2
 800d06e:	e7bc      	b.n	800cfea <_printf_i+0x146>
 800d070:	6833      	ldr	r3, [r6, #0]
 800d072:	1d1a      	adds	r2, r3, #4
 800d074:	6032      	str	r2, [r6, #0]
 800d076:	681e      	ldr	r6, [r3, #0]
 800d078:	6862      	ldr	r2, [r4, #4]
 800d07a:	2100      	movs	r1, #0
 800d07c:	4630      	mov	r0, r6
 800d07e:	f7f3 f8cf 	bl	8000220 <memchr>
 800d082:	b108      	cbz	r0, 800d088 <_printf_i+0x1e4>
 800d084:	1b80      	subs	r0, r0, r6
 800d086:	6060      	str	r0, [r4, #4]
 800d088:	6863      	ldr	r3, [r4, #4]
 800d08a:	6123      	str	r3, [r4, #16]
 800d08c:	2300      	movs	r3, #0
 800d08e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d092:	e7aa      	b.n	800cfea <_printf_i+0x146>
 800d094:	6923      	ldr	r3, [r4, #16]
 800d096:	4632      	mov	r2, r6
 800d098:	4649      	mov	r1, r9
 800d09a:	4640      	mov	r0, r8
 800d09c:	47d0      	blx	sl
 800d09e:	3001      	adds	r0, #1
 800d0a0:	d0ad      	beq.n	800cffe <_printf_i+0x15a>
 800d0a2:	6823      	ldr	r3, [r4, #0]
 800d0a4:	079b      	lsls	r3, r3, #30
 800d0a6:	d413      	bmi.n	800d0d0 <_printf_i+0x22c>
 800d0a8:	68e0      	ldr	r0, [r4, #12]
 800d0aa:	9b03      	ldr	r3, [sp, #12]
 800d0ac:	4298      	cmp	r0, r3
 800d0ae:	bfb8      	it	lt
 800d0b0:	4618      	movlt	r0, r3
 800d0b2:	e7a6      	b.n	800d002 <_printf_i+0x15e>
 800d0b4:	2301      	movs	r3, #1
 800d0b6:	4632      	mov	r2, r6
 800d0b8:	4649      	mov	r1, r9
 800d0ba:	4640      	mov	r0, r8
 800d0bc:	47d0      	blx	sl
 800d0be:	3001      	adds	r0, #1
 800d0c0:	d09d      	beq.n	800cffe <_printf_i+0x15a>
 800d0c2:	3501      	adds	r5, #1
 800d0c4:	68e3      	ldr	r3, [r4, #12]
 800d0c6:	9903      	ldr	r1, [sp, #12]
 800d0c8:	1a5b      	subs	r3, r3, r1
 800d0ca:	42ab      	cmp	r3, r5
 800d0cc:	dcf2      	bgt.n	800d0b4 <_printf_i+0x210>
 800d0ce:	e7eb      	b.n	800d0a8 <_printf_i+0x204>
 800d0d0:	2500      	movs	r5, #0
 800d0d2:	f104 0619 	add.w	r6, r4, #25
 800d0d6:	e7f5      	b.n	800d0c4 <_printf_i+0x220>
 800d0d8:	08010fee 	.word	0x08010fee
 800d0dc:	08010fff 	.word	0x08010fff

0800d0e0 <_scanf_float>:
 800d0e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0e4:	b087      	sub	sp, #28
 800d0e6:	4691      	mov	r9, r2
 800d0e8:	9303      	str	r3, [sp, #12]
 800d0ea:	688b      	ldr	r3, [r1, #8]
 800d0ec:	1e5a      	subs	r2, r3, #1
 800d0ee:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d0f2:	bf81      	itttt	hi
 800d0f4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d0f8:	eb03 0b05 	addhi.w	fp, r3, r5
 800d0fc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d100:	608b      	strhi	r3, [r1, #8]
 800d102:	680b      	ldr	r3, [r1, #0]
 800d104:	460a      	mov	r2, r1
 800d106:	f04f 0500 	mov.w	r5, #0
 800d10a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d10e:	f842 3b1c 	str.w	r3, [r2], #28
 800d112:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d116:	4680      	mov	r8, r0
 800d118:	460c      	mov	r4, r1
 800d11a:	bf98      	it	ls
 800d11c:	f04f 0b00 	movls.w	fp, #0
 800d120:	9201      	str	r2, [sp, #4]
 800d122:	4616      	mov	r6, r2
 800d124:	46aa      	mov	sl, r5
 800d126:	462f      	mov	r7, r5
 800d128:	9502      	str	r5, [sp, #8]
 800d12a:	68a2      	ldr	r2, [r4, #8]
 800d12c:	b15a      	cbz	r2, 800d146 <_scanf_float+0x66>
 800d12e:	f8d9 3000 	ldr.w	r3, [r9]
 800d132:	781b      	ldrb	r3, [r3, #0]
 800d134:	2b4e      	cmp	r3, #78	@ 0x4e
 800d136:	d863      	bhi.n	800d200 <_scanf_float+0x120>
 800d138:	2b40      	cmp	r3, #64	@ 0x40
 800d13a:	d83b      	bhi.n	800d1b4 <_scanf_float+0xd4>
 800d13c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800d140:	b2c8      	uxtb	r0, r1
 800d142:	280e      	cmp	r0, #14
 800d144:	d939      	bls.n	800d1ba <_scanf_float+0xda>
 800d146:	b11f      	cbz	r7, 800d150 <_scanf_float+0x70>
 800d148:	6823      	ldr	r3, [r4, #0]
 800d14a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d14e:	6023      	str	r3, [r4, #0]
 800d150:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d154:	f1ba 0f01 	cmp.w	sl, #1
 800d158:	f200 8114 	bhi.w	800d384 <_scanf_float+0x2a4>
 800d15c:	9b01      	ldr	r3, [sp, #4]
 800d15e:	429e      	cmp	r6, r3
 800d160:	f200 8105 	bhi.w	800d36e <_scanf_float+0x28e>
 800d164:	2001      	movs	r0, #1
 800d166:	b007      	add	sp, #28
 800d168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d16c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800d170:	2a0d      	cmp	r2, #13
 800d172:	d8e8      	bhi.n	800d146 <_scanf_float+0x66>
 800d174:	a101      	add	r1, pc, #4	@ (adr r1, 800d17c <_scanf_float+0x9c>)
 800d176:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d17a:	bf00      	nop
 800d17c:	0800d2c5 	.word	0x0800d2c5
 800d180:	0800d147 	.word	0x0800d147
 800d184:	0800d147 	.word	0x0800d147
 800d188:	0800d147 	.word	0x0800d147
 800d18c:	0800d321 	.word	0x0800d321
 800d190:	0800d2fb 	.word	0x0800d2fb
 800d194:	0800d147 	.word	0x0800d147
 800d198:	0800d147 	.word	0x0800d147
 800d19c:	0800d2d3 	.word	0x0800d2d3
 800d1a0:	0800d147 	.word	0x0800d147
 800d1a4:	0800d147 	.word	0x0800d147
 800d1a8:	0800d147 	.word	0x0800d147
 800d1ac:	0800d147 	.word	0x0800d147
 800d1b0:	0800d28f 	.word	0x0800d28f
 800d1b4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d1b8:	e7da      	b.n	800d170 <_scanf_float+0x90>
 800d1ba:	290e      	cmp	r1, #14
 800d1bc:	d8c3      	bhi.n	800d146 <_scanf_float+0x66>
 800d1be:	a001      	add	r0, pc, #4	@ (adr r0, 800d1c4 <_scanf_float+0xe4>)
 800d1c0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d1c4:	0800d27f 	.word	0x0800d27f
 800d1c8:	0800d147 	.word	0x0800d147
 800d1cc:	0800d27f 	.word	0x0800d27f
 800d1d0:	0800d30f 	.word	0x0800d30f
 800d1d4:	0800d147 	.word	0x0800d147
 800d1d8:	0800d221 	.word	0x0800d221
 800d1dc:	0800d265 	.word	0x0800d265
 800d1e0:	0800d265 	.word	0x0800d265
 800d1e4:	0800d265 	.word	0x0800d265
 800d1e8:	0800d265 	.word	0x0800d265
 800d1ec:	0800d265 	.word	0x0800d265
 800d1f0:	0800d265 	.word	0x0800d265
 800d1f4:	0800d265 	.word	0x0800d265
 800d1f8:	0800d265 	.word	0x0800d265
 800d1fc:	0800d265 	.word	0x0800d265
 800d200:	2b6e      	cmp	r3, #110	@ 0x6e
 800d202:	d809      	bhi.n	800d218 <_scanf_float+0x138>
 800d204:	2b60      	cmp	r3, #96	@ 0x60
 800d206:	d8b1      	bhi.n	800d16c <_scanf_float+0x8c>
 800d208:	2b54      	cmp	r3, #84	@ 0x54
 800d20a:	d07b      	beq.n	800d304 <_scanf_float+0x224>
 800d20c:	2b59      	cmp	r3, #89	@ 0x59
 800d20e:	d19a      	bne.n	800d146 <_scanf_float+0x66>
 800d210:	2d07      	cmp	r5, #7
 800d212:	d198      	bne.n	800d146 <_scanf_float+0x66>
 800d214:	2508      	movs	r5, #8
 800d216:	e02f      	b.n	800d278 <_scanf_float+0x198>
 800d218:	2b74      	cmp	r3, #116	@ 0x74
 800d21a:	d073      	beq.n	800d304 <_scanf_float+0x224>
 800d21c:	2b79      	cmp	r3, #121	@ 0x79
 800d21e:	e7f6      	b.n	800d20e <_scanf_float+0x12e>
 800d220:	6821      	ldr	r1, [r4, #0]
 800d222:	05c8      	lsls	r0, r1, #23
 800d224:	d51e      	bpl.n	800d264 <_scanf_float+0x184>
 800d226:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800d22a:	6021      	str	r1, [r4, #0]
 800d22c:	3701      	adds	r7, #1
 800d22e:	f1bb 0f00 	cmp.w	fp, #0
 800d232:	d003      	beq.n	800d23c <_scanf_float+0x15c>
 800d234:	3201      	adds	r2, #1
 800d236:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d23a:	60a2      	str	r2, [r4, #8]
 800d23c:	68a3      	ldr	r3, [r4, #8]
 800d23e:	3b01      	subs	r3, #1
 800d240:	60a3      	str	r3, [r4, #8]
 800d242:	6923      	ldr	r3, [r4, #16]
 800d244:	3301      	adds	r3, #1
 800d246:	6123      	str	r3, [r4, #16]
 800d248:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d24c:	3b01      	subs	r3, #1
 800d24e:	2b00      	cmp	r3, #0
 800d250:	f8c9 3004 	str.w	r3, [r9, #4]
 800d254:	f340 8082 	ble.w	800d35c <_scanf_float+0x27c>
 800d258:	f8d9 3000 	ldr.w	r3, [r9]
 800d25c:	3301      	adds	r3, #1
 800d25e:	f8c9 3000 	str.w	r3, [r9]
 800d262:	e762      	b.n	800d12a <_scanf_float+0x4a>
 800d264:	eb1a 0105 	adds.w	r1, sl, r5
 800d268:	f47f af6d 	bne.w	800d146 <_scanf_float+0x66>
 800d26c:	6822      	ldr	r2, [r4, #0]
 800d26e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800d272:	6022      	str	r2, [r4, #0]
 800d274:	460d      	mov	r5, r1
 800d276:	468a      	mov	sl, r1
 800d278:	f806 3b01 	strb.w	r3, [r6], #1
 800d27c:	e7de      	b.n	800d23c <_scanf_float+0x15c>
 800d27e:	6822      	ldr	r2, [r4, #0]
 800d280:	0610      	lsls	r0, r2, #24
 800d282:	f57f af60 	bpl.w	800d146 <_scanf_float+0x66>
 800d286:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d28a:	6022      	str	r2, [r4, #0]
 800d28c:	e7f4      	b.n	800d278 <_scanf_float+0x198>
 800d28e:	f1ba 0f00 	cmp.w	sl, #0
 800d292:	d10c      	bne.n	800d2ae <_scanf_float+0x1ce>
 800d294:	b977      	cbnz	r7, 800d2b4 <_scanf_float+0x1d4>
 800d296:	6822      	ldr	r2, [r4, #0]
 800d298:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d29c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d2a0:	d108      	bne.n	800d2b4 <_scanf_float+0x1d4>
 800d2a2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d2a6:	6022      	str	r2, [r4, #0]
 800d2a8:	f04f 0a01 	mov.w	sl, #1
 800d2ac:	e7e4      	b.n	800d278 <_scanf_float+0x198>
 800d2ae:	f1ba 0f02 	cmp.w	sl, #2
 800d2b2:	d050      	beq.n	800d356 <_scanf_float+0x276>
 800d2b4:	2d01      	cmp	r5, #1
 800d2b6:	d002      	beq.n	800d2be <_scanf_float+0x1de>
 800d2b8:	2d04      	cmp	r5, #4
 800d2ba:	f47f af44 	bne.w	800d146 <_scanf_float+0x66>
 800d2be:	3501      	adds	r5, #1
 800d2c0:	b2ed      	uxtb	r5, r5
 800d2c2:	e7d9      	b.n	800d278 <_scanf_float+0x198>
 800d2c4:	f1ba 0f01 	cmp.w	sl, #1
 800d2c8:	f47f af3d 	bne.w	800d146 <_scanf_float+0x66>
 800d2cc:	f04f 0a02 	mov.w	sl, #2
 800d2d0:	e7d2      	b.n	800d278 <_scanf_float+0x198>
 800d2d2:	b975      	cbnz	r5, 800d2f2 <_scanf_float+0x212>
 800d2d4:	2f00      	cmp	r7, #0
 800d2d6:	f47f af37 	bne.w	800d148 <_scanf_float+0x68>
 800d2da:	6822      	ldr	r2, [r4, #0]
 800d2dc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d2e0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d2e4:	f040 8103 	bne.w	800d4ee <_scanf_float+0x40e>
 800d2e8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d2ec:	6022      	str	r2, [r4, #0]
 800d2ee:	2501      	movs	r5, #1
 800d2f0:	e7c2      	b.n	800d278 <_scanf_float+0x198>
 800d2f2:	2d03      	cmp	r5, #3
 800d2f4:	d0e3      	beq.n	800d2be <_scanf_float+0x1de>
 800d2f6:	2d05      	cmp	r5, #5
 800d2f8:	e7df      	b.n	800d2ba <_scanf_float+0x1da>
 800d2fa:	2d02      	cmp	r5, #2
 800d2fc:	f47f af23 	bne.w	800d146 <_scanf_float+0x66>
 800d300:	2503      	movs	r5, #3
 800d302:	e7b9      	b.n	800d278 <_scanf_float+0x198>
 800d304:	2d06      	cmp	r5, #6
 800d306:	f47f af1e 	bne.w	800d146 <_scanf_float+0x66>
 800d30a:	2507      	movs	r5, #7
 800d30c:	e7b4      	b.n	800d278 <_scanf_float+0x198>
 800d30e:	6822      	ldr	r2, [r4, #0]
 800d310:	0591      	lsls	r1, r2, #22
 800d312:	f57f af18 	bpl.w	800d146 <_scanf_float+0x66>
 800d316:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800d31a:	6022      	str	r2, [r4, #0]
 800d31c:	9702      	str	r7, [sp, #8]
 800d31e:	e7ab      	b.n	800d278 <_scanf_float+0x198>
 800d320:	6822      	ldr	r2, [r4, #0]
 800d322:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800d326:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d32a:	d005      	beq.n	800d338 <_scanf_float+0x258>
 800d32c:	0550      	lsls	r0, r2, #21
 800d32e:	f57f af0a 	bpl.w	800d146 <_scanf_float+0x66>
 800d332:	2f00      	cmp	r7, #0
 800d334:	f000 80db 	beq.w	800d4ee <_scanf_float+0x40e>
 800d338:	0591      	lsls	r1, r2, #22
 800d33a:	bf58      	it	pl
 800d33c:	9902      	ldrpl	r1, [sp, #8]
 800d33e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d342:	bf58      	it	pl
 800d344:	1a79      	subpl	r1, r7, r1
 800d346:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800d34a:	bf58      	it	pl
 800d34c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d350:	6022      	str	r2, [r4, #0]
 800d352:	2700      	movs	r7, #0
 800d354:	e790      	b.n	800d278 <_scanf_float+0x198>
 800d356:	f04f 0a03 	mov.w	sl, #3
 800d35a:	e78d      	b.n	800d278 <_scanf_float+0x198>
 800d35c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d360:	4649      	mov	r1, r9
 800d362:	4640      	mov	r0, r8
 800d364:	4798      	blx	r3
 800d366:	2800      	cmp	r0, #0
 800d368:	f43f aedf 	beq.w	800d12a <_scanf_float+0x4a>
 800d36c:	e6eb      	b.n	800d146 <_scanf_float+0x66>
 800d36e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d372:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d376:	464a      	mov	r2, r9
 800d378:	4640      	mov	r0, r8
 800d37a:	4798      	blx	r3
 800d37c:	6923      	ldr	r3, [r4, #16]
 800d37e:	3b01      	subs	r3, #1
 800d380:	6123      	str	r3, [r4, #16]
 800d382:	e6eb      	b.n	800d15c <_scanf_float+0x7c>
 800d384:	1e6b      	subs	r3, r5, #1
 800d386:	2b06      	cmp	r3, #6
 800d388:	d824      	bhi.n	800d3d4 <_scanf_float+0x2f4>
 800d38a:	2d02      	cmp	r5, #2
 800d38c:	d836      	bhi.n	800d3fc <_scanf_float+0x31c>
 800d38e:	9b01      	ldr	r3, [sp, #4]
 800d390:	429e      	cmp	r6, r3
 800d392:	f67f aee7 	bls.w	800d164 <_scanf_float+0x84>
 800d396:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d39a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d39e:	464a      	mov	r2, r9
 800d3a0:	4640      	mov	r0, r8
 800d3a2:	4798      	blx	r3
 800d3a4:	6923      	ldr	r3, [r4, #16]
 800d3a6:	3b01      	subs	r3, #1
 800d3a8:	6123      	str	r3, [r4, #16]
 800d3aa:	e7f0      	b.n	800d38e <_scanf_float+0x2ae>
 800d3ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d3b0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800d3b4:	464a      	mov	r2, r9
 800d3b6:	4640      	mov	r0, r8
 800d3b8:	4798      	blx	r3
 800d3ba:	6923      	ldr	r3, [r4, #16]
 800d3bc:	3b01      	subs	r3, #1
 800d3be:	6123      	str	r3, [r4, #16]
 800d3c0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d3c4:	fa5f fa8a 	uxtb.w	sl, sl
 800d3c8:	f1ba 0f02 	cmp.w	sl, #2
 800d3cc:	d1ee      	bne.n	800d3ac <_scanf_float+0x2cc>
 800d3ce:	3d03      	subs	r5, #3
 800d3d0:	b2ed      	uxtb	r5, r5
 800d3d2:	1b76      	subs	r6, r6, r5
 800d3d4:	6823      	ldr	r3, [r4, #0]
 800d3d6:	05da      	lsls	r2, r3, #23
 800d3d8:	d530      	bpl.n	800d43c <_scanf_float+0x35c>
 800d3da:	055b      	lsls	r3, r3, #21
 800d3dc:	d511      	bpl.n	800d402 <_scanf_float+0x322>
 800d3de:	9b01      	ldr	r3, [sp, #4]
 800d3e0:	429e      	cmp	r6, r3
 800d3e2:	f67f aebf 	bls.w	800d164 <_scanf_float+0x84>
 800d3e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d3ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d3ee:	464a      	mov	r2, r9
 800d3f0:	4640      	mov	r0, r8
 800d3f2:	4798      	blx	r3
 800d3f4:	6923      	ldr	r3, [r4, #16]
 800d3f6:	3b01      	subs	r3, #1
 800d3f8:	6123      	str	r3, [r4, #16]
 800d3fa:	e7f0      	b.n	800d3de <_scanf_float+0x2fe>
 800d3fc:	46aa      	mov	sl, r5
 800d3fe:	46b3      	mov	fp, r6
 800d400:	e7de      	b.n	800d3c0 <_scanf_float+0x2e0>
 800d402:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d406:	6923      	ldr	r3, [r4, #16]
 800d408:	2965      	cmp	r1, #101	@ 0x65
 800d40a:	f103 33ff 	add.w	r3, r3, #4294967295
 800d40e:	f106 35ff 	add.w	r5, r6, #4294967295
 800d412:	6123      	str	r3, [r4, #16]
 800d414:	d00c      	beq.n	800d430 <_scanf_float+0x350>
 800d416:	2945      	cmp	r1, #69	@ 0x45
 800d418:	d00a      	beq.n	800d430 <_scanf_float+0x350>
 800d41a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d41e:	464a      	mov	r2, r9
 800d420:	4640      	mov	r0, r8
 800d422:	4798      	blx	r3
 800d424:	6923      	ldr	r3, [r4, #16]
 800d426:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d42a:	3b01      	subs	r3, #1
 800d42c:	1eb5      	subs	r5, r6, #2
 800d42e:	6123      	str	r3, [r4, #16]
 800d430:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d434:	464a      	mov	r2, r9
 800d436:	4640      	mov	r0, r8
 800d438:	4798      	blx	r3
 800d43a:	462e      	mov	r6, r5
 800d43c:	6822      	ldr	r2, [r4, #0]
 800d43e:	f012 0210 	ands.w	r2, r2, #16
 800d442:	d001      	beq.n	800d448 <_scanf_float+0x368>
 800d444:	2000      	movs	r0, #0
 800d446:	e68e      	b.n	800d166 <_scanf_float+0x86>
 800d448:	7032      	strb	r2, [r6, #0]
 800d44a:	6823      	ldr	r3, [r4, #0]
 800d44c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d450:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d454:	d125      	bne.n	800d4a2 <_scanf_float+0x3c2>
 800d456:	9b02      	ldr	r3, [sp, #8]
 800d458:	429f      	cmp	r7, r3
 800d45a:	d00a      	beq.n	800d472 <_scanf_float+0x392>
 800d45c:	1bda      	subs	r2, r3, r7
 800d45e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d462:	429e      	cmp	r6, r3
 800d464:	bf28      	it	cs
 800d466:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d46a:	4922      	ldr	r1, [pc, #136]	@ (800d4f4 <_scanf_float+0x414>)
 800d46c:	4630      	mov	r0, r6
 800d46e:	f000 f907 	bl	800d680 <siprintf>
 800d472:	9901      	ldr	r1, [sp, #4]
 800d474:	2200      	movs	r2, #0
 800d476:	4640      	mov	r0, r8
 800d478:	f002 fc02 	bl	800fc80 <_strtod_r>
 800d47c:	9b03      	ldr	r3, [sp, #12]
 800d47e:	6821      	ldr	r1, [r4, #0]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	f011 0f02 	tst.w	r1, #2
 800d486:	ec57 6b10 	vmov	r6, r7, d0
 800d48a:	f103 0204 	add.w	r2, r3, #4
 800d48e:	d015      	beq.n	800d4bc <_scanf_float+0x3dc>
 800d490:	9903      	ldr	r1, [sp, #12]
 800d492:	600a      	str	r2, [r1, #0]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	e9c3 6700 	strd	r6, r7, [r3]
 800d49a:	68e3      	ldr	r3, [r4, #12]
 800d49c:	3301      	adds	r3, #1
 800d49e:	60e3      	str	r3, [r4, #12]
 800d4a0:	e7d0      	b.n	800d444 <_scanf_float+0x364>
 800d4a2:	9b04      	ldr	r3, [sp, #16]
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d0e4      	beq.n	800d472 <_scanf_float+0x392>
 800d4a8:	9905      	ldr	r1, [sp, #20]
 800d4aa:	230a      	movs	r3, #10
 800d4ac:	3101      	adds	r1, #1
 800d4ae:	4640      	mov	r0, r8
 800d4b0:	f002 fc66 	bl	800fd80 <_strtol_r>
 800d4b4:	9b04      	ldr	r3, [sp, #16]
 800d4b6:	9e05      	ldr	r6, [sp, #20]
 800d4b8:	1ac2      	subs	r2, r0, r3
 800d4ba:	e7d0      	b.n	800d45e <_scanf_float+0x37e>
 800d4bc:	f011 0f04 	tst.w	r1, #4
 800d4c0:	9903      	ldr	r1, [sp, #12]
 800d4c2:	600a      	str	r2, [r1, #0]
 800d4c4:	d1e6      	bne.n	800d494 <_scanf_float+0x3b4>
 800d4c6:	681d      	ldr	r5, [r3, #0]
 800d4c8:	4632      	mov	r2, r6
 800d4ca:	463b      	mov	r3, r7
 800d4cc:	4630      	mov	r0, r6
 800d4ce:	4639      	mov	r1, r7
 800d4d0:	f7f3 fb54 	bl	8000b7c <__aeabi_dcmpun>
 800d4d4:	b128      	cbz	r0, 800d4e2 <_scanf_float+0x402>
 800d4d6:	4808      	ldr	r0, [pc, #32]	@ (800d4f8 <_scanf_float+0x418>)
 800d4d8:	f000 f9c6 	bl	800d868 <nanf>
 800d4dc:	ed85 0a00 	vstr	s0, [r5]
 800d4e0:	e7db      	b.n	800d49a <_scanf_float+0x3ba>
 800d4e2:	4630      	mov	r0, r6
 800d4e4:	4639      	mov	r1, r7
 800d4e6:	f7f3 fba7 	bl	8000c38 <__aeabi_d2f>
 800d4ea:	6028      	str	r0, [r5, #0]
 800d4ec:	e7d5      	b.n	800d49a <_scanf_float+0x3ba>
 800d4ee:	2700      	movs	r7, #0
 800d4f0:	e62e      	b.n	800d150 <_scanf_float+0x70>
 800d4f2:	bf00      	nop
 800d4f4:	08011010 	.word	0x08011010
 800d4f8:	08011151 	.word	0x08011151

0800d4fc <std>:
 800d4fc:	2300      	movs	r3, #0
 800d4fe:	b510      	push	{r4, lr}
 800d500:	4604      	mov	r4, r0
 800d502:	e9c0 3300 	strd	r3, r3, [r0]
 800d506:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d50a:	6083      	str	r3, [r0, #8]
 800d50c:	8181      	strh	r1, [r0, #12]
 800d50e:	6643      	str	r3, [r0, #100]	@ 0x64
 800d510:	81c2      	strh	r2, [r0, #14]
 800d512:	6183      	str	r3, [r0, #24]
 800d514:	4619      	mov	r1, r3
 800d516:	2208      	movs	r2, #8
 800d518:	305c      	adds	r0, #92	@ 0x5c
 800d51a:	f000 f916 	bl	800d74a <memset>
 800d51e:	4b0d      	ldr	r3, [pc, #52]	@ (800d554 <std+0x58>)
 800d520:	6263      	str	r3, [r4, #36]	@ 0x24
 800d522:	4b0d      	ldr	r3, [pc, #52]	@ (800d558 <std+0x5c>)
 800d524:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d526:	4b0d      	ldr	r3, [pc, #52]	@ (800d55c <std+0x60>)
 800d528:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d52a:	4b0d      	ldr	r3, [pc, #52]	@ (800d560 <std+0x64>)
 800d52c:	6323      	str	r3, [r4, #48]	@ 0x30
 800d52e:	4b0d      	ldr	r3, [pc, #52]	@ (800d564 <std+0x68>)
 800d530:	6224      	str	r4, [r4, #32]
 800d532:	429c      	cmp	r4, r3
 800d534:	d006      	beq.n	800d544 <std+0x48>
 800d536:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d53a:	4294      	cmp	r4, r2
 800d53c:	d002      	beq.n	800d544 <std+0x48>
 800d53e:	33d0      	adds	r3, #208	@ 0xd0
 800d540:	429c      	cmp	r4, r3
 800d542:	d105      	bne.n	800d550 <std+0x54>
 800d544:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d548:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d54c:	f000 b97a 	b.w	800d844 <__retarget_lock_init_recursive>
 800d550:	bd10      	pop	{r4, pc}
 800d552:	bf00      	nop
 800d554:	0800d6c5 	.word	0x0800d6c5
 800d558:	0800d6e7 	.word	0x0800d6e7
 800d55c:	0800d71f 	.word	0x0800d71f
 800d560:	0800d743 	.word	0x0800d743
 800d564:	20000a34 	.word	0x20000a34

0800d568 <stdio_exit_handler>:
 800d568:	4a02      	ldr	r2, [pc, #8]	@ (800d574 <stdio_exit_handler+0xc>)
 800d56a:	4903      	ldr	r1, [pc, #12]	@ (800d578 <stdio_exit_handler+0x10>)
 800d56c:	4803      	ldr	r0, [pc, #12]	@ (800d57c <stdio_exit_handler+0x14>)
 800d56e:	f000 b869 	b.w	800d644 <_fwalk_sglue>
 800d572:	bf00      	nop
 800d574:	20000054 	.word	0x20000054
 800d578:	0801013d 	.word	0x0801013d
 800d57c:	20000064 	.word	0x20000064

0800d580 <cleanup_stdio>:
 800d580:	6841      	ldr	r1, [r0, #4]
 800d582:	4b0c      	ldr	r3, [pc, #48]	@ (800d5b4 <cleanup_stdio+0x34>)
 800d584:	4299      	cmp	r1, r3
 800d586:	b510      	push	{r4, lr}
 800d588:	4604      	mov	r4, r0
 800d58a:	d001      	beq.n	800d590 <cleanup_stdio+0x10>
 800d58c:	f002 fdd6 	bl	801013c <_fflush_r>
 800d590:	68a1      	ldr	r1, [r4, #8]
 800d592:	4b09      	ldr	r3, [pc, #36]	@ (800d5b8 <cleanup_stdio+0x38>)
 800d594:	4299      	cmp	r1, r3
 800d596:	d002      	beq.n	800d59e <cleanup_stdio+0x1e>
 800d598:	4620      	mov	r0, r4
 800d59a:	f002 fdcf 	bl	801013c <_fflush_r>
 800d59e:	68e1      	ldr	r1, [r4, #12]
 800d5a0:	4b06      	ldr	r3, [pc, #24]	@ (800d5bc <cleanup_stdio+0x3c>)
 800d5a2:	4299      	cmp	r1, r3
 800d5a4:	d004      	beq.n	800d5b0 <cleanup_stdio+0x30>
 800d5a6:	4620      	mov	r0, r4
 800d5a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d5ac:	f002 bdc6 	b.w	801013c <_fflush_r>
 800d5b0:	bd10      	pop	{r4, pc}
 800d5b2:	bf00      	nop
 800d5b4:	20000a34 	.word	0x20000a34
 800d5b8:	20000a9c 	.word	0x20000a9c
 800d5bc:	20000b04 	.word	0x20000b04

0800d5c0 <global_stdio_init.part.0>:
 800d5c0:	b510      	push	{r4, lr}
 800d5c2:	4b0b      	ldr	r3, [pc, #44]	@ (800d5f0 <global_stdio_init.part.0+0x30>)
 800d5c4:	4c0b      	ldr	r4, [pc, #44]	@ (800d5f4 <global_stdio_init.part.0+0x34>)
 800d5c6:	4a0c      	ldr	r2, [pc, #48]	@ (800d5f8 <global_stdio_init.part.0+0x38>)
 800d5c8:	601a      	str	r2, [r3, #0]
 800d5ca:	4620      	mov	r0, r4
 800d5cc:	2200      	movs	r2, #0
 800d5ce:	2104      	movs	r1, #4
 800d5d0:	f7ff ff94 	bl	800d4fc <std>
 800d5d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d5d8:	2201      	movs	r2, #1
 800d5da:	2109      	movs	r1, #9
 800d5dc:	f7ff ff8e 	bl	800d4fc <std>
 800d5e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d5e4:	2202      	movs	r2, #2
 800d5e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d5ea:	2112      	movs	r1, #18
 800d5ec:	f7ff bf86 	b.w	800d4fc <std>
 800d5f0:	20000b6c 	.word	0x20000b6c
 800d5f4:	20000a34 	.word	0x20000a34
 800d5f8:	0800d569 	.word	0x0800d569

0800d5fc <__sfp_lock_acquire>:
 800d5fc:	4801      	ldr	r0, [pc, #4]	@ (800d604 <__sfp_lock_acquire+0x8>)
 800d5fe:	f000 b922 	b.w	800d846 <__retarget_lock_acquire_recursive>
 800d602:	bf00      	nop
 800d604:	20000b75 	.word	0x20000b75

0800d608 <__sfp_lock_release>:
 800d608:	4801      	ldr	r0, [pc, #4]	@ (800d610 <__sfp_lock_release+0x8>)
 800d60a:	f000 b91d 	b.w	800d848 <__retarget_lock_release_recursive>
 800d60e:	bf00      	nop
 800d610:	20000b75 	.word	0x20000b75

0800d614 <__sinit>:
 800d614:	b510      	push	{r4, lr}
 800d616:	4604      	mov	r4, r0
 800d618:	f7ff fff0 	bl	800d5fc <__sfp_lock_acquire>
 800d61c:	6a23      	ldr	r3, [r4, #32]
 800d61e:	b11b      	cbz	r3, 800d628 <__sinit+0x14>
 800d620:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d624:	f7ff bff0 	b.w	800d608 <__sfp_lock_release>
 800d628:	4b04      	ldr	r3, [pc, #16]	@ (800d63c <__sinit+0x28>)
 800d62a:	6223      	str	r3, [r4, #32]
 800d62c:	4b04      	ldr	r3, [pc, #16]	@ (800d640 <__sinit+0x2c>)
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	2b00      	cmp	r3, #0
 800d632:	d1f5      	bne.n	800d620 <__sinit+0xc>
 800d634:	f7ff ffc4 	bl	800d5c0 <global_stdio_init.part.0>
 800d638:	e7f2      	b.n	800d620 <__sinit+0xc>
 800d63a:	bf00      	nop
 800d63c:	0800d581 	.word	0x0800d581
 800d640:	20000b6c 	.word	0x20000b6c

0800d644 <_fwalk_sglue>:
 800d644:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d648:	4607      	mov	r7, r0
 800d64a:	4688      	mov	r8, r1
 800d64c:	4614      	mov	r4, r2
 800d64e:	2600      	movs	r6, #0
 800d650:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d654:	f1b9 0901 	subs.w	r9, r9, #1
 800d658:	d505      	bpl.n	800d666 <_fwalk_sglue+0x22>
 800d65a:	6824      	ldr	r4, [r4, #0]
 800d65c:	2c00      	cmp	r4, #0
 800d65e:	d1f7      	bne.n	800d650 <_fwalk_sglue+0xc>
 800d660:	4630      	mov	r0, r6
 800d662:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d666:	89ab      	ldrh	r3, [r5, #12]
 800d668:	2b01      	cmp	r3, #1
 800d66a:	d907      	bls.n	800d67c <_fwalk_sglue+0x38>
 800d66c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d670:	3301      	adds	r3, #1
 800d672:	d003      	beq.n	800d67c <_fwalk_sglue+0x38>
 800d674:	4629      	mov	r1, r5
 800d676:	4638      	mov	r0, r7
 800d678:	47c0      	blx	r8
 800d67a:	4306      	orrs	r6, r0
 800d67c:	3568      	adds	r5, #104	@ 0x68
 800d67e:	e7e9      	b.n	800d654 <_fwalk_sglue+0x10>

0800d680 <siprintf>:
 800d680:	b40e      	push	{r1, r2, r3}
 800d682:	b510      	push	{r4, lr}
 800d684:	b09d      	sub	sp, #116	@ 0x74
 800d686:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d688:	9002      	str	r0, [sp, #8]
 800d68a:	9006      	str	r0, [sp, #24]
 800d68c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d690:	480a      	ldr	r0, [pc, #40]	@ (800d6bc <siprintf+0x3c>)
 800d692:	9107      	str	r1, [sp, #28]
 800d694:	9104      	str	r1, [sp, #16]
 800d696:	490a      	ldr	r1, [pc, #40]	@ (800d6c0 <siprintf+0x40>)
 800d698:	f853 2b04 	ldr.w	r2, [r3], #4
 800d69c:	9105      	str	r1, [sp, #20]
 800d69e:	2400      	movs	r4, #0
 800d6a0:	a902      	add	r1, sp, #8
 800d6a2:	6800      	ldr	r0, [r0, #0]
 800d6a4:	9301      	str	r3, [sp, #4]
 800d6a6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d6a8:	f002 fbc8 	bl	800fe3c <_svfiprintf_r>
 800d6ac:	9b02      	ldr	r3, [sp, #8]
 800d6ae:	701c      	strb	r4, [r3, #0]
 800d6b0:	b01d      	add	sp, #116	@ 0x74
 800d6b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d6b6:	b003      	add	sp, #12
 800d6b8:	4770      	bx	lr
 800d6ba:	bf00      	nop
 800d6bc:	20000060 	.word	0x20000060
 800d6c0:	ffff0208 	.word	0xffff0208

0800d6c4 <__sread>:
 800d6c4:	b510      	push	{r4, lr}
 800d6c6:	460c      	mov	r4, r1
 800d6c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6cc:	f000 f86c 	bl	800d7a8 <_read_r>
 800d6d0:	2800      	cmp	r0, #0
 800d6d2:	bfab      	itete	ge
 800d6d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d6d6:	89a3      	ldrhlt	r3, [r4, #12]
 800d6d8:	181b      	addge	r3, r3, r0
 800d6da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d6de:	bfac      	ite	ge
 800d6e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d6e2:	81a3      	strhlt	r3, [r4, #12]
 800d6e4:	bd10      	pop	{r4, pc}

0800d6e6 <__swrite>:
 800d6e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6ea:	461f      	mov	r7, r3
 800d6ec:	898b      	ldrh	r3, [r1, #12]
 800d6ee:	05db      	lsls	r3, r3, #23
 800d6f0:	4605      	mov	r5, r0
 800d6f2:	460c      	mov	r4, r1
 800d6f4:	4616      	mov	r6, r2
 800d6f6:	d505      	bpl.n	800d704 <__swrite+0x1e>
 800d6f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6fc:	2302      	movs	r3, #2
 800d6fe:	2200      	movs	r2, #0
 800d700:	f000 f840 	bl	800d784 <_lseek_r>
 800d704:	89a3      	ldrh	r3, [r4, #12]
 800d706:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d70a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d70e:	81a3      	strh	r3, [r4, #12]
 800d710:	4632      	mov	r2, r6
 800d712:	463b      	mov	r3, r7
 800d714:	4628      	mov	r0, r5
 800d716:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d71a:	f000 b857 	b.w	800d7cc <_write_r>

0800d71e <__sseek>:
 800d71e:	b510      	push	{r4, lr}
 800d720:	460c      	mov	r4, r1
 800d722:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d726:	f000 f82d 	bl	800d784 <_lseek_r>
 800d72a:	1c43      	adds	r3, r0, #1
 800d72c:	89a3      	ldrh	r3, [r4, #12]
 800d72e:	bf15      	itete	ne
 800d730:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d732:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d736:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d73a:	81a3      	strheq	r3, [r4, #12]
 800d73c:	bf18      	it	ne
 800d73e:	81a3      	strhne	r3, [r4, #12]
 800d740:	bd10      	pop	{r4, pc}

0800d742 <__sclose>:
 800d742:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d746:	f000 b80d 	b.w	800d764 <_close_r>

0800d74a <memset>:
 800d74a:	4402      	add	r2, r0
 800d74c:	4603      	mov	r3, r0
 800d74e:	4293      	cmp	r3, r2
 800d750:	d100      	bne.n	800d754 <memset+0xa>
 800d752:	4770      	bx	lr
 800d754:	f803 1b01 	strb.w	r1, [r3], #1
 800d758:	e7f9      	b.n	800d74e <memset+0x4>
	...

0800d75c <_localeconv_r>:
 800d75c:	4800      	ldr	r0, [pc, #0]	@ (800d760 <_localeconv_r+0x4>)
 800d75e:	4770      	bx	lr
 800d760:	200001a0 	.word	0x200001a0

0800d764 <_close_r>:
 800d764:	b538      	push	{r3, r4, r5, lr}
 800d766:	4d06      	ldr	r5, [pc, #24]	@ (800d780 <_close_r+0x1c>)
 800d768:	2300      	movs	r3, #0
 800d76a:	4604      	mov	r4, r0
 800d76c:	4608      	mov	r0, r1
 800d76e:	602b      	str	r3, [r5, #0]
 800d770:	f7f7 ffd8 	bl	8005724 <_close>
 800d774:	1c43      	adds	r3, r0, #1
 800d776:	d102      	bne.n	800d77e <_close_r+0x1a>
 800d778:	682b      	ldr	r3, [r5, #0]
 800d77a:	b103      	cbz	r3, 800d77e <_close_r+0x1a>
 800d77c:	6023      	str	r3, [r4, #0]
 800d77e:	bd38      	pop	{r3, r4, r5, pc}
 800d780:	20000b70 	.word	0x20000b70

0800d784 <_lseek_r>:
 800d784:	b538      	push	{r3, r4, r5, lr}
 800d786:	4d07      	ldr	r5, [pc, #28]	@ (800d7a4 <_lseek_r+0x20>)
 800d788:	4604      	mov	r4, r0
 800d78a:	4608      	mov	r0, r1
 800d78c:	4611      	mov	r1, r2
 800d78e:	2200      	movs	r2, #0
 800d790:	602a      	str	r2, [r5, #0]
 800d792:	461a      	mov	r2, r3
 800d794:	f7f7 ffed 	bl	8005772 <_lseek>
 800d798:	1c43      	adds	r3, r0, #1
 800d79a:	d102      	bne.n	800d7a2 <_lseek_r+0x1e>
 800d79c:	682b      	ldr	r3, [r5, #0]
 800d79e:	b103      	cbz	r3, 800d7a2 <_lseek_r+0x1e>
 800d7a0:	6023      	str	r3, [r4, #0]
 800d7a2:	bd38      	pop	{r3, r4, r5, pc}
 800d7a4:	20000b70 	.word	0x20000b70

0800d7a8 <_read_r>:
 800d7a8:	b538      	push	{r3, r4, r5, lr}
 800d7aa:	4d07      	ldr	r5, [pc, #28]	@ (800d7c8 <_read_r+0x20>)
 800d7ac:	4604      	mov	r4, r0
 800d7ae:	4608      	mov	r0, r1
 800d7b0:	4611      	mov	r1, r2
 800d7b2:	2200      	movs	r2, #0
 800d7b4:	602a      	str	r2, [r5, #0]
 800d7b6:	461a      	mov	r2, r3
 800d7b8:	f7f7 ff7b 	bl	80056b2 <_read>
 800d7bc:	1c43      	adds	r3, r0, #1
 800d7be:	d102      	bne.n	800d7c6 <_read_r+0x1e>
 800d7c0:	682b      	ldr	r3, [r5, #0]
 800d7c2:	b103      	cbz	r3, 800d7c6 <_read_r+0x1e>
 800d7c4:	6023      	str	r3, [r4, #0]
 800d7c6:	bd38      	pop	{r3, r4, r5, pc}
 800d7c8:	20000b70 	.word	0x20000b70

0800d7cc <_write_r>:
 800d7cc:	b538      	push	{r3, r4, r5, lr}
 800d7ce:	4d07      	ldr	r5, [pc, #28]	@ (800d7ec <_write_r+0x20>)
 800d7d0:	4604      	mov	r4, r0
 800d7d2:	4608      	mov	r0, r1
 800d7d4:	4611      	mov	r1, r2
 800d7d6:	2200      	movs	r2, #0
 800d7d8:	602a      	str	r2, [r5, #0]
 800d7da:	461a      	mov	r2, r3
 800d7dc:	f7f7 ff86 	bl	80056ec <_write>
 800d7e0:	1c43      	adds	r3, r0, #1
 800d7e2:	d102      	bne.n	800d7ea <_write_r+0x1e>
 800d7e4:	682b      	ldr	r3, [r5, #0]
 800d7e6:	b103      	cbz	r3, 800d7ea <_write_r+0x1e>
 800d7e8:	6023      	str	r3, [r4, #0]
 800d7ea:	bd38      	pop	{r3, r4, r5, pc}
 800d7ec:	20000b70 	.word	0x20000b70

0800d7f0 <__errno>:
 800d7f0:	4b01      	ldr	r3, [pc, #4]	@ (800d7f8 <__errno+0x8>)
 800d7f2:	6818      	ldr	r0, [r3, #0]
 800d7f4:	4770      	bx	lr
 800d7f6:	bf00      	nop
 800d7f8:	20000060 	.word	0x20000060

0800d7fc <__libc_init_array>:
 800d7fc:	b570      	push	{r4, r5, r6, lr}
 800d7fe:	4d0d      	ldr	r5, [pc, #52]	@ (800d834 <__libc_init_array+0x38>)
 800d800:	4c0d      	ldr	r4, [pc, #52]	@ (800d838 <__libc_init_array+0x3c>)
 800d802:	1b64      	subs	r4, r4, r5
 800d804:	10a4      	asrs	r4, r4, #2
 800d806:	2600      	movs	r6, #0
 800d808:	42a6      	cmp	r6, r4
 800d80a:	d109      	bne.n	800d820 <__libc_init_array+0x24>
 800d80c:	4d0b      	ldr	r5, [pc, #44]	@ (800d83c <__libc_init_array+0x40>)
 800d80e:	4c0c      	ldr	r4, [pc, #48]	@ (800d840 <__libc_init_array+0x44>)
 800d810:	f003 fb9c 	bl	8010f4c <_init>
 800d814:	1b64      	subs	r4, r4, r5
 800d816:	10a4      	asrs	r4, r4, #2
 800d818:	2600      	movs	r6, #0
 800d81a:	42a6      	cmp	r6, r4
 800d81c:	d105      	bne.n	800d82a <__libc_init_array+0x2e>
 800d81e:	bd70      	pop	{r4, r5, r6, pc}
 800d820:	f855 3b04 	ldr.w	r3, [r5], #4
 800d824:	4798      	blx	r3
 800d826:	3601      	adds	r6, #1
 800d828:	e7ee      	b.n	800d808 <__libc_init_array+0xc>
 800d82a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d82e:	4798      	blx	r3
 800d830:	3601      	adds	r6, #1
 800d832:	e7f2      	b.n	800d81a <__libc_init_array+0x1e>
 800d834:	0801140c 	.word	0x0801140c
 800d838:	0801140c 	.word	0x0801140c
 800d83c:	0801140c 	.word	0x0801140c
 800d840:	08011410 	.word	0x08011410

0800d844 <__retarget_lock_init_recursive>:
 800d844:	4770      	bx	lr

0800d846 <__retarget_lock_acquire_recursive>:
 800d846:	4770      	bx	lr

0800d848 <__retarget_lock_release_recursive>:
 800d848:	4770      	bx	lr

0800d84a <memcpy>:
 800d84a:	440a      	add	r2, r1
 800d84c:	4291      	cmp	r1, r2
 800d84e:	f100 33ff 	add.w	r3, r0, #4294967295
 800d852:	d100      	bne.n	800d856 <memcpy+0xc>
 800d854:	4770      	bx	lr
 800d856:	b510      	push	{r4, lr}
 800d858:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d85c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d860:	4291      	cmp	r1, r2
 800d862:	d1f9      	bne.n	800d858 <memcpy+0xe>
 800d864:	bd10      	pop	{r4, pc}
	...

0800d868 <nanf>:
 800d868:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d870 <nanf+0x8>
 800d86c:	4770      	bx	lr
 800d86e:	bf00      	nop
 800d870:	7fc00000 	.word	0x7fc00000

0800d874 <quorem>:
 800d874:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d878:	6903      	ldr	r3, [r0, #16]
 800d87a:	690c      	ldr	r4, [r1, #16]
 800d87c:	42a3      	cmp	r3, r4
 800d87e:	4607      	mov	r7, r0
 800d880:	db7e      	blt.n	800d980 <quorem+0x10c>
 800d882:	3c01      	subs	r4, #1
 800d884:	f101 0814 	add.w	r8, r1, #20
 800d888:	00a3      	lsls	r3, r4, #2
 800d88a:	f100 0514 	add.w	r5, r0, #20
 800d88e:	9300      	str	r3, [sp, #0]
 800d890:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d894:	9301      	str	r3, [sp, #4]
 800d896:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d89a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d89e:	3301      	adds	r3, #1
 800d8a0:	429a      	cmp	r2, r3
 800d8a2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d8a6:	fbb2 f6f3 	udiv	r6, r2, r3
 800d8aa:	d32e      	bcc.n	800d90a <quorem+0x96>
 800d8ac:	f04f 0a00 	mov.w	sl, #0
 800d8b0:	46c4      	mov	ip, r8
 800d8b2:	46ae      	mov	lr, r5
 800d8b4:	46d3      	mov	fp, sl
 800d8b6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d8ba:	b298      	uxth	r0, r3
 800d8bc:	fb06 a000 	mla	r0, r6, r0, sl
 800d8c0:	0c02      	lsrs	r2, r0, #16
 800d8c2:	0c1b      	lsrs	r3, r3, #16
 800d8c4:	fb06 2303 	mla	r3, r6, r3, r2
 800d8c8:	f8de 2000 	ldr.w	r2, [lr]
 800d8cc:	b280      	uxth	r0, r0
 800d8ce:	b292      	uxth	r2, r2
 800d8d0:	1a12      	subs	r2, r2, r0
 800d8d2:	445a      	add	r2, fp
 800d8d4:	f8de 0000 	ldr.w	r0, [lr]
 800d8d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d8dc:	b29b      	uxth	r3, r3
 800d8de:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d8e2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d8e6:	b292      	uxth	r2, r2
 800d8e8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d8ec:	45e1      	cmp	r9, ip
 800d8ee:	f84e 2b04 	str.w	r2, [lr], #4
 800d8f2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d8f6:	d2de      	bcs.n	800d8b6 <quorem+0x42>
 800d8f8:	9b00      	ldr	r3, [sp, #0]
 800d8fa:	58eb      	ldr	r3, [r5, r3]
 800d8fc:	b92b      	cbnz	r3, 800d90a <quorem+0x96>
 800d8fe:	9b01      	ldr	r3, [sp, #4]
 800d900:	3b04      	subs	r3, #4
 800d902:	429d      	cmp	r5, r3
 800d904:	461a      	mov	r2, r3
 800d906:	d32f      	bcc.n	800d968 <quorem+0xf4>
 800d908:	613c      	str	r4, [r7, #16]
 800d90a:	4638      	mov	r0, r7
 800d90c:	f001 f9c8 	bl	800eca0 <__mcmp>
 800d910:	2800      	cmp	r0, #0
 800d912:	db25      	blt.n	800d960 <quorem+0xec>
 800d914:	4629      	mov	r1, r5
 800d916:	2000      	movs	r0, #0
 800d918:	f858 2b04 	ldr.w	r2, [r8], #4
 800d91c:	f8d1 c000 	ldr.w	ip, [r1]
 800d920:	fa1f fe82 	uxth.w	lr, r2
 800d924:	fa1f f38c 	uxth.w	r3, ip
 800d928:	eba3 030e 	sub.w	r3, r3, lr
 800d92c:	4403      	add	r3, r0
 800d92e:	0c12      	lsrs	r2, r2, #16
 800d930:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d934:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d938:	b29b      	uxth	r3, r3
 800d93a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d93e:	45c1      	cmp	r9, r8
 800d940:	f841 3b04 	str.w	r3, [r1], #4
 800d944:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d948:	d2e6      	bcs.n	800d918 <quorem+0xa4>
 800d94a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d94e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d952:	b922      	cbnz	r2, 800d95e <quorem+0xea>
 800d954:	3b04      	subs	r3, #4
 800d956:	429d      	cmp	r5, r3
 800d958:	461a      	mov	r2, r3
 800d95a:	d30b      	bcc.n	800d974 <quorem+0x100>
 800d95c:	613c      	str	r4, [r7, #16]
 800d95e:	3601      	adds	r6, #1
 800d960:	4630      	mov	r0, r6
 800d962:	b003      	add	sp, #12
 800d964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d968:	6812      	ldr	r2, [r2, #0]
 800d96a:	3b04      	subs	r3, #4
 800d96c:	2a00      	cmp	r2, #0
 800d96e:	d1cb      	bne.n	800d908 <quorem+0x94>
 800d970:	3c01      	subs	r4, #1
 800d972:	e7c6      	b.n	800d902 <quorem+0x8e>
 800d974:	6812      	ldr	r2, [r2, #0]
 800d976:	3b04      	subs	r3, #4
 800d978:	2a00      	cmp	r2, #0
 800d97a:	d1ef      	bne.n	800d95c <quorem+0xe8>
 800d97c:	3c01      	subs	r4, #1
 800d97e:	e7ea      	b.n	800d956 <quorem+0xe2>
 800d980:	2000      	movs	r0, #0
 800d982:	e7ee      	b.n	800d962 <quorem+0xee>
 800d984:	0000      	movs	r0, r0
	...

0800d988 <_dtoa_r>:
 800d988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d98c:	69c7      	ldr	r7, [r0, #28]
 800d98e:	b097      	sub	sp, #92	@ 0x5c
 800d990:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d994:	ec55 4b10 	vmov	r4, r5, d0
 800d998:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d99a:	9107      	str	r1, [sp, #28]
 800d99c:	4681      	mov	r9, r0
 800d99e:	920c      	str	r2, [sp, #48]	@ 0x30
 800d9a0:	9311      	str	r3, [sp, #68]	@ 0x44
 800d9a2:	b97f      	cbnz	r7, 800d9c4 <_dtoa_r+0x3c>
 800d9a4:	2010      	movs	r0, #16
 800d9a6:	f000 fe09 	bl	800e5bc <malloc>
 800d9aa:	4602      	mov	r2, r0
 800d9ac:	f8c9 001c 	str.w	r0, [r9, #28]
 800d9b0:	b920      	cbnz	r0, 800d9bc <_dtoa_r+0x34>
 800d9b2:	4ba9      	ldr	r3, [pc, #676]	@ (800dc58 <_dtoa_r+0x2d0>)
 800d9b4:	21ef      	movs	r1, #239	@ 0xef
 800d9b6:	48a9      	ldr	r0, [pc, #676]	@ (800dc5c <_dtoa_r+0x2d4>)
 800d9b8:	f002 fc2e 	bl	8010218 <__assert_func>
 800d9bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d9c0:	6007      	str	r7, [r0, #0]
 800d9c2:	60c7      	str	r7, [r0, #12]
 800d9c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d9c8:	6819      	ldr	r1, [r3, #0]
 800d9ca:	b159      	cbz	r1, 800d9e4 <_dtoa_r+0x5c>
 800d9cc:	685a      	ldr	r2, [r3, #4]
 800d9ce:	604a      	str	r2, [r1, #4]
 800d9d0:	2301      	movs	r3, #1
 800d9d2:	4093      	lsls	r3, r2
 800d9d4:	608b      	str	r3, [r1, #8]
 800d9d6:	4648      	mov	r0, r9
 800d9d8:	f000 fee6 	bl	800e7a8 <_Bfree>
 800d9dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	601a      	str	r2, [r3, #0]
 800d9e4:	1e2b      	subs	r3, r5, #0
 800d9e6:	bfb9      	ittee	lt
 800d9e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d9ec:	9305      	strlt	r3, [sp, #20]
 800d9ee:	2300      	movge	r3, #0
 800d9f0:	6033      	strge	r3, [r6, #0]
 800d9f2:	9f05      	ldr	r7, [sp, #20]
 800d9f4:	4b9a      	ldr	r3, [pc, #616]	@ (800dc60 <_dtoa_r+0x2d8>)
 800d9f6:	bfbc      	itt	lt
 800d9f8:	2201      	movlt	r2, #1
 800d9fa:	6032      	strlt	r2, [r6, #0]
 800d9fc:	43bb      	bics	r3, r7
 800d9fe:	d112      	bne.n	800da26 <_dtoa_r+0x9e>
 800da00:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800da02:	f242 730f 	movw	r3, #9999	@ 0x270f
 800da06:	6013      	str	r3, [r2, #0]
 800da08:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800da0c:	4323      	orrs	r3, r4
 800da0e:	f000 855a 	beq.w	800e4c6 <_dtoa_r+0xb3e>
 800da12:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800da14:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800dc74 <_dtoa_r+0x2ec>
 800da18:	2b00      	cmp	r3, #0
 800da1a:	f000 855c 	beq.w	800e4d6 <_dtoa_r+0xb4e>
 800da1e:	f10a 0303 	add.w	r3, sl, #3
 800da22:	f000 bd56 	b.w	800e4d2 <_dtoa_r+0xb4a>
 800da26:	ed9d 7b04 	vldr	d7, [sp, #16]
 800da2a:	2200      	movs	r2, #0
 800da2c:	ec51 0b17 	vmov	r0, r1, d7
 800da30:	2300      	movs	r3, #0
 800da32:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800da36:	f7f3 f86f 	bl	8000b18 <__aeabi_dcmpeq>
 800da3a:	4680      	mov	r8, r0
 800da3c:	b158      	cbz	r0, 800da56 <_dtoa_r+0xce>
 800da3e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800da40:	2301      	movs	r3, #1
 800da42:	6013      	str	r3, [r2, #0]
 800da44:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800da46:	b113      	cbz	r3, 800da4e <_dtoa_r+0xc6>
 800da48:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800da4a:	4b86      	ldr	r3, [pc, #536]	@ (800dc64 <_dtoa_r+0x2dc>)
 800da4c:	6013      	str	r3, [r2, #0]
 800da4e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800dc78 <_dtoa_r+0x2f0>
 800da52:	f000 bd40 	b.w	800e4d6 <_dtoa_r+0xb4e>
 800da56:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800da5a:	aa14      	add	r2, sp, #80	@ 0x50
 800da5c:	a915      	add	r1, sp, #84	@ 0x54
 800da5e:	4648      	mov	r0, r9
 800da60:	f001 fa3e 	bl	800eee0 <__d2b>
 800da64:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800da68:	9002      	str	r0, [sp, #8]
 800da6a:	2e00      	cmp	r6, #0
 800da6c:	d078      	beq.n	800db60 <_dtoa_r+0x1d8>
 800da6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800da70:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800da74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800da78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800da7c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800da80:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800da84:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800da88:	4619      	mov	r1, r3
 800da8a:	2200      	movs	r2, #0
 800da8c:	4b76      	ldr	r3, [pc, #472]	@ (800dc68 <_dtoa_r+0x2e0>)
 800da8e:	f7f2 fc23 	bl	80002d8 <__aeabi_dsub>
 800da92:	a36b      	add	r3, pc, #428	@ (adr r3, 800dc40 <_dtoa_r+0x2b8>)
 800da94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da98:	f7f2 fdd6 	bl	8000648 <__aeabi_dmul>
 800da9c:	a36a      	add	r3, pc, #424	@ (adr r3, 800dc48 <_dtoa_r+0x2c0>)
 800da9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daa2:	f7f2 fc1b 	bl	80002dc <__adddf3>
 800daa6:	4604      	mov	r4, r0
 800daa8:	4630      	mov	r0, r6
 800daaa:	460d      	mov	r5, r1
 800daac:	f7f2 fd62 	bl	8000574 <__aeabi_i2d>
 800dab0:	a367      	add	r3, pc, #412	@ (adr r3, 800dc50 <_dtoa_r+0x2c8>)
 800dab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dab6:	f7f2 fdc7 	bl	8000648 <__aeabi_dmul>
 800daba:	4602      	mov	r2, r0
 800dabc:	460b      	mov	r3, r1
 800dabe:	4620      	mov	r0, r4
 800dac0:	4629      	mov	r1, r5
 800dac2:	f7f2 fc0b 	bl	80002dc <__adddf3>
 800dac6:	4604      	mov	r4, r0
 800dac8:	460d      	mov	r5, r1
 800daca:	f7f3 f86d 	bl	8000ba8 <__aeabi_d2iz>
 800dace:	2200      	movs	r2, #0
 800dad0:	4607      	mov	r7, r0
 800dad2:	2300      	movs	r3, #0
 800dad4:	4620      	mov	r0, r4
 800dad6:	4629      	mov	r1, r5
 800dad8:	f7f3 f828 	bl	8000b2c <__aeabi_dcmplt>
 800dadc:	b140      	cbz	r0, 800daf0 <_dtoa_r+0x168>
 800dade:	4638      	mov	r0, r7
 800dae0:	f7f2 fd48 	bl	8000574 <__aeabi_i2d>
 800dae4:	4622      	mov	r2, r4
 800dae6:	462b      	mov	r3, r5
 800dae8:	f7f3 f816 	bl	8000b18 <__aeabi_dcmpeq>
 800daec:	b900      	cbnz	r0, 800daf0 <_dtoa_r+0x168>
 800daee:	3f01      	subs	r7, #1
 800daf0:	2f16      	cmp	r7, #22
 800daf2:	d852      	bhi.n	800db9a <_dtoa_r+0x212>
 800daf4:	4b5d      	ldr	r3, [pc, #372]	@ (800dc6c <_dtoa_r+0x2e4>)
 800daf6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dafa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dafe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800db02:	f7f3 f813 	bl	8000b2c <__aeabi_dcmplt>
 800db06:	2800      	cmp	r0, #0
 800db08:	d049      	beq.n	800db9e <_dtoa_r+0x216>
 800db0a:	3f01      	subs	r7, #1
 800db0c:	2300      	movs	r3, #0
 800db0e:	9310      	str	r3, [sp, #64]	@ 0x40
 800db10:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800db12:	1b9b      	subs	r3, r3, r6
 800db14:	1e5a      	subs	r2, r3, #1
 800db16:	bf45      	ittet	mi
 800db18:	f1c3 0301 	rsbmi	r3, r3, #1
 800db1c:	9300      	strmi	r3, [sp, #0]
 800db1e:	2300      	movpl	r3, #0
 800db20:	2300      	movmi	r3, #0
 800db22:	9206      	str	r2, [sp, #24]
 800db24:	bf54      	ite	pl
 800db26:	9300      	strpl	r3, [sp, #0]
 800db28:	9306      	strmi	r3, [sp, #24]
 800db2a:	2f00      	cmp	r7, #0
 800db2c:	db39      	blt.n	800dba2 <_dtoa_r+0x21a>
 800db2e:	9b06      	ldr	r3, [sp, #24]
 800db30:	970d      	str	r7, [sp, #52]	@ 0x34
 800db32:	443b      	add	r3, r7
 800db34:	9306      	str	r3, [sp, #24]
 800db36:	2300      	movs	r3, #0
 800db38:	9308      	str	r3, [sp, #32]
 800db3a:	9b07      	ldr	r3, [sp, #28]
 800db3c:	2b09      	cmp	r3, #9
 800db3e:	d863      	bhi.n	800dc08 <_dtoa_r+0x280>
 800db40:	2b05      	cmp	r3, #5
 800db42:	bfc4      	itt	gt
 800db44:	3b04      	subgt	r3, #4
 800db46:	9307      	strgt	r3, [sp, #28]
 800db48:	9b07      	ldr	r3, [sp, #28]
 800db4a:	f1a3 0302 	sub.w	r3, r3, #2
 800db4e:	bfcc      	ite	gt
 800db50:	2400      	movgt	r4, #0
 800db52:	2401      	movle	r4, #1
 800db54:	2b03      	cmp	r3, #3
 800db56:	d863      	bhi.n	800dc20 <_dtoa_r+0x298>
 800db58:	e8df f003 	tbb	[pc, r3]
 800db5c:	2b375452 	.word	0x2b375452
 800db60:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800db64:	441e      	add	r6, r3
 800db66:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800db6a:	2b20      	cmp	r3, #32
 800db6c:	bfc1      	itttt	gt
 800db6e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800db72:	409f      	lslgt	r7, r3
 800db74:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800db78:	fa24 f303 	lsrgt.w	r3, r4, r3
 800db7c:	bfd6      	itet	le
 800db7e:	f1c3 0320 	rsble	r3, r3, #32
 800db82:	ea47 0003 	orrgt.w	r0, r7, r3
 800db86:	fa04 f003 	lslle.w	r0, r4, r3
 800db8a:	f7f2 fce3 	bl	8000554 <__aeabi_ui2d>
 800db8e:	2201      	movs	r2, #1
 800db90:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800db94:	3e01      	subs	r6, #1
 800db96:	9212      	str	r2, [sp, #72]	@ 0x48
 800db98:	e776      	b.n	800da88 <_dtoa_r+0x100>
 800db9a:	2301      	movs	r3, #1
 800db9c:	e7b7      	b.n	800db0e <_dtoa_r+0x186>
 800db9e:	9010      	str	r0, [sp, #64]	@ 0x40
 800dba0:	e7b6      	b.n	800db10 <_dtoa_r+0x188>
 800dba2:	9b00      	ldr	r3, [sp, #0]
 800dba4:	1bdb      	subs	r3, r3, r7
 800dba6:	9300      	str	r3, [sp, #0]
 800dba8:	427b      	negs	r3, r7
 800dbaa:	9308      	str	r3, [sp, #32]
 800dbac:	2300      	movs	r3, #0
 800dbae:	930d      	str	r3, [sp, #52]	@ 0x34
 800dbb0:	e7c3      	b.n	800db3a <_dtoa_r+0x1b2>
 800dbb2:	2301      	movs	r3, #1
 800dbb4:	9309      	str	r3, [sp, #36]	@ 0x24
 800dbb6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dbb8:	eb07 0b03 	add.w	fp, r7, r3
 800dbbc:	f10b 0301 	add.w	r3, fp, #1
 800dbc0:	2b01      	cmp	r3, #1
 800dbc2:	9303      	str	r3, [sp, #12]
 800dbc4:	bfb8      	it	lt
 800dbc6:	2301      	movlt	r3, #1
 800dbc8:	e006      	b.n	800dbd8 <_dtoa_r+0x250>
 800dbca:	2301      	movs	r3, #1
 800dbcc:	9309      	str	r3, [sp, #36]	@ 0x24
 800dbce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	dd28      	ble.n	800dc26 <_dtoa_r+0x29e>
 800dbd4:	469b      	mov	fp, r3
 800dbd6:	9303      	str	r3, [sp, #12]
 800dbd8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800dbdc:	2100      	movs	r1, #0
 800dbde:	2204      	movs	r2, #4
 800dbe0:	f102 0514 	add.w	r5, r2, #20
 800dbe4:	429d      	cmp	r5, r3
 800dbe6:	d926      	bls.n	800dc36 <_dtoa_r+0x2ae>
 800dbe8:	6041      	str	r1, [r0, #4]
 800dbea:	4648      	mov	r0, r9
 800dbec:	f000 fd9c 	bl	800e728 <_Balloc>
 800dbf0:	4682      	mov	sl, r0
 800dbf2:	2800      	cmp	r0, #0
 800dbf4:	d142      	bne.n	800dc7c <_dtoa_r+0x2f4>
 800dbf6:	4b1e      	ldr	r3, [pc, #120]	@ (800dc70 <_dtoa_r+0x2e8>)
 800dbf8:	4602      	mov	r2, r0
 800dbfa:	f240 11af 	movw	r1, #431	@ 0x1af
 800dbfe:	e6da      	b.n	800d9b6 <_dtoa_r+0x2e>
 800dc00:	2300      	movs	r3, #0
 800dc02:	e7e3      	b.n	800dbcc <_dtoa_r+0x244>
 800dc04:	2300      	movs	r3, #0
 800dc06:	e7d5      	b.n	800dbb4 <_dtoa_r+0x22c>
 800dc08:	2401      	movs	r4, #1
 800dc0a:	2300      	movs	r3, #0
 800dc0c:	9307      	str	r3, [sp, #28]
 800dc0e:	9409      	str	r4, [sp, #36]	@ 0x24
 800dc10:	f04f 3bff 	mov.w	fp, #4294967295
 800dc14:	2200      	movs	r2, #0
 800dc16:	f8cd b00c 	str.w	fp, [sp, #12]
 800dc1a:	2312      	movs	r3, #18
 800dc1c:	920c      	str	r2, [sp, #48]	@ 0x30
 800dc1e:	e7db      	b.n	800dbd8 <_dtoa_r+0x250>
 800dc20:	2301      	movs	r3, #1
 800dc22:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc24:	e7f4      	b.n	800dc10 <_dtoa_r+0x288>
 800dc26:	f04f 0b01 	mov.w	fp, #1
 800dc2a:	f8cd b00c 	str.w	fp, [sp, #12]
 800dc2e:	465b      	mov	r3, fp
 800dc30:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800dc34:	e7d0      	b.n	800dbd8 <_dtoa_r+0x250>
 800dc36:	3101      	adds	r1, #1
 800dc38:	0052      	lsls	r2, r2, #1
 800dc3a:	e7d1      	b.n	800dbe0 <_dtoa_r+0x258>
 800dc3c:	f3af 8000 	nop.w
 800dc40:	636f4361 	.word	0x636f4361
 800dc44:	3fd287a7 	.word	0x3fd287a7
 800dc48:	8b60c8b3 	.word	0x8b60c8b3
 800dc4c:	3fc68a28 	.word	0x3fc68a28
 800dc50:	509f79fb 	.word	0x509f79fb
 800dc54:	3fd34413 	.word	0x3fd34413
 800dc58:	08011022 	.word	0x08011022
 800dc5c:	08011039 	.word	0x08011039
 800dc60:	7ff00000 	.word	0x7ff00000
 800dc64:	08010fed 	.word	0x08010fed
 800dc68:	3ff80000 	.word	0x3ff80000
 800dc6c:	080111e8 	.word	0x080111e8
 800dc70:	08011091 	.word	0x08011091
 800dc74:	0801101e 	.word	0x0801101e
 800dc78:	08010fec 	.word	0x08010fec
 800dc7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dc80:	6018      	str	r0, [r3, #0]
 800dc82:	9b03      	ldr	r3, [sp, #12]
 800dc84:	2b0e      	cmp	r3, #14
 800dc86:	f200 80a1 	bhi.w	800ddcc <_dtoa_r+0x444>
 800dc8a:	2c00      	cmp	r4, #0
 800dc8c:	f000 809e 	beq.w	800ddcc <_dtoa_r+0x444>
 800dc90:	2f00      	cmp	r7, #0
 800dc92:	dd33      	ble.n	800dcfc <_dtoa_r+0x374>
 800dc94:	4b9c      	ldr	r3, [pc, #624]	@ (800df08 <_dtoa_r+0x580>)
 800dc96:	f007 020f 	and.w	r2, r7, #15
 800dc9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dc9e:	ed93 7b00 	vldr	d7, [r3]
 800dca2:	05f8      	lsls	r0, r7, #23
 800dca4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800dca8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800dcac:	d516      	bpl.n	800dcdc <_dtoa_r+0x354>
 800dcae:	4b97      	ldr	r3, [pc, #604]	@ (800df0c <_dtoa_r+0x584>)
 800dcb0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dcb4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dcb8:	f7f2 fdf0 	bl	800089c <__aeabi_ddiv>
 800dcbc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dcc0:	f004 040f 	and.w	r4, r4, #15
 800dcc4:	2603      	movs	r6, #3
 800dcc6:	4d91      	ldr	r5, [pc, #580]	@ (800df0c <_dtoa_r+0x584>)
 800dcc8:	b954      	cbnz	r4, 800dce0 <_dtoa_r+0x358>
 800dcca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dcce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dcd2:	f7f2 fde3 	bl	800089c <__aeabi_ddiv>
 800dcd6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dcda:	e028      	b.n	800dd2e <_dtoa_r+0x3a6>
 800dcdc:	2602      	movs	r6, #2
 800dcde:	e7f2      	b.n	800dcc6 <_dtoa_r+0x33e>
 800dce0:	07e1      	lsls	r1, r4, #31
 800dce2:	d508      	bpl.n	800dcf6 <_dtoa_r+0x36e>
 800dce4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dce8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dcec:	f7f2 fcac 	bl	8000648 <__aeabi_dmul>
 800dcf0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dcf4:	3601      	adds	r6, #1
 800dcf6:	1064      	asrs	r4, r4, #1
 800dcf8:	3508      	adds	r5, #8
 800dcfa:	e7e5      	b.n	800dcc8 <_dtoa_r+0x340>
 800dcfc:	f000 80af 	beq.w	800de5e <_dtoa_r+0x4d6>
 800dd00:	427c      	negs	r4, r7
 800dd02:	4b81      	ldr	r3, [pc, #516]	@ (800df08 <_dtoa_r+0x580>)
 800dd04:	4d81      	ldr	r5, [pc, #516]	@ (800df0c <_dtoa_r+0x584>)
 800dd06:	f004 020f 	and.w	r2, r4, #15
 800dd0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dd0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dd16:	f7f2 fc97 	bl	8000648 <__aeabi_dmul>
 800dd1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd1e:	1124      	asrs	r4, r4, #4
 800dd20:	2300      	movs	r3, #0
 800dd22:	2602      	movs	r6, #2
 800dd24:	2c00      	cmp	r4, #0
 800dd26:	f040 808f 	bne.w	800de48 <_dtoa_r+0x4c0>
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	d1d3      	bne.n	800dcd6 <_dtoa_r+0x34e>
 800dd2e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dd30:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	f000 8094 	beq.w	800de62 <_dtoa_r+0x4da>
 800dd3a:	4b75      	ldr	r3, [pc, #468]	@ (800df10 <_dtoa_r+0x588>)
 800dd3c:	2200      	movs	r2, #0
 800dd3e:	4620      	mov	r0, r4
 800dd40:	4629      	mov	r1, r5
 800dd42:	f7f2 fef3 	bl	8000b2c <__aeabi_dcmplt>
 800dd46:	2800      	cmp	r0, #0
 800dd48:	f000 808b 	beq.w	800de62 <_dtoa_r+0x4da>
 800dd4c:	9b03      	ldr	r3, [sp, #12]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	f000 8087 	beq.w	800de62 <_dtoa_r+0x4da>
 800dd54:	f1bb 0f00 	cmp.w	fp, #0
 800dd58:	dd34      	ble.n	800ddc4 <_dtoa_r+0x43c>
 800dd5a:	4620      	mov	r0, r4
 800dd5c:	4b6d      	ldr	r3, [pc, #436]	@ (800df14 <_dtoa_r+0x58c>)
 800dd5e:	2200      	movs	r2, #0
 800dd60:	4629      	mov	r1, r5
 800dd62:	f7f2 fc71 	bl	8000648 <__aeabi_dmul>
 800dd66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd6a:	f107 38ff 	add.w	r8, r7, #4294967295
 800dd6e:	3601      	adds	r6, #1
 800dd70:	465c      	mov	r4, fp
 800dd72:	4630      	mov	r0, r6
 800dd74:	f7f2 fbfe 	bl	8000574 <__aeabi_i2d>
 800dd78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd7c:	f7f2 fc64 	bl	8000648 <__aeabi_dmul>
 800dd80:	4b65      	ldr	r3, [pc, #404]	@ (800df18 <_dtoa_r+0x590>)
 800dd82:	2200      	movs	r2, #0
 800dd84:	f7f2 faaa 	bl	80002dc <__adddf3>
 800dd88:	4605      	mov	r5, r0
 800dd8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800dd8e:	2c00      	cmp	r4, #0
 800dd90:	d16a      	bne.n	800de68 <_dtoa_r+0x4e0>
 800dd92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd96:	4b61      	ldr	r3, [pc, #388]	@ (800df1c <_dtoa_r+0x594>)
 800dd98:	2200      	movs	r2, #0
 800dd9a:	f7f2 fa9d 	bl	80002d8 <__aeabi_dsub>
 800dd9e:	4602      	mov	r2, r0
 800dda0:	460b      	mov	r3, r1
 800dda2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dda6:	462a      	mov	r2, r5
 800dda8:	4633      	mov	r3, r6
 800ddaa:	f7f2 fedd 	bl	8000b68 <__aeabi_dcmpgt>
 800ddae:	2800      	cmp	r0, #0
 800ddb0:	f040 8298 	bne.w	800e2e4 <_dtoa_r+0x95c>
 800ddb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ddb8:	462a      	mov	r2, r5
 800ddba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ddbe:	f7f2 feb5 	bl	8000b2c <__aeabi_dcmplt>
 800ddc2:	bb38      	cbnz	r0, 800de14 <_dtoa_r+0x48c>
 800ddc4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ddc8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ddcc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	f2c0 8157 	blt.w	800e082 <_dtoa_r+0x6fa>
 800ddd4:	2f0e      	cmp	r7, #14
 800ddd6:	f300 8154 	bgt.w	800e082 <_dtoa_r+0x6fa>
 800ddda:	4b4b      	ldr	r3, [pc, #300]	@ (800df08 <_dtoa_r+0x580>)
 800dddc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dde0:	ed93 7b00 	vldr	d7, [r3]
 800dde4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	ed8d 7b00 	vstr	d7, [sp]
 800ddec:	f280 80e5 	bge.w	800dfba <_dtoa_r+0x632>
 800ddf0:	9b03      	ldr	r3, [sp, #12]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	f300 80e1 	bgt.w	800dfba <_dtoa_r+0x632>
 800ddf8:	d10c      	bne.n	800de14 <_dtoa_r+0x48c>
 800ddfa:	4b48      	ldr	r3, [pc, #288]	@ (800df1c <_dtoa_r+0x594>)
 800ddfc:	2200      	movs	r2, #0
 800ddfe:	ec51 0b17 	vmov	r0, r1, d7
 800de02:	f7f2 fc21 	bl	8000648 <__aeabi_dmul>
 800de06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800de0a:	f7f2 fea3 	bl	8000b54 <__aeabi_dcmpge>
 800de0e:	2800      	cmp	r0, #0
 800de10:	f000 8266 	beq.w	800e2e0 <_dtoa_r+0x958>
 800de14:	2400      	movs	r4, #0
 800de16:	4625      	mov	r5, r4
 800de18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800de1a:	4656      	mov	r6, sl
 800de1c:	ea6f 0803 	mvn.w	r8, r3
 800de20:	2700      	movs	r7, #0
 800de22:	4621      	mov	r1, r4
 800de24:	4648      	mov	r0, r9
 800de26:	f000 fcbf 	bl	800e7a8 <_Bfree>
 800de2a:	2d00      	cmp	r5, #0
 800de2c:	f000 80bd 	beq.w	800dfaa <_dtoa_r+0x622>
 800de30:	b12f      	cbz	r7, 800de3e <_dtoa_r+0x4b6>
 800de32:	42af      	cmp	r7, r5
 800de34:	d003      	beq.n	800de3e <_dtoa_r+0x4b6>
 800de36:	4639      	mov	r1, r7
 800de38:	4648      	mov	r0, r9
 800de3a:	f000 fcb5 	bl	800e7a8 <_Bfree>
 800de3e:	4629      	mov	r1, r5
 800de40:	4648      	mov	r0, r9
 800de42:	f000 fcb1 	bl	800e7a8 <_Bfree>
 800de46:	e0b0      	b.n	800dfaa <_dtoa_r+0x622>
 800de48:	07e2      	lsls	r2, r4, #31
 800de4a:	d505      	bpl.n	800de58 <_dtoa_r+0x4d0>
 800de4c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800de50:	f7f2 fbfa 	bl	8000648 <__aeabi_dmul>
 800de54:	3601      	adds	r6, #1
 800de56:	2301      	movs	r3, #1
 800de58:	1064      	asrs	r4, r4, #1
 800de5a:	3508      	adds	r5, #8
 800de5c:	e762      	b.n	800dd24 <_dtoa_r+0x39c>
 800de5e:	2602      	movs	r6, #2
 800de60:	e765      	b.n	800dd2e <_dtoa_r+0x3a6>
 800de62:	9c03      	ldr	r4, [sp, #12]
 800de64:	46b8      	mov	r8, r7
 800de66:	e784      	b.n	800dd72 <_dtoa_r+0x3ea>
 800de68:	4b27      	ldr	r3, [pc, #156]	@ (800df08 <_dtoa_r+0x580>)
 800de6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800de6c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800de70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800de74:	4454      	add	r4, sl
 800de76:	2900      	cmp	r1, #0
 800de78:	d054      	beq.n	800df24 <_dtoa_r+0x59c>
 800de7a:	4929      	ldr	r1, [pc, #164]	@ (800df20 <_dtoa_r+0x598>)
 800de7c:	2000      	movs	r0, #0
 800de7e:	f7f2 fd0d 	bl	800089c <__aeabi_ddiv>
 800de82:	4633      	mov	r3, r6
 800de84:	462a      	mov	r2, r5
 800de86:	f7f2 fa27 	bl	80002d8 <__aeabi_dsub>
 800de8a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800de8e:	4656      	mov	r6, sl
 800de90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de94:	f7f2 fe88 	bl	8000ba8 <__aeabi_d2iz>
 800de98:	4605      	mov	r5, r0
 800de9a:	f7f2 fb6b 	bl	8000574 <__aeabi_i2d>
 800de9e:	4602      	mov	r2, r0
 800dea0:	460b      	mov	r3, r1
 800dea2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dea6:	f7f2 fa17 	bl	80002d8 <__aeabi_dsub>
 800deaa:	3530      	adds	r5, #48	@ 0x30
 800deac:	4602      	mov	r2, r0
 800deae:	460b      	mov	r3, r1
 800deb0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800deb4:	f806 5b01 	strb.w	r5, [r6], #1
 800deb8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800debc:	f7f2 fe36 	bl	8000b2c <__aeabi_dcmplt>
 800dec0:	2800      	cmp	r0, #0
 800dec2:	d172      	bne.n	800dfaa <_dtoa_r+0x622>
 800dec4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dec8:	4911      	ldr	r1, [pc, #68]	@ (800df10 <_dtoa_r+0x588>)
 800deca:	2000      	movs	r0, #0
 800decc:	f7f2 fa04 	bl	80002d8 <__aeabi_dsub>
 800ded0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ded4:	f7f2 fe2a 	bl	8000b2c <__aeabi_dcmplt>
 800ded8:	2800      	cmp	r0, #0
 800deda:	f040 80b4 	bne.w	800e046 <_dtoa_r+0x6be>
 800dede:	42a6      	cmp	r6, r4
 800dee0:	f43f af70 	beq.w	800ddc4 <_dtoa_r+0x43c>
 800dee4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dee8:	4b0a      	ldr	r3, [pc, #40]	@ (800df14 <_dtoa_r+0x58c>)
 800deea:	2200      	movs	r2, #0
 800deec:	f7f2 fbac 	bl	8000648 <__aeabi_dmul>
 800def0:	4b08      	ldr	r3, [pc, #32]	@ (800df14 <_dtoa_r+0x58c>)
 800def2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800def6:	2200      	movs	r2, #0
 800def8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800defc:	f7f2 fba4 	bl	8000648 <__aeabi_dmul>
 800df00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800df04:	e7c4      	b.n	800de90 <_dtoa_r+0x508>
 800df06:	bf00      	nop
 800df08:	080111e8 	.word	0x080111e8
 800df0c:	080111c0 	.word	0x080111c0
 800df10:	3ff00000 	.word	0x3ff00000
 800df14:	40240000 	.word	0x40240000
 800df18:	401c0000 	.word	0x401c0000
 800df1c:	40140000 	.word	0x40140000
 800df20:	3fe00000 	.word	0x3fe00000
 800df24:	4631      	mov	r1, r6
 800df26:	4628      	mov	r0, r5
 800df28:	f7f2 fb8e 	bl	8000648 <__aeabi_dmul>
 800df2c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800df30:	9413      	str	r4, [sp, #76]	@ 0x4c
 800df32:	4656      	mov	r6, sl
 800df34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df38:	f7f2 fe36 	bl	8000ba8 <__aeabi_d2iz>
 800df3c:	4605      	mov	r5, r0
 800df3e:	f7f2 fb19 	bl	8000574 <__aeabi_i2d>
 800df42:	4602      	mov	r2, r0
 800df44:	460b      	mov	r3, r1
 800df46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df4a:	f7f2 f9c5 	bl	80002d8 <__aeabi_dsub>
 800df4e:	3530      	adds	r5, #48	@ 0x30
 800df50:	f806 5b01 	strb.w	r5, [r6], #1
 800df54:	4602      	mov	r2, r0
 800df56:	460b      	mov	r3, r1
 800df58:	42a6      	cmp	r6, r4
 800df5a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800df5e:	f04f 0200 	mov.w	r2, #0
 800df62:	d124      	bne.n	800dfae <_dtoa_r+0x626>
 800df64:	4baf      	ldr	r3, [pc, #700]	@ (800e224 <_dtoa_r+0x89c>)
 800df66:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800df6a:	f7f2 f9b7 	bl	80002dc <__adddf3>
 800df6e:	4602      	mov	r2, r0
 800df70:	460b      	mov	r3, r1
 800df72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df76:	f7f2 fdf7 	bl	8000b68 <__aeabi_dcmpgt>
 800df7a:	2800      	cmp	r0, #0
 800df7c:	d163      	bne.n	800e046 <_dtoa_r+0x6be>
 800df7e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800df82:	49a8      	ldr	r1, [pc, #672]	@ (800e224 <_dtoa_r+0x89c>)
 800df84:	2000      	movs	r0, #0
 800df86:	f7f2 f9a7 	bl	80002d8 <__aeabi_dsub>
 800df8a:	4602      	mov	r2, r0
 800df8c:	460b      	mov	r3, r1
 800df8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df92:	f7f2 fdcb 	bl	8000b2c <__aeabi_dcmplt>
 800df96:	2800      	cmp	r0, #0
 800df98:	f43f af14 	beq.w	800ddc4 <_dtoa_r+0x43c>
 800df9c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800df9e:	1e73      	subs	r3, r6, #1
 800dfa0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dfa2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800dfa6:	2b30      	cmp	r3, #48	@ 0x30
 800dfa8:	d0f8      	beq.n	800df9c <_dtoa_r+0x614>
 800dfaa:	4647      	mov	r7, r8
 800dfac:	e03b      	b.n	800e026 <_dtoa_r+0x69e>
 800dfae:	4b9e      	ldr	r3, [pc, #632]	@ (800e228 <_dtoa_r+0x8a0>)
 800dfb0:	f7f2 fb4a 	bl	8000648 <__aeabi_dmul>
 800dfb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dfb8:	e7bc      	b.n	800df34 <_dtoa_r+0x5ac>
 800dfba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800dfbe:	4656      	mov	r6, sl
 800dfc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dfc4:	4620      	mov	r0, r4
 800dfc6:	4629      	mov	r1, r5
 800dfc8:	f7f2 fc68 	bl	800089c <__aeabi_ddiv>
 800dfcc:	f7f2 fdec 	bl	8000ba8 <__aeabi_d2iz>
 800dfd0:	4680      	mov	r8, r0
 800dfd2:	f7f2 facf 	bl	8000574 <__aeabi_i2d>
 800dfd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dfda:	f7f2 fb35 	bl	8000648 <__aeabi_dmul>
 800dfde:	4602      	mov	r2, r0
 800dfe0:	460b      	mov	r3, r1
 800dfe2:	4620      	mov	r0, r4
 800dfe4:	4629      	mov	r1, r5
 800dfe6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800dfea:	f7f2 f975 	bl	80002d8 <__aeabi_dsub>
 800dfee:	f806 4b01 	strb.w	r4, [r6], #1
 800dff2:	9d03      	ldr	r5, [sp, #12]
 800dff4:	eba6 040a 	sub.w	r4, r6, sl
 800dff8:	42a5      	cmp	r5, r4
 800dffa:	4602      	mov	r2, r0
 800dffc:	460b      	mov	r3, r1
 800dffe:	d133      	bne.n	800e068 <_dtoa_r+0x6e0>
 800e000:	f7f2 f96c 	bl	80002dc <__adddf3>
 800e004:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e008:	4604      	mov	r4, r0
 800e00a:	460d      	mov	r5, r1
 800e00c:	f7f2 fdac 	bl	8000b68 <__aeabi_dcmpgt>
 800e010:	b9c0      	cbnz	r0, 800e044 <_dtoa_r+0x6bc>
 800e012:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e016:	4620      	mov	r0, r4
 800e018:	4629      	mov	r1, r5
 800e01a:	f7f2 fd7d 	bl	8000b18 <__aeabi_dcmpeq>
 800e01e:	b110      	cbz	r0, 800e026 <_dtoa_r+0x69e>
 800e020:	f018 0f01 	tst.w	r8, #1
 800e024:	d10e      	bne.n	800e044 <_dtoa_r+0x6bc>
 800e026:	9902      	ldr	r1, [sp, #8]
 800e028:	4648      	mov	r0, r9
 800e02a:	f000 fbbd 	bl	800e7a8 <_Bfree>
 800e02e:	2300      	movs	r3, #0
 800e030:	7033      	strb	r3, [r6, #0]
 800e032:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e034:	3701      	adds	r7, #1
 800e036:	601f      	str	r7, [r3, #0]
 800e038:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	f000 824b 	beq.w	800e4d6 <_dtoa_r+0xb4e>
 800e040:	601e      	str	r6, [r3, #0]
 800e042:	e248      	b.n	800e4d6 <_dtoa_r+0xb4e>
 800e044:	46b8      	mov	r8, r7
 800e046:	4633      	mov	r3, r6
 800e048:	461e      	mov	r6, r3
 800e04a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e04e:	2a39      	cmp	r2, #57	@ 0x39
 800e050:	d106      	bne.n	800e060 <_dtoa_r+0x6d8>
 800e052:	459a      	cmp	sl, r3
 800e054:	d1f8      	bne.n	800e048 <_dtoa_r+0x6c0>
 800e056:	2230      	movs	r2, #48	@ 0x30
 800e058:	f108 0801 	add.w	r8, r8, #1
 800e05c:	f88a 2000 	strb.w	r2, [sl]
 800e060:	781a      	ldrb	r2, [r3, #0]
 800e062:	3201      	adds	r2, #1
 800e064:	701a      	strb	r2, [r3, #0]
 800e066:	e7a0      	b.n	800dfaa <_dtoa_r+0x622>
 800e068:	4b6f      	ldr	r3, [pc, #444]	@ (800e228 <_dtoa_r+0x8a0>)
 800e06a:	2200      	movs	r2, #0
 800e06c:	f7f2 faec 	bl	8000648 <__aeabi_dmul>
 800e070:	2200      	movs	r2, #0
 800e072:	2300      	movs	r3, #0
 800e074:	4604      	mov	r4, r0
 800e076:	460d      	mov	r5, r1
 800e078:	f7f2 fd4e 	bl	8000b18 <__aeabi_dcmpeq>
 800e07c:	2800      	cmp	r0, #0
 800e07e:	d09f      	beq.n	800dfc0 <_dtoa_r+0x638>
 800e080:	e7d1      	b.n	800e026 <_dtoa_r+0x69e>
 800e082:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e084:	2a00      	cmp	r2, #0
 800e086:	f000 80ea 	beq.w	800e25e <_dtoa_r+0x8d6>
 800e08a:	9a07      	ldr	r2, [sp, #28]
 800e08c:	2a01      	cmp	r2, #1
 800e08e:	f300 80cd 	bgt.w	800e22c <_dtoa_r+0x8a4>
 800e092:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e094:	2a00      	cmp	r2, #0
 800e096:	f000 80c1 	beq.w	800e21c <_dtoa_r+0x894>
 800e09a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e09e:	9c08      	ldr	r4, [sp, #32]
 800e0a0:	9e00      	ldr	r6, [sp, #0]
 800e0a2:	9a00      	ldr	r2, [sp, #0]
 800e0a4:	441a      	add	r2, r3
 800e0a6:	9200      	str	r2, [sp, #0]
 800e0a8:	9a06      	ldr	r2, [sp, #24]
 800e0aa:	2101      	movs	r1, #1
 800e0ac:	441a      	add	r2, r3
 800e0ae:	4648      	mov	r0, r9
 800e0b0:	9206      	str	r2, [sp, #24]
 800e0b2:	f000 fc77 	bl	800e9a4 <__i2b>
 800e0b6:	4605      	mov	r5, r0
 800e0b8:	b166      	cbz	r6, 800e0d4 <_dtoa_r+0x74c>
 800e0ba:	9b06      	ldr	r3, [sp, #24]
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	dd09      	ble.n	800e0d4 <_dtoa_r+0x74c>
 800e0c0:	42b3      	cmp	r3, r6
 800e0c2:	9a00      	ldr	r2, [sp, #0]
 800e0c4:	bfa8      	it	ge
 800e0c6:	4633      	movge	r3, r6
 800e0c8:	1ad2      	subs	r2, r2, r3
 800e0ca:	9200      	str	r2, [sp, #0]
 800e0cc:	9a06      	ldr	r2, [sp, #24]
 800e0ce:	1af6      	subs	r6, r6, r3
 800e0d0:	1ad3      	subs	r3, r2, r3
 800e0d2:	9306      	str	r3, [sp, #24]
 800e0d4:	9b08      	ldr	r3, [sp, #32]
 800e0d6:	b30b      	cbz	r3, 800e11c <_dtoa_r+0x794>
 800e0d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	f000 80c6 	beq.w	800e26c <_dtoa_r+0x8e4>
 800e0e0:	2c00      	cmp	r4, #0
 800e0e2:	f000 80c0 	beq.w	800e266 <_dtoa_r+0x8de>
 800e0e6:	4629      	mov	r1, r5
 800e0e8:	4622      	mov	r2, r4
 800e0ea:	4648      	mov	r0, r9
 800e0ec:	f000 fd12 	bl	800eb14 <__pow5mult>
 800e0f0:	9a02      	ldr	r2, [sp, #8]
 800e0f2:	4601      	mov	r1, r0
 800e0f4:	4605      	mov	r5, r0
 800e0f6:	4648      	mov	r0, r9
 800e0f8:	f000 fc6a 	bl	800e9d0 <__multiply>
 800e0fc:	9902      	ldr	r1, [sp, #8]
 800e0fe:	4680      	mov	r8, r0
 800e100:	4648      	mov	r0, r9
 800e102:	f000 fb51 	bl	800e7a8 <_Bfree>
 800e106:	9b08      	ldr	r3, [sp, #32]
 800e108:	1b1b      	subs	r3, r3, r4
 800e10a:	9308      	str	r3, [sp, #32]
 800e10c:	f000 80b1 	beq.w	800e272 <_dtoa_r+0x8ea>
 800e110:	9a08      	ldr	r2, [sp, #32]
 800e112:	4641      	mov	r1, r8
 800e114:	4648      	mov	r0, r9
 800e116:	f000 fcfd 	bl	800eb14 <__pow5mult>
 800e11a:	9002      	str	r0, [sp, #8]
 800e11c:	2101      	movs	r1, #1
 800e11e:	4648      	mov	r0, r9
 800e120:	f000 fc40 	bl	800e9a4 <__i2b>
 800e124:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e126:	4604      	mov	r4, r0
 800e128:	2b00      	cmp	r3, #0
 800e12a:	f000 81d8 	beq.w	800e4de <_dtoa_r+0xb56>
 800e12e:	461a      	mov	r2, r3
 800e130:	4601      	mov	r1, r0
 800e132:	4648      	mov	r0, r9
 800e134:	f000 fcee 	bl	800eb14 <__pow5mult>
 800e138:	9b07      	ldr	r3, [sp, #28]
 800e13a:	2b01      	cmp	r3, #1
 800e13c:	4604      	mov	r4, r0
 800e13e:	f300 809f 	bgt.w	800e280 <_dtoa_r+0x8f8>
 800e142:	9b04      	ldr	r3, [sp, #16]
 800e144:	2b00      	cmp	r3, #0
 800e146:	f040 8097 	bne.w	800e278 <_dtoa_r+0x8f0>
 800e14a:	9b05      	ldr	r3, [sp, #20]
 800e14c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e150:	2b00      	cmp	r3, #0
 800e152:	f040 8093 	bne.w	800e27c <_dtoa_r+0x8f4>
 800e156:	9b05      	ldr	r3, [sp, #20]
 800e158:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e15c:	0d1b      	lsrs	r3, r3, #20
 800e15e:	051b      	lsls	r3, r3, #20
 800e160:	b133      	cbz	r3, 800e170 <_dtoa_r+0x7e8>
 800e162:	9b00      	ldr	r3, [sp, #0]
 800e164:	3301      	adds	r3, #1
 800e166:	9300      	str	r3, [sp, #0]
 800e168:	9b06      	ldr	r3, [sp, #24]
 800e16a:	3301      	adds	r3, #1
 800e16c:	9306      	str	r3, [sp, #24]
 800e16e:	2301      	movs	r3, #1
 800e170:	9308      	str	r3, [sp, #32]
 800e172:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e174:	2b00      	cmp	r3, #0
 800e176:	f000 81b8 	beq.w	800e4ea <_dtoa_r+0xb62>
 800e17a:	6923      	ldr	r3, [r4, #16]
 800e17c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e180:	6918      	ldr	r0, [r3, #16]
 800e182:	f000 fbc3 	bl	800e90c <__hi0bits>
 800e186:	f1c0 0020 	rsb	r0, r0, #32
 800e18a:	9b06      	ldr	r3, [sp, #24]
 800e18c:	4418      	add	r0, r3
 800e18e:	f010 001f 	ands.w	r0, r0, #31
 800e192:	f000 8082 	beq.w	800e29a <_dtoa_r+0x912>
 800e196:	f1c0 0320 	rsb	r3, r0, #32
 800e19a:	2b04      	cmp	r3, #4
 800e19c:	dd73      	ble.n	800e286 <_dtoa_r+0x8fe>
 800e19e:	9b00      	ldr	r3, [sp, #0]
 800e1a0:	f1c0 001c 	rsb	r0, r0, #28
 800e1a4:	4403      	add	r3, r0
 800e1a6:	9300      	str	r3, [sp, #0]
 800e1a8:	9b06      	ldr	r3, [sp, #24]
 800e1aa:	4403      	add	r3, r0
 800e1ac:	4406      	add	r6, r0
 800e1ae:	9306      	str	r3, [sp, #24]
 800e1b0:	9b00      	ldr	r3, [sp, #0]
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	dd05      	ble.n	800e1c2 <_dtoa_r+0x83a>
 800e1b6:	9902      	ldr	r1, [sp, #8]
 800e1b8:	461a      	mov	r2, r3
 800e1ba:	4648      	mov	r0, r9
 800e1bc:	f000 fd04 	bl	800ebc8 <__lshift>
 800e1c0:	9002      	str	r0, [sp, #8]
 800e1c2:	9b06      	ldr	r3, [sp, #24]
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	dd05      	ble.n	800e1d4 <_dtoa_r+0x84c>
 800e1c8:	4621      	mov	r1, r4
 800e1ca:	461a      	mov	r2, r3
 800e1cc:	4648      	mov	r0, r9
 800e1ce:	f000 fcfb 	bl	800ebc8 <__lshift>
 800e1d2:	4604      	mov	r4, r0
 800e1d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d061      	beq.n	800e29e <_dtoa_r+0x916>
 800e1da:	9802      	ldr	r0, [sp, #8]
 800e1dc:	4621      	mov	r1, r4
 800e1de:	f000 fd5f 	bl	800eca0 <__mcmp>
 800e1e2:	2800      	cmp	r0, #0
 800e1e4:	da5b      	bge.n	800e29e <_dtoa_r+0x916>
 800e1e6:	2300      	movs	r3, #0
 800e1e8:	9902      	ldr	r1, [sp, #8]
 800e1ea:	220a      	movs	r2, #10
 800e1ec:	4648      	mov	r0, r9
 800e1ee:	f000 fafd 	bl	800e7ec <__multadd>
 800e1f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1f4:	9002      	str	r0, [sp, #8]
 800e1f6:	f107 38ff 	add.w	r8, r7, #4294967295
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	f000 8177 	beq.w	800e4ee <_dtoa_r+0xb66>
 800e200:	4629      	mov	r1, r5
 800e202:	2300      	movs	r3, #0
 800e204:	220a      	movs	r2, #10
 800e206:	4648      	mov	r0, r9
 800e208:	f000 faf0 	bl	800e7ec <__multadd>
 800e20c:	f1bb 0f00 	cmp.w	fp, #0
 800e210:	4605      	mov	r5, r0
 800e212:	dc6f      	bgt.n	800e2f4 <_dtoa_r+0x96c>
 800e214:	9b07      	ldr	r3, [sp, #28]
 800e216:	2b02      	cmp	r3, #2
 800e218:	dc49      	bgt.n	800e2ae <_dtoa_r+0x926>
 800e21a:	e06b      	b.n	800e2f4 <_dtoa_r+0x96c>
 800e21c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e21e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e222:	e73c      	b.n	800e09e <_dtoa_r+0x716>
 800e224:	3fe00000 	.word	0x3fe00000
 800e228:	40240000 	.word	0x40240000
 800e22c:	9b03      	ldr	r3, [sp, #12]
 800e22e:	1e5c      	subs	r4, r3, #1
 800e230:	9b08      	ldr	r3, [sp, #32]
 800e232:	42a3      	cmp	r3, r4
 800e234:	db09      	blt.n	800e24a <_dtoa_r+0x8c2>
 800e236:	1b1c      	subs	r4, r3, r4
 800e238:	9b03      	ldr	r3, [sp, #12]
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	f6bf af30 	bge.w	800e0a0 <_dtoa_r+0x718>
 800e240:	9b00      	ldr	r3, [sp, #0]
 800e242:	9a03      	ldr	r2, [sp, #12]
 800e244:	1a9e      	subs	r6, r3, r2
 800e246:	2300      	movs	r3, #0
 800e248:	e72b      	b.n	800e0a2 <_dtoa_r+0x71a>
 800e24a:	9b08      	ldr	r3, [sp, #32]
 800e24c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e24e:	9408      	str	r4, [sp, #32]
 800e250:	1ae3      	subs	r3, r4, r3
 800e252:	441a      	add	r2, r3
 800e254:	9e00      	ldr	r6, [sp, #0]
 800e256:	9b03      	ldr	r3, [sp, #12]
 800e258:	920d      	str	r2, [sp, #52]	@ 0x34
 800e25a:	2400      	movs	r4, #0
 800e25c:	e721      	b.n	800e0a2 <_dtoa_r+0x71a>
 800e25e:	9c08      	ldr	r4, [sp, #32]
 800e260:	9e00      	ldr	r6, [sp, #0]
 800e262:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e264:	e728      	b.n	800e0b8 <_dtoa_r+0x730>
 800e266:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e26a:	e751      	b.n	800e110 <_dtoa_r+0x788>
 800e26c:	9a08      	ldr	r2, [sp, #32]
 800e26e:	9902      	ldr	r1, [sp, #8]
 800e270:	e750      	b.n	800e114 <_dtoa_r+0x78c>
 800e272:	f8cd 8008 	str.w	r8, [sp, #8]
 800e276:	e751      	b.n	800e11c <_dtoa_r+0x794>
 800e278:	2300      	movs	r3, #0
 800e27a:	e779      	b.n	800e170 <_dtoa_r+0x7e8>
 800e27c:	9b04      	ldr	r3, [sp, #16]
 800e27e:	e777      	b.n	800e170 <_dtoa_r+0x7e8>
 800e280:	2300      	movs	r3, #0
 800e282:	9308      	str	r3, [sp, #32]
 800e284:	e779      	b.n	800e17a <_dtoa_r+0x7f2>
 800e286:	d093      	beq.n	800e1b0 <_dtoa_r+0x828>
 800e288:	9a00      	ldr	r2, [sp, #0]
 800e28a:	331c      	adds	r3, #28
 800e28c:	441a      	add	r2, r3
 800e28e:	9200      	str	r2, [sp, #0]
 800e290:	9a06      	ldr	r2, [sp, #24]
 800e292:	441a      	add	r2, r3
 800e294:	441e      	add	r6, r3
 800e296:	9206      	str	r2, [sp, #24]
 800e298:	e78a      	b.n	800e1b0 <_dtoa_r+0x828>
 800e29a:	4603      	mov	r3, r0
 800e29c:	e7f4      	b.n	800e288 <_dtoa_r+0x900>
 800e29e:	9b03      	ldr	r3, [sp, #12]
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	46b8      	mov	r8, r7
 800e2a4:	dc20      	bgt.n	800e2e8 <_dtoa_r+0x960>
 800e2a6:	469b      	mov	fp, r3
 800e2a8:	9b07      	ldr	r3, [sp, #28]
 800e2aa:	2b02      	cmp	r3, #2
 800e2ac:	dd1e      	ble.n	800e2ec <_dtoa_r+0x964>
 800e2ae:	f1bb 0f00 	cmp.w	fp, #0
 800e2b2:	f47f adb1 	bne.w	800de18 <_dtoa_r+0x490>
 800e2b6:	4621      	mov	r1, r4
 800e2b8:	465b      	mov	r3, fp
 800e2ba:	2205      	movs	r2, #5
 800e2bc:	4648      	mov	r0, r9
 800e2be:	f000 fa95 	bl	800e7ec <__multadd>
 800e2c2:	4601      	mov	r1, r0
 800e2c4:	4604      	mov	r4, r0
 800e2c6:	9802      	ldr	r0, [sp, #8]
 800e2c8:	f000 fcea 	bl	800eca0 <__mcmp>
 800e2cc:	2800      	cmp	r0, #0
 800e2ce:	f77f ada3 	ble.w	800de18 <_dtoa_r+0x490>
 800e2d2:	4656      	mov	r6, sl
 800e2d4:	2331      	movs	r3, #49	@ 0x31
 800e2d6:	f806 3b01 	strb.w	r3, [r6], #1
 800e2da:	f108 0801 	add.w	r8, r8, #1
 800e2de:	e59f      	b.n	800de20 <_dtoa_r+0x498>
 800e2e0:	9c03      	ldr	r4, [sp, #12]
 800e2e2:	46b8      	mov	r8, r7
 800e2e4:	4625      	mov	r5, r4
 800e2e6:	e7f4      	b.n	800e2d2 <_dtoa_r+0x94a>
 800e2e8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e2ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	f000 8101 	beq.w	800e4f6 <_dtoa_r+0xb6e>
 800e2f4:	2e00      	cmp	r6, #0
 800e2f6:	dd05      	ble.n	800e304 <_dtoa_r+0x97c>
 800e2f8:	4629      	mov	r1, r5
 800e2fa:	4632      	mov	r2, r6
 800e2fc:	4648      	mov	r0, r9
 800e2fe:	f000 fc63 	bl	800ebc8 <__lshift>
 800e302:	4605      	mov	r5, r0
 800e304:	9b08      	ldr	r3, [sp, #32]
 800e306:	2b00      	cmp	r3, #0
 800e308:	d05c      	beq.n	800e3c4 <_dtoa_r+0xa3c>
 800e30a:	6869      	ldr	r1, [r5, #4]
 800e30c:	4648      	mov	r0, r9
 800e30e:	f000 fa0b 	bl	800e728 <_Balloc>
 800e312:	4606      	mov	r6, r0
 800e314:	b928      	cbnz	r0, 800e322 <_dtoa_r+0x99a>
 800e316:	4b82      	ldr	r3, [pc, #520]	@ (800e520 <_dtoa_r+0xb98>)
 800e318:	4602      	mov	r2, r0
 800e31a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e31e:	f7ff bb4a 	b.w	800d9b6 <_dtoa_r+0x2e>
 800e322:	692a      	ldr	r2, [r5, #16]
 800e324:	3202      	adds	r2, #2
 800e326:	0092      	lsls	r2, r2, #2
 800e328:	f105 010c 	add.w	r1, r5, #12
 800e32c:	300c      	adds	r0, #12
 800e32e:	f7ff fa8c 	bl	800d84a <memcpy>
 800e332:	2201      	movs	r2, #1
 800e334:	4631      	mov	r1, r6
 800e336:	4648      	mov	r0, r9
 800e338:	f000 fc46 	bl	800ebc8 <__lshift>
 800e33c:	f10a 0301 	add.w	r3, sl, #1
 800e340:	9300      	str	r3, [sp, #0]
 800e342:	eb0a 030b 	add.w	r3, sl, fp
 800e346:	9308      	str	r3, [sp, #32]
 800e348:	9b04      	ldr	r3, [sp, #16]
 800e34a:	f003 0301 	and.w	r3, r3, #1
 800e34e:	462f      	mov	r7, r5
 800e350:	9306      	str	r3, [sp, #24]
 800e352:	4605      	mov	r5, r0
 800e354:	9b00      	ldr	r3, [sp, #0]
 800e356:	9802      	ldr	r0, [sp, #8]
 800e358:	4621      	mov	r1, r4
 800e35a:	f103 3bff 	add.w	fp, r3, #4294967295
 800e35e:	f7ff fa89 	bl	800d874 <quorem>
 800e362:	4603      	mov	r3, r0
 800e364:	3330      	adds	r3, #48	@ 0x30
 800e366:	9003      	str	r0, [sp, #12]
 800e368:	4639      	mov	r1, r7
 800e36a:	9802      	ldr	r0, [sp, #8]
 800e36c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e36e:	f000 fc97 	bl	800eca0 <__mcmp>
 800e372:	462a      	mov	r2, r5
 800e374:	9004      	str	r0, [sp, #16]
 800e376:	4621      	mov	r1, r4
 800e378:	4648      	mov	r0, r9
 800e37a:	f000 fcad 	bl	800ecd8 <__mdiff>
 800e37e:	68c2      	ldr	r2, [r0, #12]
 800e380:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e382:	4606      	mov	r6, r0
 800e384:	bb02      	cbnz	r2, 800e3c8 <_dtoa_r+0xa40>
 800e386:	4601      	mov	r1, r0
 800e388:	9802      	ldr	r0, [sp, #8]
 800e38a:	f000 fc89 	bl	800eca0 <__mcmp>
 800e38e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e390:	4602      	mov	r2, r0
 800e392:	4631      	mov	r1, r6
 800e394:	4648      	mov	r0, r9
 800e396:	920c      	str	r2, [sp, #48]	@ 0x30
 800e398:	9309      	str	r3, [sp, #36]	@ 0x24
 800e39a:	f000 fa05 	bl	800e7a8 <_Bfree>
 800e39e:	9b07      	ldr	r3, [sp, #28]
 800e3a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e3a2:	9e00      	ldr	r6, [sp, #0]
 800e3a4:	ea42 0103 	orr.w	r1, r2, r3
 800e3a8:	9b06      	ldr	r3, [sp, #24]
 800e3aa:	4319      	orrs	r1, r3
 800e3ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3ae:	d10d      	bne.n	800e3cc <_dtoa_r+0xa44>
 800e3b0:	2b39      	cmp	r3, #57	@ 0x39
 800e3b2:	d027      	beq.n	800e404 <_dtoa_r+0xa7c>
 800e3b4:	9a04      	ldr	r2, [sp, #16]
 800e3b6:	2a00      	cmp	r2, #0
 800e3b8:	dd01      	ble.n	800e3be <_dtoa_r+0xa36>
 800e3ba:	9b03      	ldr	r3, [sp, #12]
 800e3bc:	3331      	adds	r3, #49	@ 0x31
 800e3be:	f88b 3000 	strb.w	r3, [fp]
 800e3c2:	e52e      	b.n	800de22 <_dtoa_r+0x49a>
 800e3c4:	4628      	mov	r0, r5
 800e3c6:	e7b9      	b.n	800e33c <_dtoa_r+0x9b4>
 800e3c8:	2201      	movs	r2, #1
 800e3ca:	e7e2      	b.n	800e392 <_dtoa_r+0xa0a>
 800e3cc:	9904      	ldr	r1, [sp, #16]
 800e3ce:	2900      	cmp	r1, #0
 800e3d0:	db04      	blt.n	800e3dc <_dtoa_r+0xa54>
 800e3d2:	9807      	ldr	r0, [sp, #28]
 800e3d4:	4301      	orrs	r1, r0
 800e3d6:	9806      	ldr	r0, [sp, #24]
 800e3d8:	4301      	orrs	r1, r0
 800e3da:	d120      	bne.n	800e41e <_dtoa_r+0xa96>
 800e3dc:	2a00      	cmp	r2, #0
 800e3de:	ddee      	ble.n	800e3be <_dtoa_r+0xa36>
 800e3e0:	9902      	ldr	r1, [sp, #8]
 800e3e2:	9300      	str	r3, [sp, #0]
 800e3e4:	2201      	movs	r2, #1
 800e3e6:	4648      	mov	r0, r9
 800e3e8:	f000 fbee 	bl	800ebc8 <__lshift>
 800e3ec:	4621      	mov	r1, r4
 800e3ee:	9002      	str	r0, [sp, #8]
 800e3f0:	f000 fc56 	bl	800eca0 <__mcmp>
 800e3f4:	2800      	cmp	r0, #0
 800e3f6:	9b00      	ldr	r3, [sp, #0]
 800e3f8:	dc02      	bgt.n	800e400 <_dtoa_r+0xa78>
 800e3fa:	d1e0      	bne.n	800e3be <_dtoa_r+0xa36>
 800e3fc:	07da      	lsls	r2, r3, #31
 800e3fe:	d5de      	bpl.n	800e3be <_dtoa_r+0xa36>
 800e400:	2b39      	cmp	r3, #57	@ 0x39
 800e402:	d1da      	bne.n	800e3ba <_dtoa_r+0xa32>
 800e404:	2339      	movs	r3, #57	@ 0x39
 800e406:	f88b 3000 	strb.w	r3, [fp]
 800e40a:	4633      	mov	r3, r6
 800e40c:	461e      	mov	r6, r3
 800e40e:	3b01      	subs	r3, #1
 800e410:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e414:	2a39      	cmp	r2, #57	@ 0x39
 800e416:	d04e      	beq.n	800e4b6 <_dtoa_r+0xb2e>
 800e418:	3201      	adds	r2, #1
 800e41a:	701a      	strb	r2, [r3, #0]
 800e41c:	e501      	b.n	800de22 <_dtoa_r+0x49a>
 800e41e:	2a00      	cmp	r2, #0
 800e420:	dd03      	ble.n	800e42a <_dtoa_r+0xaa2>
 800e422:	2b39      	cmp	r3, #57	@ 0x39
 800e424:	d0ee      	beq.n	800e404 <_dtoa_r+0xa7c>
 800e426:	3301      	adds	r3, #1
 800e428:	e7c9      	b.n	800e3be <_dtoa_r+0xa36>
 800e42a:	9a00      	ldr	r2, [sp, #0]
 800e42c:	9908      	ldr	r1, [sp, #32]
 800e42e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e432:	428a      	cmp	r2, r1
 800e434:	d028      	beq.n	800e488 <_dtoa_r+0xb00>
 800e436:	9902      	ldr	r1, [sp, #8]
 800e438:	2300      	movs	r3, #0
 800e43a:	220a      	movs	r2, #10
 800e43c:	4648      	mov	r0, r9
 800e43e:	f000 f9d5 	bl	800e7ec <__multadd>
 800e442:	42af      	cmp	r7, r5
 800e444:	9002      	str	r0, [sp, #8]
 800e446:	f04f 0300 	mov.w	r3, #0
 800e44a:	f04f 020a 	mov.w	r2, #10
 800e44e:	4639      	mov	r1, r7
 800e450:	4648      	mov	r0, r9
 800e452:	d107      	bne.n	800e464 <_dtoa_r+0xadc>
 800e454:	f000 f9ca 	bl	800e7ec <__multadd>
 800e458:	4607      	mov	r7, r0
 800e45a:	4605      	mov	r5, r0
 800e45c:	9b00      	ldr	r3, [sp, #0]
 800e45e:	3301      	adds	r3, #1
 800e460:	9300      	str	r3, [sp, #0]
 800e462:	e777      	b.n	800e354 <_dtoa_r+0x9cc>
 800e464:	f000 f9c2 	bl	800e7ec <__multadd>
 800e468:	4629      	mov	r1, r5
 800e46a:	4607      	mov	r7, r0
 800e46c:	2300      	movs	r3, #0
 800e46e:	220a      	movs	r2, #10
 800e470:	4648      	mov	r0, r9
 800e472:	f000 f9bb 	bl	800e7ec <__multadd>
 800e476:	4605      	mov	r5, r0
 800e478:	e7f0      	b.n	800e45c <_dtoa_r+0xad4>
 800e47a:	f1bb 0f00 	cmp.w	fp, #0
 800e47e:	bfcc      	ite	gt
 800e480:	465e      	movgt	r6, fp
 800e482:	2601      	movle	r6, #1
 800e484:	4456      	add	r6, sl
 800e486:	2700      	movs	r7, #0
 800e488:	9902      	ldr	r1, [sp, #8]
 800e48a:	9300      	str	r3, [sp, #0]
 800e48c:	2201      	movs	r2, #1
 800e48e:	4648      	mov	r0, r9
 800e490:	f000 fb9a 	bl	800ebc8 <__lshift>
 800e494:	4621      	mov	r1, r4
 800e496:	9002      	str	r0, [sp, #8]
 800e498:	f000 fc02 	bl	800eca0 <__mcmp>
 800e49c:	2800      	cmp	r0, #0
 800e49e:	dcb4      	bgt.n	800e40a <_dtoa_r+0xa82>
 800e4a0:	d102      	bne.n	800e4a8 <_dtoa_r+0xb20>
 800e4a2:	9b00      	ldr	r3, [sp, #0]
 800e4a4:	07db      	lsls	r3, r3, #31
 800e4a6:	d4b0      	bmi.n	800e40a <_dtoa_r+0xa82>
 800e4a8:	4633      	mov	r3, r6
 800e4aa:	461e      	mov	r6, r3
 800e4ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e4b0:	2a30      	cmp	r2, #48	@ 0x30
 800e4b2:	d0fa      	beq.n	800e4aa <_dtoa_r+0xb22>
 800e4b4:	e4b5      	b.n	800de22 <_dtoa_r+0x49a>
 800e4b6:	459a      	cmp	sl, r3
 800e4b8:	d1a8      	bne.n	800e40c <_dtoa_r+0xa84>
 800e4ba:	2331      	movs	r3, #49	@ 0x31
 800e4bc:	f108 0801 	add.w	r8, r8, #1
 800e4c0:	f88a 3000 	strb.w	r3, [sl]
 800e4c4:	e4ad      	b.n	800de22 <_dtoa_r+0x49a>
 800e4c6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e4c8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800e524 <_dtoa_r+0xb9c>
 800e4cc:	b11b      	cbz	r3, 800e4d6 <_dtoa_r+0xb4e>
 800e4ce:	f10a 0308 	add.w	r3, sl, #8
 800e4d2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e4d4:	6013      	str	r3, [r2, #0]
 800e4d6:	4650      	mov	r0, sl
 800e4d8:	b017      	add	sp, #92	@ 0x5c
 800e4da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4de:	9b07      	ldr	r3, [sp, #28]
 800e4e0:	2b01      	cmp	r3, #1
 800e4e2:	f77f ae2e 	ble.w	800e142 <_dtoa_r+0x7ba>
 800e4e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e4e8:	9308      	str	r3, [sp, #32]
 800e4ea:	2001      	movs	r0, #1
 800e4ec:	e64d      	b.n	800e18a <_dtoa_r+0x802>
 800e4ee:	f1bb 0f00 	cmp.w	fp, #0
 800e4f2:	f77f aed9 	ble.w	800e2a8 <_dtoa_r+0x920>
 800e4f6:	4656      	mov	r6, sl
 800e4f8:	9802      	ldr	r0, [sp, #8]
 800e4fa:	4621      	mov	r1, r4
 800e4fc:	f7ff f9ba 	bl	800d874 <quorem>
 800e500:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e504:	f806 3b01 	strb.w	r3, [r6], #1
 800e508:	eba6 020a 	sub.w	r2, r6, sl
 800e50c:	4593      	cmp	fp, r2
 800e50e:	ddb4      	ble.n	800e47a <_dtoa_r+0xaf2>
 800e510:	9902      	ldr	r1, [sp, #8]
 800e512:	2300      	movs	r3, #0
 800e514:	220a      	movs	r2, #10
 800e516:	4648      	mov	r0, r9
 800e518:	f000 f968 	bl	800e7ec <__multadd>
 800e51c:	9002      	str	r0, [sp, #8]
 800e51e:	e7eb      	b.n	800e4f8 <_dtoa_r+0xb70>
 800e520:	08011091 	.word	0x08011091
 800e524:	08011015 	.word	0x08011015

0800e528 <_free_r>:
 800e528:	b538      	push	{r3, r4, r5, lr}
 800e52a:	4605      	mov	r5, r0
 800e52c:	2900      	cmp	r1, #0
 800e52e:	d041      	beq.n	800e5b4 <_free_r+0x8c>
 800e530:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e534:	1f0c      	subs	r4, r1, #4
 800e536:	2b00      	cmp	r3, #0
 800e538:	bfb8      	it	lt
 800e53a:	18e4      	addlt	r4, r4, r3
 800e53c:	f000 f8e8 	bl	800e710 <__malloc_lock>
 800e540:	4a1d      	ldr	r2, [pc, #116]	@ (800e5b8 <_free_r+0x90>)
 800e542:	6813      	ldr	r3, [r2, #0]
 800e544:	b933      	cbnz	r3, 800e554 <_free_r+0x2c>
 800e546:	6063      	str	r3, [r4, #4]
 800e548:	6014      	str	r4, [r2, #0]
 800e54a:	4628      	mov	r0, r5
 800e54c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e550:	f000 b8e4 	b.w	800e71c <__malloc_unlock>
 800e554:	42a3      	cmp	r3, r4
 800e556:	d908      	bls.n	800e56a <_free_r+0x42>
 800e558:	6820      	ldr	r0, [r4, #0]
 800e55a:	1821      	adds	r1, r4, r0
 800e55c:	428b      	cmp	r3, r1
 800e55e:	bf01      	itttt	eq
 800e560:	6819      	ldreq	r1, [r3, #0]
 800e562:	685b      	ldreq	r3, [r3, #4]
 800e564:	1809      	addeq	r1, r1, r0
 800e566:	6021      	streq	r1, [r4, #0]
 800e568:	e7ed      	b.n	800e546 <_free_r+0x1e>
 800e56a:	461a      	mov	r2, r3
 800e56c:	685b      	ldr	r3, [r3, #4]
 800e56e:	b10b      	cbz	r3, 800e574 <_free_r+0x4c>
 800e570:	42a3      	cmp	r3, r4
 800e572:	d9fa      	bls.n	800e56a <_free_r+0x42>
 800e574:	6811      	ldr	r1, [r2, #0]
 800e576:	1850      	adds	r0, r2, r1
 800e578:	42a0      	cmp	r0, r4
 800e57a:	d10b      	bne.n	800e594 <_free_r+0x6c>
 800e57c:	6820      	ldr	r0, [r4, #0]
 800e57e:	4401      	add	r1, r0
 800e580:	1850      	adds	r0, r2, r1
 800e582:	4283      	cmp	r3, r0
 800e584:	6011      	str	r1, [r2, #0]
 800e586:	d1e0      	bne.n	800e54a <_free_r+0x22>
 800e588:	6818      	ldr	r0, [r3, #0]
 800e58a:	685b      	ldr	r3, [r3, #4]
 800e58c:	6053      	str	r3, [r2, #4]
 800e58e:	4408      	add	r0, r1
 800e590:	6010      	str	r0, [r2, #0]
 800e592:	e7da      	b.n	800e54a <_free_r+0x22>
 800e594:	d902      	bls.n	800e59c <_free_r+0x74>
 800e596:	230c      	movs	r3, #12
 800e598:	602b      	str	r3, [r5, #0]
 800e59a:	e7d6      	b.n	800e54a <_free_r+0x22>
 800e59c:	6820      	ldr	r0, [r4, #0]
 800e59e:	1821      	adds	r1, r4, r0
 800e5a0:	428b      	cmp	r3, r1
 800e5a2:	bf04      	itt	eq
 800e5a4:	6819      	ldreq	r1, [r3, #0]
 800e5a6:	685b      	ldreq	r3, [r3, #4]
 800e5a8:	6063      	str	r3, [r4, #4]
 800e5aa:	bf04      	itt	eq
 800e5ac:	1809      	addeq	r1, r1, r0
 800e5ae:	6021      	streq	r1, [r4, #0]
 800e5b0:	6054      	str	r4, [r2, #4]
 800e5b2:	e7ca      	b.n	800e54a <_free_r+0x22>
 800e5b4:	bd38      	pop	{r3, r4, r5, pc}
 800e5b6:	bf00      	nop
 800e5b8:	20000b7c 	.word	0x20000b7c

0800e5bc <malloc>:
 800e5bc:	4b02      	ldr	r3, [pc, #8]	@ (800e5c8 <malloc+0xc>)
 800e5be:	4601      	mov	r1, r0
 800e5c0:	6818      	ldr	r0, [r3, #0]
 800e5c2:	f000 b825 	b.w	800e610 <_malloc_r>
 800e5c6:	bf00      	nop
 800e5c8:	20000060 	.word	0x20000060

0800e5cc <sbrk_aligned>:
 800e5cc:	b570      	push	{r4, r5, r6, lr}
 800e5ce:	4e0f      	ldr	r6, [pc, #60]	@ (800e60c <sbrk_aligned+0x40>)
 800e5d0:	460c      	mov	r4, r1
 800e5d2:	6831      	ldr	r1, [r6, #0]
 800e5d4:	4605      	mov	r5, r0
 800e5d6:	b911      	cbnz	r1, 800e5de <sbrk_aligned+0x12>
 800e5d8:	f001 fe04 	bl	80101e4 <_sbrk_r>
 800e5dc:	6030      	str	r0, [r6, #0]
 800e5de:	4621      	mov	r1, r4
 800e5e0:	4628      	mov	r0, r5
 800e5e2:	f001 fdff 	bl	80101e4 <_sbrk_r>
 800e5e6:	1c43      	adds	r3, r0, #1
 800e5e8:	d103      	bne.n	800e5f2 <sbrk_aligned+0x26>
 800e5ea:	f04f 34ff 	mov.w	r4, #4294967295
 800e5ee:	4620      	mov	r0, r4
 800e5f0:	bd70      	pop	{r4, r5, r6, pc}
 800e5f2:	1cc4      	adds	r4, r0, #3
 800e5f4:	f024 0403 	bic.w	r4, r4, #3
 800e5f8:	42a0      	cmp	r0, r4
 800e5fa:	d0f8      	beq.n	800e5ee <sbrk_aligned+0x22>
 800e5fc:	1a21      	subs	r1, r4, r0
 800e5fe:	4628      	mov	r0, r5
 800e600:	f001 fdf0 	bl	80101e4 <_sbrk_r>
 800e604:	3001      	adds	r0, #1
 800e606:	d1f2      	bne.n	800e5ee <sbrk_aligned+0x22>
 800e608:	e7ef      	b.n	800e5ea <sbrk_aligned+0x1e>
 800e60a:	bf00      	nop
 800e60c:	20000b78 	.word	0x20000b78

0800e610 <_malloc_r>:
 800e610:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e614:	1ccd      	adds	r5, r1, #3
 800e616:	f025 0503 	bic.w	r5, r5, #3
 800e61a:	3508      	adds	r5, #8
 800e61c:	2d0c      	cmp	r5, #12
 800e61e:	bf38      	it	cc
 800e620:	250c      	movcc	r5, #12
 800e622:	2d00      	cmp	r5, #0
 800e624:	4606      	mov	r6, r0
 800e626:	db01      	blt.n	800e62c <_malloc_r+0x1c>
 800e628:	42a9      	cmp	r1, r5
 800e62a:	d904      	bls.n	800e636 <_malloc_r+0x26>
 800e62c:	230c      	movs	r3, #12
 800e62e:	6033      	str	r3, [r6, #0]
 800e630:	2000      	movs	r0, #0
 800e632:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e636:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e70c <_malloc_r+0xfc>
 800e63a:	f000 f869 	bl	800e710 <__malloc_lock>
 800e63e:	f8d8 3000 	ldr.w	r3, [r8]
 800e642:	461c      	mov	r4, r3
 800e644:	bb44      	cbnz	r4, 800e698 <_malloc_r+0x88>
 800e646:	4629      	mov	r1, r5
 800e648:	4630      	mov	r0, r6
 800e64a:	f7ff ffbf 	bl	800e5cc <sbrk_aligned>
 800e64e:	1c43      	adds	r3, r0, #1
 800e650:	4604      	mov	r4, r0
 800e652:	d158      	bne.n	800e706 <_malloc_r+0xf6>
 800e654:	f8d8 4000 	ldr.w	r4, [r8]
 800e658:	4627      	mov	r7, r4
 800e65a:	2f00      	cmp	r7, #0
 800e65c:	d143      	bne.n	800e6e6 <_malloc_r+0xd6>
 800e65e:	2c00      	cmp	r4, #0
 800e660:	d04b      	beq.n	800e6fa <_malloc_r+0xea>
 800e662:	6823      	ldr	r3, [r4, #0]
 800e664:	4639      	mov	r1, r7
 800e666:	4630      	mov	r0, r6
 800e668:	eb04 0903 	add.w	r9, r4, r3
 800e66c:	f001 fdba 	bl	80101e4 <_sbrk_r>
 800e670:	4581      	cmp	r9, r0
 800e672:	d142      	bne.n	800e6fa <_malloc_r+0xea>
 800e674:	6821      	ldr	r1, [r4, #0]
 800e676:	1a6d      	subs	r5, r5, r1
 800e678:	4629      	mov	r1, r5
 800e67a:	4630      	mov	r0, r6
 800e67c:	f7ff ffa6 	bl	800e5cc <sbrk_aligned>
 800e680:	3001      	adds	r0, #1
 800e682:	d03a      	beq.n	800e6fa <_malloc_r+0xea>
 800e684:	6823      	ldr	r3, [r4, #0]
 800e686:	442b      	add	r3, r5
 800e688:	6023      	str	r3, [r4, #0]
 800e68a:	f8d8 3000 	ldr.w	r3, [r8]
 800e68e:	685a      	ldr	r2, [r3, #4]
 800e690:	bb62      	cbnz	r2, 800e6ec <_malloc_r+0xdc>
 800e692:	f8c8 7000 	str.w	r7, [r8]
 800e696:	e00f      	b.n	800e6b8 <_malloc_r+0xa8>
 800e698:	6822      	ldr	r2, [r4, #0]
 800e69a:	1b52      	subs	r2, r2, r5
 800e69c:	d420      	bmi.n	800e6e0 <_malloc_r+0xd0>
 800e69e:	2a0b      	cmp	r2, #11
 800e6a0:	d917      	bls.n	800e6d2 <_malloc_r+0xc2>
 800e6a2:	1961      	adds	r1, r4, r5
 800e6a4:	42a3      	cmp	r3, r4
 800e6a6:	6025      	str	r5, [r4, #0]
 800e6a8:	bf18      	it	ne
 800e6aa:	6059      	strne	r1, [r3, #4]
 800e6ac:	6863      	ldr	r3, [r4, #4]
 800e6ae:	bf08      	it	eq
 800e6b0:	f8c8 1000 	streq.w	r1, [r8]
 800e6b4:	5162      	str	r2, [r4, r5]
 800e6b6:	604b      	str	r3, [r1, #4]
 800e6b8:	4630      	mov	r0, r6
 800e6ba:	f000 f82f 	bl	800e71c <__malloc_unlock>
 800e6be:	f104 000b 	add.w	r0, r4, #11
 800e6c2:	1d23      	adds	r3, r4, #4
 800e6c4:	f020 0007 	bic.w	r0, r0, #7
 800e6c8:	1ac2      	subs	r2, r0, r3
 800e6ca:	bf1c      	itt	ne
 800e6cc:	1a1b      	subne	r3, r3, r0
 800e6ce:	50a3      	strne	r3, [r4, r2]
 800e6d0:	e7af      	b.n	800e632 <_malloc_r+0x22>
 800e6d2:	6862      	ldr	r2, [r4, #4]
 800e6d4:	42a3      	cmp	r3, r4
 800e6d6:	bf0c      	ite	eq
 800e6d8:	f8c8 2000 	streq.w	r2, [r8]
 800e6dc:	605a      	strne	r2, [r3, #4]
 800e6de:	e7eb      	b.n	800e6b8 <_malloc_r+0xa8>
 800e6e0:	4623      	mov	r3, r4
 800e6e2:	6864      	ldr	r4, [r4, #4]
 800e6e4:	e7ae      	b.n	800e644 <_malloc_r+0x34>
 800e6e6:	463c      	mov	r4, r7
 800e6e8:	687f      	ldr	r7, [r7, #4]
 800e6ea:	e7b6      	b.n	800e65a <_malloc_r+0x4a>
 800e6ec:	461a      	mov	r2, r3
 800e6ee:	685b      	ldr	r3, [r3, #4]
 800e6f0:	42a3      	cmp	r3, r4
 800e6f2:	d1fb      	bne.n	800e6ec <_malloc_r+0xdc>
 800e6f4:	2300      	movs	r3, #0
 800e6f6:	6053      	str	r3, [r2, #4]
 800e6f8:	e7de      	b.n	800e6b8 <_malloc_r+0xa8>
 800e6fa:	230c      	movs	r3, #12
 800e6fc:	6033      	str	r3, [r6, #0]
 800e6fe:	4630      	mov	r0, r6
 800e700:	f000 f80c 	bl	800e71c <__malloc_unlock>
 800e704:	e794      	b.n	800e630 <_malloc_r+0x20>
 800e706:	6005      	str	r5, [r0, #0]
 800e708:	e7d6      	b.n	800e6b8 <_malloc_r+0xa8>
 800e70a:	bf00      	nop
 800e70c:	20000b7c 	.word	0x20000b7c

0800e710 <__malloc_lock>:
 800e710:	4801      	ldr	r0, [pc, #4]	@ (800e718 <__malloc_lock+0x8>)
 800e712:	f7ff b898 	b.w	800d846 <__retarget_lock_acquire_recursive>
 800e716:	bf00      	nop
 800e718:	20000b74 	.word	0x20000b74

0800e71c <__malloc_unlock>:
 800e71c:	4801      	ldr	r0, [pc, #4]	@ (800e724 <__malloc_unlock+0x8>)
 800e71e:	f7ff b893 	b.w	800d848 <__retarget_lock_release_recursive>
 800e722:	bf00      	nop
 800e724:	20000b74 	.word	0x20000b74

0800e728 <_Balloc>:
 800e728:	b570      	push	{r4, r5, r6, lr}
 800e72a:	69c6      	ldr	r6, [r0, #28]
 800e72c:	4604      	mov	r4, r0
 800e72e:	460d      	mov	r5, r1
 800e730:	b976      	cbnz	r6, 800e750 <_Balloc+0x28>
 800e732:	2010      	movs	r0, #16
 800e734:	f7ff ff42 	bl	800e5bc <malloc>
 800e738:	4602      	mov	r2, r0
 800e73a:	61e0      	str	r0, [r4, #28]
 800e73c:	b920      	cbnz	r0, 800e748 <_Balloc+0x20>
 800e73e:	4b18      	ldr	r3, [pc, #96]	@ (800e7a0 <_Balloc+0x78>)
 800e740:	4818      	ldr	r0, [pc, #96]	@ (800e7a4 <_Balloc+0x7c>)
 800e742:	216b      	movs	r1, #107	@ 0x6b
 800e744:	f001 fd68 	bl	8010218 <__assert_func>
 800e748:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e74c:	6006      	str	r6, [r0, #0]
 800e74e:	60c6      	str	r6, [r0, #12]
 800e750:	69e6      	ldr	r6, [r4, #28]
 800e752:	68f3      	ldr	r3, [r6, #12]
 800e754:	b183      	cbz	r3, 800e778 <_Balloc+0x50>
 800e756:	69e3      	ldr	r3, [r4, #28]
 800e758:	68db      	ldr	r3, [r3, #12]
 800e75a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e75e:	b9b8      	cbnz	r0, 800e790 <_Balloc+0x68>
 800e760:	2101      	movs	r1, #1
 800e762:	fa01 f605 	lsl.w	r6, r1, r5
 800e766:	1d72      	adds	r2, r6, #5
 800e768:	0092      	lsls	r2, r2, #2
 800e76a:	4620      	mov	r0, r4
 800e76c:	f001 fd72 	bl	8010254 <_calloc_r>
 800e770:	b160      	cbz	r0, 800e78c <_Balloc+0x64>
 800e772:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e776:	e00e      	b.n	800e796 <_Balloc+0x6e>
 800e778:	2221      	movs	r2, #33	@ 0x21
 800e77a:	2104      	movs	r1, #4
 800e77c:	4620      	mov	r0, r4
 800e77e:	f001 fd69 	bl	8010254 <_calloc_r>
 800e782:	69e3      	ldr	r3, [r4, #28]
 800e784:	60f0      	str	r0, [r6, #12]
 800e786:	68db      	ldr	r3, [r3, #12]
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d1e4      	bne.n	800e756 <_Balloc+0x2e>
 800e78c:	2000      	movs	r0, #0
 800e78e:	bd70      	pop	{r4, r5, r6, pc}
 800e790:	6802      	ldr	r2, [r0, #0]
 800e792:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e796:	2300      	movs	r3, #0
 800e798:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e79c:	e7f7      	b.n	800e78e <_Balloc+0x66>
 800e79e:	bf00      	nop
 800e7a0:	08011022 	.word	0x08011022
 800e7a4:	080110a2 	.word	0x080110a2

0800e7a8 <_Bfree>:
 800e7a8:	b570      	push	{r4, r5, r6, lr}
 800e7aa:	69c6      	ldr	r6, [r0, #28]
 800e7ac:	4605      	mov	r5, r0
 800e7ae:	460c      	mov	r4, r1
 800e7b0:	b976      	cbnz	r6, 800e7d0 <_Bfree+0x28>
 800e7b2:	2010      	movs	r0, #16
 800e7b4:	f7ff ff02 	bl	800e5bc <malloc>
 800e7b8:	4602      	mov	r2, r0
 800e7ba:	61e8      	str	r0, [r5, #28]
 800e7bc:	b920      	cbnz	r0, 800e7c8 <_Bfree+0x20>
 800e7be:	4b09      	ldr	r3, [pc, #36]	@ (800e7e4 <_Bfree+0x3c>)
 800e7c0:	4809      	ldr	r0, [pc, #36]	@ (800e7e8 <_Bfree+0x40>)
 800e7c2:	218f      	movs	r1, #143	@ 0x8f
 800e7c4:	f001 fd28 	bl	8010218 <__assert_func>
 800e7c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e7cc:	6006      	str	r6, [r0, #0]
 800e7ce:	60c6      	str	r6, [r0, #12]
 800e7d0:	b13c      	cbz	r4, 800e7e2 <_Bfree+0x3a>
 800e7d2:	69eb      	ldr	r3, [r5, #28]
 800e7d4:	6862      	ldr	r2, [r4, #4]
 800e7d6:	68db      	ldr	r3, [r3, #12]
 800e7d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e7dc:	6021      	str	r1, [r4, #0]
 800e7de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e7e2:	bd70      	pop	{r4, r5, r6, pc}
 800e7e4:	08011022 	.word	0x08011022
 800e7e8:	080110a2 	.word	0x080110a2

0800e7ec <__multadd>:
 800e7ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7f0:	690d      	ldr	r5, [r1, #16]
 800e7f2:	4607      	mov	r7, r0
 800e7f4:	460c      	mov	r4, r1
 800e7f6:	461e      	mov	r6, r3
 800e7f8:	f101 0c14 	add.w	ip, r1, #20
 800e7fc:	2000      	movs	r0, #0
 800e7fe:	f8dc 3000 	ldr.w	r3, [ip]
 800e802:	b299      	uxth	r1, r3
 800e804:	fb02 6101 	mla	r1, r2, r1, r6
 800e808:	0c1e      	lsrs	r6, r3, #16
 800e80a:	0c0b      	lsrs	r3, r1, #16
 800e80c:	fb02 3306 	mla	r3, r2, r6, r3
 800e810:	b289      	uxth	r1, r1
 800e812:	3001      	adds	r0, #1
 800e814:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e818:	4285      	cmp	r5, r0
 800e81a:	f84c 1b04 	str.w	r1, [ip], #4
 800e81e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e822:	dcec      	bgt.n	800e7fe <__multadd+0x12>
 800e824:	b30e      	cbz	r6, 800e86a <__multadd+0x7e>
 800e826:	68a3      	ldr	r3, [r4, #8]
 800e828:	42ab      	cmp	r3, r5
 800e82a:	dc19      	bgt.n	800e860 <__multadd+0x74>
 800e82c:	6861      	ldr	r1, [r4, #4]
 800e82e:	4638      	mov	r0, r7
 800e830:	3101      	adds	r1, #1
 800e832:	f7ff ff79 	bl	800e728 <_Balloc>
 800e836:	4680      	mov	r8, r0
 800e838:	b928      	cbnz	r0, 800e846 <__multadd+0x5a>
 800e83a:	4602      	mov	r2, r0
 800e83c:	4b0c      	ldr	r3, [pc, #48]	@ (800e870 <__multadd+0x84>)
 800e83e:	480d      	ldr	r0, [pc, #52]	@ (800e874 <__multadd+0x88>)
 800e840:	21ba      	movs	r1, #186	@ 0xba
 800e842:	f001 fce9 	bl	8010218 <__assert_func>
 800e846:	6922      	ldr	r2, [r4, #16]
 800e848:	3202      	adds	r2, #2
 800e84a:	f104 010c 	add.w	r1, r4, #12
 800e84e:	0092      	lsls	r2, r2, #2
 800e850:	300c      	adds	r0, #12
 800e852:	f7fe fffa 	bl	800d84a <memcpy>
 800e856:	4621      	mov	r1, r4
 800e858:	4638      	mov	r0, r7
 800e85a:	f7ff ffa5 	bl	800e7a8 <_Bfree>
 800e85e:	4644      	mov	r4, r8
 800e860:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e864:	3501      	adds	r5, #1
 800e866:	615e      	str	r6, [r3, #20]
 800e868:	6125      	str	r5, [r4, #16]
 800e86a:	4620      	mov	r0, r4
 800e86c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e870:	08011091 	.word	0x08011091
 800e874:	080110a2 	.word	0x080110a2

0800e878 <__s2b>:
 800e878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e87c:	460c      	mov	r4, r1
 800e87e:	4615      	mov	r5, r2
 800e880:	461f      	mov	r7, r3
 800e882:	2209      	movs	r2, #9
 800e884:	3308      	adds	r3, #8
 800e886:	4606      	mov	r6, r0
 800e888:	fb93 f3f2 	sdiv	r3, r3, r2
 800e88c:	2100      	movs	r1, #0
 800e88e:	2201      	movs	r2, #1
 800e890:	429a      	cmp	r2, r3
 800e892:	db09      	blt.n	800e8a8 <__s2b+0x30>
 800e894:	4630      	mov	r0, r6
 800e896:	f7ff ff47 	bl	800e728 <_Balloc>
 800e89a:	b940      	cbnz	r0, 800e8ae <__s2b+0x36>
 800e89c:	4602      	mov	r2, r0
 800e89e:	4b19      	ldr	r3, [pc, #100]	@ (800e904 <__s2b+0x8c>)
 800e8a0:	4819      	ldr	r0, [pc, #100]	@ (800e908 <__s2b+0x90>)
 800e8a2:	21d3      	movs	r1, #211	@ 0xd3
 800e8a4:	f001 fcb8 	bl	8010218 <__assert_func>
 800e8a8:	0052      	lsls	r2, r2, #1
 800e8aa:	3101      	adds	r1, #1
 800e8ac:	e7f0      	b.n	800e890 <__s2b+0x18>
 800e8ae:	9b08      	ldr	r3, [sp, #32]
 800e8b0:	6143      	str	r3, [r0, #20]
 800e8b2:	2d09      	cmp	r5, #9
 800e8b4:	f04f 0301 	mov.w	r3, #1
 800e8b8:	6103      	str	r3, [r0, #16]
 800e8ba:	dd16      	ble.n	800e8ea <__s2b+0x72>
 800e8bc:	f104 0909 	add.w	r9, r4, #9
 800e8c0:	46c8      	mov	r8, r9
 800e8c2:	442c      	add	r4, r5
 800e8c4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e8c8:	4601      	mov	r1, r0
 800e8ca:	3b30      	subs	r3, #48	@ 0x30
 800e8cc:	220a      	movs	r2, #10
 800e8ce:	4630      	mov	r0, r6
 800e8d0:	f7ff ff8c 	bl	800e7ec <__multadd>
 800e8d4:	45a0      	cmp	r8, r4
 800e8d6:	d1f5      	bne.n	800e8c4 <__s2b+0x4c>
 800e8d8:	f1a5 0408 	sub.w	r4, r5, #8
 800e8dc:	444c      	add	r4, r9
 800e8de:	1b2d      	subs	r5, r5, r4
 800e8e0:	1963      	adds	r3, r4, r5
 800e8e2:	42bb      	cmp	r3, r7
 800e8e4:	db04      	blt.n	800e8f0 <__s2b+0x78>
 800e8e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e8ea:	340a      	adds	r4, #10
 800e8ec:	2509      	movs	r5, #9
 800e8ee:	e7f6      	b.n	800e8de <__s2b+0x66>
 800e8f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e8f4:	4601      	mov	r1, r0
 800e8f6:	3b30      	subs	r3, #48	@ 0x30
 800e8f8:	220a      	movs	r2, #10
 800e8fa:	4630      	mov	r0, r6
 800e8fc:	f7ff ff76 	bl	800e7ec <__multadd>
 800e900:	e7ee      	b.n	800e8e0 <__s2b+0x68>
 800e902:	bf00      	nop
 800e904:	08011091 	.word	0x08011091
 800e908:	080110a2 	.word	0x080110a2

0800e90c <__hi0bits>:
 800e90c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e910:	4603      	mov	r3, r0
 800e912:	bf36      	itet	cc
 800e914:	0403      	lslcc	r3, r0, #16
 800e916:	2000      	movcs	r0, #0
 800e918:	2010      	movcc	r0, #16
 800e91a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e91e:	bf3c      	itt	cc
 800e920:	021b      	lslcc	r3, r3, #8
 800e922:	3008      	addcc	r0, #8
 800e924:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e928:	bf3c      	itt	cc
 800e92a:	011b      	lslcc	r3, r3, #4
 800e92c:	3004      	addcc	r0, #4
 800e92e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e932:	bf3c      	itt	cc
 800e934:	009b      	lslcc	r3, r3, #2
 800e936:	3002      	addcc	r0, #2
 800e938:	2b00      	cmp	r3, #0
 800e93a:	db05      	blt.n	800e948 <__hi0bits+0x3c>
 800e93c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e940:	f100 0001 	add.w	r0, r0, #1
 800e944:	bf08      	it	eq
 800e946:	2020      	moveq	r0, #32
 800e948:	4770      	bx	lr

0800e94a <__lo0bits>:
 800e94a:	6803      	ldr	r3, [r0, #0]
 800e94c:	4602      	mov	r2, r0
 800e94e:	f013 0007 	ands.w	r0, r3, #7
 800e952:	d00b      	beq.n	800e96c <__lo0bits+0x22>
 800e954:	07d9      	lsls	r1, r3, #31
 800e956:	d421      	bmi.n	800e99c <__lo0bits+0x52>
 800e958:	0798      	lsls	r0, r3, #30
 800e95a:	bf49      	itett	mi
 800e95c:	085b      	lsrmi	r3, r3, #1
 800e95e:	089b      	lsrpl	r3, r3, #2
 800e960:	2001      	movmi	r0, #1
 800e962:	6013      	strmi	r3, [r2, #0]
 800e964:	bf5c      	itt	pl
 800e966:	6013      	strpl	r3, [r2, #0]
 800e968:	2002      	movpl	r0, #2
 800e96a:	4770      	bx	lr
 800e96c:	b299      	uxth	r1, r3
 800e96e:	b909      	cbnz	r1, 800e974 <__lo0bits+0x2a>
 800e970:	0c1b      	lsrs	r3, r3, #16
 800e972:	2010      	movs	r0, #16
 800e974:	b2d9      	uxtb	r1, r3
 800e976:	b909      	cbnz	r1, 800e97c <__lo0bits+0x32>
 800e978:	3008      	adds	r0, #8
 800e97a:	0a1b      	lsrs	r3, r3, #8
 800e97c:	0719      	lsls	r1, r3, #28
 800e97e:	bf04      	itt	eq
 800e980:	091b      	lsreq	r3, r3, #4
 800e982:	3004      	addeq	r0, #4
 800e984:	0799      	lsls	r1, r3, #30
 800e986:	bf04      	itt	eq
 800e988:	089b      	lsreq	r3, r3, #2
 800e98a:	3002      	addeq	r0, #2
 800e98c:	07d9      	lsls	r1, r3, #31
 800e98e:	d403      	bmi.n	800e998 <__lo0bits+0x4e>
 800e990:	085b      	lsrs	r3, r3, #1
 800e992:	f100 0001 	add.w	r0, r0, #1
 800e996:	d003      	beq.n	800e9a0 <__lo0bits+0x56>
 800e998:	6013      	str	r3, [r2, #0]
 800e99a:	4770      	bx	lr
 800e99c:	2000      	movs	r0, #0
 800e99e:	4770      	bx	lr
 800e9a0:	2020      	movs	r0, #32
 800e9a2:	4770      	bx	lr

0800e9a4 <__i2b>:
 800e9a4:	b510      	push	{r4, lr}
 800e9a6:	460c      	mov	r4, r1
 800e9a8:	2101      	movs	r1, #1
 800e9aa:	f7ff febd 	bl	800e728 <_Balloc>
 800e9ae:	4602      	mov	r2, r0
 800e9b0:	b928      	cbnz	r0, 800e9be <__i2b+0x1a>
 800e9b2:	4b05      	ldr	r3, [pc, #20]	@ (800e9c8 <__i2b+0x24>)
 800e9b4:	4805      	ldr	r0, [pc, #20]	@ (800e9cc <__i2b+0x28>)
 800e9b6:	f240 1145 	movw	r1, #325	@ 0x145
 800e9ba:	f001 fc2d 	bl	8010218 <__assert_func>
 800e9be:	2301      	movs	r3, #1
 800e9c0:	6144      	str	r4, [r0, #20]
 800e9c2:	6103      	str	r3, [r0, #16]
 800e9c4:	bd10      	pop	{r4, pc}
 800e9c6:	bf00      	nop
 800e9c8:	08011091 	.word	0x08011091
 800e9cc:	080110a2 	.word	0x080110a2

0800e9d0 <__multiply>:
 800e9d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9d4:	4617      	mov	r7, r2
 800e9d6:	690a      	ldr	r2, [r1, #16]
 800e9d8:	693b      	ldr	r3, [r7, #16]
 800e9da:	429a      	cmp	r2, r3
 800e9dc:	bfa8      	it	ge
 800e9de:	463b      	movge	r3, r7
 800e9e0:	4689      	mov	r9, r1
 800e9e2:	bfa4      	itt	ge
 800e9e4:	460f      	movge	r7, r1
 800e9e6:	4699      	movge	r9, r3
 800e9e8:	693d      	ldr	r5, [r7, #16]
 800e9ea:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e9ee:	68bb      	ldr	r3, [r7, #8]
 800e9f0:	6879      	ldr	r1, [r7, #4]
 800e9f2:	eb05 060a 	add.w	r6, r5, sl
 800e9f6:	42b3      	cmp	r3, r6
 800e9f8:	b085      	sub	sp, #20
 800e9fa:	bfb8      	it	lt
 800e9fc:	3101      	addlt	r1, #1
 800e9fe:	f7ff fe93 	bl	800e728 <_Balloc>
 800ea02:	b930      	cbnz	r0, 800ea12 <__multiply+0x42>
 800ea04:	4602      	mov	r2, r0
 800ea06:	4b41      	ldr	r3, [pc, #260]	@ (800eb0c <__multiply+0x13c>)
 800ea08:	4841      	ldr	r0, [pc, #260]	@ (800eb10 <__multiply+0x140>)
 800ea0a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ea0e:	f001 fc03 	bl	8010218 <__assert_func>
 800ea12:	f100 0414 	add.w	r4, r0, #20
 800ea16:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ea1a:	4623      	mov	r3, r4
 800ea1c:	2200      	movs	r2, #0
 800ea1e:	4573      	cmp	r3, lr
 800ea20:	d320      	bcc.n	800ea64 <__multiply+0x94>
 800ea22:	f107 0814 	add.w	r8, r7, #20
 800ea26:	f109 0114 	add.w	r1, r9, #20
 800ea2a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ea2e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ea32:	9302      	str	r3, [sp, #8]
 800ea34:	1beb      	subs	r3, r5, r7
 800ea36:	3b15      	subs	r3, #21
 800ea38:	f023 0303 	bic.w	r3, r3, #3
 800ea3c:	3304      	adds	r3, #4
 800ea3e:	3715      	adds	r7, #21
 800ea40:	42bd      	cmp	r5, r7
 800ea42:	bf38      	it	cc
 800ea44:	2304      	movcc	r3, #4
 800ea46:	9301      	str	r3, [sp, #4]
 800ea48:	9b02      	ldr	r3, [sp, #8]
 800ea4a:	9103      	str	r1, [sp, #12]
 800ea4c:	428b      	cmp	r3, r1
 800ea4e:	d80c      	bhi.n	800ea6a <__multiply+0x9a>
 800ea50:	2e00      	cmp	r6, #0
 800ea52:	dd03      	ble.n	800ea5c <__multiply+0x8c>
 800ea54:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d055      	beq.n	800eb08 <__multiply+0x138>
 800ea5c:	6106      	str	r6, [r0, #16]
 800ea5e:	b005      	add	sp, #20
 800ea60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea64:	f843 2b04 	str.w	r2, [r3], #4
 800ea68:	e7d9      	b.n	800ea1e <__multiply+0x4e>
 800ea6a:	f8b1 a000 	ldrh.w	sl, [r1]
 800ea6e:	f1ba 0f00 	cmp.w	sl, #0
 800ea72:	d01f      	beq.n	800eab4 <__multiply+0xe4>
 800ea74:	46c4      	mov	ip, r8
 800ea76:	46a1      	mov	r9, r4
 800ea78:	2700      	movs	r7, #0
 800ea7a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ea7e:	f8d9 3000 	ldr.w	r3, [r9]
 800ea82:	fa1f fb82 	uxth.w	fp, r2
 800ea86:	b29b      	uxth	r3, r3
 800ea88:	fb0a 330b 	mla	r3, sl, fp, r3
 800ea8c:	443b      	add	r3, r7
 800ea8e:	f8d9 7000 	ldr.w	r7, [r9]
 800ea92:	0c12      	lsrs	r2, r2, #16
 800ea94:	0c3f      	lsrs	r7, r7, #16
 800ea96:	fb0a 7202 	mla	r2, sl, r2, r7
 800ea9a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ea9e:	b29b      	uxth	r3, r3
 800eaa0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eaa4:	4565      	cmp	r5, ip
 800eaa6:	f849 3b04 	str.w	r3, [r9], #4
 800eaaa:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800eaae:	d8e4      	bhi.n	800ea7a <__multiply+0xaa>
 800eab0:	9b01      	ldr	r3, [sp, #4]
 800eab2:	50e7      	str	r7, [r4, r3]
 800eab4:	9b03      	ldr	r3, [sp, #12]
 800eab6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800eaba:	3104      	adds	r1, #4
 800eabc:	f1b9 0f00 	cmp.w	r9, #0
 800eac0:	d020      	beq.n	800eb04 <__multiply+0x134>
 800eac2:	6823      	ldr	r3, [r4, #0]
 800eac4:	4647      	mov	r7, r8
 800eac6:	46a4      	mov	ip, r4
 800eac8:	f04f 0a00 	mov.w	sl, #0
 800eacc:	f8b7 b000 	ldrh.w	fp, [r7]
 800ead0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ead4:	fb09 220b 	mla	r2, r9, fp, r2
 800ead8:	4452      	add	r2, sl
 800eada:	b29b      	uxth	r3, r3
 800eadc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eae0:	f84c 3b04 	str.w	r3, [ip], #4
 800eae4:	f857 3b04 	ldr.w	r3, [r7], #4
 800eae8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eaec:	f8bc 3000 	ldrh.w	r3, [ip]
 800eaf0:	fb09 330a 	mla	r3, r9, sl, r3
 800eaf4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800eaf8:	42bd      	cmp	r5, r7
 800eafa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eafe:	d8e5      	bhi.n	800eacc <__multiply+0xfc>
 800eb00:	9a01      	ldr	r2, [sp, #4]
 800eb02:	50a3      	str	r3, [r4, r2]
 800eb04:	3404      	adds	r4, #4
 800eb06:	e79f      	b.n	800ea48 <__multiply+0x78>
 800eb08:	3e01      	subs	r6, #1
 800eb0a:	e7a1      	b.n	800ea50 <__multiply+0x80>
 800eb0c:	08011091 	.word	0x08011091
 800eb10:	080110a2 	.word	0x080110a2

0800eb14 <__pow5mult>:
 800eb14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb18:	4615      	mov	r5, r2
 800eb1a:	f012 0203 	ands.w	r2, r2, #3
 800eb1e:	4607      	mov	r7, r0
 800eb20:	460e      	mov	r6, r1
 800eb22:	d007      	beq.n	800eb34 <__pow5mult+0x20>
 800eb24:	4c25      	ldr	r4, [pc, #148]	@ (800ebbc <__pow5mult+0xa8>)
 800eb26:	3a01      	subs	r2, #1
 800eb28:	2300      	movs	r3, #0
 800eb2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800eb2e:	f7ff fe5d 	bl	800e7ec <__multadd>
 800eb32:	4606      	mov	r6, r0
 800eb34:	10ad      	asrs	r5, r5, #2
 800eb36:	d03d      	beq.n	800ebb4 <__pow5mult+0xa0>
 800eb38:	69fc      	ldr	r4, [r7, #28]
 800eb3a:	b97c      	cbnz	r4, 800eb5c <__pow5mult+0x48>
 800eb3c:	2010      	movs	r0, #16
 800eb3e:	f7ff fd3d 	bl	800e5bc <malloc>
 800eb42:	4602      	mov	r2, r0
 800eb44:	61f8      	str	r0, [r7, #28]
 800eb46:	b928      	cbnz	r0, 800eb54 <__pow5mult+0x40>
 800eb48:	4b1d      	ldr	r3, [pc, #116]	@ (800ebc0 <__pow5mult+0xac>)
 800eb4a:	481e      	ldr	r0, [pc, #120]	@ (800ebc4 <__pow5mult+0xb0>)
 800eb4c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800eb50:	f001 fb62 	bl	8010218 <__assert_func>
 800eb54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800eb58:	6004      	str	r4, [r0, #0]
 800eb5a:	60c4      	str	r4, [r0, #12]
 800eb5c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800eb60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800eb64:	b94c      	cbnz	r4, 800eb7a <__pow5mult+0x66>
 800eb66:	f240 2171 	movw	r1, #625	@ 0x271
 800eb6a:	4638      	mov	r0, r7
 800eb6c:	f7ff ff1a 	bl	800e9a4 <__i2b>
 800eb70:	2300      	movs	r3, #0
 800eb72:	f8c8 0008 	str.w	r0, [r8, #8]
 800eb76:	4604      	mov	r4, r0
 800eb78:	6003      	str	r3, [r0, #0]
 800eb7a:	f04f 0900 	mov.w	r9, #0
 800eb7e:	07eb      	lsls	r3, r5, #31
 800eb80:	d50a      	bpl.n	800eb98 <__pow5mult+0x84>
 800eb82:	4631      	mov	r1, r6
 800eb84:	4622      	mov	r2, r4
 800eb86:	4638      	mov	r0, r7
 800eb88:	f7ff ff22 	bl	800e9d0 <__multiply>
 800eb8c:	4631      	mov	r1, r6
 800eb8e:	4680      	mov	r8, r0
 800eb90:	4638      	mov	r0, r7
 800eb92:	f7ff fe09 	bl	800e7a8 <_Bfree>
 800eb96:	4646      	mov	r6, r8
 800eb98:	106d      	asrs	r5, r5, #1
 800eb9a:	d00b      	beq.n	800ebb4 <__pow5mult+0xa0>
 800eb9c:	6820      	ldr	r0, [r4, #0]
 800eb9e:	b938      	cbnz	r0, 800ebb0 <__pow5mult+0x9c>
 800eba0:	4622      	mov	r2, r4
 800eba2:	4621      	mov	r1, r4
 800eba4:	4638      	mov	r0, r7
 800eba6:	f7ff ff13 	bl	800e9d0 <__multiply>
 800ebaa:	6020      	str	r0, [r4, #0]
 800ebac:	f8c0 9000 	str.w	r9, [r0]
 800ebb0:	4604      	mov	r4, r0
 800ebb2:	e7e4      	b.n	800eb7e <__pow5mult+0x6a>
 800ebb4:	4630      	mov	r0, r6
 800ebb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ebba:	bf00      	nop
 800ebbc:	080111b4 	.word	0x080111b4
 800ebc0:	08011022 	.word	0x08011022
 800ebc4:	080110a2 	.word	0x080110a2

0800ebc8 <__lshift>:
 800ebc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ebcc:	460c      	mov	r4, r1
 800ebce:	6849      	ldr	r1, [r1, #4]
 800ebd0:	6923      	ldr	r3, [r4, #16]
 800ebd2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ebd6:	68a3      	ldr	r3, [r4, #8]
 800ebd8:	4607      	mov	r7, r0
 800ebda:	4691      	mov	r9, r2
 800ebdc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ebe0:	f108 0601 	add.w	r6, r8, #1
 800ebe4:	42b3      	cmp	r3, r6
 800ebe6:	db0b      	blt.n	800ec00 <__lshift+0x38>
 800ebe8:	4638      	mov	r0, r7
 800ebea:	f7ff fd9d 	bl	800e728 <_Balloc>
 800ebee:	4605      	mov	r5, r0
 800ebf0:	b948      	cbnz	r0, 800ec06 <__lshift+0x3e>
 800ebf2:	4602      	mov	r2, r0
 800ebf4:	4b28      	ldr	r3, [pc, #160]	@ (800ec98 <__lshift+0xd0>)
 800ebf6:	4829      	ldr	r0, [pc, #164]	@ (800ec9c <__lshift+0xd4>)
 800ebf8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ebfc:	f001 fb0c 	bl	8010218 <__assert_func>
 800ec00:	3101      	adds	r1, #1
 800ec02:	005b      	lsls	r3, r3, #1
 800ec04:	e7ee      	b.n	800ebe4 <__lshift+0x1c>
 800ec06:	2300      	movs	r3, #0
 800ec08:	f100 0114 	add.w	r1, r0, #20
 800ec0c:	f100 0210 	add.w	r2, r0, #16
 800ec10:	4618      	mov	r0, r3
 800ec12:	4553      	cmp	r3, sl
 800ec14:	db33      	blt.n	800ec7e <__lshift+0xb6>
 800ec16:	6920      	ldr	r0, [r4, #16]
 800ec18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ec1c:	f104 0314 	add.w	r3, r4, #20
 800ec20:	f019 091f 	ands.w	r9, r9, #31
 800ec24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ec28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ec2c:	d02b      	beq.n	800ec86 <__lshift+0xbe>
 800ec2e:	f1c9 0e20 	rsb	lr, r9, #32
 800ec32:	468a      	mov	sl, r1
 800ec34:	2200      	movs	r2, #0
 800ec36:	6818      	ldr	r0, [r3, #0]
 800ec38:	fa00 f009 	lsl.w	r0, r0, r9
 800ec3c:	4310      	orrs	r0, r2
 800ec3e:	f84a 0b04 	str.w	r0, [sl], #4
 800ec42:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec46:	459c      	cmp	ip, r3
 800ec48:	fa22 f20e 	lsr.w	r2, r2, lr
 800ec4c:	d8f3      	bhi.n	800ec36 <__lshift+0x6e>
 800ec4e:	ebac 0304 	sub.w	r3, ip, r4
 800ec52:	3b15      	subs	r3, #21
 800ec54:	f023 0303 	bic.w	r3, r3, #3
 800ec58:	3304      	adds	r3, #4
 800ec5a:	f104 0015 	add.w	r0, r4, #21
 800ec5e:	4560      	cmp	r0, ip
 800ec60:	bf88      	it	hi
 800ec62:	2304      	movhi	r3, #4
 800ec64:	50ca      	str	r2, [r1, r3]
 800ec66:	b10a      	cbz	r2, 800ec6c <__lshift+0xa4>
 800ec68:	f108 0602 	add.w	r6, r8, #2
 800ec6c:	3e01      	subs	r6, #1
 800ec6e:	4638      	mov	r0, r7
 800ec70:	612e      	str	r6, [r5, #16]
 800ec72:	4621      	mov	r1, r4
 800ec74:	f7ff fd98 	bl	800e7a8 <_Bfree>
 800ec78:	4628      	mov	r0, r5
 800ec7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec7e:	f842 0f04 	str.w	r0, [r2, #4]!
 800ec82:	3301      	adds	r3, #1
 800ec84:	e7c5      	b.n	800ec12 <__lshift+0x4a>
 800ec86:	3904      	subs	r1, #4
 800ec88:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec8c:	f841 2f04 	str.w	r2, [r1, #4]!
 800ec90:	459c      	cmp	ip, r3
 800ec92:	d8f9      	bhi.n	800ec88 <__lshift+0xc0>
 800ec94:	e7ea      	b.n	800ec6c <__lshift+0xa4>
 800ec96:	bf00      	nop
 800ec98:	08011091 	.word	0x08011091
 800ec9c:	080110a2 	.word	0x080110a2

0800eca0 <__mcmp>:
 800eca0:	690a      	ldr	r2, [r1, #16]
 800eca2:	4603      	mov	r3, r0
 800eca4:	6900      	ldr	r0, [r0, #16]
 800eca6:	1a80      	subs	r0, r0, r2
 800eca8:	b530      	push	{r4, r5, lr}
 800ecaa:	d10e      	bne.n	800ecca <__mcmp+0x2a>
 800ecac:	3314      	adds	r3, #20
 800ecae:	3114      	adds	r1, #20
 800ecb0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ecb4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ecb8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ecbc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ecc0:	4295      	cmp	r5, r2
 800ecc2:	d003      	beq.n	800eccc <__mcmp+0x2c>
 800ecc4:	d205      	bcs.n	800ecd2 <__mcmp+0x32>
 800ecc6:	f04f 30ff 	mov.w	r0, #4294967295
 800ecca:	bd30      	pop	{r4, r5, pc}
 800eccc:	42a3      	cmp	r3, r4
 800ecce:	d3f3      	bcc.n	800ecb8 <__mcmp+0x18>
 800ecd0:	e7fb      	b.n	800ecca <__mcmp+0x2a>
 800ecd2:	2001      	movs	r0, #1
 800ecd4:	e7f9      	b.n	800ecca <__mcmp+0x2a>
	...

0800ecd8 <__mdiff>:
 800ecd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecdc:	4689      	mov	r9, r1
 800ecde:	4606      	mov	r6, r0
 800ece0:	4611      	mov	r1, r2
 800ece2:	4648      	mov	r0, r9
 800ece4:	4614      	mov	r4, r2
 800ece6:	f7ff ffdb 	bl	800eca0 <__mcmp>
 800ecea:	1e05      	subs	r5, r0, #0
 800ecec:	d112      	bne.n	800ed14 <__mdiff+0x3c>
 800ecee:	4629      	mov	r1, r5
 800ecf0:	4630      	mov	r0, r6
 800ecf2:	f7ff fd19 	bl	800e728 <_Balloc>
 800ecf6:	4602      	mov	r2, r0
 800ecf8:	b928      	cbnz	r0, 800ed06 <__mdiff+0x2e>
 800ecfa:	4b3f      	ldr	r3, [pc, #252]	@ (800edf8 <__mdiff+0x120>)
 800ecfc:	f240 2137 	movw	r1, #567	@ 0x237
 800ed00:	483e      	ldr	r0, [pc, #248]	@ (800edfc <__mdiff+0x124>)
 800ed02:	f001 fa89 	bl	8010218 <__assert_func>
 800ed06:	2301      	movs	r3, #1
 800ed08:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ed0c:	4610      	mov	r0, r2
 800ed0e:	b003      	add	sp, #12
 800ed10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed14:	bfbc      	itt	lt
 800ed16:	464b      	movlt	r3, r9
 800ed18:	46a1      	movlt	r9, r4
 800ed1a:	4630      	mov	r0, r6
 800ed1c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ed20:	bfba      	itte	lt
 800ed22:	461c      	movlt	r4, r3
 800ed24:	2501      	movlt	r5, #1
 800ed26:	2500      	movge	r5, #0
 800ed28:	f7ff fcfe 	bl	800e728 <_Balloc>
 800ed2c:	4602      	mov	r2, r0
 800ed2e:	b918      	cbnz	r0, 800ed38 <__mdiff+0x60>
 800ed30:	4b31      	ldr	r3, [pc, #196]	@ (800edf8 <__mdiff+0x120>)
 800ed32:	f240 2145 	movw	r1, #581	@ 0x245
 800ed36:	e7e3      	b.n	800ed00 <__mdiff+0x28>
 800ed38:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ed3c:	6926      	ldr	r6, [r4, #16]
 800ed3e:	60c5      	str	r5, [r0, #12]
 800ed40:	f109 0310 	add.w	r3, r9, #16
 800ed44:	f109 0514 	add.w	r5, r9, #20
 800ed48:	f104 0e14 	add.w	lr, r4, #20
 800ed4c:	f100 0b14 	add.w	fp, r0, #20
 800ed50:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ed54:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ed58:	9301      	str	r3, [sp, #4]
 800ed5a:	46d9      	mov	r9, fp
 800ed5c:	f04f 0c00 	mov.w	ip, #0
 800ed60:	9b01      	ldr	r3, [sp, #4]
 800ed62:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ed66:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ed6a:	9301      	str	r3, [sp, #4]
 800ed6c:	fa1f f38a 	uxth.w	r3, sl
 800ed70:	4619      	mov	r1, r3
 800ed72:	b283      	uxth	r3, r0
 800ed74:	1acb      	subs	r3, r1, r3
 800ed76:	0c00      	lsrs	r0, r0, #16
 800ed78:	4463      	add	r3, ip
 800ed7a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ed7e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ed82:	b29b      	uxth	r3, r3
 800ed84:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ed88:	4576      	cmp	r6, lr
 800ed8a:	f849 3b04 	str.w	r3, [r9], #4
 800ed8e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ed92:	d8e5      	bhi.n	800ed60 <__mdiff+0x88>
 800ed94:	1b33      	subs	r3, r6, r4
 800ed96:	3b15      	subs	r3, #21
 800ed98:	f023 0303 	bic.w	r3, r3, #3
 800ed9c:	3415      	adds	r4, #21
 800ed9e:	3304      	adds	r3, #4
 800eda0:	42a6      	cmp	r6, r4
 800eda2:	bf38      	it	cc
 800eda4:	2304      	movcc	r3, #4
 800eda6:	441d      	add	r5, r3
 800eda8:	445b      	add	r3, fp
 800edaa:	461e      	mov	r6, r3
 800edac:	462c      	mov	r4, r5
 800edae:	4544      	cmp	r4, r8
 800edb0:	d30e      	bcc.n	800edd0 <__mdiff+0xf8>
 800edb2:	f108 0103 	add.w	r1, r8, #3
 800edb6:	1b49      	subs	r1, r1, r5
 800edb8:	f021 0103 	bic.w	r1, r1, #3
 800edbc:	3d03      	subs	r5, #3
 800edbe:	45a8      	cmp	r8, r5
 800edc0:	bf38      	it	cc
 800edc2:	2100      	movcc	r1, #0
 800edc4:	440b      	add	r3, r1
 800edc6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800edca:	b191      	cbz	r1, 800edf2 <__mdiff+0x11a>
 800edcc:	6117      	str	r7, [r2, #16]
 800edce:	e79d      	b.n	800ed0c <__mdiff+0x34>
 800edd0:	f854 1b04 	ldr.w	r1, [r4], #4
 800edd4:	46e6      	mov	lr, ip
 800edd6:	0c08      	lsrs	r0, r1, #16
 800edd8:	fa1c fc81 	uxtah	ip, ip, r1
 800eddc:	4471      	add	r1, lr
 800edde:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ede2:	b289      	uxth	r1, r1
 800ede4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ede8:	f846 1b04 	str.w	r1, [r6], #4
 800edec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800edf0:	e7dd      	b.n	800edae <__mdiff+0xd6>
 800edf2:	3f01      	subs	r7, #1
 800edf4:	e7e7      	b.n	800edc6 <__mdiff+0xee>
 800edf6:	bf00      	nop
 800edf8:	08011091 	.word	0x08011091
 800edfc:	080110a2 	.word	0x080110a2

0800ee00 <__ulp>:
 800ee00:	b082      	sub	sp, #8
 800ee02:	ed8d 0b00 	vstr	d0, [sp]
 800ee06:	9a01      	ldr	r2, [sp, #4]
 800ee08:	4b0f      	ldr	r3, [pc, #60]	@ (800ee48 <__ulp+0x48>)
 800ee0a:	4013      	ands	r3, r2
 800ee0c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	dc08      	bgt.n	800ee26 <__ulp+0x26>
 800ee14:	425b      	negs	r3, r3
 800ee16:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ee1a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ee1e:	da04      	bge.n	800ee2a <__ulp+0x2a>
 800ee20:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ee24:	4113      	asrs	r3, r2
 800ee26:	2200      	movs	r2, #0
 800ee28:	e008      	b.n	800ee3c <__ulp+0x3c>
 800ee2a:	f1a2 0314 	sub.w	r3, r2, #20
 800ee2e:	2b1e      	cmp	r3, #30
 800ee30:	bfda      	itte	le
 800ee32:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ee36:	40da      	lsrle	r2, r3
 800ee38:	2201      	movgt	r2, #1
 800ee3a:	2300      	movs	r3, #0
 800ee3c:	4619      	mov	r1, r3
 800ee3e:	4610      	mov	r0, r2
 800ee40:	ec41 0b10 	vmov	d0, r0, r1
 800ee44:	b002      	add	sp, #8
 800ee46:	4770      	bx	lr
 800ee48:	7ff00000 	.word	0x7ff00000

0800ee4c <__b2d>:
 800ee4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee50:	6906      	ldr	r6, [r0, #16]
 800ee52:	f100 0814 	add.w	r8, r0, #20
 800ee56:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ee5a:	1f37      	subs	r7, r6, #4
 800ee5c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ee60:	4610      	mov	r0, r2
 800ee62:	f7ff fd53 	bl	800e90c <__hi0bits>
 800ee66:	f1c0 0320 	rsb	r3, r0, #32
 800ee6a:	280a      	cmp	r0, #10
 800ee6c:	600b      	str	r3, [r1, #0]
 800ee6e:	491b      	ldr	r1, [pc, #108]	@ (800eedc <__b2d+0x90>)
 800ee70:	dc15      	bgt.n	800ee9e <__b2d+0x52>
 800ee72:	f1c0 0c0b 	rsb	ip, r0, #11
 800ee76:	fa22 f30c 	lsr.w	r3, r2, ip
 800ee7a:	45b8      	cmp	r8, r7
 800ee7c:	ea43 0501 	orr.w	r5, r3, r1
 800ee80:	bf34      	ite	cc
 800ee82:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ee86:	2300      	movcs	r3, #0
 800ee88:	3015      	adds	r0, #21
 800ee8a:	fa02 f000 	lsl.w	r0, r2, r0
 800ee8e:	fa23 f30c 	lsr.w	r3, r3, ip
 800ee92:	4303      	orrs	r3, r0
 800ee94:	461c      	mov	r4, r3
 800ee96:	ec45 4b10 	vmov	d0, r4, r5
 800ee9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee9e:	45b8      	cmp	r8, r7
 800eea0:	bf3a      	itte	cc
 800eea2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800eea6:	f1a6 0708 	subcc.w	r7, r6, #8
 800eeaa:	2300      	movcs	r3, #0
 800eeac:	380b      	subs	r0, #11
 800eeae:	d012      	beq.n	800eed6 <__b2d+0x8a>
 800eeb0:	f1c0 0120 	rsb	r1, r0, #32
 800eeb4:	fa23 f401 	lsr.w	r4, r3, r1
 800eeb8:	4082      	lsls	r2, r0
 800eeba:	4322      	orrs	r2, r4
 800eebc:	4547      	cmp	r7, r8
 800eebe:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800eec2:	bf8c      	ite	hi
 800eec4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800eec8:	2200      	movls	r2, #0
 800eeca:	4083      	lsls	r3, r0
 800eecc:	40ca      	lsrs	r2, r1
 800eece:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800eed2:	4313      	orrs	r3, r2
 800eed4:	e7de      	b.n	800ee94 <__b2d+0x48>
 800eed6:	ea42 0501 	orr.w	r5, r2, r1
 800eeda:	e7db      	b.n	800ee94 <__b2d+0x48>
 800eedc:	3ff00000 	.word	0x3ff00000

0800eee0 <__d2b>:
 800eee0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800eee4:	460f      	mov	r7, r1
 800eee6:	2101      	movs	r1, #1
 800eee8:	ec59 8b10 	vmov	r8, r9, d0
 800eeec:	4616      	mov	r6, r2
 800eeee:	f7ff fc1b 	bl	800e728 <_Balloc>
 800eef2:	4604      	mov	r4, r0
 800eef4:	b930      	cbnz	r0, 800ef04 <__d2b+0x24>
 800eef6:	4602      	mov	r2, r0
 800eef8:	4b23      	ldr	r3, [pc, #140]	@ (800ef88 <__d2b+0xa8>)
 800eefa:	4824      	ldr	r0, [pc, #144]	@ (800ef8c <__d2b+0xac>)
 800eefc:	f240 310f 	movw	r1, #783	@ 0x30f
 800ef00:	f001 f98a 	bl	8010218 <__assert_func>
 800ef04:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ef08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ef0c:	b10d      	cbz	r5, 800ef12 <__d2b+0x32>
 800ef0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ef12:	9301      	str	r3, [sp, #4]
 800ef14:	f1b8 0300 	subs.w	r3, r8, #0
 800ef18:	d023      	beq.n	800ef62 <__d2b+0x82>
 800ef1a:	4668      	mov	r0, sp
 800ef1c:	9300      	str	r3, [sp, #0]
 800ef1e:	f7ff fd14 	bl	800e94a <__lo0bits>
 800ef22:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ef26:	b1d0      	cbz	r0, 800ef5e <__d2b+0x7e>
 800ef28:	f1c0 0320 	rsb	r3, r0, #32
 800ef2c:	fa02 f303 	lsl.w	r3, r2, r3
 800ef30:	430b      	orrs	r3, r1
 800ef32:	40c2      	lsrs	r2, r0
 800ef34:	6163      	str	r3, [r4, #20]
 800ef36:	9201      	str	r2, [sp, #4]
 800ef38:	9b01      	ldr	r3, [sp, #4]
 800ef3a:	61a3      	str	r3, [r4, #24]
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	bf0c      	ite	eq
 800ef40:	2201      	moveq	r2, #1
 800ef42:	2202      	movne	r2, #2
 800ef44:	6122      	str	r2, [r4, #16]
 800ef46:	b1a5      	cbz	r5, 800ef72 <__d2b+0x92>
 800ef48:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ef4c:	4405      	add	r5, r0
 800ef4e:	603d      	str	r5, [r7, #0]
 800ef50:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ef54:	6030      	str	r0, [r6, #0]
 800ef56:	4620      	mov	r0, r4
 800ef58:	b003      	add	sp, #12
 800ef5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ef5e:	6161      	str	r1, [r4, #20]
 800ef60:	e7ea      	b.n	800ef38 <__d2b+0x58>
 800ef62:	a801      	add	r0, sp, #4
 800ef64:	f7ff fcf1 	bl	800e94a <__lo0bits>
 800ef68:	9b01      	ldr	r3, [sp, #4]
 800ef6a:	6163      	str	r3, [r4, #20]
 800ef6c:	3020      	adds	r0, #32
 800ef6e:	2201      	movs	r2, #1
 800ef70:	e7e8      	b.n	800ef44 <__d2b+0x64>
 800ef72:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ef76:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ef7a:	6038      	str	r0, [r7, #0]
 800ef7c:	6918      	ldr	r0, [r3, #16]
 800ef7e:	f7ff fcc5 	bl	800e90c <__hi0bits>
 800ef82:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ef86:	e7e5      	b.n	800ef54 <__d2b+0x74>
 800ef88:	08011091 	.word	0x08011091
 800ef8c:	080110a2 	.word	0x080110a2

0800ef90 <__ratio>:
 800ef90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef94:	b085      	sub	sp, #20
 800ef96:	e9cd 1000 	strd	r1, r0, [sp]
 800ef9a:	a902      	add	r1, sp, #8
 800ef9c:	f7ff ff56 	bl	800ee4c <__b2d>
 800efa0:	9800      	ldr	r0, [sp, #0]
 800efa2:	a903      	add	r1, sp, #12
 800efa4:	ec55 4b10 	vmov	r4, r5, d0
 800efa8:	f7ff ff50 	bl	800ee4c <__b2d>
 800efac:	9b01      	ldr	r3, [sp, #4]
 800efae:	6919      	ldr	r1, [r3, #16]
 800efb0:	9b00      	ldr	r3, [sp, #0]
 800efb2:	691b      	ldr	r3, [r3, #16]
 800efb4:	1ac9      	subs	r1, r1, r3
 800efb6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800efba:	1a9b      	subs	r3, r3, r2
 800efbc:	ec5b ab10 	vmov	sl, fp, d0
 800efc0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	bfce      	itee	gt
 800efc8:	462a      	movgt	r2, r5
 800efca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800efce:	465a      	movle	r2, fp
 800efd0:	462f      	mov	r7, r5
 800efd2:	46d9      	mov	r9, fp
 800efd4:	bfcc      	ite	gt
 800efd6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800efda:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800efde:	464b      	mov	r3, r9
 800efe0:	4652      	mov	r2, sl
 800efe2:	4620      	mov	r0, r4
 800efe4:	4639      	mov	r1, r7
 800efe6:	f7f1 fc59 	bl	800089c <__aeabi_ddiv>
 800efea:	ec41 0b10 	vmov	d0, r0, r1
 800efee:	b005      	add	sp, #20
 800eff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800eff4 <__copybits>:
 800eff4:	3901      	subs	r1, #1
 800eff6:	b570      	push	{r4, r5, r6, lr}
 800eff8:	1149      	asrs	r1, r1, #5
 800effa:	6914      	ldr	r4, [r2, #16]
 800effc:	3101      	adds	r1, #1
 800effe:	f102 0314 	add.w	r3, r2, #20
 800f002:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f006:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f00a:	1f05      	subs	r5, r0, #4
 800f00c:	42a3      	cmp	r3, r4
 800f00e:	d30c      	bcc.n	800f02a <__copybits+0x36>
 800f010:	1aa3      	subs	r3, r4, r2
 800f012:	3b11      	subs	r3, #17
 800f014:	f023 0303 	bic.w	r3, r3, #3
 800f018:	3211      	adds	r2, #17
 800f01a:	42a2      	cmp	r2, r4
 800f01c:	bf88      	it	hi
 800f01e:	2300      	movhi	r3, #0
 800f020:	4418      	add	r0, r3
 800f022:	2300      	movs	r3, #0
 800f024:	4288      	cmp	r0, r1
 800f026:	d305      	bcc.n	800f034 <__copybits+0x40>
 800f028:	bd70      	pop	{r4, r5, r6, pc}
 800f02a:	f853 6b04 	ldr.w	r6, [r3], #4
 800f02e:	f845 6f04 	str.w	r6, [r5, #4]!
 800f032:	e7eb      	b.n	800f00c <__copybits+0x18>
 800f034:	f840 3b04 	str.w	r3, [r0], #4
 800f038:	e7f4      	b.n	800f024 <__copybits+0x30>

0800f03a <__any_on>:
 800f03a:	f100 0214 	add.w	r2, r0, #20
 800f03e:	6900      	ldr	r0, [r0, #16]
 800f040:	114b      	asrs	r3, r1, #5
 800f042:	4298      	cmp	r0, r3
 800f044:	b510      	push	{r4, lr}
 800f046:	db11      	blt.n	800f06c <__any_on+0x32>
 800f048:	dd0a      	ble.n	800f060 <__any_on+0x26>
 800f04a:	f011 011f 	ands.w	r1, r1, #31
 800f04e:	d007      	beq.n	800f060 <__any_on+0x26>
 800f050:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f054:	fa24 f001 	lsr.w	r0, r4, r1
 800f058:	fa00 f101 	lsl.w	r1, r0, r1
 800f05c:	428c      	cmp	r4, r1
 800f05e:	d10b      	bne.n	800f078 <__any_on+0x3e>
 800f060:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f064:	4293      	cmp	r3, r2
 800f066:	d803      	bhi.n	800f070 <__any_on+0x36>
 800f068:	2000      	movs	r0, #0
 800f06a:	bd10      	pop	{r4, pc}
 800f06c:	4603      	mov	r3, r0
 800f06e:	e7f7      	b.n	800f060 <__any_on+0x26>
 800f070:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f074:	2900      	cmp	r1, #0
 800f076:	d0f5      	beq.n	800f064 <__any_on+0x2a>
 800f078:	2001      	movs	r0, #1
 800f07a:	e7f6      	b.n	800f06a <__any_on+0x30>

0800f07c <sulp>:
 800f07c:	b570      	push	{r4, r5, r6, lr}
 800f07e:	4604      	mov	r4, r0
 800f080:	460d      	mov	r5, r1
 800f082:	ec45 4b10 	vmov	d0, r4, r5
 800f086:	4616      	mov	r6, r2
 800f088:	f7ff feba 	bl	800ee00 <__ulp>
 800f08c:	ec51 0b10 	vmov	r0, r1, d0
 800f090:	b17e      	cbz	r6, 800f0b2 <sulp+0x36>
 800f092:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f096:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	dd09      	ble.n	800f0b2 <sulp+0x36>
 800f09e:	051b      	lsls	r3, r3, #20
 800f0a0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800f0a4:	2400      	movs	r4, #0
 800f0a6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800f0aa:	4622      	mov	r2, r4
 800f0ac:	462b      	mov	r3, r5
 800f0ae:	f7f1 facb 	bl	8000648 <__aeabi_dmul>
 800f0b2:	ec41 0b10 	vmov	d0, r0, r1
 800f0b6:	bd70      	pop	{r4, r5, r6, pc}

0800f0b8 <_strtod_l>:
 800f0b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0bc:	b09f      	sub	sp, #124	@ 0x7c
 800f0be:	460c      	mov	r4, r1
 800f0c0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800f0c2:	2200      	movs	r2, #0
 800f0c4:	921a      	str	r2, [sp, #104]	@ 0x68
 800f0c6:	9005      	str	r0, [sp, #20]
 800f0c8:	f04f 0a00 	mov.w	sl, #0
 800f0cc:	f04f 0b00 	mov.w	fp, #0
 800f0d0:	460a      	mov	r2, r1
 800f0d2:	9219      	str	r2, [sp, #100]	@ 0x64
 800f0d4:	7811      	ldrb	r1, [r2, #0]
 800f0d6:	292b      	cmp	r1, #43	@ 0x2b
 800f0d8:	d04a      	beq.n	800f170 <_strtod_l+0xb8>
 800f0da:	d838      	bhi.n	800f14e <_strtod_l+0x96>
 800f0dc:	290d      	cmp	r1, #13
 800f0de:	d832      	bhi.n	800f146 <_strtod_l+0x8e>
 800f0e0:	2908      	cmp	r1, #8
 800f0e2:	d832      	bhi.n	800f14a <_strtod_l+0x92>
 800f0e4:	2900      	cmp	r1, #0
 800f0e6:	d03b      	beq.n	800f160 <_strtod_l+0xa8>
 800f0e8:	2200      	movs	r2, #0
 800f0ea:	920e      	str	r2, [sp, #56]	@ 0x38
 800f0ec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800f0ee:	782a      	ldrb	r2, [r5, #0]
 800f0f0:	2a30      	cmp	r2, #48	@ 0x30
 800f0f2:	f040 80b2 	bne.w	800f25a <_strtod_l+0x1a2>
 800f0f6:	786a      	ldrb	r2, [r5, #1]
 800f0f8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f0fc:	2a58      	cmp	r2, #88	@ 0x58
 800f0fe:	d16e      	bne.n	800f1de <_strtod_l+0x126>
 800f100:	9302      	str	r3, [sp, #8]
 800f102:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f104:	9301      	str	r3, [sp, #4]
 800f106:	ab1a      	add	r3, sp, #104	@ 0x68
 800f108:	9300      	str	r3, [sp, #0]
 800f10a:	4a8f      	ldr	r2, [pc, #572]	@ (800f348 <_strtod_l+0x290>)
 800f10c:	9805      	ldr	r0, [sp, #20]
 800f10e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800f110:	a919      	add	r1, sp, #100	@ 0x64
 800f112:	f001 f91b 	bl	801034c <__gethex>
 800f116:	f010 060f 	ands.w	r6, r0, #15
 800f11a:	4604      	mov	r4, r0
 800f11c:	d005      	beq.n	800f12a <_strtod_l+0x72>
 800f11e:	2e06      	cmp	r6, #6
 800f120:	d128      	bne.n	800f174 <_strtod_l+0xbc>
 800f122:	3501      	adds	r5, #1
 800f124:	2300      	movs	r3, #0
 800f126:	9519      	str	r5, [sp, #100]	@ 0x64
 800f128:	930e      	str	r3, [sp, #56]	@ 0x38
 800f12a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	f040 858e 	bne.w	800fc4e <_strtod_l+0xb96>
 800f132:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f134:	b1cb      	cbz	r3, 800f16a <_strtod_l+0xb2>
 800f136:	4652      	mov	r2, sl
 800f138:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800f13c:	ec43 2b10 	vmov	d0, r2, r3
 800f140:	b01f      	add	sp, #124	@ 0x7c
 800f142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f146:	2920      	cmp	r1, #32
 800f148:	d1ce      	bne.n	800f0e8 <_strtod_l+0x30>
 800f14a:	3201      	adds	r2, #1
 800f14c:	e7c1      	b.n	800f0d2 <_strtod_l+0x1a>
 800f14e:	292d      	cmp	r1, #45	@ 0x2d
 800f150:	d1ca      	bne.n	800f0e8 <_strtod_l+0x30>
 800f152:	2101      	movs	r1, #1
 800f154:	910e      	str	r1, [sp, #56]	@ 0x38
 800f156:	1c51      	adds	r1, r2, #1
 800f158:	9119      	str	r1, [sp, #100]	@ 0x64
 800f15a:	7852      	ldrb	r2, [r2, #1]
 800f15c:	2a00      	cmp	r2, #0
 800f15e:	d1c5      	bne.n	800f0ec <_strtod_l+0x34>
 800f160:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f162:	9419      	str	r4, [sp, #100]	@ 0x64
 800f164:	2b00      	cmp	r3, #0
 800f166:	f040 8570 	bne.w	800fc4a <_strtod_l+0xb92>
 800f16a:	4652      	mov	r2, sl
 800f16c:	465b      	mov	r3, fp
 800f16e:	e7e5      	b.n	800f13c <_strtod_l+0x84>
 800f170:	2100      	movs	r1, #0
 800f172:	e7ef      	b.n	800f154 <_strtod_l+0x9c>
 800f174:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f176:	b13a      	cbz	r2, 800f188 <_strtod_l+0xd0>
 800f178:	2135      	movs	r1, #53	@ 0x35
 800f17a:	a81c      	add	r0, sp, #112	@ 0x70
 800f17c:	f7ff ff3a 	bl	800eff4 <__copybits>
 800f180:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f182:	9805      	ldr	r0, [sp, #20]
 800f184:	f7ff fb10 	bl	800e7a8 <_Bfree>
 800f188:	3e01      	subs	r6, #1
 800f18a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800f18c:	2e04      	cmp	r6, #4
 800f18e:	d806      	bhi.n	800f19e <_strtod_l+0xe6>
 800f190:	e8df f006 	tbb	[pc, r6]
 800f194:	201d0314 	.word	0x201d0314
 800f198:	14          	.byte	0x14
 800f199:	00          	.byte	0x00
 800f19a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800f19e:	05e1      	lsls	r1, r4, #23
 800f1a0:	bf48      	it	mi
 800f1a2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800f1a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f1aa:	0d1b      	lsrs	r3, r3, #20
 800f1ac:	051b      	lsls	r3, r3, #20
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d1bb      	bne.n	800f12a <_strtod_l+0x72>
 800f1b2:	f7fe fb1d 	bl	800d7f0 <__errno>
 800f1b6:	2322      	movs	r3, #34	@ 0x22
 800f1b8:	6003      	str	r3, [r0, #0]
 800f1ba:	e7b6      	b.n	800f12a <_strtod_l+0x72>
 800f1bc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800f1c0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f1c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800f1c8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f1cc:	e7e7      	b.n	800f19e <_strtod_l+0xe6>
 800f1ce:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800f350 <_strtod_l+0x298>
 800f1d2:	e7e4      	b.n	800f19e <_strtod_l+0xe6>
 800f1d4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800f1d8:	f04f 3aff 	mov.w	sl, #4294967295
 800f1dc:	e7df      	b.n	800f19e <_strtod_l+0xe6>
 800f1de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f1e0:	1c5a      	adds	r2, r3, #1
 800f1e2:	9219      	str	r2, [sp, #100]	@ 0x64
 800f1e4:	785b      	ldrb	r3, [r3, #1]
 800f1e6:	2b30      	cmp	r3, #48	@ 0x30
 800f1e8:	d0f9      	beq.n	800f1de <_strtod_l+0x126>
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d09d      	beq.n	800f12a <_strtod_l+0x72>
 800f1ee:	2301      	movs	r3, #1
 800f1f0:	2700      	movs	r7, #0
 800f1f2:	9308      	str	r3, [sp, #32]
 800f1f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f1f6:	930c      	str	r3, [sp, #48]	@ 0x30
 800f1f8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800f1fa:	46b9      	mov	r9, r7
 800f1fc:	220a      	movs	r2, #10
 800f1fe:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800f200:	7805      	ldrb	r5, [r0, #0]
 800f202:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800f206:	b2d9      	uxtb	r1, r3
 800f208:	2909      	cmp	r1, #9
 800f20a:	d928      	bls.n	800f25e <_strtod_l+0x1a6>
 800f20c:	494f      	ldr	r1, [pc, #316]	@ (800f34c <_strtod_l+0x294>)
 800f20e:	2201      	movs	r2, #1
 800f210:	f000 ffd6 	bl	80101c0 <strncmp>
 800f214:	2800      	cmp	r0, #0
 800f216:	d032      	beq.n	800f27e <_strtod_l+0x1c6>
 800f218:	2000      	movs	r0, #0
 800f21a:	462a      	mov	r2, r5
 800f21c:	900a      	str	r0, [sp, #40]	@ 0x28
 800f21e:	464d      	mov	r5, r9
 800f220:	4603      	mov	r3, r0
 800f222:	2a65      	cmp	r2, #101	@ 0x65
 800f224:	d001      	beq.n	800f22a <_strtod_l+0x172>
 800f226:	2a45      	cmp	r2, #69	@ 0x45
 800f228:	d114      	bne.n	800f254 <_strtod_l+0x19c>
 800f22a:	b91d      	cbnz	r5, 800f234 <_strtod_l+0x17c>
 800f22c:	9a08      	ldr	r2, [sp, #32]
 800f22e:	4302      	orrs	r2, r0
 800f230:	d096      	beq.n	800f160 <_strtod_l+0xa8>
 800f232:	2500      	movs	r5, #0
 800f234:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800f236:	1c62      	adds	r2, r4, #1
 800f238:	9219      	str	r2, [sp, #100]	@ 0x64
 800f23a:	7862      	ldrb	r2, [r4, #1]
 800f23c:	2a2b      	cmp	r2, #43	@ 0x2b
 800f23e:	d07a      	beq.n	800f336 <_strtod_l+0x27e>
 800f240:	2a2d      	cmp	r2, #45	@ 0x2d
 800f242:	d07e      	beq.n	800f342 <_strtod_l+0x28a>
 800f244:	f04f 0c00 	mov.w	ip, #0
 800f248:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800f24c:	2909      	cmp	r1, #9
 800f24e:	f240 8085 	bls.w	800f35c <_strtod_l+0x2a4>
 800f252:	9419      	str	r4, [sp, #100]	@ 0x64
 800f254:	f04f 0800 	mov.w	r8, #0
 800f258:	e0a5      	b.n	800f3a6 <_strtod_l+0x2ee>
 800f25a:	2300      	movs	r3, #0
 800f25c:	e7c8      	b.n	800f1f0 <_strtod_l+0x138>
 800f25e:	f1b9 0f08 	cmp.w	r9, #8
 800f262:	bfd8      	it	le
 800f264:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800f266:	f100 0001 	add.w	r0, r0, #1
 800f26a:	bfda      	itte	le
 800f26c:	fb02 3301 	mlale	r3, r2, r1, r3
 800f270:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800f272:	fb02 3707 	mlagt	r7, r2, r7, r3
 800f276:	f109 0901 	add.w	r9, r9, #1
 800f27a:	9019      	str	r0, [sp, #100]	@ 0x64
 800f27c:	e7bf      	b.n	800f1fe <_strtod_l+0x146>
 800f27e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f280:	1c5a      	adds	r2, r3, #1
 800f282:	9219      	str	r2, [sp, #100]	@ 0x64
 800f284:	785a      	ldrb	r2, [r3, #1]
 800f286:	f1b9 0f00 	cmp.w	r9, #0
 800f28a:	d03b      	beq.n	800f304 <_strtod_l+0x24c>
 800f28c:	900a      	str	r0, [sp, #40]	@ 0x28
 800f28e:	464d      	mov	r5, r9
 800f290:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800f294:	2b09      	cmp	r3, #9
 800f296:	d912      	bls.n	800f2be <_strtod_l+0x206>
 800f298:	2301      	movs	r3, #1
 800f29a:	e7c2      	b.n	800f222 <_strtod_l+0x16a>
 800f29c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f29e:	1c5a      	adds	r2, r3, #1
 800f2a0:	9219      	str	r2, [sp, #100]	@ 0x64
 800f2a2:	785a      	ldrb	r2, [r3, #1]
 800f2a4:	3001      	adds	r0, #1
 800f2a6:	2a30      	cmp	r2, #48	@ 0x30
 800f2a8:	d0f8      	beq.n	800f29c <_strtod_l+0x1e4>
 800f2aa:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800f2ae:	2b08      	cmp	r3, #8
 800f2b0:	f200 84d2 	bhi.w	800fc58 <_strtod_l+0xba0>
 800f2b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f2b6:	900a      	str	r0, [sp, #40]	@ 0x28
 800f2b8:	2000      	movs	r0, #0
 800f2ba:	930c      	str	r3, [sp, #48]	@ 0x30
 800f2bc:	4605      	mov	r5, r0
 800f2be:	3a30      	subs	r2, #48	@ 0x30
 800f2c0:	f100 0301 	add.w	r3, r0, #1
 800f2c4:	d018      	beq.n	800f2f8 <_strtod_l+0x240>
 800f2c6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f2c8:	4419      	add	r1, r3
 800f2ca:	910a      	str	r1, [sp, #40]	@ 0x28
 800f2cc:	462e      	mov	r6, r5
 800f2ce:	f04f 0e0a 	mov.w	lr, #10
 800f2d2:	1c71      	adds	r1, r6, #1
 800f2d4:	eba1 0c05 	sub.w	ip, r1, r5
 800f2d8:	4563      	cmp	r3, ip
 800f2da:	dc15      	bgt.n	800f308 <_strtod_l+0x250>
 800f2dc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800f2e0:	182b      	adds	r3, r5, r0
 800f2e2:	2b08      	cmp	r3, #8
 800f2e4:	f105 0501 	add.w	r5, r5, #1
 800f2e8:	4405      	add	r5, r0
 800f2ea:	dc1a      	bgt.n	800f322 <_strtod_l+0x26a>
 800f2ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f2ee:	230a      	movs	r3, #10
 800f2f0:	fb03 2301 	mla	r3, r3, r1, r2
 800f2f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f2f6:	2300      	movs	r3, #0
 800f2f8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f2fa:	1c51      	adds	r1, r2, #1
 800f2fc:	9119      	str	r1, [sp, #100]	@ 0x64
 800f2fe:	7852      	ldrb	r2, [r2, #1]
 800f300:	4618      	mov	r0, r3
 800f302:	e7c5      	b.n	800f290 <_strtod_l+0x1d8>
 800f304:	4648      	mov	r0, r9
 800f306:	e7ce      	b.n	800f2a6 <_strtod_l+0x1ee>
 800f308:	2e08      	cmp	r6, #8
 800f30a:	dc05      	bgt.n	800f318 <_strtod_l+0x260>
 800f30c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800f30e:	fb0e f606 	mul.w	r6, lr, r6
 800f312:	960b      	str	r6, [sp, #44]	@ 0x2c
 800f314:	460e      	mov	r6, r1
 800f316:	e7dc      	b.n	800f2d2 <_strtod_l+0x21a>
 800f318:	2910      	cmp	r1, #16
 800f31a:	bfd8      	it	le
 800f31c:	fb0e f707 	mulle.w	r7, lr, r7
 800f320:	e7f8      	b.n	800f314 <_strtod_l+0x25c>
 800f322:	2b0f      	cmp	r3, #15
 800f324:	bfdc      	itt	le
 800f326:	230a      	movle	r3, #10
 800f328:	fb03 2707 	mlale	r7, r3, r7, r2
 800f32c:	e7e3      	b.n	800f2f6 <_strtod_l+0x23e>
 800f32e:	2300      	movs	r3, #0
 800f330:	930a      	str	r3, [sp, #40]	@ 0x28
 800f332:	2301      	movs	r3, #1
 800f334:	e77a      	b.n	800f22c <_strtod_l+0x174>
 800f336:	f04f 0c00 	mov.w	ip, #0
 800f33a:	1ca2      	adds	r2, r4, #2
 800f33c:	9219      	str	r2, [sp, #100]	@ 0x64
 800f33e:	78a2      	ldrb	r2, [r4, #2]
 800f340:	e782      	b.n	800f248 <_strtod_l+0x190>
 800f342:	f04f 0c01 	mov.w	ip, #1
 800f346:	e7f8      	b.n	800f33a <_strtod_l+0x282>
 800f348:	080112c4 	.word	0x080112c4
 800f34c:	080110fb 	.word	0x080110fb
 800f350:	7ff00000 	.word	0x7ff00000
 800f354:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f356:	1c51      	adds	r1, r2, #1
 800f358:	9119      	str	r1, [sp, #100]	@ 0x64
 800f35a:	7852      	ldrb	r2, [r2, #1]
 800f35c:	2a30      	cmp	r2, #48	@ 0x30
 800f35e:	d0f9      	beq.n	800f354 <_strtod_l+0x29c>
 800f360:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800f364:	2908      	cmp	r1, #8
 800f366:	f63f af75 	bhi.w	800f254 <_strtod_l+0x19c>
 800f36a:	3a30      	subs	r2, #48	@ 0x30
 800f36c:	9209      	str	r2, [sp, #36]	@ 0x24
 800f36e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f370:	920f      	str	r2, [sp, #60]	@ 0x3c
 800f372:	f04f 080a 	mov.w	r8, #10
 800f376:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f378:	1c56      	adds	r6, r2, #1
 800f37a:	9619      	str	r6, [sp, #100]	@ 0x64
 800f37c:	7852      	ldrb	r2, [r2, #1]
 800f37e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800f382:	f1be 0f09 	cmp.w	lr, #9
 800f386:	d939      	bls.n	800f3fc <_strtod_l+0x344>
 800f388:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800f38a:	1a76      	subs	r6, r6, r1
 800f38c:	2e08      	cmp	r6, #8
 800f38e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800f392:	dc03      	bgt.n	800f39c <_strtod_l+0x2e4>
 800f394:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f396:	4588      	cmp	r8, r1
 800f398:	bfa8      	it	ge
 800f39a:	4688      	movge	r8, r1
 800f39c:	f1bc 0f00 	cmp.w	ip, #0
 800f3a0:	d001      	beq.n	800f3a6 <_strtod_l+0x2ee>
 800f3a2:	f1c8 0800 	rsb	r8, r8, #0
 800f3a6:	2d00      	cmp	r5, #0
 800f3a8:	d14e      	bne.n	800f448 <_strtod_l+0x390>
 800f3aa:	9908      	ldr	r1, [sp, #32]
 800f3ac:	4308      	orrs	r0, r1
 800f3ae:	f47f aebc 	bne.w	800f12a <_strtod_l+0x72>
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	f47f aed4 	bne.w	800f160 <_strtod_l+0xa8>
 800f3b8:	2a69      	cmp	r2, #105	@ 0x69
 800f3ba:	d028      	beq.n	800f40e <_strtod_l+0x356>
 800f3bc:	dc25      	bgt.n	800f40a <_strtod_l+0x352>
 800f3be:	2a49      	cmp	r2, #73	@ 0x49
 800f3c0:	d025      	beq.n	800f40e <_strtod_l+0x356>
 800f3c2:	2a4e      	cmp	r2, #78	@ 0x4e
 800f3c4:	f47f aecc 	bne.w	800f160 <_strtod_l+0xa8>
 800f3c8:	499a      	ldr	r1, [pc, #616]	@ (800f634 <_strtod_l+0x57c>)
 800f3ca:	a819      	add	r0, sp, #100	@ 0x64
 800f3cc:	f001 f9e0 	bl	8010790 <__match>
 800f3d0:	2800      	cmp	r0, #0
 800f3d2:	f43f aec5 	beq.w	800f160 <_strtod_l+0xa8>
 800f3d6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f3d8:	781b      	ldrb	r3, [r3, #0]
 800f3da:	2b28      	cmp	r3, #40	@ 0x28
 800f3dc:	d12e      	bne.n	800f43c <_strtod_l+0x384>
 800f3de:	4996      	ldr	r1, [pc, #600]	@ (800f638 <_strtod_l+0x580>)
 800f3e0:	aa1c      	add	r2, sp, #112	@ 0x70
 800f3e2:	a819      	add	r0, sp, #100	@ 0x64
 800f3e4:	f001 f9e8 	bl	80107b8 <__hexnan>
 800f3e8:	2805      	cmp	r0, #5
 800f3ea:	d127      	bne.n	800f43c <_strtod_l+0x384>
 800f3ec:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f3ee:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800f3f2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800f3f6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800f3fa:	e696      	b.n	800f12a <_strtod_l+0x72>
 800f3fc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f3fe:	fb08 2101 	mla	r1, r8, r1, r2
 800f402:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800f406:	9209      	str	r2, [sp, #36]	@ 0x24
 800f408:	e7b5      	b.n	800f376 <_strtod_l+0x2be>
 800f40a:	2a6e      	cmp	r2, #110	@ 0x6e
 800f40c:	e7da      	b.n	800f3c4 <_strtod_l+0x30c>
 800f40e:	498b      	ldr	r1, [pc, #556]	@ (800f63c <_strtod_l+0x584>)
 800f410:	a819      	add	r0, sp, #100	@ 0x64
 800f412:	f001 f9bd 	bl	8010790 <__match>
 800f416:	2800      	cmp	r0, #0
 800f418:	f43f aea2 	beq.w	800f160 <_strtod_l+0xa8>
 800f41c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f41e:	4988      	ldr	r1, [pc, #544]	@ (800f640 <_strtod_l+0x588>)
 800f420:	3b01      	subs	r3, #1
 800f422:	a819      	add	r0, sp, #100	@ 0x64
 800f424:	9319      	str	r3, [sp, #100]	@ 0x64
 800f426:	f001 f9b3 	bl	8010790 <__match>
 800f42a:	b910      	cbnz	r0, 800f432 <_strtod_l+0x37a>
 800f42c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f42e:	3301      	adds	r3, #1
 800f430:	9319      	str	r3, [sp, #100]	@ 0x64
 800f432:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800f650 <_strtod_l+0x598>
 800f436:	f04f 0a00 	mov.w	sl, #0
 800f43a:	e676      	b.n	800f12a <_strtod_l+0x72>
 800f43c:	4881      	ldr	r0, [pc, #516]	@ (800f644 <_strtod_l+0x58c>)
 800f43e:	f000 fee3 	bl	8010208 <nan>
 800f442:	ec5b ab10 	vmov	sl, fp, d0
 800f446:	e670      	b.n	800f12a <_strtod_l+0x72>
 800f448:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f44a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800f44c:	eba8 0303 	sub.w	r3, r8, r3
 800f450:	f1b9 0f00 	cmp.w	r9, #0
 800f454:	bf08      	it	eq
 800f456:	46a9      	moveq	r9, r5
 800f458:	2d10      	cmp	r5, #16
 800f45a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f45c:	462c      	mov	r4, r5
 800f45e:	bfa8      	it	ge
 800f460:	2410      	movge	r4, #16
 800f462:	f7f1 f877 	bl	8000554 <__aeabi_ui2d>
 800f466:	2d09      	cmp	r5, #9
 800f468:	4682      	mov	sl, r0
 800f46a:	468b      	mov	fp, r1
 800f46c:	dc13      	bgt.n	800f496 <_strtod_l+0x3de>
 800f46e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f470:	2b00      	cmp	r3, #0
 800f472:	f43f ae5a 	beq.w	800f12a <_strtod_l+0x72>
 800f476:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f478:	dd78      	ble.n	800f56c <_strtod_l+0x4b4>
 800f47a:	2b16      	cmp	r3, #22
 800f47c:	dc5f      	bgt.n	800f53e <_strtod_l+0x486>
 800f47e:	4972      	ldr	r1, [pc, #456]	@ (800f648 <_strtod_l+0x590>)
 800f480:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f484:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f488:	4652      	mov	r2, sl
 800f48a:	465b      	mov	r3, fp
 800f48c:	f7f1 f8dc 	bl	8000648 <__aeabi_dmul>
 800f490:	4682      	mov	sl, r0
 800f492:	468b      	mov	fp, r1
 800f494:	e649      	b.n	800f12a <_strtod_l+0x72>
 800f496:	4b6c      	ldr	r3, [pc, #432]	@ (800f648 <_strtod_l+0x590>)
 800f498:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f49c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800f4a0:	f7f1 f8d2 	bl	8000648 <__aeabi_dmul>
 800f4a4:	4682      	mov	sl, r0
 800f4a6:	4638      	mov	r0, r7
 800f4a8:	468b      	mov	fp, r1
 800f4aa:	f7f1 f853 	bl	8000554 <__aeabi_ui2d>
 800f4ae:	4602      	mov	r2, r0
 800f4b0:	460b      	mov	r3, r1
 800f4b2:	4650      	mov	r0, sl
 800f4b4:	4659      	mov	r1, fp
 800f4b6:	f7f0 ff11 	bl	80002dc <__adddf3>
 800f4ba:	2d0f      	cmp	r5, #15
 800f4bc:	4682      	mov	sl, r0
 800f4be:	468b      	mov	fp, r1
 800f4c0:	ddd5      	ble.n	800f46e <_strtod_l+0x3b6>
 800f4c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f4c4:	1b2c      	subs	r4, r5, r4
 800f4c6:	441c      	add	r4, r3
 800f4c8:	2c00      	cmp	r4, #0
 800f4ca:	f340 8093 	ble.w	800f5f4 <_strtod_l+0x53c>
 800f4ce:	f014 030f 	ands.w	r3, r4, #15
 800f4d2:	d00a      	beq.n	800f4ea <_strtod_l+0x432>
 800f4d4:	495c      	ldr	r1, [pc, #368]	@ (800f648 <_strtod_l+0x590>)
 800f4d6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f4da:	4652      	mov	r2, sl
 800f4dc:	465b      	mov	r3, fp
 800f4de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f4e2:	f7f1 f8b1 	bl	8000648 <__aeabi_dmul>
 800f4e6:	4682      	mov	sl, r0
 800f4e8:	468b      	mov	fp, r1
 800f4ea:	f034 040f 	bics.w	r4, r4, #15
 800f4ee:	d073      	beq.n	800f5d8 <_strtod_l+0x520>
 800f4f0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800f4f4:	dd49      	ble.n	800f58a <_strtod_l+0x4d2>
 800f4f6:	2400      	movs	r4, #0
 800f4f8:	46a0      	mov	r8, r4
 800f4fa:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f4fc:	46a1      	mov	r9, r4
 800f4fe:	9a05      	ldr	r2, [sp, #20]
 800f500:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800f650 <_strtod_l+0x598>
 800f504:	2322      	movs	r3, #34	@ 0x22
 800f506:	6013      	str	r3, [r2, #0]
 800f508:	f04f 0a00 	mov.w	sl, #0
 800f50c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f50e:	2b00      	cmp	r3, #0
 800f510:	f43f ae0b 	beq.w	800f12a <_strtod_l+0x72>
 800f514:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f516:	9805      	ldr	r0, [sp, #20]
 800f518:	f7ff f946 	bl	800e7a8 <_Bfree>
 800f51c:	9805      	ldr	r0, [sp, #20]
 800f51e:	4649      	mov	r1, r9
 800f520:	f7ff f942 	bl	800e7a8 <_Bfree>
 800f524:	9805      	ldr	r0, [sp, #20]
 800f526:	4641      	mov	r1, r8
 800f528:	f7ff f93e 	bl	800e7a8 <_Bfree>
 800f52c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f52e:	9805      	ldr	r0, [sp, #20]
 800f530:	f7ff f93a 	bl	800e7a8 <_Bfree>
 800f534:	9805      	ldr	r0, [sp, #20]
 800f536:	4621      	mov	r1, r4
 800f538:	f7ff f936 	bl	800e7a8 <_Bfree>
 800f53c:	e5f5      	b.n	800f12a <_strtod_l+0x72>
 800f53e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f540:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800f544:	4293      	cmp	r3, r2
 800f546:	dbbc      	blt.n	800f4c2 <_strtod_l+0x40a>
 800f548:	4c3f      	ldr	r4, [pc, #252]	@ (800f648 <_strtod_l+0x590>)
 800f54a:	f1c5 050f 	rsb	r5, r5, #15
 800f54e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f552:	4652      	mov	r2, sl
 800f554:	465b      	mov	r3, fp
 800f556:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f55a:	f7f1 f875 	bl	8000648 <__aeabi_dmul>
 800f55e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f560:	1b5d      	subs	r5, r3, r5
 800f562:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f566:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f56a:	e78f      	b.n	800f48c <_strtod_l+0x3d4>
 800f56c:	3316      	adds	r3, #22
 800f56e:	dba8      	blt.n	800f4c2 <_strtod_l+0x40a>
 800f570:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f572:	eba3 0808 	sub.w	r8, r3, r8
 800f576:	4b34      	ldr	r3, [pc, #208]	@ (800f648 <_strtod_l+0x590>)
 800f578:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800f57c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800f580:	4650      	mov	r0, sl
 800f582:	4659      	mov	r1, fp
 800f584:	f7f1 f98a 	bl	800089c <__aeabi_ddiv>
 800f588:	e782      	b.n	800f490 <_strtod_l+0x3d8>
 800f58a:	2300      	movs	r3, #0
 800f58c:	4f2f      	ldr	r7, [pc, #188]	@ (800f64c <_strtod_l+0x594>)
 800f58e:	1124      	asrs	r4, r4, #4
 800f590:	4650      	mov	r0, sl
 800f592:	4659      	mov	r1, fp
 800f594:	461e      	mov	r6, r3
 800f596:	2c01      	cmp	r4, #1
 800f598:	dc21      	bgt.n	800f5de <_strtod_l+0x526>
 800f59a:	b10b      	cbz	r3, 800f5a0 <_strtod_l+0x4e8>
 800f59c:	4682      	mov	sl, r0
 800f59e:	468b      	mov	fp, r1
 800f5a0:	492a      	ldr	r1, [pc, #168]	@ (800f64c <_strtod_l+0x594>)
 800f5a2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800f5a6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f5aa:	4652      	mov	r2, sl
 800f5ac:	465b      	mov	r3, fp
 800f5ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f5b2:	f7f1 f849 	bl	8000648 <__aeabi_dmul>
 800f5b6:	4b26      	ldr	r3, [pc, #152]	@ (800f650 <_strtod_l+0x598>)
 800f5b8:	460a      	mov	r2, r1
 800f5ba:	400b      	ands	r3, r1
 800f5bc:	4925      	ldr	r1, [pc, #148]	@ (800f654 <_strtod_l+0x59c>)
 800f5be:	428b      	cmp	r3, r1
 800f5c0:	4682      	mov	sl, r0
 800f5c2:	d898      	bhi.n	800f4f6 <_strtod_l+0x43e>
 800f5c4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800f5c8:	428b      	cmp	r3, r1
 800f5ca:	bf86      	itte	hi
 800f5cc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800f658 <_strtod_l+0x5a0>
 800f5d0:	f04f 3aff 	movhi.w	sl, #4294967295
 800f5d4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800f5d8:	2300      	movs	r3, #0
 800f5da:	9308      	str	r3, [sp, #32]
 800f5dc:	e076      	b.n	800f6cc <_strtod_l+0x614>
 800f5de:	07e2      	lsls	r2, r4, #31
 800f5e0:	d504      	bpl.n	800f5ec <_strtod_l+0x534>
 800f5e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f5e6:	f7f1 f82f 	bl	8000648 <__aeabi_dmul>
 800f5ea:	2301      	movs	r3, #1
 800f5ec:	3601      	adds	r6, #1
 800f5ee:	1064      	asrs	r4, r4, #1
 800f5f0:	3708      	adds	r7, #8
 800f5f2:	e7d0      	b.n	800f596 <_strtod_l+0x4de>
 800f5f4:	d0f0      	beq.n	800f5d8 <_strtod_l+0x520>
 800f5f6:	4264      	negs	r4, r4
 800f5f8:	f014 020f 	ands.w	r2, r4, #15
 800f5fc:	d00a      	beq.n	800f614 <_strtod_l+0x55c>
 800f5fe:	4b12      	ldr	r3, [pc, #72]	@ (800f648 <_strtod_l+0x590>)
 800f600:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f604:	4650      	mov	r0, sl
 800f606:	4659      	mov	r1, fp
 800f608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f60c:	f7f1 f946 	bl	800089c <__aeabi_ddiv>
 800f610:	4682      	mov	sl, r0
 800f612:	468b      	mov	fp, r1
 800f614:	1124      	asrs	r4, r4, #4
 800f616:	d0df      	beq.n	800f5d8 <_strtod_l+0x520>
 800f618:	2c1f      	cmp	r4, #31
 800f61a:	dd1f      	ble.n	800f65c <_strtod_l+0x5a4>
 800f61c:	2400      	movs	r4, #0
 800f61e:	46a0      	mov	r8, r4
 800f620:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f622:	46a1      	mov	r9, r4
 800f624:	9a05      	ldr	r2, [sp, #20]
 800f626:	2322      	movs	r3, #34	@ 0x22
 800f628:	f04f 0a00 	mov.w	sl, #0
 800f62c:	f04f 0b00 	mov.w	fp, #0
 800f630:	6013      	str	r3, [r2, #0]
 800f632:	e76b      	b.n	800f50c <_strtod_l+0x454>
 800f634:	08010fe9 	.word	0x08010fe9
 800f638:	080112b0 	.word	0x080112b0
 800f63c:	08010fe1 	.word	0x08010fe1
 800f640:	08011018 	.word	0x08011018
 800f644:	08011151 	.word	0x08011151
 800f648:	080111e8 	.word	0x080111e8
 800f64c:	080111c0 	.word	0x080111c0
 800f650:	7ff00000 	.word	0x7ff00000
 800f654:	7ca00000 	.word	0x7ca00000
 800f658:	7fefffff 	.word	0x7fefffff
 800f65c:	f014 0310 	ands.w	r3, r4, #16
 800f660:	bf18      	it	ne
 800f662:	236a      	movne	r3, #106	@ 0x6a
 800f664:	4ea9      	ldr	r6, [pc, #676]	@ (800f90c <_strtod_l+0x854>)
 800f666:	9308      	str	r3, [sp, #32]
 800f668:	4650      	mov	r0, sl
 800f66a:	4659      	mov	r1, fp
 800f66c:	2300      	movs	r3, #0
 800f66e:	07e7      	lsls	r7, r4, #31
 800f670:	d504      	bpl.n	800f67c <_strtod_l+0x5c4>
 800f672:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f676:	f7f0 ffe7 	bl	8000648 <__aeabi_dmul>
 800f67a:	2301      	movs	r3, #1
 800f67c:	1064      	asrs	r4, r4, #1
 800f67e:	f106 0608 	add.w	r6, r6, #8
 800f682:	d1f4      	bne.n	800f66e <_strtod_l+0x5b6>
 800f684:	b10b      	cbz	r3, 800f68a <_strtod_l+0x5d2>
 800f686:	4682      	mov	sl, r0
 800f688:	468b      	mov	fp, r1
 800f68a:	9b08      	ldr	r3, [sp, #32]
 800f68c:	b1b3      	cbz	r3, 800f6bc <_strtod_l+0x604>
 800f68e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800f692:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800f696:	2b00      	cmp	r3, #0
 800f698:	4659      	mov	r1, fp
 800f69a:	dd0f      	ble.n	800f6bc <_strtod_l+0x604>
 800f69c:	2b1f      	cmp	r3, #31
 800f69e:	dd56      	ble.n	800f74e <_strtod_l+0x696>
 800f6a0:	2b34      	cmp	r3, #52	@ 0x34
 800f6a2:	bfde      	ittt	le
 800f6a4:	f04f 33ff 	movle.w	r3, #4294967295
 800f6a8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800f6ac:	4093      	lslle	r3, r2
 800f6ae:	f04f 0a00 	mov.w	sl, #0
 800f6b2:	bfcc      	ite	gt
 800f6b4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f6b8:	ea03 0b01 	andle.w	fp, r3, r1
 800f6bc:	2200      	movs	r2, #0
 800f6be:	2300      	movs	r3, #0
 800f6c0:	4650      	mov	r0, sl
 800f6c2:	4659      	mov	r1, fp
 800f6c4:	f7f1 fa28 	bl	8000b18 <__aeabi_dcmpeq>
 800f6c8:	2800      	cmp	r0, #0
 800f6ca:	d1a7      	bne.n	800f61c <_strtod_l+0x564>
 800f6cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f6ce:	9300      	str	r3, [sp, #0]
 800f6d0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f6d2:	9805      	ldr	r0, [sp, #20]
 800f6d4:	462b      	mov	r3, r5
 800f6d6:	464a      	mov	r2, r9
 800f6d8:	f7ff f8ce 	bl	800e878 <__s2b>
 800f6dc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800f6de:	2800      	cmp	r0, #0
 800f6e0:	f43f af09 	beq.w	800f4f6 <_strtod_l+0x43e>
 800f6e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f6e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f6e8:	2a00      	cmp	r2, #0
 800f6ea:	eba3 0308 	sub.w	r3, r3, r8
 800f6ee:	bfa8      	it	ge
 800f6f0:	2300      	movge	r3, #0
 800f6f2:	9312      	str	r3, [sp, #72]	@ 0x48
 800f6f4:	2400      	movs	r4, #0
 800f6f6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f6fa:	9316      	str	r3, [sp, #88]	@ 0x58
 800f6fc:	46a0      	mov	r8, r4
 800f6fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f700:	9805      	ldr	r0, [sp, #20]
 800f702:	6859      	ldr	r1, [r3, #4]
 800f704:	f7ff f810 	bl	800e728 <_Balloc>
 800f708:	4681      	mov	r9, r0
 800f70a:	2800      	cmp	r0, #0
 800f70c:	f43f aef7 	beq.w	800f4fe <_strtod_l+0x446>
 800f710:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f712:	691a      	ldr	r2, [r3, #16]
 800f714:	3202      	adds	r2, #2
 800f716:	f103 010c 	add.w	r1, r3, #12
 800f71a:	0092      	lsls	r2, r2, #2
 800f71c:	300c      	adds	r0, #12
 800f71e:	f7fe f894 	bl	800d84a <memcpy>
 800f722:	ec4b ab10 	vmov	d0, sl, fp
 800f726:	9805      	ldr	r0, [sp, #20]
 800f728:	aa1c      	add	r2, sp, #112	@ 0x70
 800f72a:	a91b      	add	r1, sp, #108	@ 0x6c
 800f72c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800f730:	f7ff fbd6 	bl	800eee0 <__d2b>
 800f734:	901a      	str	r0, [sp, #104]	@ 0x68
 800f736:	2800      	cmp	r0, #0
 800f738:	f43f aee1 	beq.w	800f4fe <_strtod_l+0x446>
 800f73c:	9805      	ldr	r0, [sp, #20]
 800f73e:	2101      	movs	r1, #1
 800f740:	f7ff f930 	bl	800e9a4 <__i2b>
 800f744:	4680      	mov	r8, r0
 800f746:	b948      	cbnz	r0, 800f75c <_strtod_l+0x6a4>
 800f748:	f04f 0800 	mov.w	r8, #0
 800f74c:	e6d7      	b.n	800f4fe <_strtod_l+0x446>
 800f74e:	f04f 32ff 	mov.w	r2, #4294967295
 800f752:	fa02 f303 	lsl.w	r3, r2, r3
 800f756:	ea03 0a0a 	and.w	sl, r3, sl
 800f75a:	e7af      	b.n	800f6bc <_strtod_l+0x604>
 800f75c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800f75e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f760:	2d00      	cmp	r5, #0
 800f762:	bfab      	itete	ge
 800f764:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800f766:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800f768:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800f76a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800f76c:	bfac      	ite	ge
 800f76e:	18ef      	addge	r7, r5, r3
 800f770:	1b5e      	sublt	r6, r3, r5
 800f772:	9b08      	ldr	r3, [sp, #32]
 800f774:	1aed      	subs	r5, r5, r3
 800f776:	4415      	add	r5, r2
 800f778:	4b65      	ldr	r3, [pc, #404]	@ (800f910 <_strtod_l+0x858>)
 800f77a:	3d01      	subs	r5, #1
 800f77c:	429d      	cmp	r5, r3
 800f77e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f782:	da50      	bge.n	800f826 <_strtod_l+0x76e>
 800f784:	1b5b      	subs	r3, r3, r5
 800f786:	2b1f      	cmp	r3, #31
 800f788:	eba2 0203 	sub.w	r2, r2, r3
 800f78c:	f04f 0101 	mov.w	r1, #1
 800f790:	dc3d      	bgt.n	800f80e <_strtod_l+0x756>
 800f792:	fa01 f303 	lsl.w	r3, r1, r3
 800f796:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f798:	2300      	movs	r3, #0
 800f79a:	9310      	str	r3, [sp, #64]	@ 0x40
 800f79c:	18bd      	adds	r5, r7, r2
 800f79e:	9b08      	ldr	r3, [sp, #32]
 800f7a0:	42af      	cmp	r7, r5
 800f7a2:	4416      	add	r6, r2
 800f7a4:	441e      	add	r6, r3
 800f7a6:	463b      	mov	r3, r7
 800f7a8:	bfa8      	it	ge
 800f7aa:	462b      	movge	r3, r5
 800f7ac:	42b3      	cmp	r3, r6
 800f7ae:	bfa8      	it	ge
 800f7b0:	4633      	movge	r3, r6
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	bfc2      	ittt	gt
 800f7b6:	1aed      	subgt	r5, r5, r3
 800f7b8:	1af6      	subgt	r6, r6, r3
 800f7ba:	1aff      	subgt	r7, r7, r3
 800f7bc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	dd16      	ble.n	800f7f0 <_strtod_l+0x738>
 800f7c2:	4641      	mov	r1, r8
 800f7c4:	9805      	ldr	r0, [sp, #20]
 800f7c6:	461a      	mov	r2, r3
 800f7c8:	f7ff f9a4 	bl	800eb14 <__pow5mult>
 800f7cc:	4680      	mov	r8, r0
 800f7ce:	2800      	cmp	r0, #0
 800f7d0:	d0ba      	beq.n	800f748 <_strtod_l+0x690>
 800f7d2:	4601      	mov	r1, r0
 800f7d4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f7d6:	9805      	ldr	r0, [sp, #20]
 800f7d8:	f7ff f8fa 	bl	800e9d0 <__multiply>
 800f7dc:	900a      	str	r0, [sp, #40]	@ 0x28
 800f7de:	2800      	cmp	r0, #0
 800f7e0:	f43f ae8d 	beq.w	800f4fe <_strtod_l+0x446>
 800f7e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f7e6:	9805      	ldr	r0, [sp, #20]
 800f7e8:	f7fe ffde 	bl	800e7a8 <_Bfree>
 800f7ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f7ee:	931a      	str	r3, [sp, #104]	@ 0x68
 800f7f0:	2d00      	cmp	r5, #0
 800f7f2:	dc1d      	bgt.n	800f830 <_strtod_l+0x778>
 800f7f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	dd23      	ble.n	800f842 <_strtod_l+0x78a>
 800f7fa:	4649      	mov	r1, r9
 800f7fc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f7fe:	9805      	ldr	r0, [sp, #20]
 800f800:	f7ff f988 	bl	800eb14 <__pow5mult>
 800f804:	4681      	mov	r9, r0
 800f806:	b9e0      	cbnz	r0, 800f842 <_strtod_l+0x78a>
 800f808:	f04f 0900 	mov.w	r9, #0
 800f80c:	e677      	b.n	800f4fe <_strtod_l+0x446>
 800f80e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f812:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f816:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800f81a:	35e2      	adds	r5, #226	@ 0xe2
 800f81c:	fa01 f305 	lsl.w	r3, r1, r5
 800f820:	9310      	str	r3, [sp, #64]	@ 0x40
 800f822:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f824:	e7ba      	b.n	800f79c <_strtod_l+0x6e4>
 800f826:	2300      	movs	r3, #0
 800f828:	9310      	str	r3, [sp, #64]	@ 0x40
 800f82a:	2301      	movs	r3, #1
 800f82c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f82e:	e7b5      	b.n	800f79c <_strtod_l+0x6e4>
 800f830:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f832:	9805      	ldr	r0, [sp, #20]
 800f834:	462a      	mov	r2, r5
 800f836:	f7ff f9c7 	bl	800ebc8 <__lshift>
 800f83a:	901a      	str	r0, [sp, #104]	@ 0x68
 800f83c:	2800      	cmp	r0, #0
 800f83e:	d1d9      	bne.n	800f7f4 <_strtod_l+0x73c>
 800f840:	e65d      	b.n	800f4fe <_strtod_l+0x446>
 800f842:	2e00      	cmp	r6, #0
 800f844:	dd07      	ble.n	800f856 <_strtod_l+0x79e>
 800f846:	4649      	mov	r1, r9
 800f848:	9805      	ldr	r0, [sp, #20]
 800f84a:	4632      	mov	r2, r6
 800f84c:	f7ff f9bc 	bl	800ebc8 <__lshift>
 800f850:	4681      	mov	r9, r0
 800f852:	2800      	cmp	r0, #0
 800f854:	d0d8      	beq.n	800f808 <_strtod_l+0x750>
 800f856:	2f00      	cmp	r7, #0
 800f858:	dd08      	ble.n	800f86c <_strtod_l+0x7b4>
 800f85a:	4641      	mov	r1, r8
 800f85c:	9805      	ldr	r0, [sp, #20]
 800f85e:	463a      	mov	r2, r7
 800f860:	f7ff f9b2 	bl	800ebc8 <__lshift>
 800f864:	4680      	mov	r8, r0
 800f866:	2800      	cmp	r0, #0
 800f868:	f43f ae49 	beq.w	800f4fe <_strtod_l+0x446>
 800f86c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f86e:	9805      	ldr	r0, [sp, #20]
 800f870:	464a      	mov	r2, r9
 800f872:	f7ff fa31 	bl	800ecd8 <__mdiff>
 800f876:	4604      	mov	r4, r0
 800f878:	2800      	cmp	r0, #0
 800f87a:	f43f ae40 	beq.w	800f4fe <_strtod_l+0x446>
 800f87e:	68c3      	ldr	r3, [r0, #12]
 800f880:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f882:	2300      	movs	r3, #0
 800f884:	60c3      	str	r3, [r0, #12]
 800f886:	4641      	mov	r1, r8
 800f888:	f7ff fa0a 	bl	800eca0 <__mcmp>
 800f88c:	2800      	cmp	r0, #0
 800f88e:	da45      	bge.n	800f91c <_strtod_l+0x864>
 800f890:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f892:	ea53 030a 	orrs.w	r3, r3, sl
 800f896:	d16b      	bne.n	800f970 <_strtod_l+0x8b8>
 800f898:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d167      	bne.n	800f970 <_strtod_l+0x8b8>
 800f8a0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f8a4:	0d1b      	lsrs	r3, r3, #20
 800f8a6:	051b      	lsls	r3, r3, #20
 800f8a8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f8ac:	d960      	bls.n	800f970 <_strtod_l+0x8b8>
 800f8ae:	6963      	ldr	r3, [r4, #20]
 800f8b0:	b913      	cbnz	r3, 800f8b8 <_strtod_l+0x800>
 800f8b2:	6923      	ldr	r3, [r4, #16]
 800f8b4:	2b01      	cmp	r3, #1
 800f8b6:	dd5b      	ble.n	800f970 <_strtod_l+0x8b8>
 800f8b8:	4621      	mov	r1, r4
 800f8ba:	2201      	movs	r2, #1
 800f8bc:	9805      	ldr	r0, [sp, #20]
 800f8be:	f7ff f983 	bl	800ebc8 <__lshift>
 800f8c2:	4641      	mov	r1, r8
 800f8c4:	4604      	mov	r4, r0
 800f8c6:	f7ff f9eb 	bl	800eca0 <__mcmp>
 800f8ca:	2800      	cmp	r0, #0
 800f8cc:	dd50      	ble.n	800f970 <_strtod_l+0x8b8>
 800f8ce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f8d2:	9a08      	ldr	r2, [sp, #32]
 800f8d4:	0d1b      	lsrs	r3, r3, #20
 800f8d6:	051b      	lsls	r3, r3, #20
 800f8d8:	2a00      	cmp	r2, #0
 800f8da:	d06a      	beq.n	800f9b2 <_strtod_l+0x8fa>
 800f8dc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f8e0:	d867      	bhi.n	800f9b2 <_strtod_l+0x8fa>
 800f8e2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f8e6:	f67f ae9d 	bls.w	800f624 <_strtod_l+0x56c>
 800f8ea:	4b0a      	ldr	r3, [pc, #40]	@ (800f914 <_strtod_l+0x85c>)
 800f8ec:	4650      	mov	r0, sl
 800f8ee:	4659      	mov	r1, fp
 800f8f0:	2200      	movs	r2, #0
 800f8f2:	f7f0 fea9 	bl	8000648 <__aeabi_dmul>
 800f8f6:	4b08      	ldr	r3, [pc, #32]	@ (800f918 <_strtod_l+0x860>)
 800f8f8:	400b      	ands	r3, r1
 800f8fa:	4682      	mov	sl, r0
 800f8fc:	468b      	mov	fp, r1
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	f47f ae08 	bne.w	800f514 <_strtod_l+0x45c>
 800f904:	9a05      	ldr	r2, [sp, #20]
 800f906:	2322      	movs	r3, #34	@ 0x22
 800f908:	6013      	str	r3, [r2, #0]
 800f90a:	e603      	b.n	800f514 <_strtod_l+0x45c>
 800f90c:	080112d8 	.word	0x080112d8
 800f910:	fffffc02 	.word	0xfffffc02
 800f914:	39500000 	.word	0x39500000
 800f918:	7ff00000 	.word	0x7ff00000
 800f91c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f920:	d165      	bne.n	800f9ee <_strtod_l+0x936>
 800f922:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f924:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f928:	b35a      	cbz	r2, 800f982 <_strtod_l+0x8ca>
 800f92a:	4a9f      	ldr	r2, [pc, #636]	@ (800fba8 <_strtod_l+0xaf0>)
 800f92c:	4293      	cmp	r3, r2
 800f92e:	d12b      	bne.n	800f988 <_strtod_l+0x8d0>
 800f930:	9b08      	ldr	r3, [sp, #32]
 800f932:	4651      	mov	r1, sl
 800f934:	b303      	cbz	r3, 800f978 <_strtod_l+0x8c0>
 800f936:	4b9d      	ldr	r3, [pc, #628]	@ (800fbac <_strtod_l+0xaf4>)
 800f938:	465a      	mov	r2, fp
 800f93a:	4013      	ands	r3, r2
 800f93c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f940:	f04f 32ff 	mov.w	r2, #4294967295
 800f944:	d81b      	bhi.n	800f97e <_strtod_l+0x8c6>
 800f946:	0d1b      	lsrs	r3, r3, #20
 800f948:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f94c:	fa02 f303 	lsl.w	r3, r2, r3
 800f950:	4299      	cmp	r1, r3
 800f952:	d119      	bne.n	800f988 <_strtod_l+0x8d0>
 800f954:	4b96      	ldr	r3, [pc, #600]	@ (800fbb0 <_strtod_l+0xaf8>)
 800f956:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f958:	429a      	cmp	r2, r3
 800f95a:	d102      	bne.n	800f962 <_strtod_l+0x8aa>
 800f95c:	3101      	adds	r1, #1
 800f95e:	f43f adce 	beq.w	800f4fe <_strtod_l+0x446>
 800f962:	4b92      	ldr	r3, [pc, #584]	@ (800fbac <_strtod_l+0xaf4>)
 800f964:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f966:	401a      	ands	r2, r3
 800f968:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800f96c:	f04f 0a00 	mov.w	sl, #0
 800f970:	9b08      	ldr	r3, [sp, #32]
 800f972:	2b00      	cmp	r3, #0
 800f974:	d1b9      	bne.n	800f8ea <_strtod_l+0x832>
 800f976:	e5cd      	b.n	800f514 <_strtod_l+0x45c>
 800f978:	f04f 33ff 	mov.w	r3, #4294967295
 800f97c:	e7e8      	b.n	800f950 <_strtod_l+0x898>
 800f97e:	4613      	mov	r3, r2
 800f980:	e7e6      	b.n	800f950 <_strtod_l+0x898>
 800f982:	ea53 030a 	orrs.w	r3, r3, sl
 800f986:	d0a2      	beq.n	800f8ce <_strtod_l+0x816>
 800f988:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f98a:	b1db      	cbz	r3, 800f9c4 <_strtod_l+0x90c>
 800f98c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f98e:	4213      	tst	r3, r2
 800f990:	d0ee      	beq.n	800f970 <_strtod_l+0x8b8>
 800f992:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f994:	9a08      	ldr	r2, [sp, #32]
 800f996:	4650      	mov	r0, sl
 800f998:	4659      	mov	r1, fp
 800f99a:	b1bb      	cbz	r3, 800f9cc <_strtod_l+0x914>
 800f99c:	f7ff fb6e 	bl	800f07c <sulp>
 800f9a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f9a4:	ec53 2b10 	vmov	r2, r3, d0
 800f9a8:	f7f0 fc98 	bl	80002dc <__adddf3>
 800f9ac:	4682      	mov	sl, r0
 800f9ae:	468b      	mov	fp, r1
 800f9b0:	e7de      	b.n	800f970 <_strtod_l+0x8b8>
 800f9b2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f9b6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f9ba:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f9be:	f04f 3aff 	mov.w	sl, #4294967295
 800f9c2:	e7d5      	b.n	800f970 <_strtod_l+0x8b8>
 800f9c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f9c6:	ea13 0f0a 	tst.w	r3, sl
 800f9ca:	e7e1      	b.n	800f990 <_strtod_l+0x8d8>
 800f9cc:	f7ff fb56 	bl	800f07c <sulp>
 800f9d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f9d4:	ec53 2b10 	vmov	r2, r3, d0
 800f9d8:	f7f0 fc7e 	bl	80002d8 <__aeabi_dsub>
 800f9dc:	2200      	movs	r2, #0
 800f9de:	2300      	movs	r3, #0
 800f9e0:	4682      	mov	sl, r0
 800f9e2:	468b      	mov	fp, r1
 800f9e4:	f7f1 f898 	bl	8000b18 <__aeabi_dcmpeq>
 800f9e8:	2800      	cmp	r0, #0
 800f9ea:	d0c1      	beq.n	800f970 <_strtod_l+0x8b8>
 800f9ec:	e61a      	b.n	800f624 <_strtod_l+0x56c>
 800f9ee:	4641      	mov	r1, r8
 800f9f0:	4620      	mov	r0, r4
 800f9f2:	f7ff facd 	bl	800ef90 <__ratio>
 800f9f6:	ec57 6b10 	vmov	r6, r7, d0
 800f9fa:	2200      	movs	r2, #0
 800f9fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800fa00:	4630      	mov	r0, r6
 800fa02:	4639      	mov	r1, r7
 800fa04:	f7f1 f89c 	bl	8000b40 <__aeabi_dcmple>
 800fa08:	2800      	cmp	r0, #0
 800fa0a:	d06f      	beq.n	800faec <_strtod_l+0xa34>
 800fa0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d17a      	bne.n	800fb08 <_strtod_l+0xa50>
 800fa12:	f1ba 0f00 	cmp.w	sl, #0
 800fa16:	d158      	bne.n	800faca <_strtod_l+0xa12>
 800fa18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fa1a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	d15a      	bne.n	800fad8 <_strtod_l+0xa20>
 800fa22:	4b64      	ldr	r3, [pc, #400]	@ (800fbb4 <_strtod_l+0xafc>)
 800fa24:	2200      	movs	r2, #0
 800fa26:	4630      	mov	r0, r6
 800fa28:	4639      	mov	r1, r7
 800fa2a:	f7f1 f87f 	bl	8000b2c <__aeabi_dcmplt>
 800fa2e:	2800      	cmp	r0, #0
 800fa30:	d159      	bne.n	800fae6 <_strtod_l+0xa2e>
 800fa32:	4630      	mov	r0, r6
 800fa34:	4639      	mov	r1, r7
 800fa36:	4b60      	ldr	r3, [pc, #384]	@ (800fbb8 <_strtod_l+0xb00>)
 800fa38:	2200      	movs	r2, #0
 800fa3a:	f7f0 fe05 	bl	8000648 <__aeabi_dmul>
 800fa3e:	4606      	mov	r6, r0
 800fa40:	460f      	mov	r7, r1
 800fa42:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800fa46:	9606      	str	r6, [sp, #24]
 800fa48:	9307      	str	r3, [sp, #28]
 800fa4a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fa4e:	4d57      	ldr	r5, [pc, #348]	@ (800fbac <_strtod_l+0xaf4>)
 800fa50:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800fa54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fa56:	401d      	ands	r5, r3
 800fa58:	4b58      	ldr	r3, [pc, #352]	@ (800fbbc <_strtod_l+0xb04>)
 800fa5a:	429d      	cmp	r5, r3
 800fa5c:	f040 80b2 	bne.w	800fbc4 <_strtod_l+0xb0c>
 800fa60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fa62:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800fa66:	ec4b ab10 	vmov	d0, sl, fp
 800fa6a:	f7ff f9c9 	bl	800ee00 <__ulp>
 800fa6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fa72:	ec51 0b10 	vmov	r0, r1, d0
 800fa76:	f7f0 fde7 	bl	8000648 <__aeabi_dmul>
 800fa7a:	4652      	mov	r2, sl
 800fa7c:	465b      	mov	r3, fp
 800fa7e:	f7f0 fc2d 	bl	80002dc <__adddf3>
 800fa82:	460b      	mov	r3, r1
 800fa84:	4949      	ldr	r1, [pc, #292]	@ (800fbac <_strtod_l+0xaf4>)
 800fa86:	4a4e      	ldr	r2, [pc, #312]	@ (800fbc0 <_strtod_l+0xb08>)
 800fa88:	4019      	ands	r1, r3
 800fa8a:	4291      	cmp	r1, r2
 800fa8c:	4682      	mov	sl, r0
 800fa8e:	d942      	bls.n	800fb16 <_strtod_l+0xa5e>
 800fa90:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fa92:	4b47      	ldr	r3, [pc, #284]	@ (800fbb0 <_strtod_l+0xaf8>)
 800fa94:	429a      	cmp	r2, r3
 800fa96:	d103      	bne.n	800faa0 <_strtod_l+0x9e8>
 800fa98:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fa9a:	3301      	adds	r3, #1
 800fa9c:	f43f ad2f 	beq.w	800f4fe <_strtod_l+0x446>
 800faa0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800fbb0 <_strtod_l+0xaf8>
 800faa4:	f04f 3aff 	mov.w	sl, #4294967295
 800faa8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800faaa:	9805      	ldr	r0, [sp, #20]
 800faac:	f7fe fe7c 	bl	800e7a8 <_Bfree>
 800fab0:	9805      	ldr	r0, [sp, #20]
 800fab2:	4649      	mov	r1, r9
 800fab4:	f7fe fe78 	bl	800e7a8 <_Bfree>
 800fab8:	9805      	ldr	r0, [sp, #20]
 800faba:	4641      	mov	r1, r8
 800fabc:	f7fe fe74 	bl	800e7a8 <_Bfree>
 800fac0:	9805      	ldr	r0, [sp, #20]
 800fac2:	4621      	mov	r1, r4
 800fac4:	f7fe fe70 	bl	800e7a8 <_Bfree>
 800fac8:	e619      	b.n	800f6fe <_strtod_l+0x646>
 800faca:	f1ba 0f01 	cmp.w	sl, #1
 800face:	d103      	bne.n	800fad8 <_strtod_l+0xa20>
 800fad0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	f43f ada6 	beq.w	800f624 <_strtod_l+0x56c>
 800fad8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800fb88 <_strtod_l+0xad0>
 800fadc:	4f35      	ldr	r7, [pc, #212]	@ (800fbb4 <_strtod_l+0xafc>)
 800fade:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fae2:	2600      	movs	r6, #0
 800fae4:	e7b1      	b.n	800fa4a <_strtod_l+0x992>
 800fae6:	4f34      	ldr	r7, [pc, #208]	@ (800fbb8 <_strtod_l+0xb00>)
 800fae8:	2600      	movs	r6, #0
 800faea:	e7aa      	b.n	800fa42 <_strtod_l+0x98a>
 800faec:	4b32      	ldr	r3, [pc, #200]	@ (800fbb8 <_strtod_l+0xb00>)
 800faee:	4630      	mov	r0, r6
 800faf0:	4639      	mov	r1, r7
 800faf2:	2200      	movs	r2, #0
 800faf4:	f7f0 fda8 	bl	8000648 <__aeabi_dmul>
 800faf8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fafa:	4606      	mov	r6, r0
 800fafc:	460f      	mov	r7, r1
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	d09f      	beq.n	800fa42 <_strtod_l+0x98a>
 800fb02:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800fb06:	e7a0      	b.n	800fa4a <_strtod_l+0x992>
 800fb08:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800fb90 <_strtod_l+0xad8>
 800fb0c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fb10:	ec57 6b17 	vmov	r6, r7, d7
 800fb14:	e799      	b.n	800fa4a <_strtod_l+0x992>
 800fb16:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800fb1a:	9b08      	ldr	r3, [sp, #32]
 800fb1c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	d1c1      	bne.n	800faa8 <_strtod_l+0x9f0>
 800fb24:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fb28:	0d1b      	lsrs	r3, r3, #20
 800fb2a:	051b      	lsls	r3, r3, #20
 800fb2c:	429d      	cmp	r5, r3
 800fb2e:	d1bb      	bne.n	800faa8 <_strtod_l+0x9f0>
 800fb30:	4630      	mov	r0, r6
 800fb32:	4639      	mov	r1, r7
 800fb34:	f7f1 f9f6 	bl	8000f24 <__aeabi_d2lz>
 800fb38:	f7f0 fd58 	bl	80005ec <__aeabi_l2d>
 800fb3c:	4602      	mov	r2, r0
 800fb3e:	460b      	mov	r3, r1
 800fb40:	4630      	mov	r0, r6
 800fb42:	4639      	mov	r1, r7
 800fb44:	f7f0 fbc8 	bl	80002d8 <__aeabi_dsub>
 800fb48:	460b      	mov	r3, r1
 800fb4a:	4602      	mov	r2, r0
 800fb4c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800fb50:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800fb54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fb56:	ea46 060a 	orr.w	r6, r6, sl
 800fb5a:	431e      	orrs	r6, r3
 800fb5c:	d06f      	beq.n	800fc3e <_strtod_l+0xb86>
 800fb5e:	a30e      	add	r3, pc, #56	@ (adr r3, 800fb98 <_strtod_l+0xae0>)
 800fb60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb64:	f7f0 ffe2 	bl	8000b2c <__aeabi_dcmplt>
 800fb68:	2800      	cmp	r0, #0
 800fb6a:	f47f acd3 	bne.w	800f514 <_strtod_l+0x45c>
 800fb6e:	a30c      	add	r3, pc, #48	@ (adr r3, 800fba0 <_strtod_l+0xae8>)
 800fb70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb74:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fb78:	f7f0 fff6 	bl	8000b68 <__aeabi_dcmpgt>
 800fb7c:	2800      	cmp	r0, #0
 800fb7e:	d093      	beq.n	800faa8 <_strtod_l+0x9f0>
 800fb80:	e4c8      	b.n	800f514 <_strtod_l+0x45c>
 800fb82:	bf00      	nop
 800fb84:	f3af 8000 	nop.w
 800fb88:	00000000 	.word	0x00000000
 800fb8c:	bff00000 	.word	0xbff00000
 800fb90:	00000000 	.word	0x00000000
 800fb94:	3ff00000 	.word	0x3ff00000
 800fb98:	94a03595 	.word	0x94a03595
 800fb9c:	3fdfffff 	.word	0x3fdfffff
 800fba0:	35afe535 	.word	0x35afe535
 800fba4:	3fe00000 	.word	0x3fe00000
 800fba8:	000fffff 	.word	0x000fffff
 800fbac:	7ff00000 	.word	0x7ff00000
 800fbb0:	7fefffff 	.word	0x7fefffff
 800fbb4:	3ff00000 	.word	0x3ff00000
 800fbb8:	3fe00000 	.word	0x3fe00000
 800fbbc:	7fe00000 	.word	0x7fe00000
 800fbc0:	7c9fffff 	.word	0x7c9fffff
 800fbc4:	9b08      	ldr	r3, [sp, #32]
 800fbc6:	b323      	cbz	r3, 800fc12 <_strtod_l+0xb5a>
 800fbc8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800fbcc:	d821      	bhi.n	800fc12 <_strtod_l+0xb5a>
 800fbce:	a328      	add	r3, pc, #160	@ (adr r3, 800fc70 <_strtod_l+0xbb8>)
 800fbd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbd4:	4630      	mov	r0, r6
 800fbd6:	4639      	mov	r1, r7
 800fbd8:	f7f0 ffb2 	bl	8000b40 <__aeabi_dcmple>
 800fbdc:	b1a0      	cbz	r0, 800fc08 <_strtod_l+0xb50>
 800fbde:	4639      	mov	r1, r7
 800fbe0:	4630      	mov	r0, r6
 800fbe2:	f7f1 f809 	bl	8000bf8 <__aeabi_d2uiz>
 800fbe6:	2801      	cmp	r0, #1
 800fbe8:	bf38      	it	cc
 800fbea:	2001      	movcc	r0, #1
 800fbec:	f7f0 fcb2 	bl	8000554 <__aeabi_ui2d>
 800fbf0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fbf2:	4606      	mov	r6, r0
 800fbf4:	460f      	mov	r7, r1
 800fbf6:	b9fb      	cbnz	r3, 800fc38 <_strtod_l+0xb80>
 800fbf8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fbfc:	9014      	str	r0, [sp, #80]	@ 0x50
 800fbfe:	9315      	str	r3, [sp, #84]	@ 0x54
 800fc00:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800fc04:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800fc08:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fc0a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800fc0e:	1b5b      	subs	r3, r3, r5
 800fc10:	9311      	str	r3, [sp, #68]	@ 0x44
 800fc12:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800fc16:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800fc1a:	f7ff f8f1 	bl	800ee00 <__ulp>
 800fc1e:	4650      	mov	r0, sl
 800fc20:	ec53 2b10 	vmov	r2, r3, d0
 800fc24:	4659      	mov	r1, fp
 800fc26:	f7f0 fd0f 	bl	8000648 <__aeabi_dmul>
 800fc2a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800fc2e:	f7f0 fb55 	bl	80002dc <__adddf3>
 800fc32:	4682      	mov	sl, r0
 800fc34:	468b      	mov	fp, r1
 800fc36:	e770      	b.n	800fb1a <_strtod_l+0xa62>
 800fc38:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800fc3c:	e7e0      	b.n	800fc00 <_strtod_l+0xb48>
 800fc3e:	a30e      	add	r3, pc, #56	@ (adr r3, 800fc78 <_strtod_l+0xbc0>)
 800fc40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc44:	f7f0 ff72 	bl	8000b2c <__aeabi_dcmplt>
 800fc48:	e798      	b.n	800fb7c <_strtod_l+0xac4>
 800fc4a:	2300      	movs	r3, #0
 800fc4c:	930e      	str	r3, [sp, #56]	@ 0x38
 800fc4e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800fc50:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fc52:	6013      	str	r3, [r2, #0]
 800fc54:	f7ff ba6d 	b.w	800f132 <_strtod_l+0x7a>
 800fc58:	2a65      	cmp	r2, #101	@ 0x65
 800fc5a:	f43f ab68 	beq.w	800f32e <_strtod_l+0x276>
 800fc5e:	2a45      	cmp	r2, #69	@ 0x45
 800fc60:	f43f ab65 	beq.w	800f32e <_strtod_l+0x276>
 800fc64:	2301      	movs	r3, #1
 800fc66:	f7ff bba0 	b.w	800f3aa <_strtod_l+0x2f2>
 800fc6a:	bf00      	nop
 800fc6c:	f3af 8000 	nop.w
 800fc70:	ffc00000 	.word	0xffc00000
 800fc74:	41dfffff 	.word	0x41dfffff
 800fc78:	94a03595 	.word	0x94a03595
 800fc7c:	3fcfffff 	.word	0x3fcfffff

0800fc80 <_strtod_r>:
 800fc80:	4b01      	ldr	r3, [pc, #4]	@ (800fc88 <_strtod_r+0x8>)
 800fc82:	f7ff ba19 	b.w	800f0b8 <_strtod_l>
 800fc86:	bf00      	nop
 800fc88:	200000b0 	.word	0x200000b0

0800fc8c <_strtol_l.isra.0>:
 800fc8c:	2b24      	cmp	r3, #36	@ 0x24
 800fc8e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc92:	4686      	mov	lr, r0
 800fc94:	4690      	mov	r8, r2
 800fc96:	d801      	bhi.n	800fc9c <_strtol_l.isra.0+0x10>
 800fc98:	2b01      	cmp	r3, #1
 800fc9a:	d106      	bne.n	800fcaa <_strtol_l.isra.0+0x1e>
 800fc9c:	f7fd fda8 	bl	800d7f0 <__errno>
 800fca0:	2316      	movs	r3, #22
 800fca2:	6003      	str	r3, [r0, #0]
 800fca4:	2000      	movs	r0, #0
 800fca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fcaa:	4834      	ldr	r0, [pc, #208]	@ (800fd7c <_strtol_l.isra.0+0xf0>)
 800fcac:	460d      	mov	r5, r1
 800fcae:	462a      	mov	r2, r5
 800fcb0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fcb4:	5d06      	ldrb	r6, [r0, r4]
 800fcb6:	f016 0608 	ands.w	r6, r6, #8
 800fcba:	d1f8      	bne.n	800fcae <_strtol_l.isra.0+0x22>
 800fcbc:	2c2d      	cmp	r4, #45	@ 0x2d
 800fcbe:	d110      	bne.n	800fce2 <_strtol_l.isra.0+0x56>
 800fcc0:	782c      	ldrb	r4, [r5, #0]
 800fcc2:	2601      	movs	r6, #1
 800fcc4:	1c95      	adds	r5, r2, #2
 800fcc6:	f033 0210 	bics.w	r2, r3, #16
 800fcca:	d115      	bne.n	800fcf8 <_strtol_l.isra.0+0x6c>
 800fccc:	2c30      	cmp	r4, #48	@ 0x30
 800fcce:	d10d      	bne.n	800fcec <_strtol_l.isra.0+0x60>
 800fcd0:	782a      	ldrb	r2, [r5, #0]
 800fcd2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800fcd6:	2a58      	cmp	r2, #88	@ 0x58
 800fcd8:	d108      	bne.n	800fcec <_strtol_l.isra.0+0x60>
 800fcda:	786c      	ldrb	r4, [r5, #1]
 800fcdc:	3502      	adds	r5, #2
 800fcde:	2310      	movs	r3, #16
 800fce0:	e00a      	b.n	800fcf8 <_strtol_l.isra.0+0x6c>
 800fce2:	2c2b      	cmp	r4, #43	@ 0x2b
 800fce4:	bf04      	itt	eq
 800fce6:	782c      	ldrbeq	r4, [r5, #0]
 800fce8:	1c95      	addeq	r5, r2, #2
 800fcea:	e7ec      	b.n	800fcc6 <_strtol_l.isra.0+0x3a>
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d1f6      	bne.n	800fcde <_strtol_l.isra.0+0x52>
 800fcf0:	2c30      	cmp	r4, #48	@ 0x30
 800fcf2:	bf14      	ite	ne
 800fcf4:	230a      	movne	r3, #10
 800fcf6:	2308      	moveq	r3, #8
 800fcf8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800fcfc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800fd00:	2200      	movs	r2, #0
 800fd02:	fbbc f9f3 	udiv	r9, ip, r3
 800fd06:	4610      	mov	r0, r2
 800fd08:	fb03 ca19 	mls	sl, r3, r9, ip
 800fd0c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800fd10:	2f09      	cmp	r7, #9
 800fd12:	d80f      	bhi.n	800fd34 <_strtol_l.isra.0+0xa8>
 800fd14:	463c      	mov	r4, r7
 800fd16:	42a3      	cmp	r3, r4
 800fd18:	dd1b      	ble.n	800fd52 <_strtol_l.isra.0+0xc6>
 800fd1a:	1c57      	adds	r7, r2, #1
 800fd1c:	d007      	beq.n	800fd2e <_strtol_l.isra.0+0xa2>
 800fd1e:	4581      	cmp	r9, r0
 800fd20:	d314      	bcc.n	800fd4c <_strtol_l.isra.0+0xc0>
 800fd22:	d101      	bne.n	800fd28 <_strtol_l.isra.0+0x9c>
 800fd24:	45a2      	cmp	sl, r4
 800fd26:	db11      	blt.n	800fd4c <_strtol_l.isra.0+0xc0>
 800fd28:	fb00 4003 	mla	r0, r0, r3, r4
 800fd2c:	2201      	movs	r2, #1
 800fd2e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fd32:	e7eb      	b.n	800fd0c <_strtol_l.isra.0+0x80>
 800fd34:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800fd38:	2f19      	cmp	r7, #25
 800fd3a:	d801      	bhi.n	800fd40 <_strtol_l.isra.0+0xb4>
 800fd3c:	3c37      	subs	r4, #55	@ 0x37
 800fd3e:	e7ea      	b.n	800fd16 <_strtol_l.isra.0+0x8a>
 800fd40:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800fd44:	2f19      	cmp	r7, #25
 800fd46:	d804      	bhi.n	800fd52 <_strtol_l.isra.0+0xc6>
 800fd48:	3c57      	subs	r4, #87	@ 0x57
 800fd4a:	e7e4      	b.n	800fd16 <_strtol_l.isra.0+0x8a>
 800fd4c:	f04f 32ff 	mov.w	r2, #4294967295
 800fd50:	e7ed      	b.n	800fd2e <_strtol_l.isra.0+0xa2>
 800fd52:	1c53      	adds	r3, r2, #1
 800fd54:	d108      	bne.n	800fd68 <_strtol_l.isra.0+0xdc>
 800fd56:	2322      	movs	r3, #34	@ 0x22
 800fd58:	f8ce 3000 	str.w	r3, [lr]
 800fd5c:	4660      	mov	r0, ip
 800fd5e:	f1b8 0f00 	cmp.w	r8, #0
 800fd62:	d0a0      	beq.n	800fca6 <_strtol_l.isra.0+0x1a>
 800fd64:	1e69      	subs	r1, r5, #1
 800fd66:	e006      	b.n	800fd76 <_strtol_l.isra.0+0xea>
 800fd68:	b106      	cbz	r6, 800fd6c <_strtol_l.isra.0+0xe0>
 800fd6a:	4240      	negs	r0, r0
 800fd6c:	f1b8 0f00 	cmp.w	r8, #0
 800fd70:	d099      	beq.n	800fca6 <_strtol_l.isra.0+0x1a>
 800fd72:	2a00      	cmp	r2, #0
 800fd74:	d1f6      	bne.n	800fd64 <_strtol_l.isra.0+0xd8>
 800fd76:	f8c8 1000 	str.w	r1, [r8]
 800fd7a:	e794      	b.n	800fca6 <_strtol_l.isra.0+0x1a>
 800fd7c:	08011301 	.word	0x08011301

0800fd80 <_strtol_r>:
 800fd80:	f7ff bf84 	b.w	800fc8c <_strtol_l.isra.0>

0800fd84 <__ssputs_r>:
 800fd84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd88:	688e      	ldr	r6, [r1, #8]
 800fd8a:	461f      	mov	r7, r3
 800fd8c:	42be      	cmp	r6, r7
 800fd8e:	680b      	ldr	r3, [r1, #0]
 800fd90:	4682      	mov	sl, r0
 800fd92:	460c      	mov	r4, r1
 800fd94:	4690      	mov	r8, r2
 800fd96:	d82d      	bhi.n	800fdf4 <__ssputs_r+0x70>
 800fd98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fd9c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fda0:	d026      	beq.n	800fdf0 <__ssputs_r+0x6c>
 800fda2:	6965      	ldr	r5, [r4, #20]
 800fda4:	6909      	ldr	r1, [r1, #16]
 800fda6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fdaa:	eba3 0901 	sub.w	r9, r3, r1
 800fdae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fdb2:	1c7b      	adds	r3, r7, #1
 800fdb4:	444b      	add	r3, r9
 800fdb6:	106d      	asrs	r5, r5, #1
 800fdb8:	429d      	cmp	r5, r3
 800fdba:	bf38      	it	cc
 800fdbc:	461d      	movcc	r5, r3
 800fdbe:	0553      	lsls	r3, r2, #21
 800fdc0:	d527      	bpl.n	800fe12 <__ssputs_r+0x8e>
 800fdc2:	4629      	mov	r1, r5
 800fdc4:	f7fe fc24 	bl	800e610 <_malloc_r>
 800fdc8:	4606      	mov	r6, r0
 800fdca:	b360      	cbz	r0, 800fe26 <__ssputs_r+0xa2>
 800fdcc:	6921      	ldr	r1, [r4, #16]
 800fdce:	464a      	mov	r2, r9
 800fdd0:	f7fd fd3b 	bl	800d84a <memcpy>
 800fdd4:	89a3      	ldrh	r3, [r4, #12]
 800fdd6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fdda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fdde:	81a3      	strh	r3, [r4, #12]
 800fde0:	6126      	str	r6, [r4, #16]
 800fde2:	6165      	str	r5, [r4, #20]
 800fde4:	444e      	add	r6, r9
 800fde6:	eba5 0509 	sub.w	r5, r5, r9
 800fdea:	6026      	str	r6, [r4, #0]
 800fdec:	60a5      	str	r5, [r4, #8]
 800fdee:	463e      	mov	r6, r7
 800fdf0:	42be      	cmp	r6, r7
 800fdf2:	d900      	bls.n	800fdf6 <__ssputs_r+0x72>
 800fdf4:	463e      	mov	r6, r7
 800fdf6:	6820      	ldr	r0, [r4, #0]
 800fdf8:	4632      	mov	r2, r6
 800fdfa:	4641      	mov	r1, r8
 800fdfc:	f000 f9c6 	bl	801018c <memmove>
 800fe00:	68a3      	ldr	r3, [r4, #8]
 800fe02:	1b9b      	subs	r3, r3, r6
 800fe04:	60a3      	str	r3, [r4, #8]
 800fe06:	6823      	ldr	r3, [r4, #0]
 800fe08:	4433      	add	r3, r6
 800fe0a:	6023      	str	r3, [r4, #0]
 800fe0c:	2000      	movs	r0, #0
 800fe0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe12:	462a      	mov	r2, r5
 800fe14:	f000 fd7d 	bl	8010912 <_realloc_r>
 800fe18:	4606      	mov	r6, r0
 800fe1a:	2800      	cmp	r0, #0
 800fe1c:	d1e0      	bne.n	800fde0 <__ssputs_r+0x5c>
 800fe1e:	6921      	ldr	r1, [r4, #16]
 800fe20:	4650      	mov	r0, sl
 800fe22:	f7fe fb81 	bl	800e528 <_free_r>
 800fe26:	230c      	movs	r3, #12
 800fe28:	f8ca 3000 	str.w	r3, [sl]
 800fe2c:	89a3      	ldrh	r3, [r4, #12]
 800fe2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fe32:	81a3      	strh	r3, [r4, #12]
 800fe34:	f04f 30ff 	mov.w	r0, #4294967295
 800fe38:	e7e9      	b.n	800fe0e <__ssputs_r+0x8a>
	...

0800fe3c <_svfiprintf_r>:
 800fe3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe40:	4698      	mov	r8, r3
 800fe42:	898b      	ldrh	r3, [r1, #12]
 800fe44:	061b      	lsls	r3, r3, #24
 800fe46:	b09d      	sub	sp, #116	@ 0x74
 800fe48:	4607      	mov	r7, r0
 800fe4a:	460d      	mov	r5, r1
 800fe4c:	4614      	mov	r4, r2
 800fe4e:	d510      	bpl.n	800fe72 <_svfiprintf_r+0x36>
 800fe50:	690b      	ldr	r3, [r1, #16]
 800fe52:	b973      	cbnz	r3, 800fe72 <_svfiprintf_r+0x36>
 800fe54:	2140      	movs	r1, #64	@ 0x40
 800fe56:	f7fe fbdb 	bl	800e610 <_malloc_r>
 800fe5a:	6028      	str	r0, [r5, #0]
 800fe5c:	6128      	str	r0, [r5, #16]
 800fe5e:	b930      	cbnz	r0, 800fe6e <_svfiprintf_r+0x32>
 800fe60:	230c      	movs	r3, #12
 800fe62:	603b      	str	r3, [r7, #0]
 800fe64:	f04f 30ff 	mov.w	r0, #4294967295
 800fe68:	b01d      	add	sp, #116	@ 0x74
 800fe6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe6e:	2340      	movs	r3, #64	@ 0x40
 800fe70:	616b      	str	r3, [r5, #20]
 800fe72:	2300      	movs	r3, #0
 800fe74:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe76:	2320      	movs	r3, #32
 800fe78:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fe7c:	f8cd 800c 	str.w	r8, [sp, #12]
 800fe80:	2330      	movs	r3, #48	@ 0x30
 800fe82:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010020 <_svfiprintf_r+0x1e4>
 800fe86:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fe8a:	f04f 0901 	mov.w	r9, #1
 800fe8e:	4623      	mov	r3, r4
 800fe90:	469a      	mov	sl, r3
 800fe92:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fe96:	b10a      	cbz	r2, 800fe9c <_svfiprintf_r+0x60>
 800fe98:	2a25      	cmp	r2, #37	@ 0x25
 800fe9a:	d1f9      	bne.n	800fe90 <_svfiprintf_r+0x54>
 800fe9c:	ebba 0b04 	subs.w	fp, sl, r4
 800fea0:	d00b      	beq.n	800feba <_svfiprintf_r+0x7e>
 800fea2:	465b      	mov	r3, fp
 800fea4:	4622      	mov	r2, r4
 800fea6:	4629      	mov	r1, r5
 800fea8:	4638      	mov	r0, r7
 800feaa:	f7ff ff6b 	bl	800fd84 <__ssputs_r>
 800feae:	3001      	adds	r0, #1
 800feb0:	f000 80a7 	beq.w	8010002 <_svfiprintf_r+0x1c6>
 800feb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800feb6:	445a      	add	r2, fp
 800feb8:	9209      	str	r2, [sp, #36]	@ 0x24
 800feba:	f89a 3000 	ldrb.w	r3, [sl]
 800febe:	2b00      	cmp	r3, #0
 800fec0:	f000 809f 	beq.w	8010002 <_svfiprintf_r+0x1c6>
 800fec4:	2300      	movs	r3, #0
 800fec6:	f04f 32ff 	mov.w	r2, #4294967295
 800feca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fece:	f10a 0a01 	add.w	sl, sl, #1
 800fed2:	9304      	str	r3, [sp, #16]
 800fed4:	9307      	str	r3, [sp, #28]
 800fed6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800feda:	931a      	str	r3, [sp, #104]	@ 0x68
 800fedc:	4654      	mov	r4, sl
 800fede:	2205      	movs	r2, #5
 800fee0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fee4:	484e      	ldr	r0, [pc, #312]	@ (8010020 <_svfiprintf_r+0x1e4>)
 800fee6:	f7f0 f99b 	bl	8000220 <memchr>
 800feea:	9a04      	ldr	r2, [sp, #16]
 800feec:	b9d8      	cbnz	r0, 800ff26 <_svfiprintf_r+0xea>
 800feee:	06d0      	lsls	r0, r2, #27
 800fef0:	bf44      	itt	mi
 800fef2:	2320      	movmi	r3, #32
 800fef4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fef8:	0711      	lsls	r1, r2, #28
 800fefa:	bf44      	itt	mi
 800fefc:	232b      	movmi	r3, #43	@ 0x2b
 800fefe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ff02:	f89a 3000 	ldrb.w	r3, [sl]
 800ff06:	2b2a      	cmp	r3, #42	@ 0x2a
 800ff08:	d015      	beq.n	800ff36 <_svfiprintf_r+0xfa>
 800ff0a:	9a07      	ldr	r2, [sp, #28]
 800ff0c:	4654      	mov	r4, sl
 800ff0e:	2000      	movs	r0, #0
 800ff10:	f04f 0c0a 	mov.w	ip, #10
 800ff14:	4621      	mov	r1, r4
 800ff16:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ff1a:	3b30      	subs	r3, #48	@ 0x30
 800ff1c:	2b09      	cmp	r3, #9
 800ff1e:	d94b      	bls.n	800ffb8 <_svfiprintf_r+0x17c>
 800ff20:	b1b0      	cbz	r0, 800ff50 <_svfiprintf_r+0x114>
 800ff22:	9207      	str	r2, [sp, #28]
 800ff24:	e014      	b.n	800ff50 <_svfiprintf_r+0x114>
 800ff26:	eba0 0308 	sub.w	r3, r0, r8
 800ff2a:	fa09 f303 	lsl.w	r3, r9, r3
 800ff2e:	4313      	orrs	r3, r2
 800ff30:	9304      	str	r3, [sp, #16]
 800ff32:	46a2      	mov	sl, r4
 800ff34:	e7d2      	b.n	800fedc <_svfiprintf_r+0xa0>
 800ff36:	9b03      	ldr	r3, [sp, #12]
 800ff38:	1d19      	adds	r1, r3, #4
 800ff3a:	681b      	ldr	r3, [r3, #0]
 800ff3c:	9103      	str	r1, [sp, #12]
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	bfbb      	ittet	lt
 800ff42:	425b      	neglt	r3, r3
 800ff44:	f042 0202 	orrlt.w	r2, r2, #2
 800ff48:	9307      	strge	r3, [sp, #28]
 800ff4a:	9307      	strlt	r3, [sp, #28]
 800ff4c:	bfb8      	it	lt
 800ff4e:	9204      	strlt	r2, [sp, #16]
 800ff50:	7823      	ldrb	r3, [r4, #0]
 800ff52:	2b2e      	cmp	r3, #46	@ 0x2e
 800ff54:	d10a      	bne.n	800ff6c <_svfiprintf_r+0x130>
 800ff56:	7863      	ldrb	r3, [r4, #1]
 800ff58:	2b2a      	cmp	r3, #42	@ 0x2a
 800ff5a:	d132      	bne.n	800ffc2 <_svfiprintf_r+0x186>
 800ff5c:	9b03      	ldr	r3, [sp, #12]
 800ff5e:	1d1a      	adds	r2, r3, #4
 800ff60:	681b      	ldr	r3, [r3, #0]
 800ff62:	9203      	str	r2, [sp, #12]
 800ff64:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ff68:	3402      	adds	r4, #2
 800ff6a:	9305      	str	r3, [sp, #20]
 800ff6c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010030 <_svfiprintf_r+0x1f4>
 800ff70:	7821      	ldrb	r1, [r4, #0]
 800ff72:	2203      	movs	r2, #3
 800ff74:	4650      	mov	r0, sl
 800ff76:	f7f0 f953 	bl	8000220 <memchr>
 800ff7a:	b138      	cbz	r0, 800ff8c <_svfiprintf_r+0x150>
 800ff7c:	9b04      	ldr	r3, [sp, #16]
 800ff7e:	eba0 000a 	sub.w	r0, r0, sl
 800ff82:	2240      	movs	r2, #64	@ 0x40
 800ff84:	4082      	lsls	r2, r0
 800ff86:	4313      	orrs	r3, r2
 800ff88:	3401      	adds	r4, #1
 800ff8a:	9304      	str	r3, [sp, #16]
 800ff8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff90:	4824      	ldr	r0, [pc, #144]	@ (8010024 <_svfiprintf_r+0x1e8>)
 800ff92:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ff96:	2206      	movs	r2, #6
 800ff98:	f7f0 f942 	bl	8000220 <memchr>
 800ff9c:	2800      	cmp	r0, #0
 800ff9e:	d036      	beq.n	801000e <_svfiprintf_r+0x1d2>
 800ffa0:	4b21      	ldr	r3, [pc, #132]	@ (8010028 <_svfiprintf_r+0x1ec>)
 800ffa2:	bb1b      	cbnz	r3, 800ffec <_svfiprintf_r+0x1b0>
 800ffa4:	9b03      	ldr	r3, [sp, #12]
 800ffa6:	3307      	adds	r3, #7
 800ffa8:	f023 0307 	bic.w	r3, r3, #7
 800ffac:	3308      	adds	r3, #8
 800ffae:	9303      	str	r3, [sp, #12]
 800ffb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ffb2:	4433      	add	r3, r6
 800ffb4:	9309      	str	r3, [sp, #36]	@ 0x24
 800ffb6:	e76a      	b.n	800fe8e <_svfiprintf_r+0x52>
 800ffb8:	fb0c 3202 	mla	r2, ip, r2, r3
 800ffbc:	460c      	mov	r4, r1
 800ffbe:	2001      	movs	r0, #1
 800ffc0:	e7a8      	b.n	800ff14 <_svfiprintf_r+0xd8>
 800ffc2:	2300      	movs	r3, #0
 800ffc4:	3401      	adds	r4, #1
 800ffc6:	9305      	str	r3, [sp, #20]
 800ffc8:	4619      	mov	r1, r3
 800ffca:	f04f 0c0a 	mov.w	ip, #10
 800ffce:	4620      	mov	r0, r4
 800ffd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ffd4:	3a30      	subs	r2, #48	@ 0x30
 800ffd6:	2a09      	cmp	r2, #9
 800ffd8:	d903      	bls.n	800ffe2 <_svfiprintf_r+0x1a6>
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	d0c6      	beq.n	800ff6c <_svfiprintf_r+0x130>
 800ffde:	9105      	str	r1, [sp, #20]
 800ffe0:	e7c4      	b.n	800ff6c <_svfiprintf_r+0x130>
 800ffe2:	fb0c 2101 	mla	r1, ip, r1, r2
 800ffe6:	4604      	mov	r4, r0
 800ffe8:	2301      	movs	r3, #1
 800ffea:	e7f0      	b.n	800ffce <_svfiprintf_r+0x192>
 800ffec:	ab03      	add	r3, sp, #12
 800ffee:	9300      	str	r3, [sp, #0]
 800fff0:	462a      	mov	r2, r5
 800fff2:	4b0e      	ldr	r3, [pc, #56]	@ (801002c <_svfiprintf_r+0x1f0>)
 800fff4:	a904      	add	r1, sp, #16
 800fff6:	4638      	mov	r0, r7
 800fff8:	f7fc fcbc 	bl	800c974 <_printf_float>
 800fffc:	1c42      	adds	r2, r0, #1
 800fffe:	4606      	mov	r6, r0
 8010000:	d1d6      	bne.n	800ffb0 <_svfiprintf_r+0x174>
 8010002:	89ab      	ldrh	r3, [r5, #12]
 8010004:	065b      	lsls	r3, r3, #25
 8010006:	f53f af2d 	bmi.w	800fe64 <_svfiprintf_r+0x28>
 801000a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801000c:	e72c      	b.n	800fe68 <_svfiprintf_r+0x2c>
 801000e:	ab03      	add	r3, sp, #12
 8010010:	9300      	str	r3, [sp, #0]
 8010012:	462a      	mov	r2, r5
 8010014:	4b05      	ldr	r3, [pc, #20]	@ (801002c <_svfiprintf_r+0x1f0>)
 8010016:	a904      	add	r1, sp, #16
 8010018:	4638      	mov	r0, r7
 801001a:	f7fc ff43 	bl	800cea4 <_printf_i>
 801001e:	e7ed      	b.n	800fffc <_svfiprintf_r+0x1c0>
 8010020:	080110fd 	.word	0x080110fd
 8010024:	08011107 	.word	0x08011107
 8010028:	0800c975 	.word	0x0800c975
 801002c:	0800fd85 	.word	0x0800fd85
 8010030:	08011103 	.word	0x08011103

08010034 <__sflush_r>:
 8010034:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010038:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801003c:	0716      	lsls	r6, r2, #28
 801003e:	4605      	mov	r5, r0
 8010040:	460c      	mov	r4, r1
 8010042:	d454      	bmi.n	80100ee <__sflush_r+0xba>
 8010044:	684b      	ldr	r3, [r1, #4]
 8010046:	2b00      	cmp	r3, #0
 8010048:	dc02      	bgt.n	8010050 <__sflush_r+0x1c>
 801004a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801004c:	2b00      	cmp	r3, #0
 801004e:	dd48      	ble.n	80100e2 <__sflush_r+0xae>
 8010050:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010052:	2e00      	cmp	r6, #0
 8010054:	d045      	beq.n	80100e2 <__sflush_r+0xae>
 8010056:	2300      	movs	r3, #0
 8010058:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801005c:	682f      	ldr	r7, [r5, #0]
 801005e:	6a21      	ldr	r1, [r4, #32]
 8010060:	602b      	str	r3, [r5, #0]
 8010062:	d030      	beq.n	80100c6 <__sflush_r+0x92>
 8010064:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010066:	89a3      	ldrh	r3, [r4, #12]
 8010068:	0759      	lsls	r1, r3, #29
 801006a:	d505      	bpl.n	8010078 <__sflush_r+0x44>
 801006c:	6863      	ldr	r3, [r4, #4]
 801006e:	1ad2      	subs	r2, r2, r3
 8010070:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010072:	b10b      	cbz	r3, 8010078 <__sflush_r+0x44>
 8010074:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010076:	1ad2      	subs	r2, r2, r3
 8010078:	2300      	movs	r3, #0
 801007a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801007c:	6a21      	ldr	r1, [r4, #32]
 801007e:	4628      	mov	r0, r5
 8010080:	47b0      	blx	r6
 8010082:	1c43      	adds	r3, r0, #1
 8010084:	89a3      	ldrh	r3, [r4, #12]
 8010086:	d106      	bne.n	8010096 <__sflush_r+0x62>
 8010088:	6829      	ldr	r1, [r5, #0]
 801008a:	291d      	cmp	r1, #29
 801008c:	d82b      	bhi.n	80100e6 <__sflush_r+0xb2>
 801008e:	4a2a      	ldr	r2, [pc, #168]	@ (8010138 <__sflush_r+0x104>)
 8010090:	40ca      	lsrs	r2, r1
 8010092:	07d6      	lsls	r6, r2, #31
 8010094:	d527      	bpl.n	80100e6 <__sflush_r+0xb2>
 8010096:	2200      	movs	r2, #0
 8010098:	6062      	str	r2, [r4, #4]
 801009a:	04d9      	lsls	r1, r3, #19
 801009c:	6922      	ldr	r2, [r4, #16]
 801009e:	6022      	str	r2, [r4, #0]
 80100a0:	d504      	bpl.n	80100ac <__sflush_r+0x78>
 80100a2:	1c42      	adds	r2, r0, #1
 80100a4:	d101      	bne.n	80100aa <__sflush_r+0x76>
 80100a6:	682b      	ldr	r3, [r5, #0]
 80100a8:	b903      	cbnz	r3, 80100ac <__sflush_r+0x78>
 80100aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80100ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80100ae:	602f      	str	r7, [r5, #0]
 80100b0:	b1b9      	cbz	r1, 80100e2 <__sflush_r+0xae>
 80100b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80100b6:	4299      	cmp	r1, r3
 80100b8:	d002      	beq.n	80100c0 <__sflush_r+0x8c>
 80100ba:	4628      	mov	r0, r5
 80100bc:	f7fe fa34 	bl	800e528 <_free_r>
 80100c0:	2300      	movs	r3, #0
 80100c2:	6363      	str	r3, [r4, #52]	@ 0x34
 80100c4:	e00d      	b.n	80100e2 <__sflush_r+0xae>
 80100c6:	2301      	movs	r3, #1
 80100c8:	4628      	mov	r0, r5
 80100ca:	47b0      	blx	r6
 80100cc:	4602      	mov	r2, r0
 80100ce:	1c50      	adds	r0, r2, #1
 80100d0:	d1c9      	bne.n	8010066 <__sflush_r+0x32>
 80100d2:	682b      	ldr	r3, [r5, #0]
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	d0c6      	beq.n	8010066 <__sflush_r+0x32>
 80100d8:	2b1d      	cmp	r3, #29
 80100da:	d001      	beq.n	80100e0 <__sflush_r+0xac>
 80100dc:	2b16      	cmp	r3, #22
 80100de:	d11e      	bne.n	801011e <__sflush_r+0xea>
 80100e0:	602f      	str	r7, [r5, #0]
 80100e2:	2000      	movs	r0, #0
 80100e4:	e022      	b.n	801012c <__sflush_r+0xf8>
 80100e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80100ea:	b21b      	sxth	r3, r3
 80100ec:	e01b      	b.n	8010126 <__sflush_r+0xf2>
 80100ee:	690f      	ldr	r7, [r1, #16]
 80100f0:	2f00      	cmp	r7, #0
 80100f2:	d0f6      	beq.n	80100e2 <__sflush_r+0xae>
 80100f4:	0793      	lsls	r3, r2, #30
 80100f6:	680e      	ldr	r6, [r1, #0]
 80100f8:	bf08      	it	eq
 80100fa:	694b      	ldreq	r3, [r1, #20]
 80100fc:	600f      	str	r7, [r1, #0]
 80100fe:	bf18      	it	ne
 8010100:	2300      	movne	r3, #0
 8010102:	eba6 0807 	sub.w	r8, r6, r7
 8010106:	608b      	str	r3, [r1, #8]
 8010108:	f1b8 0f00 	cmp.w	r8, #0
 801010c:	dde9      	ble.n	80100e2 <__sflush_r+0xae>
 801010e:	6a21      	ldr	r1, [r4, #32]
 8010110:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010112:	4643      	mov	r3, r8
 8010114:	463a      	mov	r2, r7
 8010116:	4628      	mov	r0, r5
 8010118:	47b0      	blx	r6
 801011a:	2800      	cmp	r0, #0
 801011c:	dc08      	bgt.n	8010130 <__sflush_r+0xfc>
 801011e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010122:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010126:	81a3      	strh	r3, [r4, #12]
 8010128:	f04f 30ff 	mov.w	r0, #4294967295
 801012c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010130:	4407      	add	r7, r0
 8010132:	eba8 0800 	sub.w	r8, r8, r0
 8010136:	e7e7      	b.n	8010108 <__sflush_r+0xd4>
 8010138:	20400001 	.word	0x20400001

0801013c <_fflush_r>:
 801013c:	b538      	push	{r3, r4, r5, lr}
 801013e:	690b      	ldr	r3, [r1, #16]
 8010140:	4605      	mov	r5, r0
 8010142:	460c      	mov	r4, r1
 8010144:	b913      	cbnz	r3, 801014c <_fflush_r+0x10>
 8010146:	2500      	movs	r5, #0
 8010148:	4628      	mov	r0, r5
 801014a:	bd38      	pop	{r3, r4, r5, pc}
 801014c:	b118      	cbz	r0, 8010156 <_fflush_r+0x1a>
 801014e:	6a03      	ldr	r3, [r0, #32]
 8010150:	b90b      	cbnz	r3, 8010156 <_fflush_r+0x1a>
 8010152:	f7fd fa5f 	bl	800d614 <__sinit>
 8010156:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801015a:	2b00      	cmp	r3, #0
 801015c:	d0f3      	beq.n	8010146 <_fflush_r+0xa>
 801015e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010160:	07d0      	lsls	r0, r2, #31
 8010162:	d404      	bmi.n	801016e <_fflush_r+0x32>
 8010164:	0599      	lsls	r1, r3, #22
 8010166:	d402      	bmi.n	801016e <_fflush_r+0x32>
 8010168:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801016a:	f7fd fb6c 	bl	800d846 <__retarget_lock_acquire_recursive>
 801016e:	4628      	mov	r0, r5
 8010170:	4621      	mov	r1, r4
 8010172:	f7ff ff5f 	bl	8010034 <__sflush_r>
 8010176:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010178:	07da      	lsls	r2, r3, #31
 801017a:	4605      	mov	r5, r0
 801017c:	d4e4      	bmi.n	8010148 <_fflush_r+0xc>
 801017e:	89a3      	ldrh	r3, [r4, #12]
 8010180:	059b      	lsls	r3, r3, #22
 8010182:	d4e1      	bmi.n	8010148 <_fflush_r+0xc>
 8010184:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010186:	f7fd fb5f 	bl	800d848 <__retarget_lock_release_recursive>
 801018a:	e7dd      	b.n	8010148 <_fflush_r+0xc>

0801018c <memmove>:
 801018c:	4288      	cmp	r0, r1
 801018e:	b510      	push	{r4, lr}
 8010190:	eb01 0402 	add.w	r4, r1, r2
 8010194:	d902      	bls.n	801019c <memmove+0x10>
 8010196:	4284      	cmp	r4, r0
 8010198:	4623      	mov	r3, r4
 801019a:	d807      	bhi.n	80101ac <memmove+0x20>
 801019c:	1e43      	subs	r3, r0, #1
 801019e:	42a1      	cmp	r1, r4
 80101a0:	d008      	beq.n	80101b4 <memmove+0x28>
 80101a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80101a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80101aa:	e7f8      	b.n	801019e <memmove+0x12>
 80101ac:	4402      	add	r2, r0
 80101ae:	4601      	mov	r1, r0
 80101b0:	428a      	cmp	r2, r1
 80101b2:	d100      	bne.n	80101b6 <memmove+0x2a>
 80101b4:	bd10      	pop	{r4, pc}
 80101b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80101ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80101be:	e7f7      	b.n	80101b0 <memmove+0x24>

080101c0 <strncmp>:
 80101c0:	b510      	push	{r4, lr}
 80101c2:	b16a      	cbz	r2, 80101e0 <strncmp+0x20>
 80101c4:	3901      	subs	r1, #1
 80101c6:	1884      	adds	r4, r0, r2
 80101c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80101cc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80101d0:	429a      	cmp	r2, r3
 80101d2:	d103      	bne.n	80101dc <strncmp+0x1c>
 80101d4:	42a0      	cmp	r0, r4
 80101d6:	d001      	beq.n	80101dc <strncmp+0x1c>
 80101d8:	2a00      	cmp	r2, #0
 80101da:	d1f5      	bne.n	80101c8 <strncmp+0x8>
 80101dc:	1ad0      	subs	r0, r2, r3
 80101de:	bd10      	pop	{r4, pc}
 80101e0:	4610      	mov	r0, r2
 80101e2:	e7fc      	b.n	80101de <strncmp+0x1e>

080101e4 <_sbrk_r>:
 80101e4:	b538      	push	{r3, r4, r5, lr}
 80101e6:	4d06      	ldr	r5, [pc, #24]	@ (8010200 <_sbrk_r+0x1c>)
 80101e8:	2300      	movs	r3, #0
 80101ea:	4604      	mov	r4, r0
 80101ec:	4608      	mov	r0, r1
 80101ee:	602b      	str	r3, [r5, #0]
 80101f0:	f7f5 facc 	bl	800578c <_sbrk>
 80101f4:	1c43      	adds	r3, r0, #1
 80101f6:	d102      	bne.n	80101fe <_sbrk_r+0x1a>
 80101f8:	682b      	ldr	r3, [r5, #0]
 80101fa:	b103      	cbz	r3, 80101fe <_sbrk_r+0x1a>
 80101fc:	6023      	str	r3, [r4, #0]
 80101fe:	bd38      	pop	{r3, r4, r5, pc}
 8010200:	20000b70 	.word	0x20000b70
 8010204:	00000000 	.word	0x00000000

08010208 <nan>:
 8010208:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010210 <nan+0x8>
 801020c:	4770      	bx	lr
 801020e:	bf00      	nop
 8010210:	00000000 	.word	0x00000000
 8010214:	7ff80000 	.word	0x7ff80000

08010218 <__assert_func>:
 8010218:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801021a:	4614      	mov	r4, r2
 801021c:	461a      	mov	r2, r3
 801021e:	4b09      	ldr	r3, [pc, #36]	@ (8010244 <__assert_func+0x2c>)
 8010220:	681b      	ldr	r3, [r3, #0]
 8010222:	4605      	mov	r5, r0
 8010224:	68d8      	ldr	r0, [r3, #12]
 8010226:	b14c      	cbz	r4, 801023c <__assert_func+0x24>
 8010228:	4b07      	ldr	r3, [pc, #28]	@ (8010248 <__assert_func+0x30>)
 801022a:	9100      	str	r1, [sp, #0]
 801022c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010230:	4906      	ldr	r1, [pc, #24]	@ (801024c <__assert_func+0x34>)
 8010232:	462b      	mov	r3, r5
 8010234:	f000 fba8 	bl	8010988 <fiprintf>
 8010238:	f000 fbb8 	bl	80109ac <abort>
 801023c:	4b04      	ldr	r3, [pc, #16]	@ (8010250 <__assert_func+0x38>)
 801023e:	461c      	mov	r4, r3
 8010240:	e7f3      	b.n	801022a <__assert_func+0x12>
 8010242:	bf00      	nop
 8010244:	20000060 	.word	0x20000060
 8010248:	08011116 	.word	0x08011116
 801024c:	08011123 	.word	0x08011123
 8010250:	08011151 	.word	0x08011151

08010254 <_calloc_r>:
 8010254:	b570      	push	{r4, r5, r6, lr}
 8010256:	fba1 5402 	umull	r5, r4, r1, r2
 801025a:	b934      	cbnz	r4, 801026a <_calloc_r+0x16>
 801025c:	4629      	mov	r1, r5
 801025e:	f7fe f9d7 	bl	800e610 <_malloc_r>
 8010262:	4606      	mov	r6, r0
 8010264:	b928      	cbnz	r0, 8010272 <_calloc_r+0x1e>
 8010266:	4630      	mov	r0, r6
 8010268:	bd70      	pop	{r4, r5, r6, pc}
 801026a:	220c      	movs	r2, #12
 801026c:	6002      	str	r2, [r0, #0]
 801026e:	2600      	movs	r6, #0
 8010270:	e7f9      	b.n	8010266 <_calloc_r+0x12>
 8010272:	462a      	mov	r2, r5
 8010274:	4621      	mov	r1, r4
 8010276:	f7fd fa68 	bl	800d74a <memset>
 801027a:	e7f4      	b.n	8010266 <_calloc_r+0x12>

0801027c <rshift>:
 801027c:	6903      	ldr	r3, [r0, #16]
 801027e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010282:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010286:	ea4f 1261 	mov.w	r2, r1, asr #5
 801028a:	f100 0414 	add.w	r4, r0, #20
 801028e:	dd45      	ble.n	801031c <rshift+0xa0>
 8010290:	f011 011f 	ands.w	r1, r1, #31
 8010294:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010298:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801029c:	d10c      	bne.n	80102b8 <rshift+0x3c>
 801029e:	f100 0710 	add.w	r7, r0, #16
 80102a2:	4629      	mov	r1, r5
 80102a4:	42b1      	cmp	r1, r6
 80102a6:	d334      	bcc.n	8010312 <rshift+0x96>
 80102a8:	1a9b      	subs	r3, r3, r2
 80102aa:	009b      	lsls	r3, r3, #2
 80102ac:	1eea      	subs	r2, r5, #3
 80102ae:	4296      	cmp	r6, r2
 80102b0:	bf38      	it	cc
 80102b2:	2300      	movcc	r3, #0
 80102b4:	4423      	add	r3, r4
 80102b6:	e015      	b.n	80102e4 <rshift+0x68>
 80102b8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80102bc:	f1c1 0820 	rsb	r8, r1, #32
 80102c0:	40cf      	lsrs	r7, r1
 80102c2:	f105 0e04 	add.w	lr, r5, #4
 80102c6:	46a1      	mov	r9, r4
 80102c8:	4576      	cmp	r6, lr
 80102ca:	46f4      	mov	ip, lr
 80102cc:	d815      	bhi.n	80102fa <rshift+0x7e>
 80102ce:	1a9a      	subs	r2, r3, r2
 80102d0:	0092      	lsls	r2, r2, #2
 80102d2:	3a04      	subs	r2, #4
 80102d4:	3501      	adds	r5, #1
 80102d6:	42ae      	cmp	r6, r5
 80102d8:	bf38      	it	cc
 80102da:	2200      	movcc	r2, #0
 80102dc:	18a3      	adds	r3, r4, r2
 80102de:	50a7      	str	r7, [r4, r2]
 80102e0:	b107      	cbz	r7, 80102e4 <rshift+0x68>
 80102e2:	3304      	adds	r3, #4
 80102e4:	1b1a      	subs	r2, r3, r4
 80102e6:	42a3      	cmp	r3, r4
 80102e8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80102ec:	bf08      	it	eq
 80102ee:	2300      	moveq	r3, #0
 80102f0:	6102      	str	r2, [r0, #16]
 80102f2:	bf08      	it	eq
 80102f4:	6143      	streq	r3, [r0, #20]
 80102f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80102fa:	f8dc c000 	ldr.w	ip, [ip]
 80102fe:	fa0c fc08 	lsl.w	ip, ip, r8
 8010302:	ea4c 0707 	orr.w	r7, ip, r7
 8010306:	f849 7b04 	str.w	r7, [r9], #4
 801030a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801030e:	40cf      	lsrs	r7, r1
 8010310:	e7da      	b.n	80102c8 <rshift+0x4c>
 8010312:	f851 cb04 	ldr.w	ip, [r1], #4
 8010316:	f847 cf04 	str.w	ip, [r7, #4]!
 801031a:	e7c3      	b.n	80102a4 <rshift+0x28>
 801031c:	4623      	mov	r3, r4
 801031e:	e7e1      	b.n	80102e4 <rshift+0x68>

08010320 <__hexdig_fun>:
 8010320:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8010324:	2b09      	cmp	r3, #9
 8010326:	d802      	bhi.n	801032e <__hexdig_fun+0xe>
 8010328:	3820      	subs	r0, #32
 801032a:	b2c0      	uxtb	r0, r0
 801032c:	4770      	bx	lr
 801032e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8010332:	2b05      	cmp	r3, #5
 8010334:	d801      	bhi.n	801033a <__hexdig_fun+0x1a>
 8010336:	3847      	subs	r0, #71	@ 0x47
 8010338:	e7f7      	b.n	801032a <__hexdig_fun+0xa>
 801033a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801033e:	2b05      	cmp	r3, #5
 8010340:	d801      	bhi.n	8010346 <__hexdig_fun+0x26>
 8010342:	3827      	subs	r0, #39	@ 0x27
 8010344:	e7f1      	b.n	801032a <__hexdig_fun+0xa>
 8010346:	2000      	movs	r0, #0
 8010348:	4770      	bx	lr
	...

0801034c <__gethex>:
 801034c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010350:	b085      	sub	sp, #20
 8010352:	468a      	mov	sl, r1
 8010354:	9302      	str	r3, [sp, #8]
 8010356:	680b      	ldr	r3, [r1, #0]
 8010358:	9001      	str	r0, [sp, #4]
 801035a:	4690      	mov	r8, r2
 801035c:	1c9c      	adds	r4, r3, #2
 801035e:	46a1      	mov	r9, r4
 8010360:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010364:	2830      	cmp	r0, #48	@ 0x30
 8010366:	d0fa      	beq.n	801035e <__gethex+0x12>
 8010368:	eba9 0303 	sub.w	r3, r9, r3
 801036c:	f1a3 0b02 	sub.w	fp, r3, #2
 8010370:	f7ff ffd6 	bl	8010320 <__hexdig_fun>
 8010374:	4605      	mov	r5, r0
 8010376:	2800      	cmp	r0, #0
 8010378:	d168      	bne.n	801044c <__gethex+0x100>
 801037a:	49a0      	ldr	r1, [pc, #640]	@ (80105fc <__gethex+0x2b0>)
 801037c:	2201      	movs	r2, #1
 801037e:	4648      	mov	r0, r9
 8010380:	f7ff ff1e 	bl	80101c0 <strncmp>
 8010384:	4607      	mov	r7, r0
 8010386:	2800      	cmp	r0, #0
 8010388:	d167      	bne.n	801045a <__gethex+0x10e>
 801038a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801038e:	4626      	mov	r6, r4
 8010390:	f7ff ffc6 	bl	8010320 <__hexdig_fun>
 8010394:	2800      	cmp	r0, #0
 8010396:	d062      	beq.n	801045e <__gethex+0x112>
 8010398:	4623      	mov	r3, r4
 801039a:	7818      	ldrb	r0, [r3, #0]
 801039c:	2830      	cmp	r0, #48	@ 0x30
 801039e:	4699      	mov	r9, r3
 80103a0:	f103 0301 	add.w	r3, r3, #1
 80103a4:	d0f9      	beq.n	801039a <__gethex+0x4e>
 80103a6:	f7ff ffbb 	bl	8010320 <__hexdig_fun>
 80103aa:	fab0 f580 	clz	r5, r0
 80103ae:	096d      	lsrs	r5, r5, #5
 80103b0:	f04f 0b01 	mov.w	fp, #1
 80103b4:	464a      	mov	r2, r9
 80103b6:	4616      	mov	r6, r2
 80103b8:	3201      	adds	r2, #1
 80103ba:	7830      	ldrb	r0, [r6, #0]
 80103bc:	f7ff ffb0 	bl	8010320 <__hexdig_fun>
 80103c0:	2800      	cmp	r0, #0
 80103c2:	d1f8      	bne.n	80103b6 <__gethex+0x6a>
 80103c4:	498d      	ldr	r1, [pc, #564]	@ (80105fc <__gethex+0x2b0>)
 80103c6:	2201      	movs	r2, #1
 80103c8:	4630      	mov	r0, r6
 80103ca:	f7ff fef9 	bl	80101c0 <strncmp>
 80103ce:	2800      	cmp	r0, #0
 80103d0:	d13f      	bne.n	8010452 <__gethex+0x106>
 80103d2:	b944      	cbnz	r4, 80103e6 <__gethex+0x9a>
 80103d4:	1c74      	adds	r4, r6, #1
 80103d6:	4622      	mov	r2, r4
 80103d8:	4616      	mov	r6, r2
 80103da:	3201      	adds	r2, #1
 80103dc:	7830      	ldrb	r0, [r6, #0]
 80103de:	f7ff ff9f 	bl	8010320 <__hexdig_fun>
 80103e2:	2800      	cmp	r0, #0
 80103e4:	d1f8      	bne.n	80103d8 <__gethex+0x8c>
 80103e6:	1ba4      	subs	r4, r4, r6
 80103e8:	00a7      	lsls	r7, r4, #2
 80103ea:	7833      	ldrb	r3, [r6, #0]
 80103ec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80103f0:	2b50      	cmp	r3, #80	@ 0x50
 80103f2:	d13e      	bne.n	8010472 <__gethex+0x126>
 80103f4:	7873      	ldrb	r3, [r6, #1]
 80103f6:	2b2b      	cmp	r3, #43	@ 0x2b
 80103f8:	d033      	beq.n	8010462 <__gethex+0x116>
 80103fa:	2b2d      	cmp	r3, #45	@ 0x2d
 80103fc:	d034      	beq.n	8010468 <__gethex+0x11c>
 80103fe:	1c71      	adds	r1, r6, #1
 8010400:	2400      	movs	r4, #0
 8010402:	7808      	ldrb	r0, [r1, #0]
 8010404:	f7ff ff8c 	bl	8010320 <__hexdig_fun>
 8010408:	1e43      	subs	r3, r0, #1
 801040a:	b2db      	uxtb	r3, r3
 801040c:	2b18      	cmp	r3, #24
 801040e:	d830      	bhi.n	8010472 <__gethex+0x126>
 8010410:	f1a0 0210 	sub.w	r2, r0, #16
 8010414:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010418:	f7ff ff82 	bl	8010320 <__hexdig_fun>
 801041c:	f100 3cff 	add.w	ip, r0, #4294967295
 8010420:	fa5f fc8c 	uxtb.w	ip, ip
 8010424:	f1bc 0f18 	cmp.w	ip, #24
 8010428:	f04f 030a 	mov.w	r3, #10
 801042c:	d91e      	bls.n	801046c <__gethex+0x120>
 801042e:	b104      	cbz	r4, 8010432 <__gethex+0xe6>
 8010430:	4252      	negs	r2, r2
 8010432:	4417      	add	r7, r2
 8010434:	f8ca 1000 	str.w	r1, [sl]
 8010438:	b1ed      	cbz	r5, 8010476 <__gethex+0x12a>
 801043a:	f1bb 0f00 	cmp.w	fp, #0
 801043e:	bf0c      	ite	eq
 8010440:	2506      	moveq	r5, #6
 8010442:	2500      	movne	r5, #0
 8010444:	4628      	mov	r0, r5
 8010446:	b005      	add	sp, #20
 8010448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801044c:	2500      	movs	r5, #0
 801044e:	462c      	mov	r4, r5
 8010450:	e7b0      	b.n	80103b4 <__gethex+0x68>
 8010452:	2c00      	cmp	r4, #0
 8010454:	d1c7      	bne.n	80103e6 <__gethex+0x9a>
 8010456:	4627      	mov	r7, r4
 8010458:	e7c7      	b.n	80103ea <__gethex+0x9e>
 801045a:	464e      	mov	r6, r9
 801045c:	462f      	mov	r7, r5
 801045e:	2501      	movs	r5, #1
 8010460:	e7c3      	b.n	80103ea <__gethex+0x9e>
 8010462:	2400      	movs	r4, #0
 8010464:	1cb1      	adds	r1, r6, #2
 8010466:	e7cc      	b.n	8010402 <__gethex+0xb6>
 8010468:	2401      	movs	r4, #1
 801046a:	e7fb      	b.n	8010464 <__gethex+0x118>
 801046c:	fb03 0002 	mla	r0, r3, r2, r0
 8010470:	e7ce      	b.n	8010410 <__gethex+0xc4>
 8010472:	4631      	mov	r1, r6
 8010474:	e7de      	b.n	8010434 <__gethex+0xe8>
 8010476:	eba6 0309 	sub.w	r3, r6, r9
 801047a:	3b01      	subs	r3, #1
 801047c:	4629      	mov	r1, r5
 801047e:	2b07      	cmp	r3, #7
 8010480:	dc0a      	bgt.n	8010498 <__gethex+0x14c>
 8010482:	9801      	ldr	r0, [sp, #4]
 8010484:	f7fe f950 	bl	800e728 <_Balloc>
 8010488:	4604      	mov	r4, r0
 801048a:	b940      	cbnz	r0, 801049e <__gethex+0x152>
 801048c:	4b5c      	ldr	r3, [pc, #368]	@ (8010600 <__gethex+0x2b4>)
 801048e:	4602      	mov	r2, r0
 8010490:	21e4      	movs	r1, #228	@ 0xe4
 8010492:	485c      	ldr	r0, [pc, #368]	@ (8010604 <__gethex+0x2b8>)
 8010494:	f7ff fec0 	bl	8010218 <__assert_func>
 8010498:	3101      	adds	r1, #1
 801049a:	105b      	asrs	r3, r3, #1
 801049c:	e7ef      	b.n	801047e <__gethex+0x132>
 801049e:	f100 0a14 	add.w	sl, r0, #20
 80104a2:	2300      	movs	r3, #0
 80104a4:	4655      	mov	r5, sl
 80104a6:	469b      	mov	fp, r3
 80104a8:	45b1      	cmp	r9, r6
 80104aa:	d337      	bcc.n	801051c <__gethex+0x1d0>
 80104ac:	f845 bb04 	str.w	fp, [r5], #4
 80104b0:	eba5 050a 	sub.w	r5, r5, sl
 80104b4:	10ad      	asrs	r5, r5, #2
 80104b6:	6125      	str	r5, [r4, #16]
 80104b8:	4658      	mov	r0, fp
 80104ba:	f7fe fa27 	bl	800e90c <__hi0bits>
 80104be:	016d      	lsls	r5, r5, #5
 80104c0:	f8d8 6000 	ldr.w	r6, [r8]
 80104c4:	1a2d      	subs	r5, r5, r0
 80104c6:	42b5      	cmp	r5, r6
 80104c8:	dd54      	ble.n	8010574 <__gethex+0x228>
 80104ca:	1bad      	subs	r5, r5, r6
 80104cc:	4629      	mov	r1, r5
 80104ce:	4620      	mov	r0, r4
 80104d0:	f7fe fdb3 	bl	800f03a <__any_on>
 80104d4:	4681      	mov	r9, r0
 80104d6:	b178      	cbz	r0, 80104f8 <__gethex+0x1ac>
 80104d8:	1e6b      	subs	r3, r5, #1
 80104da:	1159      	asrs	r1, r3, #5
 80104dc:	f003 021f 	and.w	r2, r3, #31
 80104e0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80104e4:	f04f 0901 	mov.w	r9, #1
 80104e8:	fa09 f202 	lsl.w	r2, r9, r2
 80104ec:	420a      	tst	r2, r1
 80104ee:	d003      	beq.n	80104f8 <__gethex+0x1ac>
 80104f0:	454b      	cmp	r3, r9
 80104f2:	dc36      	bgt.n	8010562 <__gethex+0x216>
 80104f4:	f04f 0902 	mov.w	r9, #2
 80104f8:	4629      	mov	r1, r5
 80104fa:	4620      	mov	r0, r4
 80104fc:	f7ff febe 	bl	801027c <rshift>
 8010500:	442f      	add	r7, r5
 8010502:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010506:	42bb      	cmp	r3, r7
 8010508:	da42      	bge.n	8010590 <__gethex+0x244>
 801050a:	9801      	ldr	r0, [sp, #4]
 801050c:	4621      	mov	r1, r4
 801050e:	f7fe f94b 	bl	800e7a8 <_Bfree>
 8010512:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010514:	2300      	movs	r3, #0
 8010516:	6013      	str	r3, [r2, #0]
 8010518:	25a3      	movs	r5, #163	@ 0xa3
 801051a:	e793      	b.n	8010444 <__gethex+0xf8>
 801051c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010520:	2a2e      	cmp	r2, #46	@ 0x2e
 8010522:	d012      	beq.n	801054a <__gethex+0x1fe>
 8010524:	2b20      	cmp	r3, #32
 8010526:	d104      	bne.n	8010532 <__gethex+0x1e6>
 8010528:	f845 bb04 	str.w	fp, [r5], #4
 801052c:	f04f 0b00 	mov.w	fp, #0
 8010530:	465b      	mov	r3, fp
 8010532:	7830      	ldrb	r0, [r6, #0]
 8010534:	9303      	str	r3, [sp, #12]
 8010536:	f7ff fef3 	bl	8010320 <__hexdig_fun>
 801053a:	9b03      	ldr	r3, [sp, #12]
 801053c:	f000 000f 	and.w	r0, r0, #15
 8010540:	4098      	lsls	r0, r3
 8010542:	ea4b 0b00 	orr.w	fp, fp, r0
 8010546:	3304      	adds	r3, #4
 8010548:	e7ae      	b.n	80104a8 <__gethex+0x15c>
 801054a:	45b1      	cmp	r9, r6
 801054c:	d8ea      	bhi.n	8010524 <__gethex+0x1d8>
 801054e:	492b      	ldr	r1, [pc, #172]	@ (80105fc <__gethex+0x2b0>)
 8010550:	9303      	str	r3, [sp, #12]
 8010552:	2201      	movs	r2, #1
 8010554:	4630      	mov	r0, r6
 8010556:	f7ff fe33 	bl	80101c0 <strncmp>
 801055a:	9b03      	ldr	r3, [sp, #12]
 801055c:	2800      	cmp	r0, #0
 801055e:	d1e1      	bne.n	8010524 <__gethex+0x1d8>
 8010560:	e7a2      	b.n	80104a8 <__gethex+0x15c>
 8010562:	1ea9      	subs	r1, r5, #2
 8010564:	4620      	mov	r0, r4
 8010566:	f7fe fd68 	bl	800f03a <__any_on>
 801056a:	2800      	cmp	r0, #0
 801056c:	d0c2      	beq.n	80104f4 <__gethex+0x1a8>
 801056e:	f04f 0903 	mov.w	r9, #3
 8010572:	e7c1      	b.n	80104f8 <__gethex+0x1ac>
 8010574:	da09      	bge.n	801058a <__gethex+0x23e>
 8010576:	1b75      	subs	r5, r6, r5
 8010578:	4621      	mov	r1, r4
 801057a:	9801      	ldr	r0, [sp, #4]
 801057c:	462a      	mov	r2, r5
 801057e:	f7fe fb23 	bl	800ebc8 <__lshift>
 8010582:	1b7f      	subs	r7, r7, r5
 8010584:	4604      	mov	r4, r0
 8010586:	f100 0a14 	add.w	sl, r0, #20
 801058a:	f04f 0900 	mov.w	r9, #0
 801058e:	e7b8      	b.n	8010502 <__gethex+0x1b6>
 8010590:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010594:	42bd      	cmp	r5, r7
 8010596:	dd6f      	ble.n	8010678 <__gethex+0x32c>
 8010598:	1bed      	subs	r5, r5, r7
 801059a:	42ae      	cmp	r6, r5
 801059c:	dc34      	bgt.n	8010608 <__gethex+0x2bc>
 801059e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80105a2:	2b02      	cmp	r3, #2
 80105a4:	d022      	beq.n	80105ec <__gethex+0x2a0>
 80105a6:	2b03      	cmp	r3, #3
 80105a8:	d024      	beq.n	80105f4 <__gethex+0x2a8>
 80105aa:	2b01      	cmp	r3, #1
 80105ac:	d115      	bne.n	80105da <__gethex+0x28e>
 80105ae:	42ae      	cmp	r6, r5
 80105b0:	d113      	bne.n	80105da <__gethex+0x28e>
 80105b2:	2e01      	cmp	r6, #1
 80105b4:	d10b      	bne.n	80105ce <__gethex+0x282>
 80105b6:	9a02      	ldr	r2, [sp, #8]
 80105b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80105bc:	6013      	str	r3, [r2, #0]
 80105be:	2301      	movs	r3, #1
 80105c0:	6123      	str	r3, [r4, #16]
 80105c2:	f8ca 3000 	str.w	r3, [sl]
 80105c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80105c8:	2562      	movs	r5, #98	@ 0x62
 80105ca:	601c      	str	r4, [r3, #0]
 80105cc:	e73a      	b.n	8010444 <__gethex+0xf8>
 80105ce:	1e71      	subs	r1, r6, #1
 80105d0:	4620      	mov	r0, r4
 80105d2:	f7fe fd32 	bl	800f03a <__any_on>
 80105d6:	2800      	cmp	r0, #0
 80105d8:	d1ed      	bne.n	80105b6 <__gethex+0x26a>
 80105da:	9801      	ldr	r0, [sp, #4]
 80105dc:	4621      	mov	r1, r4
 80105de:	f7fe f8e3 	bl	800e7a8 <_Bfree>
 80105e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80105e4:	2300      	movs	r3, #0
 80105e6:	6013      	str	r3, [r2, #0]
 80105e8:	2550      	movs	r5, #80	@ 0x50
 80105ea:	e72b      	b.n	8010444 <__gethex+0xf8>
 80105ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d1f3      	bne.n	80105da <__gethex+0x28e>
 80105f2:	e7e0      	b.n	80105b6 <__gethex+0x26a>
 80105f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d1dd      	bne.n	80105b6 <__gethex+0x26a>
 80105fa:	e7ee      	b.n	80105da <__gethex+0x28e>
 80105fc:	080110fb 	.word	0x080110fb
 8010600:	08011091 	.word	0x08011091
 8010604:	08011152 	.word	0x08011152
 8010608:	1e6f      	subs	r7, r5, #1
 801060a:	f1b9 0f00 	cmp.w	r9, #0
 801060e:	d130      	bne.n	8010672 <__gethex+0x326>
 8010610:	b127      	cbz	r7, 801061c <__gethex+0x2d0>
 8010612:	4639      	mov	r1, r7
 8010614:	4620      	mov	r0, r4
 8010616:	f7fe fd10 	bl	800f03a <__any_on>
 801061a:	4681      	mov	r9, r0
 801061c:	117a      	asrs	r2, r7, #5
 801061e:	2301      	movs	r3, #1
 8010620:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8010624:	f007 071f 	and.w	r7, r7, #31
 8010628:	40bb      	lsls	r3, r7
 801062a:	4213      	tst	r3, r2
 801062c:	4629      	mov	r1, r5
 801062e:	4620      	mov	r0, r4
 8010630:	bf18      	it	ne
 8010632:	f049 0902 	orrne.w	r9, r9, #2
 8010636:	f7ff fe21 	bl	801027c <rshift>
 801063a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801063e:	1b76      	subs	r6, r6, r5
 8010640:	2502      	movs	r5, #2
 8010642:	f1b9 0f00 	cmp.w	r9, #0
 8010646:	d047      	beq.n	80106d8 <__gethex+0x38c>
 8010648:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801064c:	2b02      	cmp	r3, #2
 801064e:	d015      	beq.n	801067c <__gethex+0x330>
 8010650:	2b03      	cmp	r3, #3
 8010652:	d017      	beq.n	8010684 <__gethex+0x338>
 8010654:	2b01      	cmp	r3, #1
 8010656:	d109      	bne.n	801066c <__gethex+0x320>
 8010658:	f019 0f02 	tst.w	r9, #2
 801065c:	d006      	beq.n	801066c <__gethex+0x320>
 801065e:	f8da 3000 	ldr.w	r3, [sl]
 8010662:	ea49 0903 	orr.w	r9, r9, r3
 8010666:	f019 0f01 	tst.w	r9, #1
 801066a:	d10e      	bne.n	801068a <__gethex+0x33e>
 801066c:	f045 0510 	orr.w	r5, r5, #16
 8010670:	e032      	b.n	80106d8 <__gethex+0x38c>
 8010672:	f04f 0901 	mov.w	r9, #1
 8010676:	e7d1      	b.n	801061c <__gethex+0x2d0>
 8010678:	2501      	movs	r5, #1
 801067a:	e7e2      	b.n	8010642 <__gethex+0x2f6>
 801067c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801067e:	f1c3 0301 	rsb	r3, r3, #1
 8010682:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010684:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010686:	2b00      	cmp	r3, #0
 8010688:	d0f0      	beq.n	801066c <__gethex+0x320>
 801068a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801068e:	f104 0314 	add.w	r3, r4, #20
 8010692:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010696:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801069a:	f04f 0c00 	mov.w	ip, #0
 801069e:	4618      	mov	r0, r3
 80106a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80106a4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80106a8:	d01b      	beq.n	80106e2 <__gethex+0x396>
 80106aa:	3201      	adds	r2, #1
 80106ac:	6002      	str	r2, [r0, #0]
 80106ae:	2d02      	cmp	r5, #2
 80106b0:	f104 0314 	add.w	r3, r4, #20
 80106b4:	d13c      	bne.n	8010730 <__gethex+0x3e4>
 80106b6:	f8d8 2000 	ldr.w	r2, [r8]
 80106ba:	3a01      	subs	r2, #1
 80106bc:	42b2      	cmp	r2, r6
 80106be:	d109      	bne.n	80106d4 <__gethex+0x388>
 80106c0:	1171      	asrs	r1, r6, #5
 80106c2:	2201      	movs	r2, #1
 80106c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80106c8:	f006 061f 	and.w	r6, r6, #31
 80106cc:	fa02 f606 	lsl.w	r6, r2, r6
 80106d0:	421e      	tst	r6, r3
 80106d2:	d13a      	bne.n	801074a <__gethex+0x3fe>
 80106d4:	f045 0520 	orr.w	r5, r5, #32
 80106d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80106da:	601c      	str	r4, [r3, #0]
 80106dc:	9b02      	ldr	r3, [sp, #8]
 80106de:	601f      	str	r7, [r3, #0]
 80106e0:	e6b0      	b.n	8010444 <__gethex+0xf8>
 80106e2:	4299      	cmp	r1, r3
 80106e4:	f843 cc04 	str.w	ip, [r3, #-4]
 80106e8:	d8d9      	bhi.n	801069e <__gethex+0x352>
 80106ea:	68a3      	ldr	r3, [r4, #8]
 80106ec:	459b      	cmp	fp, r3
 80106ee:	db17      	blt.n	8010720 <__gethex+0x3d4>
 80106f0:	6861      	ldr	r1, [r4, #4]
 80106f2:	9801      	ldr	r0, [sp, #4]
 80106f4:	3101      	adds	r1, #1
 80106f6:	f7fe f817 	bl	800e728 <_Balloc>
 80106fa:	4681      	mov	r9, r0
 80106fc:	b918      	cbnz	r0, 8010706 <__gethex+0x3ba>
 80106fe:	4b1a      	ldr	r3, [pc, #104]	@ (8010768 <__gethex+0x41c>)
 8010700:	4602      	mov	r2, r0
 8010702:	2184      	movs	r1, #132	@ 0x84
 8010704:	e6c5      	b.n	8010492 <__gethex+0x146>
 8010706:	6922      	ldr	r2, [r4, #16]
 8010708:	3202      	adds	r2, #2
 801070a:	f104 010c 	add.w	r1, r4, #12
 801070e:	0092      	lsls	r2, r2, #2
 8010710:	300c      	adds	r0, #12
 8010712:	f7fd f89a 	bl	800d84a <memcpy>
 8010716:	4621      	mov	r1, r4
 8010718:	9801      	ldr	r0, [sp, #4]
 801071a:	f7fe f845 	bl	800e7a8 <_Bfree>
 801071e:	464c      	mov	r4, r9
 8010720:	6923      	ldr	r3, [r4, #16]
 8010722:	1c5a      	adds	r2, r3, #1
 8010724:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010728:	6122      	str	r2, [r4, #16]
 801072a:	2201      	movs	r2, #1
 801072c:	615a      	str	r2, [r3, #20]
 801072e:	e7be      	b.n	80106ae <__gethex+0x362>
 8010730:	6922      	ldr	r2, [r4, #16]
 8010732:	455a      	cmp	r2, fp
 8010734:	dd0b      	ble.n	801074e <__gethex+0x402>
 8010736:	2101      	movs	r1, #1
 8010738:	4620      	mov	r0, r4
 801073a:	f7ff fd9f 	bl	801027c <rshift>
 801073e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010742:	3701      	adds	r7, #1
 8010744:	42bb      	cmp	r3, r7
 8010746:	f6ff aee0 	blt.w	801050a <__gethex+0x1be>
 801074a:	2501      	movs	r5, #1
 801074c:	e7c2      	b.n	80106d4 <__gethex+0x388>
 801074e:	f016 061f 	ands.w	r6, r6, #31
 8010752:	d0fa      	beq.n	801074a <__gethex+0x3fe>
 8010754:	4453      	add	r3, sl
 8010756:	f1c6 0620 	rsb	r6, r6, #32
 801075a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801075e:	f7fe f8d5 	bl	800e90c <__hi0bits>
 8010762:	42b0      	cmp	r0, r6
 8010764:	dbe7      	blt.n	8010736 <__gethex+0x3ea>
 8010766:	e7f0      	b.n	801074a <__gethex+0x3fe>
 8010768:	08011091 	.word	0x08011091

0801076c <L_shift>:
 801076c:	f1c2 0208 	rsb	r2, r2, #8
 8010770:	0092      	lsls	r2, r2, #2
 8010772:	b570      	push	{r4, r5, r6, lr}
 8010774:	f1c2 0620 	rsb	r6, r2, #32
 8010778:	6843      	ldr	r3, [r0, #4]
 801077a:	6804      	ldr	r4, [r0, #0]
 801077c:	fa03 f506 	lsl.w	r5, r3, r6
 8010780:	432c      	orrs	r4, r5
 8010782:	40d3      	lsrs	r3, r2
 8010784:	6004      	str	r4, [r0, #0]
 8010786:	f840 3f04 	str.w	r3, [r0, #4]!
 801078a:	4288      	cmp	r0, r1
 801078c:	d3f4      	bcc.n	8010778 <L_shift+0xc>
 801078e:	bd70      	pop	{r4, r5, r6, pc}

08010790 <__match>:
 8010790:	b530      	push	{r4, r5, lr}
 8010792:	6803      	ldr	r3, [r0, #0]
 8010794:	3301      	adds	r3, #1
 8010796:	f811 4b01 	ldrb.w	r4, [r1], #1
 801079a:	b914      	cbnz	r4, 80107a2 <__match+0x12>
 801079c:	6003      	str	r3, [r0, #0]
 801079e:	2001      	movs	r0, #1
 80107a0:	bd30      	pop	{r4, r5, pc}
 80107a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80107a6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80107aa:	2d19      	cmp	r5, #25
 80107ac:	bf98      	it	ls
 80107ae:	3220      	addls	r2, #32
 80107b0:	42a2      	cmp	r2, r4
 80107b2:	d0f0      	beq.n	8010796 <__match+0x6>
 80107b4:	2000      	movs	r0, #0
 80107b6:	e7f3      	b.n	80107a0 <__match+0x10>

080107b8 <__hexnan>:
 80107b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107bc:	680b      	ldr	r3, [r1, #0]
 80107be:	6801      	ldr	r1, [r0, #0]
 80107c0:	115e      	asrs	r6, r3, #5
 80107c2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80107c6:	f013 031f 	ands.w	r3, r3, #31
 80107ca:	b087      	sub	sp, #28
 80107cc:	bf18      	it	ne
 80107ce:	3604      	addne	r6, #4
 80107d0:	2500      	movs	r5, #0
 80107d2:	1f37      	subs	r7, r6, #4
 80107d4:	4682      	mov	sl, r0
 80107d6:	4690      	mov	r8, r2
 80107d8:	9301      	str	r3, [sp, #4]
 80107da:	f846 5c04 	str.w	r5, [r6, #-4]
 80107de:	46b9      	mov	r9, r7
 80107e0:	463c      	mov	r4, r7
 80107e2:	9502      	str	r5, [sp, #8]
 80107e4:	46ab      	mov	fp, r5
 80107e6:	784a      	ldrb	r2, [r1, #1]
 80107e8:	1c4b      	adds	r3, r1, #1
 80107ea:	9303      	str	r3, [sp, #12]
 80107ec:	b342      	cbz	r2, 8010840 <__hexnan+0x88>
 80107ee:	4610      	mov	r0, r2
 80107f0:	9105      	str	r1, [sp, #20]
 80107f2:	9204      	str	r2, [sp, #16]
 80107f4:	f7ff fd94 	bl	8010320 <__hexdig_fun>
 80107f8:	2800      	cmp	r0, #0
 80107fa:	d151      	bne.n	80108a0 <__hexnan+0xe8>
 80107fc:	9a04      	ldr	r2, [sp, #16]
 80107fe:	9905      	ldr	r1, [sp, #20]
 8010800:	2a20      	cmp	r2, #32
 8010802:	d818      	bhi.n	8010836 <__hexnan+0x7e>
 8010804:	9b02      	ldr	r3, [sp, #8]
 8010806:	459b      	cmp	fp, r3
 8010808:	dd13      	ble.n	8010832 <__hexnan+0x7a>
 801080a:	454c      	cmp	r4, r9
 801080c:	d206      	bcs.n	801081c <__hexnan+0x64>
 801080e:	2d07      	cmp	r5, #7
 8010810:	dc04      	bgt.n	801081c <__hexnan+0x64>
 8010812:	462a      	mov	r2, r5
 8010814:	4649      	mov	r1, r9
 8010816:	4620      	mov	r0, r4
 8010818:	f7ff ffa8 	bl	801076c <L_shift>
 801081c:	4544      	cmp	r4, r8
 801081e:	d952      	bls.n	80108c6 <__hexnan+0x10e>
 8010820:	2300      	movs	r3, #0
 8010822:	f1a4 0904 	sub.w	r9, r4, #4
 8010826:	f844 3c04 	str.w	r3, [r4, #-4]
 801082a:	f8cd b008 	str.w	fp, [sp, #8]
 801082e:	464c      	mov	r4, r9
 8010830:	461d      	mov	r5, r3
 8010832:	9903      	ldr	r1, [sp, #12]
 8010834:	e7d7      	b.n	80107e6 <__hexnan+0x2e>
 8010836:	2a29      	cmp	r2, #41	@ 0x29
 8010838:	d157      	bne.n	80108ea <__hexnan+0x132>
 801083a:	3102      	adds	r1, #2
 801083c:	f8ca 1000 	str.w	r1, [sl]
 8010840:	f1bb 0f00 	cmp.w	fp, #0
 8010844:	d051      	beq.n	80108ea <__hexnan+0x132>
 8010846:	454c      	cmp	r4, r9
 8010848:	d206      	bcs.n	8010858 <__hexnan+0xa0>
 801084a:	2d07      	cmp	r5, #7
 801084c:	dc04      	bgt.n	8010858 <__hexnan+0xa0>
 801084e:	462a      	mov	r2, r5
 8010850:	4649      	mov	r1, r9
 8010852:	4620      	mov	r0, r4
 8010854:	f7ff ff8a 	bl	801076c <L_shift>
 8010858:	4544      	cmp	r4, r8
 801085a:	d936      	bls.n	80108ca <__hexnan+0x112>
 801085c:	f1a8 0204 	sub.w	r2, r8, #4
 8010860:	4623      	mov	r3, r4
 8010862:	f853 1b04 	ldr.w	r1, [r3], #4
 8010866:	f842 1f04 	str.w	r1, [r2, #4]!
 801086a:	429f      	cmp	r7, r3
 801086c:	d2f9      	bcs.n	8010862 <__hexnan+0xaa>
 801086e:	1b3b      	subs	r3, r7, r4
 8010870:	f023 0303 	bic.w	r3, r3, #3
 8010874:	3304      	adds	r3, #4
 8010876:	3401      	adds	r4, #1
 8010878:	3e03      	subs	r6, #3
 801087a:	42b4      	cmp	r4, r6
 801087c:	bf88      	it	hi
 801087e:	2304      	movhi	r3, #4
 8010880:	4443      	add	r3, r8
 8010882:	2200      	movs	r2, #0
 8010884:	f843 2b04 	str.w	r2, [r3], #4
 8010888:	429f      	cmp	r7, r3
 801088a:	d2fb      	bcs.n	8010884 <__hexnan+0xcc>
 801088c:	683b      	ldr	r3, [r7, #0]
 801088e:	b91b      	cbnz	r3, 8010898 <__hexnan+0xe0>
 8010890:	4547      	cmp	r7, r8
 8010892:	d128      	bne.n	80108e6 <__hexnan+0x12e>
 8010894:	2301      	movs	r3, #1
 8010896:	603b      	str	r3, [r7, #0]
 8010898:	2005      	movs	r0, #5
 801089a:	b007      	add	sp, #28
 801089c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108a0:	3501      	adds	r5, #1
 80108a2:	2d08      	cmp	r5, #8
 80108a4:	f10b 0b01 	add.w	fp, fp, #1
 80108a8:	dd06      	ble.n	80108b8 <__hexnan+0x100>
 80108aa:	4544      	cmp	r4, r8
 80108ac:	d9c1      	bls.n	8010832 <__hexnan+0x7a>
 80108ae:	2300      	movs	r3, #0
 80108b0:	f844 3c04 	str.w	r3, [r4, #-4]
 80108b4:	2501      	movs	r5, #1
 80108b6:	3c04      	subs	r4, #4
 80108b8:	6822      	ldr	r2, [r4, #0]
 80108ba:	f000 000f 	and.w	r0, r0, #15
 80108be:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80108c2:	6020      	str	r0, [r4, #0]
 80108c4:	e7b5      	b.n	8010832 <__hexnan+0x7a>
 80108c6:	2508      	movs	r5, #8
 80108c8:	e7b3      	b.n	8010832 <__hexnan+0x7a>
 80108ca:	9b01      	ldr	r3, [sp, #4]
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d0dd      	beq.n	801088c <__hexnan+0xd4>
 80108d0:	f1c3 0320 	rsb	r3, r3, #32
 80108d4:	f04f 32ff 	mov.w	r2, #4294967295
 80108d8:	40da      	lsrs	r2, r3
 80108da:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80108de:	4013      	ands	r3, r2
 80108e0:	f846 3c04 	str.w	r3, [r6, #-4]
 80108e4:	e7d2      	b.n	801088c <__hexnan+0xd4>
 80108e6:	3f04      	subs	r7, #4
 80108e8:	e7d0      	b.n	801088c <__hexnan+0xd4>
 80108ea:	2004      	movs	r0, #4
 80108ec:	e7d5      	b.n	801089a <__hexnan+0xe2>

080108ee <__ascii_mbtowc>:
 80108ee:	b082      	sub	sp, #8
 80108f0:	b901      	cbnz	r1, 80108f4 <__ascii_mbtowc+0x6>
 80108f2:	a901      	add	r1, sp, #4
 80108f4:	b142      	cbz	r2, 8010908 <__ascii_mbtowc+0x1a>
 80108f6:	b14b      	cbz	r3, 801090c <__ascii_mbtowc+0x1e>
 80108f8:	7813      	ldrb	r3, [r2, #0]
 80108fa:	600b      	str	r3, [r1, #0]
 80108fc:	7812      	ldrb	r2, [r2, #0]
 80108fe:	1e10      	subs	r0, r2, #0
 8010900:	bf18      	it	ne
 8010902:	2001      	movne	r0, #1
 8010904:	b002      	add	sp, #8
 8010906:	4770      	bx	lr
 8010908:	4610      	mov	r0, r2
 801090a:	e7fb      	b.n	8010904 <__ascii_mbtowc+0x16>
 801090c:	f06f 0001 	mvn.w	r0, #1
 8010910:	e7f8      	b.n	8010904 <__ascii_mbtowc+0x16>

08010912 <_realloc_r>:
 8010912:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010916:	4607      	mov	r7, r0
 8010918:	4614      	mov	r4, r2
 801091a:	460d      	mov	r5, r1
 801091c:	b921      	cbnz	r1, 8010928 <_realloc_r+0x16>
 801091e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010922:	4611      	mov	r1, r2
 8010924:	f7fd be74 	b.w	800e610 <_malloc_r>
 8010928:	b92a      	cbnz	r2, 8010936 <_realloc_r+0x24>
 801092a:	f7fd fdfd 	bl	800e528 <_free_r>
 801092e:	4625      	mov	r5, r4
 8010930:	4628      	mov	r0, r5
 8010932:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010936:	f000 f840 	bl	80109ba <_malloc_usable_size_r>
 801093a:	4284      	cmp	r4, r0
 801093c:	4606      	mov	r6, r0
 801093e:	d802      	bhi.n	8010946 <_realloc_r+0x34>
 8010940:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010944:	d8f4      	bhi.n	8010930 <_realloc_r+0x1e>
 8010946:	4621      	mov	r1, r4
 8010948:	4638      	mov	r0, r7
 801094a:	f7fd fe61 	bl	800e610 <_malloc_r>
 801094e:	4680      	mov	r8, r0
 8010950:	b908      	cbnz	r0, 8010956 <_realloc_r+0x44>
 8010952:	4645      	mov	r5, r8
 8010954:	e7ec      	b.n	8010930 <_realloc_r+0x1e>
 8010956:	42b4      	cmp	r4, r6
 8010958:	4622      	mov	r2, r4
 801095a:	4629      	mov	r1, r5
 801095c:	bf28      	it	cs
 801095e:	4632      	movcs	r2, r6
 8010960:	f7fc ff73 	bl	800d84a <memcpy>
 8010964:	4629      	mov	r1, r5
 8010966:	4638      	mov	r0, r7
 8010968:	f7fd fdde 	bl	800e528 <_free_r>
 801096c:	e7f1      	b.n	8010952 <_realloc_r+0x40>

0801096e <__ascii_wctomb>:
 801096e:	4603      	mov	r3, r0
 8010970:	4608      	mov	r0, r1
 8010972:	b141      	cbz	r1, 8010986 <__ascii_wctomb+0x18>
 8010974:	2aff      	cmp	r2, #255	@ 0xff
 8010976:	d904      	bls.n	8010982 <__ascii_wctomb+0x14>
 8010978:	228a      	movs	r2, #138	@ 0x8a
 801097a:	601a      	str	r2, [r3, #0]
 801097c:	f04f 30ff 	mov.w	r0, #4294967295
 8010980:	4770      	bx	lr
 8010982:	700a      	strb	r2, [r1, #0]
 8010984:	2001      	movs	r0, #1
 8010986:	4770      	bx	lr

08010988 <fiprintf>:
 8010988:	b40e      	push	{r1, r2, r3}
 801098a:	b503      	push	{r0, r1, lr}
 801098c:	4601      	mov	r1, r0
 801098e:	ab03      	add	r3, sp, #12
 8010990:	4805      	ldr	r0, [pc, #20]	@ (80109a8 <fiprintf+0x20>)
 8010992:	f853 2b04 	ldr.w	r2, [r3], #4
 8010996:	6800      	ldr	r0, [r0, #0]
 8010998:	9301      	str	r3, [sp, #4]
 801099a:	f000 f83f 	bl	8010a1c <_vfiprintf_r>
 801099e:	b002      	add	sp, #8
 80109a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80109a4:	b003      	add	sp, #12
 80109a6:	4770      	bx	lr
 80109a8:	20000060 	.word	0x20000060

080109ac <abort>:
 80109ac:	b508      	push	{r3, lr}
 80109ae:	2006      	movs	r0, #6
 80109b0:	f000 fa08 	bl	8010dc4 <raise>
 80109b4:	2001      	movs	r0, #1
 80109b6:	f7f4 fe71 	bl	800569c <_exit>

080109ba <_malloc_usable_size_r>:
 80109ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80109be:	1f18      	subs	r0, r3, #4
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	bfbc      	itt	lt
 80109c4:	580b      	ldrlt	r3, [r1, r0]
 80109c6:	18c0      	addlt	r0, r0, r3
 80109c8:	4770      	bx	lr

080109ca <__sfputc_r>:
 80109ca:	6893      	ldr	r3, [r2, #8]
 80109cc:	3b01      	subs	r3, #1
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	b410      	push	{r4}
 80109d2:	6093      	str	r3, [r2, #8]
 80109d4:	da08      	bge.n	80109e8 <__sfputc_r+0x1e>
 80109d6:	6994      	ldr	r4, [r2, #24]
 80109d8:	42a3      	cmp	r3, r4
 80109da:	db01      	blt.n	80109e0 <__sfputc_r+0x16>
 80109dc:	290a      	cmp	r1, #10
 80109de:	d103      	bne.n	80109e8 <__sfputc_r+0x1e>
 80109e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80109e4:	f000 b932 	b.w	8010c4c <__swbuf_r>
 80109e8:	6813      	ldr	r3, [r2, #0]
 80109ea:	1c58      	adds	r0, r3, #1
 80109ec:	6010      	str	r0, [r2, #0]
 80109ee:	7019      	strb	r1, [r3, #0]
 80109f0:	4608      	mov	r0, r1
 80109f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80109f6:	4770      	bx	lr

080109f8 <__sfputs_r>:
 80109f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109fa:	4606      	mov	r6, r0
 80109fc:	460f      	mov	r7, r1
 80109fe:	4614      	mov	r4, r2
 8010a00:	18d5      	adds	r5, r2, r3
 8010a02:	42ac      	cmp	r4, r5
 8010a04:	d101      	bne.n	8010a0a <__sfputs_r+0x12>
 8010a06:	2000      	movs	r0, #0
 8010a08:	e007      	b.n	8010a1a <__sfputs_r+0x22>
 8010a0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a0e:	463a      	mov	r2, r7
 8010a10:	4630      	mov	r0, r6
 8010a12:	f7ff ffda 	bl	80109ca <__sfputc_r>
 8010a16:	1c43      	adds	r3, r0, #1
 8010a18:	d1f3      	bne.n	8010a02 <__sfputs_r+0xa>
 8010a1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010a1c <_vfiprintf_r>:
 8010a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a20:	460d      	mov	r5, r1
 8010a22:	b09d      	sub	sp, #116	@ 0x74
 8010a24:	4614      	mov	r4, r2
 8010a26:	4698      	mov	r8, r3
 8010a28:	4606      	mov	r6, r0
 8010a2a:	b118      	cbz	r0, 8010a34 <_vfiprintf_r+0x18>
 8010a2c:	6a03      	ldr	r3, [r0, #32]
 8010a2e:	b90b      	cbnz	r3, 8010a34 <_vfiprintf_r+0x18>
 8010a30:	f7fc fdf0 	bl	800d614 <__sinit>
 8010a34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010a36:	07d9      	lsls	r1, r3, #31
 8010a38:	d405      	bmi.n	8010a46 <_vfiprintf_r+0x2a>
 8010a3a:	89ab      	ldrh	r3, [r5, #12]
 8010a3c:	059a      	lsls	r2, r3, #22
 8010a3e:	d402      	bmi.n	8010a46 <_vfiprintf_r+0x2a>
 8010a40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010a42:	f7fc ff00 	bl	800d846 <__retarget_lock_acquire_recursive>
 8010a46:	89ab      	ldrh	r3, [r5, #12]
 8010a48:	071b      	lsls	r3, r3, #28
 8010a4a:	d501      	bpl.n	8010a50 <_vfiprintf_r+0x34>
 8010a4c:	692b      	ldr	r3, [r5, #16]
 8010a4e:	b99b      	cbnz	r3, 8010a78 <_vfiprintf_r+0x5c>
 8010a50:	4629      	mov	r1, r5
 8010a52:	4630      	mov	r0, r6
 8010a54:	f000 f938 	bl	8010cc8 <__swsetup_r>
 8010a58:	b170      	cbz	r0, 8010a78 <_vfiprintf_r+0x5c>
 8010a5a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010a5c:	07dc      	lsls	r4, r3, #31
 8010a5e:	d504      	bpl.n	8010a6a <_vfiprintf_r+0x4e>
 8010a60:	f04f 30ff 	mov.w	r0, #4294967295
 8010a64:	b01d      	add	sp, #116	@ 0x74
 8010a66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a6a:	89ab      	ldrh	r3, [r5, #12]
 8010a6c:	0598      	lsls	r0, r3, #22
 8010a6e:	d4f7      	bmi.n	8010a60 <_vfiprintf_r+0x44>
 8010a70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010a72:	f7fc fee9 	bl	800d848 <__retarget_lock_release_recursive>
 8010a76:	e7f3      	b.n	8010a60 <_vfiprintf_r+0x44>
 8010a78:	2300      	movs	r3, #0
 8010a7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8010a7c:	2320      	movs	r3, #32
 8010a7e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010a82:	f8cd 800c 	str.w	r8, [sp, #12]
 8010a86:	2330      	movs	r3, #48	@ 0x30
 8010a88:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010c38 <_vfiprintf_r+0x21c>
 8010a8c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010a90:	f04f 0901 	mov.w	r9, #1
 8010a94:	4623      	mov	r3, r4
 8010a96:	469a      	mov	sl, r3
 8010a98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010a9c:	b10a      	cbz	r2, 8010aa2 <_vfiprintf_r+0x86>
 8010a9e:	2a25      	cmp	r2, #37	@ 0x25
 8010aa0:	d1f9      	bne.n	8010a96 <_vfiprintf_r+0x7a>
 8010aa2:	ebba 0b04 	subs.w	fp, sl, r4
 8010aa6:	d00b      	beq.n	8010ac0 <_vfiprintf_r+0xa4>
 8010aa8:	465b      	mov	r3, fp
 8010aaa:	4622      	mov	r2, r4
 8010aac:	4629      	mov	r1, r5
 8010aae:	4630      	mov	r0, r6
 8010ab0:	f7ff ffa2 	bl	80109f8 <__sfputs_r>
 8010ab4:	3001      	adds	r0, #1
 8010ab6:	f000 80a7 	beq.w	8010c08 <_vfiprintf_r+0x1ec>
 8010aba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010abc:	445a      	add	r2, fp
 8010abe:	9209      	str	r2, [sp, #36]	@ 0x24
 8010ac0:	f89a 3000 	ldrb.w	r3, [sl]
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	f000 809f 	beq.w	8010c08 <_vfiprintf_r+0x1ec>
 8010aca:	2300      	movs	r3, #0
 8010acc:	f04f 32ff 	mov.w	r2, #4294967295
 8010ad0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010ad4:	f10a 0a01 	add.w	sl, sl, #1
 8010ad8:	9304      	str	r3, [sp, #16]
 8010ada:	9307      	str	r3, [sp, #28]
 8010adc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010ae0:	931a      	str	r3, [sp, #104]	@ 0x68
 8010ae2:	4654      	mov	r4, sl
 8010ae4:	2205      	movs	r2, #5
 8010ae6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010aea:	4853      	ldr	r0, [pc, #332]	@ (8010c38 <_vfiprintf_r+0x21c>)
 8010aec:	f7ef fb98 	bl	8000220 <memchr>
 8010af0:	9a04      	ldr	r2, [sp, #16]
 8010af2:	b9d8      	cbnz	r0, 8010b2c <_vfiprintf_r+0x110>
 8010af4:	06d1      	lsls	r1, r2, #27
 8010af6:	bf44      	itt	mi
 8010af8:	2320      	movmi	r3, #32
 8010afa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010afe:	0713      	lsls	r3, r2, #28
 8010b00:	bf44      	itt	mi
 8010b02:	232b      	movmi	r3, #43	@ 0x2b
 8010b04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010b08:	f89a 3000 	ldrb.w	r3, [sl]
 8010b0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8010b0e:	d015      	beq.n	8010b3c <_vfiprintf_r+0x120>
 8010b10:	9a07      	ldr	r2, [sp, #28]
 8010b12:	4654      	mov	r4, sl
 8010b14:	2000      	movs	r0, #0
 8010b16:	f04f 0c0a 	mov.w	ip, #10
 8010b1a:	4621      	mov	r1, r4
 8010b1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010b20:	3b30      	subs	r3, #48	@ 0x30
 8010b22:	2b09      	cmp	r3, #9
 8010b24:	d94b      	bls.n	8010bbe <_vfiprintf_r+0x1a2>
 8010b26:	b1b0      	cbz	r0, 8010b56 <_vfiprintf_r+0x13a>
 8010b28:	9207      	str	r2, [sp, #28]
 8010b2a:	e014      	b.n	8010b56 <_vfiprintf_r+0x13a>
 8010b2c:	eba0 0308 	sub.w	r3, r0, r8
 8010b30:	fa09 f303 	lsl.w	r3, r9, r3
 8010b34:	4313      	orrs	r3, r2
 8010b36:	9304      	str	r3, [sp, #16]
 8010b38:	46a2      	mov	sl, r4
 8010b3a:	e7d2      	b.n	8010ae2 <_vfiprintf_r+0xc6>
 8010b3c:	9b03      	ldr	r3, [sp, #12]
 8010b3e:	1d19      	adds	r1, r3, #4
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	9103      	str	r1, [sp, #12]
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	bfbb      	ittet	lt
 8010b48:	425b      	neglt	r3, r3
 8010b4a:	f042 0202 	orrlt.w	r2, r2, #2
 8010b4e:	9307      	strge	r3, [sp, #28]
 8010b50:	9307      	strlt	r3, [sp, #28]
 8010b52:	bfb8      	it	lt
 8010b54:	9204      	strlt	r2, [sp, #16]
 8010b56:	7823      	ldrb	r3, [r4, #0]
 8010b58:	2b2e      	cmp	r3, #46	@ 0x2e
 8010b5a:	d10a      	bne.n	8010b72 <_vfiprintf_r+0x156>
 8010b5c:	7863      	ldrb	r3, [r4, #1]
 8010b5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010b60:	d132      	bne.n	8010bc8 <_vfiprintf_r+0x1ac>
 8010b62:	9b03      	ldr	r3, [sp, #12]
 8010b64:	1d1a      	adds	r2, r3, #4
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	9203      	str	r2, [sp, #12]
 8010b6a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010b6e:	3402      	adds	r4, #2
 8010b70:	9305      	str	r3, [sp, #20]
 8010b72:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010c48 <_vfiprintf_r+0x22c>
 8010b76:	7821      	ldrb	r1, [r4, #0]
 8010b78:	2203      	movs	r2, #3
 8010b7a:	4650      	mov	r0, sl
 8010b7c:	f7ef fb50 	bl	8000220 <memchr>
 8010b80:	b138      	cbz	r0, 8010b92 <_vfiprintf_r+0x176>
 8010b82:	9b04      	ldr	r3, [sp, #16]
 8010b84:	eba0 000a 	sub.w	r0, r0, sl
 8010b88:	2240      	movs	r2, #64	@ 0x40
 8010b8a:	4082      	lsls	r2, r0
 8010b8c:	4313      	orrs	r3, r2
 8010b8e:	3401      	adds	r4, #1
 8010b90:	9304      	str	r3, [sp, #16]
 8010b92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b96:	4829      	ldr	r0, [pc, #164]	@ (8010c3c <_vfiprintf_r+0x220>)
 8010b98:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010b9c:	2206      	movs	r2, #6
 8010b9e:	f7ef fb3f 	bl	8000220 <memchr>
 8010ba2:	2800      	cmp	r0, #0
 8010ba4:	d03f      	beq.n	8010c26 <_vfiprintf_r+0x20a>
 8010ba6:	4b26      	ldr	r3, [pc, #152]	@ (8010c40 <_vfiprintf_r+0x224>)
 8010ba8:	bb1b      	cbnz	r3, 8010bf2 <_vfiprintf_r+0x1d6>
 8010baa:	9b03      	ldr	r3, [sp, #12]
 8010bac:	3307      	adds	r3, #7
 8010bae:	f023 0307 	bic.w	r3, r3, #7
 8010bb2:	3308      	adds	r3, #8
 8010bb4:	9303      	str	r3, [sp, #12]
 8010bb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010bb8:	443b      	add	r3, r7
 8010bba:	9309      	str	r3, [sp, #36]	@ 0x24
 8010bbc:	e76a      	b.n	8010a94 <_vfiprintf_r+0x78>
 8010bbe:	fb0c 3202 	mla	r2, ip, r2, r3
 8010bc2:	460c      	mov	r4, r1
 8010bc4:	2001      	movs	r0, #1
 8010bc6:	e7a8      	b.n	8010b1a <_vfiprintf_r+0xfe>
 8010bc8:	2300      	movs	r3, #0
 8010bca:	3401      	adds	r4, #1
 8010bcc:	9305      	str	r3, [sp, #20]
 8010bce:	4619      	mov	r1, r3
 8010bd0:	f04f 0c0a 	mov.w	ip, #10
 8010bd4:	4620      	mov	r0, r4
 8010bd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010bda:	3a30      	subs	r2, #48	@ 0x30
 8010bdc:	2a09      	cmp	r2, #9
 8010bde:	d903      	bls.n	8010be8 <_vfiprintf_r+0x1cc>
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d0c6      	beq.n	8010b72 <_vfiprintf_r+0x156>
 8010be4:	9105      	str	r1, [sp, #20]
 8010be6:	e7c4      	b.n	8010b72 <_vfiprintf_r+0x156>
 8010be8:	fb0c 2101 	mla	r1, ip, r1, r2
 8010bec:	4604      	mov	r4, r0
 8010bee:	2301      	movs	r3, #1
 8010bf0:	e7f0      	b.n	8010bd4 <_vfiprintf_r+0x1b8>
 8010bf2:	ab03      	add	r3, sp, #12
 8010bf4:	9300      	str	r3, [sp, #0]
 8010bf6:	462a      	mov	r2, r5
 8010bf8:	4b12      	ldr	r3, [pc, #72]	@ (8010c44 <_vfiprintf_r+0x228>)
 8010bfa:	a904      	add	r1, sp, #16
 8010bfc:	4630      	mov	r0, r6
 8010bfe:	f7fb feb9 	bl	800c974 <_printf_float>
 8010c02:	4607      	mov	r7, r0
 8010c04:	1c78      	adds	r0, r7, #1
 8010c06:	d1d6      	bne.n	8010bb6 <_vfiprintf_r+0x19a>
 8010c08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010c0a:	07d9      	lsls	r1, r3, #31
 8010c0c:	d405      	bmi.n	8010c1a <_vfiprintf_r+0x1fe>
 8010c0e:	89ab      	ldrh	r3, [r5, #12]
 8010c10:	059a      	lsls	r2, r3, #22
 8010c12:	d402      	bmi.n	8010c1a <_vfiprintf_r+0x1fe>
 8010c14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010c16:	f7fc fe17 	bl	800d848 <__retarget_lock_release_recursive>
 8010c1a:	89ab      	ldrh	r3, [r5, #12]
 8010c1c:	065b      	lsls	r3, r3, #25
 8010c1e:	f53f af1f 	bmi.w	8010a60 <_vfiprintf_r+0x44>
 8010c22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010c24:	e71e      	b.n	8010a64 <_vfiprintf_r+0x48>
 8010c26:	ab03      	add	r3, sp, #12
 8010c28:	9300      	str	r3, [sp, #0]
 8010c2a:	462a      	mov	r2, r5
 8010c2c:	4b05      	ldr	r3, [pc, #20]	@ (8010c44 <_vfiprintf_r+0x228>)
 8010c2e:	a904      	add	r1, sp, #16
 8010c30:	4630      	mov	r0, r6
 8010c32:	f7fc f937 	bl	800cea4 <_printf_i>
 8010c36:	e7e4      	b.n	8010c02 <_vfiprintf_r+0x1e6>
 8010c38:	080110fd 	.word	0x080110fd
 8010c3c:	08011107 	.word	0x08011107
 8010c40:	0800c975 	.word	0x0800c975
 8010c44:	080109f9 	.word	0x080109f9
 8010c48:	08011103 	.word	0x08011103

08010c4c <__swbuf_r>:
 8010c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c4e:	460e      	mov	r6, r1
 8010c50:	4614      	mov	r4, r2
 8010c52:	4605      	mov	r5, r0
 8010c54:	b118      	cbz	r0, 8010c5e <__swbuf_r+0x12>
 8010c56:	6a03      	ldr	r3, [r0, #32]
 8010c58:	b90b      	cbnz	r3, 8010c5e <__swbuf_r+0x12>
 8010c5a:	f7fc fcdb 	bl	800d614 <__sinit>
 8010c5e:	69a3      	ldr	r3, [r4, #24]
 8010c60:	60a3      	str	r3, [r4, #8]
 8010c62:	89a3      	ldrh	r3, [r4, #12]
 8010c64:	071a      	lsls	r2, r3, #28
 8010c66:	d501      	bpl.n	8010c6c <__swbuf_r+0x20>
 8010c68:	6923      	ldr	r3, [r4, #16]
 8010c6a:	b943      	cbnz	r3, 8010c7e <__swbuf_r+0x32>
 8010c6c:	4621      	mov	r1, r4
 8010c6e:	4628      	mov	r0, r5
 8010c70:	f000 f82a 	bl	8010cc8 <__swsetup_r>
 8010c74:	b118      	cbz	r0, 8010c7e <__swbuf_r+0x32>
 8010c76:	f04f 37ff 	mov.w	r7, #4294967295
 8010c7a:	4638      	mov	r0, r7
 8010c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010c7e:	6823      	ldr	r3, [r4, #0]
 8010c80:	6922      	ldr	r2, [r4, #16]
 8010c82:	1a98      	subs	r0, r3, r2
 8010c84:	6963      	ldr	r3, [r4, #20]
 8010c86:	b2f6      	uxtb	r6, r6
 8010c88:	4283      	cmp	r3, r0
 8010c8a:	4637      	mov	r7, r6
 8010c8c:	dc05      	bgt.n	8010c9a <__swbuf_r+0x4e>
 8010c8e:	4621      	mov	r1, r4
 8010c90:	4628      	mov	r0, r5
 8010c92:	f7ff fa53 	bl	801013c <_fflush_r>
 8010c96:	2800      	cmp	r0, #0
 8010c98:	d1ed      	bne.n	8010c76 <__swbuf_r+0x2a>
 8010c9a:	68a3      	ldr	r3, [r4, #8]
 8010c9c:	3b01      	subs	r3, #1
 8010c9e:	60a3      	str	r3, [r4, #8]
 8010ca0:	6823      	ldr	r3, [r4, #0]
 8010ca2:	1c5a      	adds	r2, r3, #1
 8010ca4:	6022      	str	r2, [r4, #0]
 8010ca6:	701e      	strb	r6, [r3, #0]
 8010ca8:	6962      	ldr	r2, [r4, #20]
 8010caa:	1c43      	adds	r3, r0, #1
 8010cac:	429a      	cmp	r2, r3
 8010cae:	d004      	beq.n	8010cba <__swbuf_r+0x6e>
 8010cb0:	89a3      	ldrh	r3, [r4, #12]
 8010cb2:	07db      	lsls	r3, r3, #31
 8010cb4:	d5e1      	bpl.n	8010c7a <__swbuf_r+0x2e>
 8010cb6:	2e0a      	cmp	r6, #10
 8010cb8:	d1df      	bne.n	8010c7a <__swbuf_r+0x2e>
 8010cba:	4621      	mov	r1, r4
 8010cbc:	4628      	mov	r0, r5
 8010cbe:	f7ff fa3d 	bl	801013c <_fflush_r>
 8010cc2:	2800      	cmp	r0, #0
 8010cc4:	d0d9      	beq.n	8010c7a <__swbuf_r+0x2e>
 8010cc6:	e7d6      	b.n	8010c76 <__swbuf_r+0x2a>

08010cc8 <__swsetup_r>:
 8010cc8:	b538      	push	{r3, r4, r5, lr}
 8010cca:	4b29      	ldr	r3, [pc, #164]	@ (8010d70 <__swsetup_r+0xa8>)
 8010ccc:	4605      	mov	r5, r0
 8010cce:	6818      	ldr	r0, [r3, #0]
 8010cd0:	460c      	mov	r4, r1
 8010cd2:	b118      	cbz	r0, 8010cdc <__swsetup_r+0x14>
 8010cd4:	6a03      	ldr	r3, [r0, #32]
 8010cd6:	b90b      	cbnz	r3, 8010cdc <__swsetup_r+0x14>
 8010cd8:	f7fc fc9c 	bl	800d614 <__sinit>
 8010cdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ce0:	0719      	lsls	r1, r3, #28
 8010ce2:	d422      	bmi.n	8010d2a <__swsetup_r+0x62>
 8010ce4:	06da      	lsls	r2, r3, #27
 8010ce6:	d407      	bmi.n	8010cf8 <__swsetup_r+0x30>
 8010ce8:	2209      	movs	r2, #9
 8010cea:	602a      	str	r2, [r5, #0]
 8010cec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010cf0:	81a3      	strh	r3, [r4, #12]
 8010cf2:	f04f 30ff 	mov.w	r0, #4294967295
 8010cf6:	e033      	b.n	8010d60 <__swsetup_r+0x98>
 8010cf8:	0758      	lsls	r0, r3, #29
 8010cfa:	d512      	bpl.n	8010d22 <__swsetup_r+0x5a>
 8010cfc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010cfe:	b141      	cbz	r1, 8010d12 <__swsetup_r+0x4a>
 8010d00:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010d04:	4299      	cmp	r1, r3
 8010d06:	d002      	beq.n	8010d0e <__swsetup_r+0x46>
 8010d08:	4628      	mov	r0, r5
 8010d0a:	f7fd fc0d 	bl	800e528 <_free_r>
 8010d0e:	2300      	movs	r3, #0
 8010d10:	6363      	str	r3, [r4, #52]	@ 0x34
 8010d12:	89a3      	ldrh	r3, [r4, #12]
 8010d14:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010d18:	81a3      	strh	r3, [r4, #12]
 8010d1a:	2300      	movs	r3, #0
 8010d1c:	6063      	str	r3, [r4, #4]
 8010d1e:	6923      	ldr	r3, [r4, #16]
 8010d20:	6023      	str	r3, [r4, #0]
 8010d22:	89a3      	ldrh	r3, [r4, #12]
 8010d24:	f043 0308 	orr.w	r3, r3, #8
 8010d28:	81a3      	strh	r3, [r4, #12]
 8010d2a:	6923      	ldr	r3, [r4, #16]
 8010d2c:	b94b      	cbnz	r3, 8010d42 <__swsetup_r+0x7a>
 8010d2e:	89a3      	ldrh	r3, [r4, #12]
 8010d30:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010d34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010d38:	d003      	beq.n	8010d42 <__swsetup_r+0x7a>
 8010d3a:	4621      	mov	r1, r4
 8010d3c:	4628      	mov	r0, r5
 8010d3e:	f000 f883 	bl	8010e48 <__smakebuf_r>
 8010d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d46:	f013 0201 	ands.w	r2, r3, #1
 8010d4a:	d00a      	beq.n	8010d62 <__swsetup_r+0x9a>
 8010d4c:	2200      	movs	r2, #0
 8010d4e:	60a2      	str	r2, [r4, #8]
 8010d50:	6962      	ldr	r2, [r4, #20]
 8010d52:	4252      	negs	r2, r2
 8010d54:	61a2      	str	r2, [r4, #24]
 8010d56:	6922      	ldr	r2, [r4, #16]
 8010d58:	b942      	cbnz	r2, 8010d6c <__swsetup_r+0xa4>
 8010d5a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010d5e:	d1c5      	bne.n	8010cec <__swsetup_r+0x24>
 8010d60:	bd38      	pop	{r3, r4, r5, pc}
 8010d62:	0799      	lsls	r1, r3, #30
 8010d64:	bf58      	it	pl
 8010d66:	6962      	ldrpl	r2, [r4, #20]
 8010d68:	60a2      	str	r2, [r4, #8]
 8010d6a:	e7f4      	b.n	8010d56 <__swsetup_r+0x8e>
 8010d6c:	2000      	movs	r0, #0
 8010d6e:	e7f7      	b.n	8010d60 <__swsetup_r+0x98>
 8010d70:	20000060 	.word	0x20000060

08010d74 <_raise_r>:
 8010d74:	291f      	cmp	r1, #31
 8010d76:	b538      	push	{r3, r4, r5, lr}
 8010d78:	4605      	mov	r5, r0
 8010d7a:	460c      	mov	r4, r1
 8010d7c:	d904      	bls.n	8010d88 <_raise_r+0x14>
 8010d7e:	2316      	movs	r3, #22
 8010d80:	6003      	str	r3, [r0, #0]
 8010d82:	f04f 30ff 	mov.w	r0, #4294967295
 8010d86:	bd38      	pop	{r3, r4, r5, pc}
 8010d88:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010d8a:	b112      	cbz	r2, 8010d92 <_raise_r+0x1e>
 8010d8c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010d90:	b94b      	cbnz	r3, 8010da6 <_raise_r+0x32>
 8010d92:	4628      	mov	r0, r5
 8010d94:	f000 f830 	bl	8010df8 <_getpid_r>
 8010d98:	4622      	mov	r2, r4
 8010d9a:	4601      	mov	r1, r0
 8010d9c:	4628      	mov	r0, r5
 8010d9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010da2:	f000 b817 	b.w	8010dd4 <_kill_r>
 8010da6:	2b01      	cmp	r3, #1
 8010da8:	d00a      	beq.n	8010dc0 <_raise_r+0x4c>
 8010daa:	1c59      	adds	r1, r3, #1
 8010dac:	d103      	bne.n	8010db6 <_raise_r+0x42>
 8010dae:	2316      	movs	r3, #22
 8010db0:	6003      	str	r3, [r0, #0]
 8010db2:	2001      	movs	r0, #1
 8010db4:	e7e7      	b.n	8010d86 <_raise_r+0x12>
 8010db6:	2100      	movs	r1, #0
 8010db8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010dbc:	4620      	mov	r0, r4
 8010dbe:	4798      	blx	r3
 8010dc0:	2000      	movs	r0, #0
 8010dc2:	e7e0      	b.n	8010d86 <_raise_r+0x12>

08010dc4 <raise>:
 8010dc4:	4b02      	ldr	r3, [pc, #8]	@ (8010dd0 <raise+0xc>)
 8010dc6:	4601      	mov	r1, r0
 8010dc8:	6818      	ldr	r0, [r3, #0]
 8010dca:	f7ff bfd3 	b.w	8010d74 <_raise_r>
 8010dce:	bf00      	nop
 8010dd0:	20000060 	.word	0x20000060

08010dd4 <_kill_r>:
 8010dd4:	b538      	push	{r3, r4, r5, lr}
 8010dd6:	4d07      	ldr	r5, [pc, #28]	@ (8010df4 <_kill_r+0x20>)
 8010dd8:	2300      	movs	r3, #0
 8010dda:	4604      	mov	r4, r0
 8010ddc:	4608      	mov	r0, r1
 8010dde:	4611      	mov	r1, r2
 8010de0:	602b      	str	r3, [r5, #0]
 8010de2:	f7f4 fc4b 	bl	800567c <_kill>
 8010de6:	1c43      	adds	r3, r0, #1
 8010de8:	d102      	bne.n	8010df0 <_kill_r+0x1c>
 8010dea:	682b      	ldr	r3, [r5, #0]
 8010dec:	b103      	cbz	r3, 8010df0 <_kill_r+0x1c>
 8010dee:	6023      	str	r3, [r4, #0]
 8010df0:	bd38      	pop	{r3, r4, r5, pc}
 8010df2:	bf00      	nop
 8010df4:	20000b70 	.word	0x20000b70

08010df8 <_getpid_r>:
 8010df8:	f7f4 bc38 	b.w	800566c <_getpid>

08010dfc <__swhatbuf_r>:
 8010dfc:	b570      	push	{r4, r5, r6, lr}
 8010dfe:	460c      	mov	r4, r1
 8010e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e04:	2900      	cmp	r1, #0
 8010e06:	b096      	sub	sp, #88	@ 0x58
 8010e08:	4615      	mov	r5, r2
 8010e0a:	461e      	mov	r6, r3
 8010e0c:	da0d      	bge.n	8010e2a <__swhatbuf_r+0x2e>
 8010e0e:	89a3      	ldrh	r3, [r4, #12]
 8010e10:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010e14:	f04f 0100 	mov.w	r1, #0
 8010e18:	bf14      	ite	ne
 8010e1a:	2340      	movne	r3, #64	@ 0x40
 8010e1c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010e20:	2000      	movs	r0, #0
 8010e22:	6031      	str	r1, [r6, #0]
 8010e24:	602b      	str	r3, [r5, #0]
 8010e26:	b016      	add	sp, #88	@ 0x58
 8010e28:	bd70      	pop	{r4, r5, r6, pc}
 8010e2a:	466a      	mov	r2, sp
 8010e2c:	f000 f848 	bl	8010ec0 <_fstat_r>
 8010e30:	2800      	cmp	r0, #0
 8010e32:	dbec      	blt.n	8010e0e <__swhatbuf_r+0x12>
 8010e34:	9901      	ldr	r1, [sp, #4]
 8010e36:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010e3a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010e3e:	4259      	negs	r1, r3
 8010e40:	4159      	adcs	r1, r3
 8010e42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e46:	e7eb      	b.n	8010e20 <__swhatbuf_r+0x24>

08010e48 <__smakebuf_r>:
 8010e48:	898b      	ldrh	r3, [r1, #12]
 8010e4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010e4c:	079d      	lsls	r5, r3, #30
 8010e4e:	4606      	mov	r6, r0
 8010e50:	460c      	mov	r4, r1
 8010e52:	d507      	bpl.n	8010e64 <__smakebuf_r+0x1c>
 8010e54:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010e58:	6023      	str	r3, [r4, #0]
 8010e5a:	6123      	str	r3, [r4, #16]
 8010e5c:	2301      	movs	r3, #1
 8010e5e:	6163      	str	r3, [r4, #20]
 8010e60:	b003      	add	sp, #12
 8010e62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e64:	ab01      	add	r3, sp, #4
 8010e66:	466a      	mov	r2, sp
 8010e68:	f7ff ffc8 	bl	8010dfc <__swhatbuf_r>
 8010e6c:	9f00      	ldr	r7, [sp, #0]
 8010e6e:	4605      	mov	r5, r0
 8010e70:	4639      	mov	r1, r7
 8010e72:	4630      	mov	r0, r6
 8010e74:	f7fd fbcc 	bl	800e610 <_malloc_r>
 8010e78:	b948      	cbnz	r0, 8010e8e <__smakebuf_r+0x46>
 8010e7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e7e:	059a      	lsls	r2, r3, #22
 8010e80:	d4ee      	bmi.n	8010e60 <__smakebuf_r+0x18>
 8010e82:	f023 0303 	bic.w	r3, r3, #3
 8010e86:	f043 0302 	orr.w	r3, r3, #2
 8010e8a:	81a3      	strh	r3, [r4, #12]
 8010e8c:	e7e2      	b.n	8010e54 <__smakebuf_r+0xc>
 8010e8e:	89a3      	ldrh	r3, [r4, #12]
 8010e90:	6020      	str	r0, [r4, #0]
 8010e92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010e96:	81a3      	strh	r3, [r4, #12]
 8010e98:	9b01      	ldr	r3, [sp, #4]
 8010e9a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010e9e:	b15b      	cbz	r3, 8010eb8 <__smakebuf_r+0x70>
 8010ea0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010ea4:	4630      	mov	r0, r6
 8010ea6:	f000 f81d 	bl	8010ee4 <_isatty_r>
 8010eaa:	b128      	cbz	r0, 8010eb8 <__smakebuf_r+0x70>
 8010eac:	89a3      	ldrh	r3, [r4, #12]
 8010eae:	f023 0303 	bic.w	r3, r3, #3
 8010eb2:	f043 0301 	orr.w	r3, r3, #1
 8010eb6:	81a3      	strh	r3, [r4, #12]
 8010eb8:	89a3      	ldrh	r3, [r4, #12]
 8010eba:	431d      	orrs	r5, r3
 8010ebc:	81a5      	strh	r5, [r4, #12]
 8010ebe:	e7cf      	b.n	8010e60 <__smakebuf_r+0x18>

08010ec0 <_fstat_r>:
 8010ec0:	b538      	push	{r3, r4, r5, lr}
 8010ec2:	4d07      	ldr	r5, [pc, #28]	@ (8010ee0 <_fstat_r+0x20>)
 8010ec4:	2300      	movs	r3, #0
 8010ec6:	4604      	mov	r4, r0
 8010ec8:	4608      	mov	r0, r1
 8010eca:	4611      	mov	r1, r2
 8010ecc:	602b      	str	r3, [r5, #0]
 8010ece:	f7f4 fc35 	bl	800573c <_fstat>
 8010ed2:	1c43      	adds	r3, r0, #1
 8010ed4:	d102      	bne.n	8010edc <_fstat_r+0x1c>
 8010ed6:	682b      	ldr	r3, [r5, #0]
 8010ed8:	b103      	cbz	r3, 8010edc <_fstat_r+0x1c>
 8010eda:	6023      	str	r3, [r4, #0]
 8010edc:	bd38      	pop	{r3, r4, r5, pc}
 8010ede:	bf00      	nop
 8010ee0:	20000b70 	.word	0x20000b70

08010ee4 <_isatty_r>:
 8010ee4:	b538      	push	{r3, r4, r5, lr}
 8010ee6:	4d06      	ldr	r5, [pc, #24]	@ (8010f00 <_isatty_r+0x1c>)
 8010ee8:	2300      	movs	r3, #0
 8010eea:	4604      	mov	r4, r0
 8010eec:	4608      	mov	r0, r1
 8010eee:	602b      	str	r3, [r5, #0]
 8010ef0:	f7f4 fc34 	bl	800575c <_isatty>
 8010ef4:	1c43      	adds	r3, r0, #1
 8010ef6:	d102      	bne.n	8010efe <_isatty_r+0x1a>
 8010ef8:	682b      	ldr	r3, [r5, #0]
 8010efa:	b103      	cbz	r3, 8010efe <_isatty_r+0x1a>
 8010efc:	6023      	str	r3, [r4, #0]
 8010efe:	bd38      	pop	{r3, r4, r5, pc}
 8010f00:	20000b70 	.word	0x20000b70

08010f04 <roundf>:
 8010f04:	ee10 0a10 	vmov	r0, s0
 8010f08:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8010f0c:	3a7f      	subs	r2, #127	@ 0x7f
 8010f0e:	2a16      	cmp	r2, #22
 8010f10:	dc15      	bgt.n	8010f3e <roundf+0x3a>
 8010f12:	2a00      	cmp	r2, #0
 8010f14:	da08      	bge.n	8010f28 <roundf+0x24>
 8010f16:	3201      	adds	r2, #1
 8010f18:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8010f1c:	d101      	bne.n	8010f22 <roundf+0x1e>
 8010f1e:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 8010f22:	ee00 3a10 	vmov	s0, r3
 8010f26:	4770      	bx	lr
 8010f28:	4907      	ldr	r1, [pc, #28]	@ (8010f48 <roundf+0x44>)
 8010f2a:	4111      	asrs	r1, r2
 8010f2c:	4201      	tst	r1, r0
 8010f2e:	d0fa      	beq.n	8010f26 <roundf+0x22>
 8010f30:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8010f34:	4113      	asrs	r3, r2
 8010f36:	4403      	add	r3, r0
 8010f38:	ea23 0301 	bic.w	r3, r3, r1
 8010f3c:	e7f1      	b.n	8010f22 <roundf+0x1e>
 8010f3e:	2a80      	cmp	r2, #128	@ 0x80
 8010f40:	d1f1      	bne.n	8010f26 <roundf+0x22>
 8010f42:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010f46:	4770      	bx	lr
 8010f48:	007fffff 	.word	0x007fffff

08010f4c <_init>:
 8010f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f4e:	bf00      	nop
 8010f50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010f52:	bc08      	pop	{r3}
 8010f54:	469e      	mov	lr, r3
 8010f56:	4770      	bx	lr

08010f58 <_fini>:
 8010f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f5a:	bf00      	nop
 8010f5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010f5e:	bc08      	pop	{r3}
 8010f60:	469e      	mov	lr, r3
 8010f62:	4770      	bx	lr
