// Seed: 1861355867
module module_0;
  supply1 id_1;
  if (1) begin : LABEL_0
    tri0 id_2 = -1'd0;
  end
  assign id_1 = -1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd49,
    parameter id_8 = 32'd21
) (
    input wand id_0,
    input supply1 _id_1,
    input wor id_2,
    output wire id_3,
    input supply0 id_4,
    output wand id_5,
    output supply1 id_6,
    output supply0 id_7,
    input supply1 _id_8
);
  assign id_7 = id_4;
  logic [id_8 : id_1] id_10;
  module_0 modCall_1 ();
  logic id_11;
  ;
  always id_11 <= 1'h0;
endmodule
