$date
	Thu Nov  7 06:03:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_4_1_logic_tb $end
$var wire 4 ! y [3:0] $end
$var reg 4 " i0 [3:0] $end
$var reg 4 # i1 [3:0] $end
$var reg 4 $ i2 [3:0] $end
$var reg 4 % i3 [3:0] $end
$var reg 2 & s [1:0] $end
$scope module uut $end
$var wire 4 ' i0 [3:0] $end
$var wire 4 ( i1 [3:0] $end
$var wire 4 ) i2 [3:0] $end
$var wire 4 * i3 [3:0] $end
$var wire 2 + s [1:0] $end
$var wire 4 , y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 ,
b0 +
b1000 *
b100 )
b10 (
b1 '
b0 &
b1000 %
b100 $
b10 #
b1 "
b1 !
$end
#1
b10 !
b10 ,
b1 &
b1 +
#2
b100 !
b100 ,
b10 &
b10 +
#3
b1000 !
b1000 ,
b11 &
b11 +
#4
