vendor_name = ModelSim
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/TOP.bdf
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Encoder/Encoder_TOP.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Encoder/Encoder_Main.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Encoder/Encoder_Configer_Read.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Encoder/Encoder_Generate_Counter.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Encoder/ROM_Encoder.qip
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Encoder/ROM_Encoder.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Analog/Analog_Configer_Read.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Analog/Analog_TOP.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Analog/Analog_Main.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Analog/ROM_Analog.qip
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Analog/ROM_Analog.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Digtal/Digtal_TOP_512Byte.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Digtal/Digtal_TOP_256Byte.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Digtal/Digtal_TOP_1024Byte.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Digtal/Digtal_TOP_2048Byte.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Digtal/Digtal_TOP_4096Byte.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Digtal/Digtal_Baud.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Digtal/Digtal_Rx.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Digtal/Digtal_Main.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Digtal/Buffer_256Byte.qip
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Digtal/Buffer_256Byte.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Digtal/Buffer_512Byte.qip
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Digtal/Buffer_512Byte.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Digtal/Buffer_1024Byte.qip
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Digtal/Buffer_1024Byte.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Digtal/Buffer_2048Byte.qip
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Digtal/Buffer_2048Byte.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Digtal/Buffer_4096Byte.qip
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Digtal/Buffer_4096Byte.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/Source/Clock/Clock_TOP.v
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/db/CYCLONE_IV-Template.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/db/altsyncram_m4a1.tdf
source_file = 1, analog_configer.mif
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/db/altsyncram_o9a1.tdf
source_file = 1, encoder_configer.mif
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/db/altsyncram_qcq1.tdf
source_file = 1, F:/6-ProjectBackUp/BMQ-CYCLONE_IV/db/altsyncram_icq1.tdf
design_name = TOP
instance = comp, \CONVST_ADC~output , CONVST_ADC~output, TOP, 1
instance = comp, \RD_ADC~output , RD_ADC~output, TOP, 1
instance = comp, \CS_ADC~output , CS_ADC~output, TOP, 1
instance = comp, \PCM~output , PCM~output, TOP, 1
instance = comp, \ADD_ADG[3]~output , ADD_ADG[3]~output, TOP, 1
instance = comp, \ADD_ADG[2]~output , ADD_ADG[2]~output, TOP, 1
instance = comp, \ADD_ADG[1]~output , ADD_ADG[1]~output, TOP, 1
instance = comp, \ADD_ADG[0]~output , ADD_ADG[0]~output, TOP, 1
instance = comp, \CS_ADG[3]~output , CS_ADG[3]~output, TOP, 1
instance = comp, \CS_ADG[2]~output , CS_ADG[2]~output, TOP, 1
instance = comp, \CS_ADG[1]~output , CS_ADG[1]~output, TOP, 1
instance = comp, \CS_ADG[0]~output , CS_ADG[0]~output, TOP, 1
instance = comp, \CS_Extern[7]~output , CS_Extern[7]~output, TOP, 1
instance = comp, \CS_Extern[6]~output , CS_Extern[6]~output, TOP, 1
instance = comp, \CS_Extern[5]~output , CS_Extern[5]~output, TOP, 1
instance = comp, \CS_Extern[4]~output , CS_Extern[4]~output, TOP, 1
instance = comp, \CS_Extern[3]~output , CS_Extern[3]~output, TOP, 1
instance = comp, \CS_Extern[2]~output , CS_Extern[2]~output, TOP, 1
instance = comp, \CS_Extern[1]~output , CS_Extern[1]~output, TOP, 1
instance = comp, \CS_Extern[0]~output , CS_Extern[0]~output, TOP, 1
instance = comp, \EOC_ADC~input , EOC_ADC~input, TOP, 1
instance = comp, \~GND , ~GND, TOP, 1
instance = comp, \inst|Configer_Inst|Analog_ROM|altsyncram_component|auto_generated|ram_block1a4 , inst|Configer_Inst|Analog_ROM|altsyncram_component|auto_generated|ram_block1a4, TOP, 1
instance = comp, \Rx_D0~input , Rx_D0~input, TOP, 1
instance = comp, \Rx_D1~input , Rx_D1~input, TOP, 1
instance = comp, \DataBus_Extern[7]~input , DataBus_Extern[7]~input, TOP, 1
instance = comp, \DataBus_Extern[6]~input , DataBus_Extern[6]~input, TOP, 1
instance = comp, \DataBus_Extern[5]~input , DataBus_Extern[5]~input, TOP, 1
instance = comp, \DataBus_Extern[4]~input , DataBus_Extern[4]~input, TOP, 1
instance = comp, \DataBus_Extern[3]~input , DataBus_Extern[3]~input, TOP, 1
instance = comp, \DataBus_Extern[2]~input , DataBus_Extern[2]~input, TOP, 1
instance = comp, \DataBus_Extern[1]~input , DataBus_Extern[1]~input, TOP, 1
instance = comp, \DataBus_Extern[0]~input , DataBus_Extern[0]~input, TOP, 1
instance = comp, \DATA_ADC[13]~input , DATA_ADC[13]~input, TOP, 1
instance = comp, \DATA_ADC[12]~input , DATA_ADC[12]~input, TOP, 1
instance = comp, \DATA_ADC[11]~input , DATA_ADC[11]~input, TOP, 1
instance = comp, \DATA_ADC[10]~input , DATA_ADC[10]~input, TOP, 1
instance = comp, \DATA_ADC[9]~input , DATA_ADC[9]~input, TOP, 1
instance = comp, \DATA_ADC[8]~input , DATA_ADC[8]~input, TOP, 1
instance = comp, \DATA_ADC[7]~input , DATA_ADC[7]~input, TOP, 1
instance = comp, \DATA_ADC[6]~input , DATA_ADC[6]~input, TOP, 1
instance = comp, \DATA_ADC[5]~input , DATA_ADC[5]~input, TOP, 1
instance = comp, \DATA_ADC[4]~input , DATA_ADC[4]~input, TOP, 1
instance = comp, \DATA_ADC[3]~input , DATA_ADC[3]~input, TOP, 1
instance = comp, \DATA_ADC[2]~input , DATA_ADC[2]~input, TOP, 1
instance = comp, \DATA_ADC[1]~input , DATA_ADC[1]~input, TOP, 1
instance = comp, \DATA_ADC[0]~input , DATA_ADC[0]~input, TOP, 1
