\hypertarget{stm32f4xx__hal__rcc__ex_8h_source}{}\doxysection{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}
\label{stm32f4xx__hal__rcc__ex_8h_source}\index{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_rcc\_ex.h@{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_rcc\_ex.h}}
\mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{20 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{21 \textcolor{preprocessor}{\#ifndef \_\_STM32F4xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{22 \textcolor{preprocessor}{\#define \_\_STM32F4xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{23 }
\DoxyCodeLine{24 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{25  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{26 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{27 }
\DoxyCodeLine{28 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{29 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{30 }
\DoxyCodeLine{39 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{47 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{48 \{}
\DoxyCodeLine{49   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a6cbaf84f6566af15e6e4f97a339d5759}{PLLState}};   }
\DoxyCodeLine{52   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a72806832a179af8756b9330de7f7c6a8}{PLLSource}};  }
\DoxyCodeLine{55   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_af8ae37696b35fd358c1ec1f6391158a4}{PLLM}};       }
\DoxyCodeLine{58   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2482608639ebfffc51a41135c979369b}{PLLN}};       }
\DoxyCodeLine{62   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4ecedf3ef401fa564aa636824fc3ded0}{PLLP}};       }
\DoxyCodeLine{65   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2b69dfec4b8ab52d649a71d141892691}{PLLQ}};       }
\DoxyCodeLine{67 \textcolor{preprocessor}{\#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F446xx) || defined(STM32F469xx) ||\(\backslash\)}}
\DoxyCodeLine{68 \textcolor{preprocessor}{    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\(\backslash\)}}
\DoxyCodeLine{69 \textcolor{preprocessor}{    defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{70   uint32\_t PLLR;       }
\DoxyCodeLine{74 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F410xx || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{ }}
\DoxyCodeLine{75 \}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}};}
\DoxyCodeLine{76 }
\DoxyCodeLine{77 \textcolor{preprocessor}{\#if defined(STM32F446xx)}}
\DoxyCodeLine{81 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{82 \{}
\DoxyCodeLine{83   uint32\_t PLLI2SM;    }
\DoxyCodeLine{86   uint32\_t PLLI2SN;    }
\DoxyCodeLine{89   uint32\_t PLLI2SP;    }
\DoxyCodeLine{92   uint32\_t PLLI2SQ;    }
\DoxyCodeLine{96   uint32\_t PLLI2SR;    }
\DoxyCodeLine{99 \}RCC\_PLLI2SInitTypeDef;}
\DoxyCodeLine{100 }
\DoxyCodeLine{104 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{105 \{}
\DoxyCodeLine{106   uint32\_t PLLSAIM;    }
\DoxyCodeLine{109   uint32\_t PLLSAIN;    }
\DoxyCodeLine{112   uint32\_t PLLSAIP;    }
\DoxyCodeLine{115   uint32\_t PLLSAIQ;    }
\DoxyCodeLine{118 \}RCC\_PLLSAIInitTypeDef;}
\DoxyCodeLine{119 }
\DoxyCodeLine{123 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{124 \{}
\DoxyCodeLine{125   uint32\_t PeriphClockSelection; }
\DoxyCodeLine{128   RCC\_PLLI2SInitTypeDef PLLI2S;  }
\DoxyCodeLine{131   RCC\_PLLSAIInitTypeDef PLLSAI;  }
\DoxyCodeLine{134   uint32\_t PLLI2SDivQ;           }
\DoxyCodeLine{138   uint32\_t PLLSAIDivQ;           }
\DoxyCodeLine{142   uint32\_t Sai1ClockSelection;    }
\DoxyCodeLine{145   uint32\_t Sai2ClockSelection;    }
\DoxyCodeLine{148   uint32\_t I2sApb1ClockSelection;    }
\DoxyCodeLine{151   uint32\_t I2sApb2ClockSelection;    }
\DoxyCodeLine{154   uint32\_t RTCClockSelection;      }
\DoxyCodeLine{157   uint32\_t SdioClockSelection;    }
\DoxyCodeLine{160   uint32\_t CecClockSelection;      }
\DoxyCodeLine{163   uint32\_t Fmpi2c1ClockSelection;  }
\DoxyCodeLine{166   uint32\_t SpdifClockSelection;    }
\DoxyCodeLine{169   uint32\_t Clk48ClockSelection;     }
\DoxyCodeLine{172   uint8\_t TIMPresSelection;      }
\DoxyCodeLine{174 \}RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F446xx */}\textcolor{preprocessor}{   }}
\DoxyCodeLine{176 }
\DoxyCodeLine{177 \textcolor{preprocessor}{\#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)}}
\DoxyCodeLine{181 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{182 \{}
\DoxyCodeLine{183   uint32\_t PeriphClockSelection;   }
\DoxyCodeLine{186   uint32\_t I2SClockSelection;      }
\DoxyCodeLine{189   uint32\_t RTCClockSelection;      }
\DoxyCodeLine{192   uint32\_t Lptim1ClockSelection;   }
\DoxyCodeLine{195   uint32\_t Fmpi2c1ClockSelection;  }
\DoxyCodeLine{198   uint8\_t TIMPresSelection;        }
\DoxyCodeLine{200 \}RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{201 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F410Tx || STM32F410Cx || STM32F410Rx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{202 }
\DoxyCodeLine{203 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{207 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{208 \{}
\DoxyCodeLine{209   uint32\_t PLLI2SM;    }
\DoxyCodeLine{212   uint32\_t PLLI2SN;    }
\DoxyCodeLine{215   uint32\_t PLLI2SQ;    }
\DoxyCodeLine{219   uint32\_t PLLI2SR;    }
\DoxyCodeLine{222 \}RCC\_PLLI2SInitTypeDef;}
\DoxyCodeLine{223 }
\DoxyCodeLine{227 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{228 \{}
\DoxyCodeLine{229   uint32\_t PeriphClockSelection; }
\DoxyCodeLine{232   RCC\_PLLI2SInitTypeDef PLLI2S;  }
\DoxyCodeLine{235 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{236   uint32\_t PLLDivR;              }
\DoxyCodeLine{240   uint32\_t PLLI2SDivR;           }
\DoxyCodeLine{243 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{  }}
\DoxyCodeLine{244                                       }
\DoxyCodeLine{245   uint32\_t I2sApb1ClockSelection;    }
\DoxyCodeLine{248   uint32\_t I2sApb2ClockSelection;    }
\DoxyCodeLine{251   uint32\_t RTCClockSelection;      }
\DoxyCodeLine{254   uint32\_t SdioClockSelection;    }
\DoxyCodeLine{257   uint32\_t Fmpi2c1ClockSelection;  }
\DoxyCodeLine{260   uint32\_t Clk48ClockSelection;     }
\DoxyCodeLine{263   uint32\_t Dfsdm1ClockSelection;    }
\DoxyCodeLine{266   uint32\_t Dfsdm1AudioClockSelection;}
\DoxyCodeLine{269 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{270   uint32\_t Dfsdm2ClockSelection;    }
\DoxyCodeLine{273   uint32\_t Dfsdm2AudioClockSelection;}
\DoxyCodeLine{276   uint32\_t Lptim1ClockSelection;   }
\DoxyCodeLine{279   uint32\_t SaiAClockSelection;     }
\DoxyCodeLine{282   uint32\_t SaiBClockSelection;     }
\DoxyCodeLine{284 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{285 }
\DoxyCodeLine{286   uint32\_t PLLI2SSelection;      }
\DoxyCodeLine{289   uint8\_t TIMPresSelection;      }
\DoxyCodeLine{291 \}RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{292 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{293 }
\DoxyCodeLine{294 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{295 }
\DoxyCodeLine{299 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{300 \{}
\DoxyCodeLine{301   uint32\_t PLLI2SN;    }
\DoxyCodeLine{305   uint32\_t PLLI2SR;    }
\DoxyCodeLine{309   uint32\_t PLLI2SQ;    }
\DoxyCodeLine{312 \}RCC\_PLLI2SInitTypeDef;}
\DoxyCodeLine{313 }
\DoxyCodeLine{317 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{318 \{}
\DoxyCodeLine{319   uint32\_t PLLSAIN;    }
\DoxyCodeLine{322 \textcolor{preprocessor}{\#if defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{323   uint32\_t PLLSAIP;    }
\DoxyCodeLine{326 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{327                                  }
\DoxyCodeLine{328   uint32\_t PLLSAIQ;    }
\DoxyCodeLine{332   uint32\_t PLLSAIR;    }
\DoxyCodeLine{336 \}RCC\_PLLSAIInitTypeDef;}
\DoxyCodeLine{337 }
\DoxyCodeLine{341 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{342 \{}
\DoxyCodeLine{343   uint32\_t PeriphClockSelection; }
\DoxyCodeLine{346   RCC\_PLLI2SInitTypeDef PLLI2S;  }
\DoxyCodeLine{349   RCC\_PLLSAIInitTypeDef PLLSAI;  }
\DoxyCodeLine{352   uint32\_t PLLI2SDivQ;           }
\DoxyCodeLine{356   uint32\_t PLLSAIDivQ;           }
\DoxyCodeLine{360   uint32\_t PLLSAIDivR;           }
\DoxyCodeLine{363   uint32\_t RTCClockSelection;      }
\DoxyCodeLine{366   uint8\_t TIMPresSelection;      }
\DoxyCodeLine{368 \textcolor{preprocessor}{\#if defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{369   uint32\_t Clk48ClockSelection;  }
\DoxyCodeLine{372   uint32\_t SdioClockSelection;   }
\DoxyCodeLine{374 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{  }}
\DoxyCodeLine{375 \}RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{376 }
\DoxyCodeLine{377 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{378 }
\DoxyCodeLine{379 \textcolor{preprocessor}{\#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\(\backslash\)}}
\DoxyCodeLine{380 \textcolor{preprocessor}{    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)}}
\DoxyCodeLine{384 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{385 \{}
\DoxyCodeLine{386 \textcolor{preprocessor}{\#if defined(STM32F411xE)}}
\DoxyCodeLine{387   uint32\_t PLLI2SM;    }
\DoxyCodeLine{389 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F411xE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{390                                 }
\DoxyCodeLine{391   uint32\_t PLLI2SN;    }
\DoxyCodeLine{396   uint32\_t PLLI2SR;    }
\DoxyCodeLine{400 \}RCC\_PLLI2SInitTypeDef;}
\DoxyCodeLine{401  }
\DoxyCodeLine{405 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{406 \{}
\DoxyCodeLine{407   uint32\_t PeriphClockSelection; }
\DoxyCodeLine{410   RCC\_PLLI2SInitTypeDef PLLI2S;  }
\DoxyCodeLine{413   uint32\_t RTCClockSelection;      }
\DoxyCodeLine{415 \textcolor{preprocessor}{\#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) }}
\DoxyCodeLine{416   uint8\_t TIMPresSelection;        }
\DoxyCodeLine{418 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F401xC || STM32F401xE || STM32F411xE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{419 \}RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{420 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F411xE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{425 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{433 \textcolor{comment}{/* Peripheral Clock source for STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx */}}
\DoxyCodeLine{434 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\(\backslash\)}}
\DoxyCodeLine{435 \textcolor{preprocessor}{    defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{436 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2S\_APB1        0x00000001U}}
\DoxyCodeLine{437 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2S\_APB2        0x00000002U}}
\DoxyCodeLine{438 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_TIM             0x00000004U}}
\DoxyCodeLine{439 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_RTC             0x00000008U}}
\DoxyCodeLine{440 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_FMPI2C1         0x00000010U}}
\DoxyCodeLine{441 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_CLK48           0x00000020U}}
\DoxyCodeLine{442 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SDIO            0x00000040U}}
\DoxyCodeLine{443 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_PLLI2S          0x00000080U}}
\DoxyCodeLine{444 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_DFSDM1          0x00000100U}}
\DoxyCodeLine{445 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_DFSDM1\_AUDIO    0x00000200U}}
\DoxyCodeLine{446 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx) || STM32F412Rx || STM32F412Cx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{447 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{448 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_DFSDM2          0x00000400U}}
\DoxyCodeLine{449 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_DFSDM2\_AUDIO    0x00000800U}}
\DoxyCodeLine{450 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_LPTIM1          0x00001000U}}
\DoxyCodeLine{451 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAIA            0x00002000U}}
\DoxyCodeLine{452 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAIB            0x00004000U}}
\DoxyCodeLine{453 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{454 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{455 }
\DoxyCodeLine{456 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ Peripheral Clock source for STM32F410xx -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{457 \textcolor{preprocessor}{\#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)}}
\DoxyCodeLine{458 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2S             0x00000001U}}
\DoxyCodeLine{459 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_TIM             0x00000002U}}
\DoxyCodeLine{460 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_RTC             0x00000004U}}
\DoxyCodeLine{461 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_FMPI2C1         0x00000008U}}
\DoxyCodeLine{462 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_LPTIM1          0x00000010U}}
\DoxyCodeLine{463 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F410Tx || STM32F410Cx || STM32F410Rx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{464 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{465 }
\DoxyCodeLine{466 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ Peripheral Clock source for STM32F446xx -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{467 \textcolor{preprocessor}{\#if defined(STM32F446xx)}}
\DoxyCodeLine{468 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2S\_APB1        0x00000001U}}
\DoxyCodeLine{469 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2S\_APB2        0x00000002U}}
\DoxyCodeLine{470 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAI1            0x00000004U}}
\DoxyCodeLine{471 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAI2            0x00000008U}}
\DoxyCodeLine{472 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_TIM             0x00000010U}}
\DoxyCodeLine{473 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_RTC             0x00000020U}}
\DoxyCodeLine{474 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_CEC             0x00000040U}}
\DoxyCodeLine{475 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_FMPI2C1         0x00000080U}}
\DoxyCodeLine{476 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_CLK48           0x00000100U}}
\DoxyCodeLine{477 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SDIO            0x00000200U}}
\DoxyCodeLine{478 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SPDIFRX         0x00000400U}}
\DoxyCodeLine{479 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_PLLI2S          0x00000800U}}
\DoxyCodeLine{480 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F446xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{481 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{482     }
\DoxyCodeLine{483 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ Peripheral Clock source for STM32F469xx/STM32F479xx -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{484 \textcolor{preprocessor}{\#if defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{485 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2S             0x00000001U}}
\DoxyCodeLine{486 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAI\_PLLI2S      0x00000002U}}
\DoxyCodeLine{487 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAI\_PLLSAI      0x00000004U}}
\DoxyCodeLine{488 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_LTDC            0x00000008U}}
\DoxyCodeLine{489 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_TIM             0x00000010U}}
\DoxyCodeLine{490 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_RTC             0x00000020U}}
\DoxyCodeLine{491 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_PLLI2S          0x00000040U}}
\DoxyCodeLine{492 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_CLK48           0x00000080U}}
\DoxyCodeLine{493 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SDIO            0x00000100U}}
\DoxyCodeLine{494 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{495 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{496 }
\DoxyCodeLine{497 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/ Peripheral Clock source for STM32F42xxx/STM32F43xxx -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{498 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)}}
\DoxyCodeLine{499 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2S             0x00000001U}}
\DoxyCodeLine{500 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAI\_PLLI2S      0x00000002U}}
\DoxyCodeLine{501 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAI\_PLLSAI      0x00000004U}}
\DoxyCodeLine{502 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_LTDC            0x00000008U}}
\DoxyCodeLine{503 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_TIM             0x00000010U}}
\DoxyCodeLine{504 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_RTC             0x00000020U}}
\DoxyCodeLine{505 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_PLLI2S          0x00000040U}}
\DoxyCodeLine{506 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{507 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{508 }
\DoxyCodeLine{509 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/ Peripheral Clock source for STM32F40xxx/STM32F41xxx -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{510 \textcolor{preprocessor}{\#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx) ||\(\backslash\)}}
\DoxyCodeLine{511 \textcolor{preprocessor}{    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) }}
\DoxyCodeLine{512 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2S             0x00000001U}}
\DoxyCodeLine{513 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_RTC             0x00000002U}}
\DoxyCodeLine{514 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_PLLI2S          0x00000004U}}
\DoxyCodeLine{515 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F411xE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{516 \textcolor{preprocessor}{\#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)}}
\DoxyCodeLine{517 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_TIM             0x00000008U}}
\DoxyCodeLine{518 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F401xC || STM32F401xE || STM32F411xE */}\textcolor{preprocessor}{      }}
\DoxyCodeLine{519 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{523 \textcolor{preprocessor}{\#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \(\backslash\)}}
\DoxyCodeLine{524 \textcolor{preprocessor}{    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \(\backslash\)}}
\DoxyCodeLine{525 \textcolor{preprocessor}{    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F469xx) || \(\backslash\)}}
\DoxyCodeLine{526 \textcolor{preprocessor}{    defined(STM32F479xx) }}
\DoxyCodeLine{530 \textcolor{preprocessor}{\#define RCC\_I2SCLKSOURCE\_PLLI2S         0x00000000U}}
\DoxyCodeLine{531 \textcolor{preprocessor}{\#define RCC\_I2SCLKSOURCE\_EXT            0x00000001U}}
\DoxyCodeLine{535 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||}}
\DoxyCodeLine{536 \textcolor{comment}{          STM32F401xC || STM32F401xE || STM32F411xE || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{537 }
\DoxyCodeLine{541 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) ||\(\backslash\)}}
\DoxyCodeLine{542 \textcolor{preprocessor}{    defined(STM32F469xx) || defined(STM32F479xx) }}
\DoxyCodeLine{543 \textcolor{preprocessor}{\#define RCC\_PLLSAIDIVR\_2                0x00000000U}}
\DoxyCodeLine{544 \textcolor{preprocessor}{\#define RCC\_PLLSAIDIVR\_4                0x00010000U}}
\DoxyCodeLine{545 \textcolor{preprocessor}{\#define RCC\_PLLSAIDIVR\_8                0x00020000U}}
\DoxyCodeLine{546 \textcolor{preprocessor}{\#define RCC\_PLLSAIDIVR\_16               0x00030000U}}
\DoxyCodeLine{547 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{555 \textcolor{preprocessor}{\#if defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \(\backslash\)}}
\DoxyCodeLine{556 \textcolor{preprocessor}{    defined(STM32F412Rx) || defined(STM32F412Cx)}}
\DoxyCodeLine{557 \textcolor{preprocessor}{\#define RCC\_PLLI2SP\_DIV2                  0x00000002U}}
\DoxyCodeLine{558 \textcolor{preprocessor}{\#define RCC\_PLLI2SP\_DIV4                  0x00000004U}}
\DoxyCodeLine{559 \textcolor{preprocessor}{\#define RCC\_PLLI2SP\_DIV6                  0x00000006U}}
\DoxyCodeLine{560 \textcolor{preprocessor}{\#define RCC\_PLLI2SP\_DIV8                  0x00000008U}}
\DoxyCodeLine{561 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{569 \textcolor{preprocessor}{\#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) }}
\DoxyCodeLine{570 \textcolor{preprocessor}{\#define RCC\_PLLSAIP\_DIV2                  0x00000002U}}
\DoxyCodeLine{571 \textcolor{preprocessor}{\#define RCC\_PLLSAIP\_DIV4                  0x00000004U}}
\DoxyCodeLine{572 \textcolor{preprocessor}{\#define RCC\_PLLSAIP\_DIV6                  0x00000006U}}
\DoxyCodeLine{573 \textcolor{preprocessor}{\#define RCC\_PLLSAIP\_DIV8                  0x00000008U}}
\DoxyCodeLine{574 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F446xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{579 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{583 \textcolor{preprocessor}{\#define RCC\_SAIACLKSOURCE\_PLLSAI             0x00000000U}}
\DoxyCodeLine{584 \textcolor{preprocessor}{\#define RCC\_SAIACLKSOURCE\_PLLI2S             0x00100000U}}
\DoxyCodeLine{585 \textcolor{preprocessor}{\#define RCC\_SAIACLKSOURCE\_EXT                0x00200000U}}
\DoxyCodeLine{593 \textcolor{preprocessor}{\#define RCC\_SAIBCLKSOURCE\_PLLSAI             0x00000000U}}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#define RCC\_SAIBCLKSOURCE\_PLLI2S             0x00400000U}}
\DoxyCodeLine{595 \textcolor{preprocessor}{\#define RCC\_SAIBCLKSOURCE\_EXT                0x00800000U}}
\DoxyCodeLine{599 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{600       }
\DoxyCodeLine{601 \textcolor{preprocessor}{\#if defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{605 \textcolor{preprocessor}{\#define RCC\_CLK48CLKSOURCE\_PLLQ              0x00000000U}}
\DoxyCodeLine{606 \textcolor{preprocessor}{\#define RCC\_CLK48CLKSOURCE\_PLLSAIP           ((uint32\_t)RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{614 \textcolor{preprocessor}{\#define RCC\_SDIOCLKSOURCE\_CLK48             0x00000000U}}
\DoxyCodeLine{615 \textcolor{preprocessor}{\#define RCC\_SDIOCLKSOURCE\_SYSCLK            ((uint32\_t)RCC\_DCKCFGR\_SDIOSEL)}}
\DoxyCodeLine{623 \textcolor{preprocessor}{\#define RCC\_DSICLKSOURCE\_DSIPHY             0x00000000U}}
\DoxyCodeLine{624 \textcolor{preprocessor}{\#define RCC\_DSICLKSOURCE\_PLLR               ((uint32\_t)RCC\_DCKCFGR\_DSISEL)}}
\DoxyCodeLine{628 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{629 }
\DoxyCodeLine{630 \textcolor{preprocessor}{\#if defined(STM32F446xx)}}
\DoxyCodeLine{634 \textcolor{preprocessor}{\#define RCC\_SAI1CLKSOURCE\_PLLSAI             0x00000000U}}
\DoxyCodeLine{635 \textcolor{preprocessor}{\#define RCC\_SAI1CLKSOURCE\_PLLI2S             ((uint32\_t)RCC\_DCKCFGR\_SAI1SRC\_0)}}
\DoxyCodeLine{636 \textcolor{preprocessor}{\#define RCC\_SAI1CLKSOURCE\_PLLR               ((uint32\_t)RCC\_DCKCFGR\_SAI1SRC\_1)}}
\DoxyCodeLine{637 \textcolor{preprocessor}{\#define RCC\_SAI1CLKSOURCE\_EXT                ((uint32\_t)RCC\_DCKCFGR\_SAI1SRC)}}
\DoxyCodeLine{645 \textcolor{preprocessor}{\#define RCC\_SAI2CLKSOURCE\_PLLSAI             0x00000000U}}
\DoxyCodeLine{646 \textcolor{preprocessor}{\#define RCC\_SAI2CLKSOURCE\_PLLI2S             ((uint32\_t)RCC\_DCKCFGR\_SAI2SRC\_0)}}
\DoxyCodeLine{647 \textcolor{preprocessor}{\#define RCC\_SAI2CLKSOURCE\_PLLR               ((uint32\_t)RCC\_DCKCFGR\_SAI2SRC\_1)}}
\DoxyCodeLine{648 \textcolor{preprocessor}{\#define RCC\_SAI2CLKSOURCE\_PLLSRC             ((uint32\_t)RCC\_DCKCFGR\_SAI2SRC)}}
\DoxyCodeLine{656 \textcolor{preprocessor}{\#define RCC\_I2SAPB1CLKSOURCE\_PLLI2S          0x00000000U}}
\DoxyCodeLine{657 \textcolor{preprocessor}{\#define RCC\_I2SAPB1CLKSOURCE\_EXT             ((uint32\_t)RCC\_DCKCFGR\_I2S1SRC\_0)}}
\DoxyCodeLine{658 \textcolor{preprocessor}{\#define RCC\_I2SAPB1CLKSOURCE\_PLLR            ((uint32\_t)RCC\_DCKCFGR\_I2S1SRC\_1)}}
\DoxyCodeLine{659 \textcolor{preprocessor}{\#define RCC\_I2SAPB1CLKSOURCE\_PLLSRC          ((uint32\_t)RCC\_DCKCFGR\_I2S1SRC)}}
\DoxyCodeLine{667 \textcolor{preprocessor}{\#define RCC\_I2SAPB2CLKSOURCE\_PLLI2S          0x00000000U}}
\DoxyCodeLine{668 \textcolor{preprocessor}{\#define RCC\_I2SAPB2CLKSOURCE\_EXT             ((uint32\_t)RCC\_DCKCFGR\_I2S2SRC\_0)}}
\DoxyCodeLine{669 \textcolor{preprocessor}{\#define RCC\_I2SAPB2CLKSOURCE\_PLLR            ((uint32\_t)RCC\_DCKCFGR\_I2S2SRC\_1)}}
\DoxyCodeLine{670 \textcolor{preprocessor}{\#define RCC\_I2SAPB2CLKSOURCE\_PLLSRC          ((uint32\_t)RCC\_DCKCFGR\_I2S2SRC)}}
\DoxyCodeLine{678 \textcolor{preprocessor}{\#define RCC\_FMPI2C1CLKSOURCE\_PCLK1            0x00000000U}}
\DoxyCodeLine{679 \textcolor{preprocessor}{\#define RCC\_FMPI2C1CLKSOURCE\_SYSCLK           ((uint32\_t)RCC\_DCKCFGR2\_FMPI2C1SEL\_0)}}
\DoxyCodeLine{680 \textcolor{preprocessor}{\#define RCC\_FMPI2C1CLKSOURCE\_HSI              ((uint32\_t)RCC\_DCKCFGR2\_FMPI2C1SEL\_1)}}
\DoxyCodeLine{688 \textcolor{preprocessor}{\#define RCC\_CECCLKSOURCE\_HSI                0x00000000U}}
\DoxyCodeLine{689 \textcolor{preprocessor}{\#define RCC\_CECCLKSOURCE\_LSE                ((uint32\_t)RCC\_DCKCFGR2\_CECSEL)}}
\DoxyCodeLine{697 \textcolor{preprocessor}{\#define RCC\_CLK48CLKSOURCE\_PLLQ              0x00000000U}}
\DoxyCodeLine{698 \textcolor{preprocessor}{\#define RCC\_CLK48CLKSOURCE\_PLLSAIP           ((uint32\_t)RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{706 \textcolor{preprocessor}{\#define RCC\_SDIOCLKSOURCE\_CLK48             0x00000000U}}
\DoxyCodeLine{707 \textcolor{preprocessor}{\#define RCC\_SDIOCLKSOURCE\_SYSCLK            ((uint32\_t)RCC\_DCKCFGR2\_SDIOSEL)}}
\DoxyCodeLine{715 \textcolor{preprocessor}{\#define RCC\_SPDIFRXCLKSOURCE\_PLLR           0x00000000U}}
\DoxyCodeLine{716 \textcolor{preprocessor}{\#define RCC\_SPDIFRXCLKSOURCE\_PLLI2SP        ((uint32\_t)RCC\_DCKCFGR2\_SPDIFRXSEL)}}
\DoxyCodeLine{721 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F446xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{722 }
\DoxyCodeLine{723 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{727 \textcolor{preprocessor}{\#define RCC\_SAIACLKSOURCE\_PLLI2SR            0x00000000U}}
\DoxyCodeLine{728 \textcolor{preprocessor}{\#define RCC\_SAIACLKSOURCE\_EXT                ((uint32\_t)RCC\_DCKCFGR\_SAI1ASRC\_0)}}
\DoxyCodeLine{729 \textcolor{preprocessor}{\#define RCC\_SAIACLKSOURCE\_PLLR               ((uint32\_t)RCC\_DCKCFGR\_SAI1ASRC\_1)}}
\DoxyCodeLine{730 \textcolor{preprocessor}{\#define RCC\_SAIACLKSOURCE\_PLLSRC             ((uint32\_t)RCC\_DCKCFGR\_SAI1ASRC\_0 | RCC\_DCKCFGR\_SAI1ASRC\_1)}}
\DoxyCodeLine{738 \textcolor{preprocessor}{\#define RCC\_SAIBCLKSOURCE\_PLLI2SR            0x00000000U}}
\DoxyCodeLine{739 \textcolor{preprocessor}{\#define RCC\_SAIBCLKSOURCE\_EXT                ((uint32\_t)RCC\_DCKCFGR\_SAI1BSRC\_0)}}
\DoxyCodeLine{740 \textcolor{preprocessor}{\#define RCC\_SAIBCLKSOURCE\_PLLR               ((uint32\_t)RCC\_DCKCFGR\_SAI1BSRC\_1)}}
\DoxyCodeLine{741 \textcolor{preprocessor}{\#define RCC\_SAIBCLKSOURCE\_PLLSRC             ((uint32\_t)RCC\_DCKCFGR\_SAI1BSRC\_0 | RCC\_DCKCFGR\_SAI1BSRC\_1)}}
\DoxyCodeLine{749 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_PCLK1           0x00000000U}}
\DoxyCodeLine{750 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_HSI             ((uint32\_t)RCC\_DCKCFGR2\_LPTIM1SEL\_0)}}
\DoxyCodeLine{751 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_LSI             ((uint32\_t)RCC\_DCKCFGR2\_LPTIM1SEL\_1)}}
\DoxyCodeLine{752 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_LSE             ((uint32\_t)RCC\_DCKCFGR2\_LPTIM1SEL\_0 | RCC\_DCKCFGR2\_LPTIM1SEL\_1)}}
\DoxyCodeLine{761 \textcolor{preprocessor}{\#define RCC\_DFSDM2AUDIOCLKSOURCE\_I2S1       0x00000000U}}
\DoxyCodeLine{762 \textcolor{preprocessor}{\#define RCC\_DFSDM2AUDIOCLKSOURCE\_I2S2       ((uint32\_t)RCC\_DCKCFGR\_CKDFSDM2ASEL)}}
\DoxyCodeLine{770 \textcolor{preprocessor}{\#define RCC\_DFSDM2CLKSOURCE\_PCLK2           0x00000000U}}
\DoxyCodeLine{771 \textcolor{preprocessor}{\#define RCC\_DFSDM2CLKSOURCE\_SYSCLK          ((uint32\_t)RCC\_DCKCFGR\_CKDFSDM1SEL)}}
\DoxyCodeLine{776 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{777 }
\DoxyCodeLine{778 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{782 \textcolor{preprocessor}{\#define RCC\_PLLI2SCLKSOURCE\_PLLSRC          0x00000000U }}
\DoxyCodeLine{783 \textcolor{preprocessor}{\#define RCC\_PLLI2SCLKSOURCE\_EXT             ((uint32\_t)RCC\_PLLI2SCFGR\_PLLI2SSRC)}}
\DoxyCodeLine{791 \textcolor{preprocessor}{\#define RCC\_DFSDM1AUDIOCLKSOURCE\_I2S1       0x00000000U}}
\DoxyCodeLine{792 \textcolor{preprocessor}{\#define RCC\_DFSDM1AUDIOCLKSOURCE\_I2S2       ((uint32\_t)RCC\_DCKCFGR\_CKDFSDM1ASEL)}}
\DoxyCodeLine{800 \textcolor{preprocessor}{\#define RCC\_DFSDM1CLKSOURCE\_PCLK2           0x00000000U}}
\DoxyCodeLine{801 \textcolor{preprocessor}{\#define RCC\_DFSDM1CLKSOURCE\_SYSCLK          ((uint32\_t)RCC\_DCKCFGR\_CKDFSDM1SEL)}}
\DoxyCodeLine{809 \textcolor{preprocessor}{\#define RCC\_I2SAPB1CLKSOURCE\_PLLI2S         0x00000000U}}
\DoxyCodeLine{810 \textcolor{preprocessor}{\#define RCC\_I2SAPB1CLKSOURCE\_EXT            ((uint32\_t)RCC\_DCKCFGR\_I2S1SRC\_0)}}
\DoxyCodeLine{811 \textcolor{preprocessor}{\#define RCC\_I2SAPB1CLKSOURCE\_PLLR           ((uint32\_t)RCC\_DCKCFGR\_I2S1SRC\_1)}}
\DoxyCodeLine{812 \textcolor{preprocessor}{\#define RCC\_I2SAPB1CLKSOURCE\_PLLSRC         ((uint32\_t)RCC\_DCKCFGR\_I2S1SRC)}}
\DoxyCodeLine{820 \textcolor{preprocessor}{\#define RCC\_I2SAPB2CLKSOURCE\_PLLI2S         0x00000000U}}
\DoxyCodeLine{821 \textcolor{preprocessor}{\#define RCC\_I2SAPB2CLKSOURCE\_EXT            ((uint32\_t)RCC\_DCKCFGR\_I2S2SRC\_0)}}
\DoxyCodeLine{822 \textcolor{preprocessor}{\#define RCC\_I2SAPB2CLKSOURCE\_PLLR           ((uint32\_t)RCC\_DCKCFGR\_I2S2SRC\_1)}}
\DoxyCodeLine{823 \textcolor{preprocessor}{\#define RCC\_I2SAPB2CLKSOURCE\_PLLSRC         ((uint32\_t)RCC\_DCKCFGR\_I2S2SRC)}}
\DoxyCodeLine{831 \textcolor{preprocessor}{\#define RCC\_FMPI2C1CLKSOURCE\_PCLK1          0x00000000U}}
\DoxyCodeLine{832 \textcolor{preprocessor}{\#define RCC\_FMPI2C1CLKSOURCE\_SYSCLK         ((uint32\_t)RCC\_DCKCFGR2\_FMPI2C1SEL\_0)}}
\DoxyCodeLine{833 \textcolor{preprocessor}{\#define RCC\_FMPI2C1CLKSOURCE\_HSI            ((uint32\_t)RCC\_DCKCFGR2\_FMPI2C1SEL\_1)}}
\DoxyCodeLine{841 \textcolor{preprocessor}{\#define RCC\_CLK48CLKSOURCE\_PLLQ             0x00000000U}}
\DoxyCodeLine{842 \textcolor{preprocessor}{\#define RCC\_CLK48CLKSOURCE\_PLLI2SQ          ((uint32\_t)RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{850 \textcolor{preprocessor}{\#define RCC\_SDIOCLKSOURCE\_CLK48             0x00000000U}}
\DoxyCodeLine{851 \textcolor{preprocessor}{\#define RCC\_SDIOCLKSOURCE\_SYSCLK            ((uint32\_t)RCC\_DCKCFGR2\_SDIOSEL)}}
\DoxyCodeLine{855 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{856 }
\DoxyCodeLine{857 \textcolor{preprocessor}{\#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)}}
\DoxyCodeLine{858 }
\DoxyCodeLine{862 \textcolor{preprocessor}{\#define RCC\_I2SAPBCLKSOURCE\_PLLR            0x00000000U}}
\DoxyCodeLine{863 \textcolor{preprocessor}{\#define RCC\_I2SAPBCLKSOURCE\_EXT             ((uint32\_t)RCC\_DCKCFGR\_I2SSRC\_0)}}
\DoxyCodeLine{864 \textcolor{preprocessor}{\#define RCC\_I2SAPBCLKSOURCE\_PLLSRC          ((uint32\_t)RCC\_DCKCFGR\_I2SSRC\_1)}}
\DoxyCodeLine{872 \textcolor{preprocessor}{\#define RCC\_FMPI2C1CLKSOURCE\_PCLK1              0x00000000U}}
\DoxyCodeLine{873 \textcolor{preprocessor}{\#define RCC\_FMPI2C1CLKSOURCE\_SYSCLK             ((uint32\_t)RCC\_DCKCFGR2\_FMPI2C1SEL\_0)}}
\DoxyCodeLine{874 \textcolor{preprocessor}{\#define RCC\_FMPI2C1CLKSOURCE\_HSI                ((uint32\_t)RCC\_DCKCFGR2\_FMPI2C1SEL\_1)}}
\DoxyCodeLine{882 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_PCLK1          0x00000000U}}
\DoxyCodeLine{883 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_HSI            ((uint32\_t)RCC\_DCKCFGR2\_LPTIM1SEL\_0)}}
\DoxyCodeLine{884 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_LSI            ((uint32\_t)RCC\_DCKCFGR2\_LPTIM1SEL\_1)}}
\DoxyCodeLine{885 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_LSE            ((uint32\_t)RCC\_DCKCFGR2\_LPTIM1SEL\_0 | RCC\_DCKCFGR2\_LPTIM1SEL\_1)}}
\DoxyCodeLine{889 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F410Tx || STM32F410Cx || STM32F410Rx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{890 }
\DoxyCodeLine{891 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\(\backslash\)}}
\DoxyCodeLine{892 \textcolor{preprocessor}{    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\(\backslash\)}}
\DoxyCodeLine{893 \textcolor{preprocessor}{    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\(\backslash\)}}
\DoxyCodeLine{894 \textcolor{preprocessor}{    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\(\backslash\)}}
\DoxyCodeLine{895 \textcolor{preprocessor}{    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{899 \textcolor{preprocessor}{\#define RCC\_TIMPRES\_DESACTIVATED        ((uint8\_t)0x00)}}
\DoxyCodeLine{900 \textcolor{preprocessor}{\#define RCC\_TIMPRES\_ACTIVATED           ((uint8\_t)0x01)}}
\DoxyCodeLine{904 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE ||\(\backslash\)}}
\DoxyCodeLine{905 \textcolor{comment}{          STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\(\backslash\)}}
\DoxyCodeLine{906 \textcolor{comment}{          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{907 }
\DoxyCodeLine{908 \textcolor{preprocessor}{\#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) ||\(\backslash\)}}
\DoxyCodeLine{909 \textcolor{preprocessor}{    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||\(\backslash\)}}
\DoxyCodeLine{910 \textcolor{preprocessor}{    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\(\backslash\)}}
\DoxyCodeLine{911 \textcolor{preprocessor}{    defined(STM32F423xx)}}
\DoxyCodeLine{915 \textcolor{preprocessor}{\#define RCC\_LSE\_LOWPOWER\_MODE           ((uint8\_t)0x00)}}
\DoxyCodeLine{916 \textcolor{preprocessor}{\#define RCC\_LSE\_HIGHDRIVE\_MODE          ((uint8\_t)0x01)}}
\DoxyCodeLine{920 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx ||\(\backslash\)}}
\DoxyCodeLine{921 \textcolor{comment}{          STM32F412Rx || STM32F412Cx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{922 }
\DoxyCodeLine{923 \textcolor{preprocessor}{\#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \(\backslash\)}}
\DoxyCodeLine{924 \textcolor{preprocessor}{    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \(\backslash\)}}
\DoxyCodeLine{925 \textcolor{preprocessor}{    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \(\backslash\)}}
\DoxyCodeLine{926 \textcolor{preprocessor}{    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \(\backslash\)}}
\DoxyCodeLine{927 \textcolor{preprocessor}{    defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{931 \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_SYSCLK            0x00000000U}}
\DoxyCodeLine{932 \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_PLLI2SCLK         RCC\_CFGR\_MCO2\_0}}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_HSE               RCC\_CFGR\_MCO2\_1}}
\DoxyCodeLine{934 \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_PLLCLK            RCC\_CFGR\_MCO2}}
\DoxyCodeLine{938 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||}}
\DoxyCodeLine{939 \textcolor{comment}{          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx ||}}
\DoxyCodeLine{940 \textcolor{comment}{          STM32F412Rx || STM32F413xx | STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{941 }
\DoxyCodeLine{942 \textcolor{preprocessor}{\#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)}}
\DoxyCodeLine{946 \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_SYSCLK            0x00000000U}}
\DoxyCodeLine{947 \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_I2SCLK            RCC\_CFGR\_MCO2\_0}}
\DoxyCodeLine{948 \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_HSE               RCC\_CFGR\_MCO2\_1}}
\DoxyCodeLine{949 \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_PLLCLK            RCC\_CFGR\_MCO2}}
\DoxyCodeLine{953 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F410Tx || STM32F410Cx || STM32F410Rx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{954 }
\DoxyCodeLine{959 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{963 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ STM32F42xxx/STM32F43xxx/STM32F469xx/STM32F479xx -\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{964 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{972 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{973 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{974 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{975 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{976 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{977 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{978 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{979 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{980 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{981 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{982 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{983 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{984 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{985 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{986 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{987 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{988 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{989 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{990 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{991 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{992 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{993 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{994 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{995 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{996 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{997 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{998 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{999 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{1000 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1001 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1002 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{1003 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1004 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{1005 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1006 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{1007 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{1008 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1009 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{1010 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1011 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{1012 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1013 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{1014 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{1015 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1016 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{1017 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1018 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{1019 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1020 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{1021 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{1022 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1023 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{1024 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1025 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{1026 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1027 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{1028 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{1029 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1030 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{1031 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1032 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{1033 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1034 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{1035 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{1036 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1037 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{1038 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1039 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{1040 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1041 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{1042 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{1043 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1044 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{1045 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1046 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{1047 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1048 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{1049 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1050 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1051 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACEN);\(\backslash\)}}
\DoxyCodeLine{1052 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1053 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACEN);\(\backslash\)}}
\DoxyCodeLine{1054 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1055 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{1056 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{1057 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1058 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACTXEN);\(\backslash\)}}
\DoxyCodeLine{1059 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1060 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACTXEN);\(\backslash\)}}
\DoxyCodeLine{1061 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1062 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{1063 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{1064 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1065 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACRXEN);\(\backslash\)}}
\DoxyCodeLine{1066 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1067 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACRXEN);\(\backslash\)}}
\DoxyCodeLine{1068 \textcolor{preprocessor}{                                         UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1069 \textcolor{preprocessor}{                                         \} while(0U)}}
\DoxyCodeLine{1070 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{1071 \textcolor{preprocessor}{                                         \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1072 \textcolor{preprocessor}{                                         SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACPTPEN);\(\backslash\)}}
\DoxyCodeLine{1073 \textcolor{preprocessor}{                                         }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1074 \textcolor{preprocessor}{                                         tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACPTPEN);\(\backslash\)}}
\DoxyCodeLine{1075 \textcolor{preprocessor}{                                         UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1076 \textcolor{preprocessor}{                                         \} while(0U)}}
\DoxyCodeLine{1077 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{1078 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1079 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{1080 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1081 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{1082 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1083 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{1084 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1085 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1086 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{1087 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1088 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{1089 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1090 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{1091 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{1092 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{1093 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOFEN))}}
\DoxyCodeLine{1094 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOGEN))}}
\DoxyCodeLine{1095 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOIEN))}}
\DoxyCodeLine{1096 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOJEN))}}
\DoxyCodeLine{1097 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOKEN))}}
\DoxyCodeLine{1098 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_DMA2DEN))}}
\DoxyCodeLine{1099 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_CLK\_DISABLE()          (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_ETHMACEN))}}
\DoxyCodeLine{1100 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_CLK\_DISABLE()        (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_ETHMACTXEN))}}
\DoxyCodeLine{1101 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_CLK\_DISABLE()        (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_ETHMACRXEN))}}
\DoxyCodeLine{1102 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_CLK\_DISABLE()       (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_ETHMACPTPEN))}}
\DoxyCodeLine{1103 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE()      (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_OTGHSEN))}}
\DoxyCodeLine{1104 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE() (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_OTGHSULPIEN))}}
\DoxyCodeLine{1105 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_CLK\_DISABLE()         (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_BKPSRAMEN))}}
\DoxyCodeLine{1106 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_DISABLE()    (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_CCMDATARAMEN))}}
\DoxyCodeLine{1107 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()             (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{1108 }
\DoxyCodeLine{1112 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH\_CLK\_ENABLE() do \{                                     \(\backslash\)}}
\DoxyCodeLine{1113 \textcolor{preprocessor}{                                        \_\_HAL\_RCC\_ETHMAC\_CLK\_ENABLE();      \(\backslash\)}}
\DoxyCodeLine{1114 \textcolor{preprocessor}{                                        \_\_HAL\_RCC\_ETHMACTX\_CLK\_ENABLE();    \(\backslash\)}}
\DoxyCodeLine{1115 \textcolor{preprocessor}{                                        \_\_HAL\_RCC\_ETHMACRX\_CLK\_ENABLE();    \(\backslash\)}}
\DoxyCodeLine{1116 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1120 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH\_CLK\_DISABLE()  do \{                                      \(\backslash\)}}
\DoxyCodeLine{1121 \textcolor{preprocessor}{                                          \_\_HAL\_RCC\_ETHMACTX\_CLK\_DISABLE();    \(\backslash\)}}
\DoxyCodeLine{1122 \textcolor{preprocessor}{                                          \_\_HAL\_RCC\_ETHMACRX\_CLK\_DISABLE();    \(\backslash\)}}
\DoxyCodeLine{1123 \textcolor{preprocessor}{                                          \_\_HAL\_RCC\_ETHMAC\_CLK\_DISABLE();      \(\backslash\)}}
\DoxyCodeLine{1124 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIODEN)) != RESET) }}
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOEEN)) != RESET) }}
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOFEN)) != RESET) }}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOGEN)) != RESET)}}
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_ENABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOIEN)) != RESET) }}
\DoxyCodeLine{1141 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_IS\_CLK\_ENABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOJEN)) != RESET) }}
\DoxyCodeLine{1142 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_IS\_CLK\_ENABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOKEN)) != RESET)}}
\DoxyCodeLine{1143 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_ENABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_DMA2DEN)) != RESET) }}
\DoxyCodeLine{1144 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_ENABLED()          ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACEN)) != RESET) }}
\DoxyCodeLine{1145 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_ENABLED()        ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACTXEN)) != RESET)}}
\DoxyCodeLine{1146 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_ENABLED()        ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACRXEN)) != RESET)}}
\DoxyCodeLine{1147 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_IS\_CLK\_ENABLED()       ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACPTPEN)) != RESET)}}
\DoxyCodeLine{1148 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_ENABLED()      ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_OTGHSEN)) != RESET)}}
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_ENABLED() ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_OTGHSULPIEN)) != RESET)}}
\DoxyCodeLine{1150 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_ENABLED()         ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_BKPSRAMEN)) != RESET)}}
\DoxyCodeLine{1151 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_ENABLED()    ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CCMDATARAMEN)) != RESET) }}
\DoxyCodeLine{1152 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()             ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CRCEN)) != RESET)}}
\DoxyCodeLine{1153 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH\_IS\_CLK\_ENABLED()             (\_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_ENABLED()   \&\& \(\backslash\)}}
\DoxyCodeLine{1154 \textcolor{preprocessor}{                                                    \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_ENABLED() \&\& \(\backslash\)}}
\DoxyCodeLine{1155 \textcolor{preprocessor}{                                                    \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_ENABLED()) }}
\DoxyCodeLine{1156 }
\DoxyCodeLine{1157 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIODEN)) == RESET) }}
\DoxyCodeLine{1158 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOEEN)) == RESET) }}
\DoxyCodeLine{1159 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOFEN)) == RESET) }}
\DoxyCodeLine{1160 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOGEN)) == RESET)}}
\DoxyCodeLine{1161 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOIEN)) == RESET) }}
\DoxyCodeLine{1162 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOJEN)) == RESET) }}
\DoxyCodeLine{1163 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOKEN)) == RESET)}}
\DoxyCodeLine{1164 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_DMA2DEN)) == RESET) }}
\DoxyCodeLine{1165 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_DISABLED()          ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACEN)) == RESET) }}
\DoxyCodeLine{1166 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_DISABLED()        ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACTXEN)) == RESET)}}
\DoxyCodeLine{1167 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_DISABLED()        ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACRXEN)) == RESET)}}
\DoxyCodeLine{1168 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_IS\_CLK\_DISABLED()       ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACPTPEN)) == RESET)}}
\DoxyCodeLine{1169 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_DISABLED()      ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_OTGHSEN)) == RESET)}}
\DoxyCodeLine{1170 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_DISABLED() ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_OTGHSULPIEN)) == RESET)}}
\DoxyCodeLine{1171 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_DISABLED()         ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_BKPSRAMEN)) == RESET)}}
\DoxyCodeLine{1172 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_DISABLED()    ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CCMDATARAMEN)) == RESET) }}
\DoxyCodeLine{1173 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()             ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CRCEN)) == RESET)}}
\DoxyCodeLine{1174 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH\_IS\_CLK\_DISABLED()             (\_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_DISABLED()   \&\& \(\backslash\)}}
\DoxyCodeLine{1175 \textcolor{preprocessor}{                                                     \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_DISABLED() \&\& \(\backslash\)}}
\DoxyCodeLine{1176 \textcolor{preprocessor}{                                                     \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_DISABLED())}}
\DoxyCodeLine{1188 \textcolor{preprocessor}{ \#define \_\_HAL\_RCC\_DCMI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1189 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1190 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{1191 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1192 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{1193 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1194 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1195 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_DISABLE()  (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_DCMIEN))}}
\DoxyCodeLine{1196 }
\DoxyCodeLine{1197 \textcolor{preprocessor}{\#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx)}}
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1199 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1200 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{1201 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1202 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{1203 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1204 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1205 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1206 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1207 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{1208 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1209 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{1210 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1211 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1212 }
\DoxyCodeLine{1213 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_DISABLE()  (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_CRYPEN))}}
\DoxyCodeLine{1214 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_DISABLE()  (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_HASHEN))}}
\DoxyCodeLine{1215 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F437xx || STM32F439xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1216 }
\DoxyCodeLine{1217 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()  do \{(RCC-\/>AHB2ENR |= (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{1218 \textcolor{preprocessor}{                                               \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{1219 \textcolor{preprocessor}{                                              \}while(0U)}}
\DoxyCodeLine{1220                                         }
\DoxyCodeLine{1221 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE() (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_OTGFSEN))}}
\DoxyCodeLine{1222 }
\DoxyCodeLine{1223 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{1224 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1225 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{1226 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1227 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{1228 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1229 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1230 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()   (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_RNGEN))}}
\DoxyCodeLine{1242 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED()        ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_DCMIEN)) != RESET)}}
\DoxyCodeLine{1243 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_DISABLED()       ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_DCMIEN)) == RESET)}}
\DoxyCodeLine{1244 }
\DoxyCodeLine{1245 \textcolor{preprocessor}{\#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx)}}
\DoxyCodeLine{1246 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_IS\_CLK\_ENABLED()        ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_CRYPEN)) != RESET)}}
\DoxyCodeLine{1247 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_IS\_CLK\_DISABLED()       ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_CRYPEN)) == RESET)}}
\DoxyCodeLine{1248 }
\DoxyCodeLine{1249 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_IS\_CLK\_ENABLED()        ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_HASHEN)) != RESET)}}
\DoxyCodeLine{1250 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_IS\_CLK\_DISABLED()       ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_HASHEN)) == RESET)}}
\DoxyCodeLine{1251 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F437xx || STM32F439xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1252 }
\DoxyCodeLine{1253 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_OTGFSEN)) != RESET)}}
\DoxyCodeLine{1254 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED() ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_OTGFSEN)) == RESET)}}
\DoxyCodeLine{1255 }
\DoxyCodeLine{1256 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()         ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_RNGEN)) != RESET) }}
\DoxyCodeLine{1257 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()        ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_RNGEN)) == RESET)     }}
\DoxyCodeLine{1269 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{1270 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1271 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{1272 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1273 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{1274 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1275 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1276 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_DISABLE()  (RCC-\/>AHB3ENR \&= \string~(RCC\_AHB3ENR\_FMCEN))}}
\DoxyCodeLine{1277 \textcolor{preprocessor}{\#if defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{1278 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1279 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1280 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{1281 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1282 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{1283 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1284 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1285 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE()  (RCC-\/>AHB3ENR \&= \string~(RCC\_AHB3ENR\_QSPIEN))}}
\DoxyCodeLine{1286 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1299 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED()   ((RCC-\/>AHB3ENR \& (RCC\_AHB3ENR\_FMCEN)) != RESET)}}
\DoxyCodeLine{1300 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED()  ((RCC-\/>AHB3ENR \& (RCC\_AHB3ENR\_FMCEN)) == RESET)}}
\DoxyCodeLine{1301 \textcolor{preprocessor}{\#if defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{1302 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB3ENR \& (RCC\_AHB3ENR\_QSPIEN)) != RESET)}}
\DoxyCodeLine{1303 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED() ((RCC-\/>AHB3ENR \& (RCC\_AHB3ENR\_QSPIEN)) == RESET)}}
\DoxyCodeLine{1304 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{  }}
\DoxyCodeLine{1316 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1317 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1318 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{1319 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1320 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{1321 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1322 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1323 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1324 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1325 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{1326 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1327 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{1328 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1329 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1330 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{1331 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1332 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{1333 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1334 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{1335 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1336 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1337 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{1338 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1339 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{1340 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1341 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{1342 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1343 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1344 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{1345 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1346 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{1347 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1348 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{1349 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1350 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1351 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{1352 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1353 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{1354 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1355 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{1356 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1357 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1358 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{1359 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1360 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{1361 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1362 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{1363 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1364 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1365 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{1366 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1367 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{1368 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1369 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{1370 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1371 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1372 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{1373 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1374 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{1375 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1376 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{1377 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1378 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1379 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1380 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1381 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{1382 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1383 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{1384 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1385 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1386 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1387 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1388 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{1389 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1390 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{1391 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1392 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1393 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{1394 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1395 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{1396 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1397 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{1398 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1399 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1400 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{1401 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1402 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{1403 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1404 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{1405 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1406 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1407 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{1408 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1409 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{1410 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1411 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{1412 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1413 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1414 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{1415 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1416 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{1417 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1418 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{1419 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1420 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1421 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{1422 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1423 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{1424 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1425 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{1426 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1427 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1428 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{1429 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1430 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{1431 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1432 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{1433 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1434 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1435 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{1436 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1437 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{1438 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1439 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{1440 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1441 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1442 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{1443 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1444 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{1445 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1446 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{1447 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1448 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1449 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{1450 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{1451 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{1452 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{1453 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_I2C3EN))}}
\DoxyCodeLine{1454 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM6EN))}}
\DoxyCodeLine{1455 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM7EN))}}
\DoxyCodeLine{1456 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM12EN))}}
\DoxyCodeLine{1457 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM13EN))}}
\DoxyCodeLine{1458 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM14EN))}}
\DoxyCodeLine{1459 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_DISABLE() (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_USART3EN))}}
\DoxyCodeLine{1460 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART4EN))}}
\DoxyCodeLine{1461 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART5EN))}}
\DoxyCodeLine{1462 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_CAN1EN))}}
\DoxyCodeLine{1463 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_CAN2EN))}}
\DoxyCodeLine{1464 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_DACEN))}}
\DoxyCodeLine{1465 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART7EN))}}
\DoxyCodeLine{1466 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART8EN))}}
\DoxyCodeLine{1478 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM2EN)) != RESET)  }}
\DoxyCodeLine{1479 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM3EN)) != RESET) }}
\DoxyCodeLine{1480 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM4EN)) != RESET)}}
\DoxyCodeLine{1481 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPI3EN)) != RESET) }}
\DoxyCodeLine{1482 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C3EN)) != RESET)}}
\DoxyCodeLine{1483 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM6EN)) != RESET) }}
\DoxyCodeLine{1484 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM7EN)) != RESET) }}
\DoxyCodeLine{1485 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM12EN)) != RESET) }}
\DoxyCodeLine{1486 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM13EN)) != RESET)  }}
\DoxyCodeLine{1487 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM14EN)) != RESET) }}
\DoxyCodeLine{1488 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED() ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_USART3EN)) != RESET) }}
\DoxyCodeLine{1489 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART4EN)) != RESET) }}
\DoxyCodeLine{1490 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART5EN)) != RESET) }}
\DoxyCodeLine{1491 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN1EN)) != RESET)}}
\DoxyCodeLine{1492 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN2EN)) != RESET)}}
\DoxyCodeLine{1493 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_DACEN)) != RESET) }}
\DoxyCodeLine{1494 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART7EN)) != RESET)}}
\DoxyCodeLine{1495 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART8EN)) != RESET) }}
\DoxyCodeLine{1496 }
\DoxyCodeLine{1497 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM2EN)) == RESET)  }}
\DoxyCodeLine{1498 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM3EN)) == RESET) }}
\DoxyCodeLine{1499 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM4EN)) == RESET)}}
\DoxyCodeLine{1500 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPI3EN)) == RESET) }}
\DoxyCodeLine{1501 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C3EN)) == RESET)}}
\DoxyCodeLine{1502 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM6EN)) == RESET) }}
\DoxyCodeLine{1503 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM7EN)) == RESET) }}
\DoxyCodeLine{1504 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM12EN)) == RESET) }}
\DoxyCodeLine{1505 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM13EN)) == RESET)  }}
\DoxyCodeLine{1506 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM14EN)) == RESET) }}
\DoxyCodeLine{1507 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED() ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_USART3EN)) == RESET) }}
\DoxyCodeLine{1508 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART4EN)) == RESET) }}
\DoxyCodeLine{1509 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART5EN)) == RESET) }}
\DoxyCodeLine{1510 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN1EN)) == RESET)}}
\DoxyCodeLine{1511 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN2EN)) == RESET)}}
\DoxyCodeLine{1512 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_DACEN)) == RESET) }}
\DoxyCodeLine{1513 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART7EN)) == RESET)}}
\DoxyCodeLine{1514 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART8EN)) == RESET) }}
\DoxyCodeLine{1526 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1527 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1528 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{1529 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1530 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{1531 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1532 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1533 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1534 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1535 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{1536 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1537 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{1538 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1539 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1540 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1541 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1542 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{1543 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1544 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{1545 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1546 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1547 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1548 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1549 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{1550 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1551 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{1552 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1553 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1554 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1555 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1556 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{1557 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1558 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{1559 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1560 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1561 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1562 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1563 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{1564 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1565 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{1566 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1567 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1568 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{1569 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1570 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{1571 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1572 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{1573 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1574 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1575 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{1576 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1577 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{1578 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1579 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{1580 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1581 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1582 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{1583 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1584 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{1585 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1586 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{1587 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1588 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1589 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{1590 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{1591 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE()  (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{1592 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM8EN))}}
\DoxyCodeLine{1593 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_ADC2EN))}}
\DoxyCodeLine{1594 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_ADC3EN))}}
\DoxyCodeLine{1595 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SPI5EN))}}
\DoxyCodeLine{1596 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SPI6EN))}}
\DoxyCodeLine{1597 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SAI1EN))}}
\DoxyCodeLine{1598 }
\DoxyCodeLine{1599 \textcolor{preprocessor}{\#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{1600 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{1601 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1602 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{1603 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1604 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{1605 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1606 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1607 }
\DoxyCodeLine{1608 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_CLK\_DISABLE() (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_LTDCEN))}}
\DoxyCodeLine{1609 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1610 }
\DoxyCodeLine{1611 \textcolor{preprocessor}{\#if defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{1612 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{1613 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{1614 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{1615 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1616 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{1617 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1618 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{1619 }
\DoxyCodeLine{1620 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_CLK\_DISABLE() (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_DSIEN))}}
\DoxyCodeLine{1621 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1633 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM8EN)) != RESET)}}
\DoxyCodeLine{1634 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_ADC2EN)) != RESET)}}
\DoxyCodeLine{1635 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_ADC3EN)) != RESET) }}
\DoxyCodeLine{1636 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI5EN)) != RESET) }}
\DoxyCodeLine{1637 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI6EN)) != RESET) }}
\DoxyCodeLine{1638 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SAI1EN)) != RESET) }}
\DoxyCodeLine{1639 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SDIOEN)) != RESET)}}
\DoxyCodeLine{1640 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI4EN)) != RESET)}}
\DoxyCodeLine{1641 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM10EN))!= RESET)  }}
\DoxyCodeLine{1642 }
\DoxyCodeLine{1643 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SDIOEN)) == RESET)}}
\DoxyCodeLine{1644 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI4EN)) == RESET)}}
\DoxyCodeLine{1645 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED()  ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM10EN))== RESET)}}
\DoxyCodeLine{1646 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM8EN)) == RESET)}}
\DoxyCodeLine{1647 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_ADC2EN)) == RESET)}}
\DoxyCodeLine{1648 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_ADC3EN)) == RESET)}}
\DoxyCodeLine{1649 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI5EN)) == RESET)}}
\DoxyCodeLine{1650 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI6EN)) == RESET)}}
\DoxyCodeLine{1651 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SAI1EN)) == RESET)}}
\DoxyCodeLine{1652 }
\DoxyCodeLine{1653 \textcolor{preprocessor}{\#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{1654 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_LTDCEN)) != RESET)}}
\DoxyCodeLine{1655 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_LTDCEN)) == RESET)}}
\DoxyCodeLine{1656 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1657 }
\DoxyCodeLine{1658 \textcolor{preprocessor}{\#if defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{1659 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_IS\_CLK\_ENABLED()     ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_DSIEN)) != RESET)}}
\DoxyCodeLine{1660 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_IS\_CLK\_DISABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_DSIEN)) == RESET)}}
\DoxyCodeLine{1661 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1670 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{1671 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{1672 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{1673 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{1674 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOIRST))}}
\DoxyCodeLine{1675 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_ETHMACRST))}}
\DoxyCodeLine{1676 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{1677 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOJRST))}}
\DoxyCodeLine{1678 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOKRST))}}
\DoxyCodeLine{1679 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_DMA2DRST))}}
\DoxyCodeLine{1680 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_FORCE\_RESET()      (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{1681 }
\DoxyCodeLine{1682 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{1683 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{1684 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{1685 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{1686 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOIRST))}}
\DoxyCodeLine{1687 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_ETHMACRST))}}
\DoxyCodeLine{1688 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{1689 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOJRST))}}
\DoxyCodeLine{1690 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOKRST))}}
\DoxyCodeLine{1691 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_DMA2DRST))}}
\DoxyCodeLine{1692 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()    (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{1701 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()    (RCC-\/>AHB2RSTR = 0xFFFFFFFFU) }}
\DoxyCodeLine{1702 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{1703 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_FORCE\_RESET()    (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{1704 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{1705 }
\DoxyCodeLine{1706 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()  (RCC-\/>AHB2RSTR = 0x00U)}}
\DoxyCodeLine{1707 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{1708 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()  (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{1709 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{1710 }
\DoxyCodeLine{1711 \textcolor{preprocessor}{\#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx) }}
\DoxyCodeLine{1712 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{1713 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{1714 }
\DoxyCodeLine{1715 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{1716 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{1717 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F437xx || STM32F439xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1726 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_FORCE\_RESET() (RCC-\/>AHB3RSTR = 0xFFFFFFFFU)}}
\DoxyCodeLine{1727 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET() (RCC-\/>AHB3RSTR = 0x00U) }}
\DoxyCodeLine{1728 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_FORCE\_RESET()    (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{1729 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_RELEASE\_RESET()  (RCC-\/>AHB3RSTR \&= \string~(RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{1730 }
\DoxyCodeLine{1731 \textcolor{preprocessor}{\#if defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{1732 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_FORCE\_RESET()   (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{1733 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET()   (RCC-\/>AHB3RSTR \&= \string~(RCC\_AHB3RSTR\_QSPIRST))  }}
\DoxyCodeLine{1734 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1743 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{1744 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{1745 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{1746 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{1747 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{1748 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_FORCE\_RESET()   (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{1749 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{1750 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{1751 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{1752 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{1753 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_FORCE\_RESET()      (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{1754 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART7RST))}}
\DoxyCodeLine{1755 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART8RST))}}
\DoxyCodeLine{1756 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{1757 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{1758 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{1759 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{1760 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{1761 }
\DoxyCodeLine{1762 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{1763 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{1764 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{1765 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{1766 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{1767 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{1768 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{1769 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{1770 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{1771 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{1772 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_RELEASE\_RESET() (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{1773 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{1774 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{1775 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{1776 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{1777 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{1778 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART7RST))}}
\DoxyCodeLine{1779 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART8RST))}}
\DoxyCodeLine{1788 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{1789 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{1790 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SPI6RST))}}
\DoxyCodeLine{1791 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{1792 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{1793 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{1794 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_FORCE\_RESET()  (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{1795 }
\DoxyCodeLine{1796 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{1797 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{1798 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET()(RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{1799 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{1800 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{1801 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SPI6RST))}}
\DoxyCodeLine{1802 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{1803 }
\DoxyCodeLine{1804 \textcolor{preprocessor}{\#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{1805 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_LTDCRST))}}
\DoxyCodeLine{1806 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_LTDCRST))}}
\DoxyCodeLine{1807 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1808 }
\DoxyCodeLine{1809 \textcolor{preprocessor}{\#if defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{1810 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_FORCE\_RESET()   (RCC-\/>APB2RSTR |=  (RCC\_APB2RSTR\_DSIRST))}}
\DoxyCodeLine{1811 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_DSIRST))}}
\DoxyCodeLine{1812 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1825 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{1826 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{1827 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{1828 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{1829 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOILPEN))}}
\DoxyCodeLine{1830 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{1831 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_CLK\_SLEEP\_ENABLE()     (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETHMACLPEN))}}
\DoxyCodeLine{1832 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_CLK\_SLEEP\_ENABLE()   (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETHMACTXLPEN))}}
\DoxyCodeLine{1833 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_CLK\_SLEEP\_ENABLE()   (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETHMACRXLPEN))}}
\DoxyCodeLine{1834 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETHMACPTPLPEN))}}
\DoxyCodeLine{1835 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{1836 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{1837 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOJLPEN))}}
\DoxyCodeLine{1838 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOKLPEN))}}
\DoxyCodeLine{1839 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM3\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_SRAM3LPEN))}}
\DoxyCodeLine{1840 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{1841 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()        (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{1842 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{1843 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{1844 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_BKPSRAMLPEN))}}
\DoxyCodeLine{1845 }
\DoxyCodeLine{1846 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{1847 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{1848 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{1849 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{1850 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOILPEN))}}
\DoxyCodeLine{1851 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{1852 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_CLK\_SLEEP\_DISABLE()    (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_ETHMACLPEN))}}
\DoxyCodeLine{1853 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_CLK\_SLEEP\_DISABLE()  (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_ETHMACTXLPEN))}}
\DoxyCodeLine{1854 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_CLK\_SLEEP\_DISABLE()  (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_ETHMACRXLPEN))}}
\DoxyCodeLine{1855 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_ETHMACPTPLPEN))}}
\DoxyCodeLine{1856 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{1857 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{1858 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOJLPEN))}}
\DoxyCodeLine{1859 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOKLPEN))}}
\DoxyCodeLine{1860 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{1861 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()       (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{1862 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{1863 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{1864 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_BKPSRAMLPEN))}}
\DoxyCodeLine{1877 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{1878 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{1879 }
\DoxyCodeLine{1880 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()   (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{1881 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()  (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{1882 }
\DoxyCodeLine{1883 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{1884 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{1885 }
\DoxyCodeLine{1886 \textcolor{preprocessor}{\#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx) }}
\DoxyCodeLine{1887 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{1888 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{1889 }
\DoxyCodeLine{1890 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{1891 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{1892 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F437xx || STM32F439xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1905 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{1906 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB3LPENR \&= \string~(RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{1907 }
\DoxyCodeLine{1908 \textcolor{preprocessor}{\#if defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{1909 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{1910 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE()  (RCC-\/>AHB3LPENR \&= \string~(RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{1911 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1924 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{1925 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{1926 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{1927 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{1928 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{1929 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{1930 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{1931 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{1932 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{1933 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{1934 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE()     (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{1935 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART7LPEN))}}
\DoxyCodeLine{1936 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART8LPEN))}}
\DoxyCodeLine{1937 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{1938 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{1939 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{1940 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{1941 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{1942 }
\DoxyCodeLine{1943 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{1944 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{1945 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{1946 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{1947 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{1948 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{1949 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{1950 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{1951 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{1952 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{1953 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{1954 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{1955 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{1956 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{1957 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{1958 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE()    (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{1959 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART7LPEN))}}
\DoxyCodeLine{1960 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART8LPEN))}}
\DoxyCodeLine{1973 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{1974 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{1975 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{1976 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{1977 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SPI6LPEN))}}
\DoxyCodeLine{1978 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{1979 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{1980 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{1981 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE()(RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{1982 }
\DoxyCodeLine{1983 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{1984 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{1985 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE()(RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{1986 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{1987 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{1988 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{1989 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{1990 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SPI6LPEN))}}
\DoxyCodeLine{1991 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{1992 }
\DoxyCodeLine{1993 \textcolor{preprocessor}{\#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{1994 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_LTDCLPEN))}}
\DoxyCodeLine{1995 }
\DoxyCodeLine{1996 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_LTDCLPEN))}}
\DoxyCodeLine{1997 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1998 }
\DoxyCodeLine{1999 \textcolor{preprocessor}{\#if defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{2000 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB2LPENR |=  (RCC\_APB2LPENR\_DSILPEN))}}
\DoxyCodeLine{2001 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_DSILPEN))}}
\DoxyCodeLine{2002 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2006 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2007 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{2008 }
\DoxyCodeLine{2009 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ STM32F40xxx/STM32F41xxx-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{2010 \textcolor{preprocessor}{\#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx)}}
\DoxyCodeLine{2018 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{2019 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2020 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{2021 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2022 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{2023 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2024 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{2025 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{2026 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2027 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{2028 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2029 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{2030 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2031 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{2032 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{2033 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2034 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{2035 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2036 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{2037 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2038 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{2039 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2040 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2041 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{2042 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2043 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{2044 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2045 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2046 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2047 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2048 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{2049 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2050 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{2051 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2052 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2053 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2054 \textcolor{preprocessor}{                                       \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2055 \textcolor{preprocessor}{                                       SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{2056 \textcolor{preprocessor}{                                       }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2057 \textcolor{preprocessor}{                                       tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{2058 \textcolor{preprocessor}{                                       UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2059 \textcolor{preprocessor}{                                       \} while(0U)}}
\DoxyCodeLine{2060 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2061 \textcolor{preprocessor}{                                       \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2062 \textcolor{preprocessor}{                                       SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{2063 \textcolor{preprocessor}{                                       }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2064 \textcolor{preprocessor}{                                       tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{2065 \textcolor{preprocessor}{                                       UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2066 \textcolor{preprocessor}{                                       \} while(0U)}}
\DoxyCodeLine{2067 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2068 \textcolor{preprocessor}{                                       \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2069 \textcolor{preprocessor}{                                       SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{2070 \textcolor{preprocessor}{                                       }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2071 \textcolor{preprocessor}{                                       tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{2072 \textcolor{preprocessor}{                                       UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2073 \textcolor{preprocessor}{                                       \} while(0U)}}
\DoxyCodeLine{2074 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2075 \textcolor{preprocessor}{                                       \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2076 \textcolor{preprocessor}{                                       SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{2077 \textcolor{preprocessor}{                                       }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2078 \textcolor{preprocessor}{                                       tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{2079 \textcolor{preprocessor}{                                       UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2080 \textcolor{preprocessor}{                                       \} while(0U)}}
\DoxyCodeLine{2081 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2082 \textcolor{preprocessor}{                                       \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2083 \textcolor{preprocessor}{                                       SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{2084 \textcolor{preprocessor}{                                       }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2085 \textcolor{preprocessor}{                                       tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{2086 \textcolor{preprocessor}{                                       UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2087 \textcolor{preprocessor}{                                       \} while(0U)}}
\DoxyCodeLine{2088 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{2089 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{2090 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOFEN))}}
\DoxyCodeLine{2091 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOGEN))}}
\DoxyCodeLine{2092 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOIEN))}}
\DoxyCodeLine{2093 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE()      (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_OTGHSEN))}}
\DoxyCodeLine{2094 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE() (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_OTGHSULPIEN))}}
\DoxyCodeLine{2095 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_CLK\_DISABLE()         (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_BKPSRAMEN))}}
\DoxyCodeLine{2096 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_DISABLE()    (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_CCMDATARAMEN))}}
\DoxyCodeLine{2097 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()             (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{2098 \textcolor{preprocessor}{\#if defined(STM32F407xx)|| defined(STM32F417xx)}}
\DoxyCodeLine{2102 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{2103 \textcolor{preprocessor}{                                       \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2104 \textcolor{preprocessor}{                                       SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACEN);\(\backslash\)}}
\DoxyCodeLine{2105 \textcolor{preprocessor}{                                       }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2106 \textcolor{preprocessor}{                                       tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACEN);\(\backslash\)}}
\DoxyCodeLine{2107 \textcolor{preprocessor}{                                       UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2108 \textcolor{preprocessor}{                                       \} while(0U)}}
\DoxyCodeLine{2109 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{2110 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2111 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACTXEN);\(\backslash\)}}
\DoxyCodeLine{2112 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2113 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACTXEN);\(\backslash\)}}
\DoxyCodeLine{2114 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2115 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{2116 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{2117 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2118 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACRXEN);\(\backslash\)}}
\DoxyCodeLine{2119 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2120 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACRXEN);\(\backslash\)}}
\DoxyCodeLine{2121 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2122 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{2123 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{2124 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2125 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACPTPEN);\(\backslash\)}}
\DoxyCodeLine{2126 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2127 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACPTPEN);\(\backslash\)}}
\DoxyCodeLine{2128 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2129 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{2130 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH\_CLK\_ENABLE()      do \{                            \(\backslash\)}}
\DoxyCodeLine{2131 \textcolor{preprocessor}{                                        \_\_HAL\_RCC\_ETHMAC\_CLK\_ENABLE();      \(\backslash\)}}
\DoxyCodeLine{2132 \textcolor{preprocessor}{                                        \_\_HAL\_RCC\_ETHMACTX\_CLK\_ENABLE();    \(\backslash\)}}
\DoxyCodeLine{2133 \textcolor{preprocessor}{                                        \_\_HAL\_RCC\_ETHMACRX\_CLK\_ENABLE();    \(\backslash\)}}
\DoxyCodeLine{2134 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{2135 }
\DoxyCodeLine{2139 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_CLK\_DISABLE()    (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_ETHMACEN))}}
\DoxyCodeLine{2140 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_CLK\_DISABLE()  (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_ETHMACTXEN))}}
\DoxyCodeLine{2141 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_CLK\_DISABLE()  (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_ETHMACRXEN))}}
\DoxyCodeLine{2142 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_CLK\_DISABLE() (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_ETHMACPTPEN))  }}
\DoxyCodeLine{2143 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH\_CLK\_DISABLE()       do \{                             \(\backslash\)}}
\DoxyCodeLine{2144 \textcolor{preprocessor}{                                           \_\_HAL\_RCC\_ETHMACTX\_CLK\_DISABLE();    \(\backslash\)}}
\DoxyCodeLine{2145 \textcolor{preprocessor}{                                           \_\_HAL\_RCC\_ETHMACRX\_CLK\_DISABLE();    \(\backslash\)}}
\DoxyCodeLine{2146 \textcolor{preprocessor}{                                           \_\_HAL\_RCC\_ETHMAC\_CLK\_DISABLE();      \(\backslash\)}}
\DoxyCodeLine{2147 \textcolor{preprocessor}{                                          \} while(0U)}}
\DoxyCodeLine{2148 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F407xx || STM32F417xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2160 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_ENABLED()          ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_BKPSRAMEN)) != RESET)}}
\DoxyCodeLine{2161 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_ENABLED()     ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CCMDATARAMEN)) != RESET)}}
\DoxyCodeLine{2162 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()              ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CRCEN)) != RESET)}}
\DoxyCodeLine{2163 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIODEN)) != RESET)}}
\DoxyCodeLine{2164 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOEEN)) != RESET)}}
\DoxyCodeLine{2165 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOIEN)) != RESET)}}
\DoxyCodeLine{2166 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOFEN)) != RESET)}}
\DoxyCodeLine{2167 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOGEN)) != RESET)}}
\DoxyCodeLine{2168 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_ENABLED()       ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_OTGHSEN)) != RESET)}}
\DoxyCodeLine{2169 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_OTGHSULPIEN)) != RESET)}}
\DoxyCodeLine{2170 }
\DoxyCodeLine{2171 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIODEN)) == RESET)}}
\DoxyCodeLine{2172 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOEEN)) == RESET)}}
\DoxyCodeLine{2173 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOFEN)) == RESET)}}
\DoxyCodeLine{2174 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOGEN)) == RESET)}}
\DoxyCodeLine{2175 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOIEN)) == RESET)}}
\DoxyCodeLine{2176 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_DISABLED()      ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_OTGHSEN)) == RESET)}}
\DoxyCodeLine{2177 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_DISABLED() ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_OTGHSULPIEN))== RESET)}}
\DoxyCodeLine{2178 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_DISABLED()         ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_BKPSRAMEN)) == RESET)}}
\DoxyCodeLine{2179 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_DISABLED()    ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CCMDATARAMEN)) == RESET)}}
\DoxyCodeLine{2180 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()             ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CRCEN)) == RESET)}}
\DoxyCodeLine{2181 \textcolor{preprocessor}{\#if defined(STM32F407xx)|| defined(STM32F417xx)}}
\DoxyCodeLine{2185 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_ENABLED()     ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACEN)) != RESET)}}
\DoxyCodeLine{2186 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_ENABLED()   ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACTXEN)) != RESET)}}
\DoxyCodeLine{2187 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_ENABLED()   ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACRXEN)) != RESET)}}
\DoxyCodeLine{2188 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACPTPEN)) != RESET)}}
\DoxyCodeLine{2189 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH\_IS\_CLK\_ENABLED()        (\_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_ENABLED()   \&\& \(\backslash\)}}
\DoxyCodeLine{2190 \textcolor{preprocessor}{                                               \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_ENABLED() \&\& \(\backslash\)}}
\DoxyCodeLine{2191 \textcolor{preprocessor}{                                               \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_ENABLED())}}
\DoxyCodeLine{2195 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_DISABLED()    ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACEN)) == RESET)}}
\DoxyCodeLine{2196 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_DISABLED()  ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACTXEN)) == RESET)}}
\DoxyCodeLine{2197 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_DISABLED()  ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACRXEN)) == RESET)}}
\DoxyCodeLine{2198 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_IS\_CLK\_DISABLED() ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACPTPEN)) == RESET)}}
\DoxyCodeLine{2199 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH\_IS\_CLK\_DISABLED()        (\_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_DISABLED()   \&\& \(\backslash\)}}
\DoxyCodeLine{2200 \textcolor{preprocessor}{                                                \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_DISABLED() \&\& \(\backslash\)}}
\DoxyCodeLine{2201 \textcolor{preprocessor}{                                                \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_DISABLED())}}
\DoxyCodeLine{2202 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F407xx || STM32F417xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2214 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()  do \{(RCC-\/>AHB2ENR |= (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{2215 \textcolor{preprocessor}{                                               \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{2216 \textcolor{preprocessor}{                                              \}while(0U)}}
\DoxyCodeLine{2217                                         }
\DoxyCodeLine{2218 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE() (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_OTGFSEN))}}
\DoxyCodeLine{2219 }
\DoxyCodeLine{2220 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{2221 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2222 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{2223 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2224 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{2225 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2226 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2227 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()   (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_RNGEN))}}
\DoxyCodeLine{2228 }
\DoxyCodeLine{2229 \textcolor{preprocessor}{\#if defined(STM32F407xx)|| defined(STM32F417xx) }}
\DoxyCodeLine{2230 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2231 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2232 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{2233 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2234 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{2235 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2236 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2237 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_DISABLE()  (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_DCMIEN))}}
\DoxyCodeLine{2238 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F407xx || STM32F417xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2239 }
\DoxyCodeLine{2240 \textcolor{preprocessor}{\#if defined(STM32F415xx) || defined(STM32F417xx)}}
\DoxyCodeLine{2241 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2242 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2243 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{2244 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2245 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{2246 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2247 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2248 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2249 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2250 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{2251 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2252 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{2253 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2254 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2255 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_DISABLE()  (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_CRYPEN))}}
\DoxyCodeLine{2256 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_DISABLE()  (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_HASHEN))}}
\DoxyCodeLine{2257 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F415xx || STM32F417xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2270 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_OTGFSEN)) != RESET)}}
\DoxyCodeLine{2271 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED() ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_OTGFSEN)) == RESET) }}
\DoxyCodeLine{2272 }
\DoxyCodeLine{2273 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()   ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_RNGEN)) != RESET)   }}
\DoxyCodeLine{2274 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()  ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_RNGEN)) == RESET) }}
\DoxyCodeLine{2275 }
\DoxyCodeLine{2276 \textcolor{preprocessor}{\#if defined(STM32F407xx)|| defined(STM32F417xx) }}
\DoxyCodeLine{2277 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_DCMIEN)) != RESET) }}
\DoxyCodeLine{2278 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_DISABLED() ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_DCMIEN)) == RESET) }}
\DoxyCodeLine{2279 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F407xx || STM32F417xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2280 }
\DoxyCodeLine{2281 \textcolor{preprocessor}{\#if defined(STM32F415xx) || defined(STM32F417xx)}}
\DoxyCodeLine{2282 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_IS\_CLK\_ENABLED()   ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_CRYPEN)) != RESET) }}
\DoxyCodeLine{2283 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_IS\_CLK\_ENABLED()   ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_HASHEN)) != RESET) }}
\DoxyCodeLine{2284 }
\DoxyCodeLine{2285 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_IS\_CLK\_DISABLED()  ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_CRYPEN)) == RESET) }}
\DoxyCodeLine{2286 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_IS\_CLK\_DISABLED()  ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_HASHEN)) == RESET) }}
\DoxyCodeLine{2287 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F415xx || STM32F417xx */}\textcolor{preprocessor}{  }}
\DoxyCodeLine{2299 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FSMC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2300 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2301 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FSMCEN);\(\backslash\)}}
\DoxyCodeLine{2302 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2303 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FSMCEN);\(\backslash\)}}
\DoxyCodeLine{2304 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2305 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2306 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FSMC\_CLK\_DISABLE() (RCC-\/>AHB3ENR \&= \string~(RCC\_AHB3ENR\_FSMCEN))}}
\DoxyCodeLine{2318 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FSMC\_IS\_CLK\_ENABLED()   ((RCC-\/>AHB3ENR \& (RCC\_AHB3ENR\_FSMCEN)) != RESET) }}
\DoxyCodeLine{2319 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FSMC\_IS\_CLK\_DISABLED()  ((RCC-\/>AHB3ENR \& (RCC\_AHB3ENR\_FSMCEN)) == RESET) }}
\DoxyCodeLine{2331 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2332 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2333 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{2334 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2335 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{2336 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2337 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2338 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2339 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2340 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{2341 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2342 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{2343 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2344 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2345 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{2346 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2347 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{2348 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2349 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{2350 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2351 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2352 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{2353 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2354 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{2355 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2356 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{2357 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2358 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2359 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{2360 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2361 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{2362 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2363 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{2364 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2365 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2366 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{2367 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2368 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{2369 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2370 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{2371 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2372 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2373 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{2374 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2375 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{2376 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2377 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{2378 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2379 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2380 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{2381 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2382 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{2383 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2384 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{2385 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2386 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2387 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2388 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2389 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{2390 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2391 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{2392 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2393 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2394 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2395 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2396 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{2397 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2398 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{2399 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2400 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2401 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{2402 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2403 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{2404 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2405 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{2406 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2407 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2408 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{2409 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2410 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{2411 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2412 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{2413 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2414 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2415 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{2416 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2417 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{2418 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2419 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{2420 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2421 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2422 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{2423 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2424 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{2425 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2426 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{2427 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2428 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2429 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{2430 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2431 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{2432 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2433 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{2434 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2435 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2436 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{2437 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2438 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{2439 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2440 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{2441 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2442 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2443 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{2444 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{2445 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{2446 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{2447 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_I2C3EN))}}
\DoxyCodeLine{2448 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM6EN))}}
\DoxyCodeLine{2449 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM7EN))}}
\DoxyCodeLine{2450 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM12EN))}}
\DoxyCodeLine{2451 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM13EN))}}
\DoxyCodeLine{2452 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM14EN))}}
\DoxyCodeLine{2453 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_DISABLE() (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_USART3EN))}}
\DoxyCodeLine{2454 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART4EN))}}
\DoxyCodeLine{2455 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART5EN))}}
\DoxyCodeLine{2456 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_CAN1EN))}}
\DoxyCodeLine{2457 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_CAN2EN))}}
\DoxyCodeLine{2458 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_DACEN))}}
\DoxyCodeLine{2470 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM2EN)) != RESET)  }}
\DoxyCodeLine{2471 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM3EN)) != RESET) }}
\DoxyCodeLine{2472 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM4EN)) != RESET)}}
\DoxyCodeLine{2473 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPI3EN)) != RESET) }}
\DoxyCodeLine{2474 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C3EN)) != RESET) }}
\DoxyCodeLine{2475 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM6EN)) != RESET) }}
\DoxyCodeLine{2476 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM7EN)) != RESET) }}
\DoxyCodeLine{2477 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM12EN)) != RESET) }}
\DoxyCodeLine{2478 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM13EN)) != RESET) }}
\DoxyCodeLine{2479 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM14EN)) != RESET) }}
\DoxyCodeLine{2480 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED() ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_USART3EN)) != RESET) }}
\DoxyCodeLine{2481 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART4EN)) != RESET) }}
\DoxyCodeLine{2482 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART5EN)) != RESET) }}
\DoxyCodeLine{2483 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN1EN)) != RESET) }}
\DoxyCodeLine{2484 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN2EN)) != RESET) }}
\DoxyCodeLine{2485 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_DACEN)) != RESET) }}
\DoxyCodeLine{2486 }
\DoxyCodeLine{2487 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM2EN)) == RESET)  }}
\DoxyCodeLine{2488 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM3EN)) == RESET) }}
\DoxyCodeLine{2489 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM4EN)) == RESET)}}
\DoxyCodeLine{2490 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPI3EN)) == RESET) }}
\DoxyCodeLine{2491 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C3EN)) == RESET) }}
\DoxyCodeLine{2492 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM6EN)) == RESET) }}
\DoxyCodeLine{2493 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM7EN)) == RESET) }}
\DoxyCodeLine{2494 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM12EN)) == RESET) }}
\DoxyCodeLine{2495 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM13EN)) == RESET) }}
\DoxyCodeLine{2496 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM14EN)) == RESET) }}
\DoxyCodeLine{2497 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED() ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_USART3EN)) == RESET) }}
\DoxyCodeLine{2498 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART4EN)) == RESET) }}
\DoxyCodeLine{2499 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART5EN)) == RESET) }}
\DoxyCodeLine{2500 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN1EN)) == RESET) }}
\DoxyCodeLine{2501 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN2EN)) == RESET) }}
\DoxyCodeLine{2502 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_DACEN)) == RESET) }}
\DoxyCodeLine{2514 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2515 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2516 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{2517 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2518 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{2519 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2520 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2521 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2522 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2523 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{2524 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2525 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{2526 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2527 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2528 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2529 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2530 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{2531 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2532 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{2533 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2534 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2535 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{2536 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2537 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{2538 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2539 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{2540 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2541 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2542 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{2543 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2544 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{2545 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2546 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{2547 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2548 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2549 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{2550 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2551 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{2552 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2553 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{2554 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2555 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2556 }
\DoxyCodeLine{2557 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{2558 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{2559 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE()  (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{2560 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM8EN))}}
\DoxyCodeLine{2561 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_ADC2EN))}}
\DoxyCodeLine{2562 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_ADC3EN))}}
\DoxyCodeLine{2574 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SDIOEN)) != RESET)  }}
\DoxyCodeLine{2575 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI4EN)) != RESET)  }}
\DoxyCodeLine{2576 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM10EN)) != RESET) }}
\DoxyCodeLine{2577 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM8EN)) != RESET) }}
\DoxyCodeLine{2578 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_ADC2EN)) != RESET) }}
\DoxyCodeLine{2579 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_ADC3EN)) != RESET)}}
\DoxyCodeLine{2580   }
\DoxyCodeLine{2581 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SDIOEN)) == RESET)  }}
\DoxyCodeLine{2582 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI4EN)) == RESET)  }}
\DoxyCodeLine{2583 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED()  ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM10EN)) == RESET) }}
\DoxyCodeLine{2584 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM8EN)) == RESET) }}
\DoxyCodeLine{2585 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_ADC2EN)) == RESET) }}
\DoxyCodeLine{2586 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_ADC3EN)) == RESET)}}
\DoxyCodeLine{2595 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{2596 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{2597 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{2598 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{2599 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOIRST))}}
\DoxyCodeLine{2600 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_ETHMACRST))}}
\DoxyCodeLine{2601 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{2602 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_FORCE\_RESET()     (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{2603 }
\DoxyCodeLine{2604 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{2605 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{2606 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{2607 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{2608 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOIRST))}}
\DoxyCodeLine{2609 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_ETHMACRST))}}
\DoxyCodeLine{2610 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{2611 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()    (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{2620 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()         (RCC-\/>AHB2RSTR = 0xFFFFFFFFU) }}
\DoxyCodeLine{2621 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()       (RCC-\/>AHB2RSTR = 0x00U)}}
\DoxyCodeLine{2622 }
\DoxyCodeLine{2623 \textcolor{preprocessor}{\#if defined(STM32F407xx)|| defined(STM32F417xx)  }}
\DoxyCodeLine{2624 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{2625 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{2626 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F407xx || STM32F417xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2627 }
\DoxyCodeLine{2628 \textcolor{preprocessor}{\#if defined(STM32F415xx) || defined(STM32F417xx) }}
\DoxyCodeLine{2629 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{2630 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{2631 }
\DoxyCodeLine{2632 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{2633 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{2634 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F415xx || STM32F417xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2635    }
\DoxyCodeLine{2636 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{2637 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{2638 }
\DoxyCodeLine{2639 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_FORCE\_RESET()    (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{2640 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()  (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{2649 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_FORCE\_RESET() (RCC-\/>AHB3RSTR = 0xFFFFFFFFU)}}
\DoxyCodeLine{2650 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET() (RCC-\/>AHB3RSTR = 0x00U) }}
\DoxyCodeLine{2651 }
\DoxyCodeLine{2652 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FSMC\_FORCE\_RESET()   (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_FSMCRST))}}
\DoxyCodeLine{2653 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FSMC\_RELEASE\_RESET() (RCC-\/>AHB3RSTR \&= \string~(RCC\_AHB3RSTR\_FSMCRST))}}
\DoxyCodeLine{2662 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{2663 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{2664 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{2665 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{2666 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{2667 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_FORCE\_RESET()   (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{2668 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{2669 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{2670 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{2671 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{2672 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_FORCE\_RESET()      (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{2673 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{2674 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{2675 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{2676 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{2677 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{2678 }
\DoxyCodeLine{2679 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{2680 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{2681 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{2682 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{2683 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{2684 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{2685 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{2686 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{2687 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{2688 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{2689 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_RELEASE\_RESET() (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{2690 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{2691 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{2692 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{2693 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{2694 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{2703 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{2704 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{2705 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{2706 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_FORCE\_RESET()  (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{2707                                           }
\DoxyCodeLine{2708 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{2709 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{2710 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET()(RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{2711 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{2724 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{2725 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{2726 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{2727 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{2728 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOILPEN))}}
\DoxyCodeLine{2729 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{2730 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_CLK\_SLEEP\_ENABLE()     (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETHMACLPEN))}}
\DoxyCodeLine{2731 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_CLK\_SLEEP\_ENABLE()   (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETHMACTXLPEN))}}
\DoxyCodeLine{2732 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_CLK\_SLEEP\_ENABLE()   (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETHMACRXLPEN))}}
\DoxyCodeLine{2733 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETHMACPTPLPEN))}}
\DoxyCodeLine{2734 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{2735 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{2736 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{2737 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{2738 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{2739 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_BKPSRAMLPEN))}}
\DoxyCodeLine{2740 }
\DoxyCodeLine{2741 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{2742 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{2743 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{2744 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{2745 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOILPEN))}}
\DoxyCodeLine{2746 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{2747 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_CLK\_SLEEP\_DISABLE()    (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_ETHMACLPEN))}}
\DoxyCodeLine{2748 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_CLK\_SLEEP\_DISABLE()  (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_ETHMACTXLPEN))}}
\DoxyCodeLine{2749 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_CLK\_SLEEP\_DISABLE()  (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_ETHMACRXLPEN))}}
\DoxyCodeLine{2750 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_ETHMACPTPLPEN))}}
\DoxyCodeLine{2751 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{2752 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{2753 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()       (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{2754 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{2755 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{2756 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_BKPSRAMLPEN))}}
\DoxyCodeLine{2769 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{2770 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{2771 }
\DoxyCodeLine{2772 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()   (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{2773 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()  (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{2774 }
\DoxyCodeLine{2775 \textcolor{preprocessor}{\#if defined(STM32F407xx)|| defined(STM32F417xx) }}
\DoxyCodeLine{2776 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{2777 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{2778 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F407xx || STM32F417xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2779 }
\DoxyCodeLine{2780 \textcolor{preprocessor}{\#if defined(STM32F415xx) || defined(STM32F417xx) }}
\DoxyCodeLine{2781 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{2782 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{2783 }
\DoxyCodeLine{2784 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{2785 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{2786 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F415xx || STM32F417xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2799 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FSMC\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_FSMCLPEN))}}
\DoxyCodeLine{2800 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FSMC\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB3LPENR \&= \string~(RCC\_AHB3LPENR\_FSMCLPEN))}}
\DoxyCodeLine{2813 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{2814 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{2815 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{2816 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{2817 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{2818 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{2819 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{2820 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{2821 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{2822 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{2823 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE()     (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{2824 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{2825 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{2826 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{2827 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{2828 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{2829 }
\DoxyCodeLine{2830 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{2831 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{2832 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{2833 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{2834 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{2835 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{2836 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{2837 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{2838 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{2839 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{2840 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{2841 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{2842 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{2843 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{2844 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{2845 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE()    (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{2858 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{2859 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{2860 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{2861 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{2862 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{2863 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE()(RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{2864 }
\DoxyCodeLine{2865 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{2866 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{2867 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE()(RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{2868 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{2869 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{2870 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{2874 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2875 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{2876 }
\DoxyCodeLine{2877 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ STM32F401xE/STM32F401xC -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{2878 \textcolor{preprocessor}{\#if defined(STM32F401xC) || defined(STM32F401xE)}}
\DoxyCodeLine{2886 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2887 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2888 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{2889 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2890 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{2891 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2892 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2893 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2894 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2895 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{2896 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2897 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{2898 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2899 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2900 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{2901 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2902 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{2903 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2904 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{2905 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2906 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2907 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{2908 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2909 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{2910 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2911 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{2912 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2913 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2914 }
\DoxyCodeLine{2915 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()        (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{2916 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()        (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{2917 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()          (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{2918 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_DISABLE() (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_CCMDATARAMEN))}}
\DoxyCodeLine{2930 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()        ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIODEN)) != RESET) }}
\DoxyCodeLine{2931 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()        ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOEEN)) != RESET)  }}
\DoxyCodeLine{2932 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()          ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CRCEN)) != RESET)  }}
\DoxyCodeLine{2933 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_ENABLED() ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CCMDATARAMEN)) != RESET)  }}
\DoxyCodeLine{2934 }
\DoxyCodeLine{2935 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()        ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIODEN)) == RESET) }}
\DoxyCodeLine{2936 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()        ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOEEN)) == RESET)  }}
\DoxyCodeLine{2937 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()          ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CRCEN)) == RESET)  }}
\DoxyCodeLine{2938 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_DISABLED() ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CCMDATARAMEN)) == RESET)  }}
\DoxyCodeLine{2950 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()  do \{(RCC-\/>AHB2ENR |= (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{2951 \textcolor{preprocessor}{                                               \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{2952 \textcolor{preprocessor}{                                              \}while(0U)}}
\DoxyCodeLine{2953                                         }
\DoxyCodeLine{2954 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE() (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_OTGFSEN))}}
\DoxyCodeLine{2966 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_OTGFSEN)) != RESET)}}
\DoxyCodeLine{2967 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED() ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_OTGFSEN)) == RESET)}}
\DoxyCodeLine{2979 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{2980 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2981 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{2982 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2983 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{2984 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2985 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2986 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{2987 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2988 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{2989 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2990 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{2991 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2992 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{2993 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{2994 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{2995 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{2996 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2997 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{2998 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2999 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3000 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{3001 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3002 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{3003 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3004 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{3005 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3006 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3007 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{3008 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3009 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{3010 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3011 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{3012 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3013 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3014 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{3015 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{3016 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{3017 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{3018 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_I2C3EN))}}
\DoxyCodeLine{3030 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM2EN)) != RESET) }}
\DoxyCodeLine{3031 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM3EN)) != RESET) }}
\DoxyCodeLine{3032 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM4EN)) != RESET) }}
\DoxyCodeLine{3033 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPI3EN)) != RESET) }}
\DoxyCodeLine{3034 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C3EN)) != RESET)}}
\DoxyCodeLine{3035 }
\DoxyCodeLine{3036 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM2EN)) == RESET) }}
\DoxyCodeLine{3037 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM3EN)) == RESET) }}
\DoxyCodeLine{3038 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM4EN)) == RESET) }}
\DoxyCodeLine{3039 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPI3EN)) == RESET) }}
\DoxyCodeLine{3040 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C3EN)) == RESET)}}
\DoxyCodeLine{3052 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{3053 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3054 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{3055 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3056 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{3057 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3058 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3059 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{3060 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3061 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{3062 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3063 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{3064 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3065 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3066 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{3067 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3068 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{3069 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3070 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{3071 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3072 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3073 }
\DoxyCodeLine{3074 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{3075 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{3076 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE()  (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{3088 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SDIOEN)) != RESET)  }}
\DoxyCodeLine{3089 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI4EN)) != RESET)   }}
\DoxyCodeLine{3090 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED()  ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM10EN)) != RESET)  }}
\DoxyCodeLine{3091 }
\DoxyCodeLine{3092 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED()  ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SDIOEN)) == RESET)}}
\DoxyCodeLine{3093 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()  ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI4EN)) == RESET) }}
\DoxyCodeLine{3094 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED() ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM10EN)) == RESET) }}
\DoxyCodeLine{3102 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()    (RCC-\/>AHB1RSTR = 0xFFFFFFFFU)}}
\DoxyCodeLine{3103 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{3104 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{3105 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_FORCE\_RESET()     (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{3106 }
\DoxyCodeLine{3107 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB1\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR = 0x00U)}}
\DoxyCodeLine{3108 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{3109 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{3110 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()   (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{3119 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()    (RCC-\/>AHB2RSTR = 0xFFFFFFFFU) }}
\DoxyCodeLine{3120 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{3121 }
\DoxyCodeLine{3122 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()  (RCC-\/>AHB2RSTR = 0x00U)}}
\DoxyCodeLine{3123 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{3132 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB1\_FORCE\_RESET()     (RCC-\/>APB1RSTR = 0xFFFFFFFFU)  }}
\DoxyCodeLine{3133 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{3134 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{3135 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{3136 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{3137 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{3138 }
\DoxyCodeLine{3139 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB1\_RELEASE\_RESET()   (RCC-\/>APB1RSTR = 0x00U) }}
\DoxyCodeLine{3140 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{3141 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{3142 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{3143 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{3144 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{3153 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB2\_FORCE\_RESET()     (RCC-\/>APB2RSTR = 0xFFFFFFFFU)  }}
\DoxyCodeLine{3154 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{3155 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{3156 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_FORCE\_RESET()    (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{3157 }
\DoxyCodeLine{3158 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB2\_RELEASE\_RESET()   (RCC-\/>APB2RSTR = 0x00U)}}
\DoxyCodeLine{3159 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{3160 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{3161 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET()  (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{3170 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_FORCE\_RESET() (RCC-\/>AHB3RSTR = 0xFFFFFFFFU)}}
\DoxyCodeLine{3171 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET() (RCC-\/>AHB3RSTR = 0x00U) }}
\DoxyCodeLine{3184 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{3185 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{3186 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{3187 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{3188 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{3189 }
\DoxyCodeLine{3190 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{3191 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{3192 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{3193 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{3194 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{3207 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{3208 }
\DoxyCodeLine{3209 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{3222 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{3223 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{3224 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{3225 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{3226 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{3227 }
\DoxyCodeLine{3228 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{3229 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{3230 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{3231 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{3232 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{3245 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{3246 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{3247 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{3248 }
\DoxyCodeLine{3249 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{3250 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{3251 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{3255 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F401xC || STM32F401xE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{3256 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{3257 }
\DoxyCodeLine{3258 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ STM32F410xx -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{3259 \textcolor{preprocessor}{\#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)}}
\DoxyCodeLine{3267 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{3268 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3269 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{3270 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3271 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{3272 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3273 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{3274 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{3275 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3276 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{3277 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3278 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{3279 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3280 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{3281 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()     (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{3282 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()     (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_RNGEN))}}
\DoxyCodeLine{3294 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()     ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CRCEN)) != RESET)}}
\DoxyCodeLine{3295 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()     ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_RNGEN)) != RESET)}}
\DoxyCodeLine{3296       }
\DoxyCodeLine{3297 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()    ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CRCEN)) == RESET)}}
\DoxyCodeLine{3298 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()    ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_RNGEN)) == RESET)}}
\DoxyCodeLine{3307 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3308 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3309 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{3310 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3311 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{3312 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3313 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3314 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3315 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3316 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{3317 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3318 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{3319 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3320 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3321 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3322 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3323 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{3324 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3325 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{3326 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3327 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3328 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{3329 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3330 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)}}
\DoxyCodeLine{3331 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3332 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)}}
\DoxyCodeLine{3333 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3334 \textcolor{preprocessor}{                                      \} while(0U) }}
\DoxyCodeLine{3335 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3336 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3337 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{3338 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3339 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{3340 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3341 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3342                                         }
\DoxyCodeLine{3343 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM6EN))}}
\DoxyCodeLine{3344 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_RTCAPBEN))}}
\DoxyCodeLine{3345 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_LPTIM1EN))}}
\DoxyCodeLine{3346 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_CLK\_DISABLE() (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_FMPI2C1EN))}}
\DoxyCodeLine{3347 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_DISABLE()     (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_DACEN))}}
\DoxyCodeLine{3359 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM6EN)) != RESET) }}
\DoxyCodeLine{3360 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_RTCAPBEN)) != RESET)}}
\DoxyCodeLine{3361 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_LPTIM1EN)) != RESET) }}
\DoxyCodeLine{3362 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_IS\_CLK\_ENABLED() ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_FMPI2C1EN)) != RESET)  }}
\DoxyCodeLine{3363 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED()     ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_DACEN)) != RESET) }}
\DoxyCodeLine{3364 }
\DoxyCodeLine{3365 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM6EN)) == RESET) }}
\DoxyCodeLine{3366 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_RTCAPBEN)) == RESET)}}
\DoxyCodeLine{3367 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_LPTIM1EN)) == RESET) }}
\DoxyCodeLine{3368 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_IS\_CLK\_DISABLED() ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_FMPI2C1EN)) == RESET)  }}
\DoxyCodeLine{3369 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED()     ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_DACEN)) == RESET)  }}
\DoxyCodeLine{3378 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3379 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3380 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{3381 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3382 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{3383 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3384 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3385 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_EXTIT\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{3386 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3387 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_EXTITEN);\(\backslash\)}}
\DoxyCodeLine{3388 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3389 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_EXTITEN);\(\backslash\)}}
\DoxyCodeLine{3390 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3391 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3392 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_DISABLE()    (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SPI5EN))}}
\DoxyCodeLine{3393 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_EXTIT\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_EXTITEN))}}
\DoxyCodeLine{3405 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI5EN)) != RESET)  }}
\DoxyCodeLine{3406 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_EXTIT\_IS\_CLK\_ENABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_EXTITEN)) != RESET)  }}
\DoxyCodeLine{3407   }
\DoxyCodeLine{3408 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI5EN)) == RESET)  }}
\DoxyCodeLine{3409 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_EXTIT\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_EXTITEN)) == RESET)  }}
\DoxyCodeLine{3418 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_FORCE\_RESET()     (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{3419 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_FORCE\_RESET()     (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_RNGRST))}}
\DoxyCodeLine{3420 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()   (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{3421 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()   (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_RNGRST))}}
\DoxyCodeLine{3430 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()}}
\DoxyCodeLine{3431 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()}}
\DoxyCodeLine{3440 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()}}
\DoxyCodeLine{3441 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()}}
\DoxyCodeLine{3450 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()      (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{3451 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_LPTIM1RST))}}
\DoxyCodeLine{3452 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_FORCE\_RESET()   (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_FMPI2C1RST))}}
\DoxyCodeLine{3453 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_FORCE\_RESET()       (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{3454 }
\DoxyCodeLine{3455 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{3456 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_LPTIM1RST))}}
\DoxyCodeLine{3457 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_RELEASE\_RESET() (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_FMPI2C1RST))}}
\DoxyCodeLine{3458 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_RELEASE\_RESET()     (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{3467 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_FORCE\_RESET()      (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{3468 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_RELEASE\_RESET()    (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SPI5RST))                                        }}
\DoxyCodeLine{3481 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_RNGLPEN))}}
\DoxyCodeLine{3482 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{3483 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{3484 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{3485 }
\DoxyCodeLine{3486 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_RNGLPEN))}}
\DoxyCodeLine{3487 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{3488 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{3489 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{3498 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{3499 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_LPTIM1LPEN))}}
\DoxyCodeLine{3500 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_RTCAPBLPEN))}}
\DoxyCodeLine{3501 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_FMPI2C1LPEN))}}
\DoxyCodeLine{3502 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE()     (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{3503 }
\DoxyCodeLine{3504 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()    (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{3505 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_LPTIM1LPEN))}}
\DoxyCodeLine{3506 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_RTCAPBLPEN))}}
\DoxyCodeLine{3507 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_FMPI2C1LPEN))}}
\DoxyCodeLine{3508 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE()     (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{3517 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE()     (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{3518 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_EXTIT\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_EXTITLPEN))                                }}
\DoxyCodeLine{3519 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE()    (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SPI5LPEN))                                        }}
\DoxyCodeLine{3520 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_EXTIT\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_EXTITLPEN))}}
\DoxyCodeLine{3525 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F410Tx || STM32F410Cx || STM32F410Rx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3526 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{3527 }
\DoxyCodeLine{3528 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ STM32F411xx -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{3529 \textcolor{preprocessor}{\#if defined(STM32F411xE)}}
\DoxyCodeLine{3537 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{3538 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3539 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{3540 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3541 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{3542 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3543 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{3544 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3545 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3546 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{3547 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3548 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{3549 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3550 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{3551 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3552 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3553 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{3554 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3555 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{3556 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3557 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{3558 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{3559 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3560 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{3561 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3562 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{3563 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3564 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{3565 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{3566 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{3567 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_DISABLE()    (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_CCMDATARAMEN))}}
\DoxyCodeLine{3568 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()             (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{3580 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIODEN)) != RESET) }}
\DoxyCodeLine{3581 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOEEN)) != RESET) }}
\DoxyCodeLine{3582 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_ENABLED()    ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CCMDATARAMEN)) != RESET) }}
\DoxyCodeLine{3583 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()             ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CRCEN)) != RESET) }}
\DoxyCodeLine{3584 }
\DoxyCodeLine{3585 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIODEN)) == RESET) }}
\DoxyCodeLine{3586 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOEEN)) == RESET) }}
\DoxyCodeLine{3587 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_DISABLED()    ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CCMDATARAMEN)) == RESET) }}
\DoxyCodeLine{3588 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()             ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CRCEN)) == RESET) }}
\DoxyCodeLine{3600 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()  do \{(RCC-\/>AHB2ENR |= (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{3601 \textcolor{preprocessor}{                                               \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{3602 \textcolor{preprocessor}{                                              \}while(0U)}}
\DoxyCodeLine{3603 }
\DoxyCodeLine{3604 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE() (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_OTGFSEN))}}
\DoxyCodeLine{3616 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_OTGFSEN)) != RESET)}}
\DoxyCodeLine{3617 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED() ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_OTGFSEN)) == RESET)}}
\DoxyCodeLine{3629 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{3630 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3631 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{3632 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3633 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{3634 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3635 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{3636 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{3637 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3638 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{3639 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3640 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{3641 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3642 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{3643 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{3644 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3645 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{3646 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3647 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{3648 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3649 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{3650 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{3651 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3652 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{3653 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3654 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{3655 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3656 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{3657 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{3658 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3659 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{3660 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3661 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{3662 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3663 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{3664 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{3665 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{3666 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{3667 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{3668 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_I2C3EN))}}
\DoxyCodeLine{3680 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM2EN)) != RESET) }}
\DoxyCodeLine{3681 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM3EN)) != RESET) }}
\DoxyCodeLine{3682 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM4EN)) != RESET) }}
\DoxyCodeLine{3683 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPI3EN)) != RESET) }}
\DoxyCodeLine{3684 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C3EN)) != RESET)}}
\DoxyCodeLine{3685 }
\DoxyCodeLine{3686 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM2EN)) == RESET) }}
\DoxyCodeLine{3687 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM3EN)) == RESET) }}
\DoxyCodeLine{3688 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM4EN)) == RESET) }}
\DoxyCodeLine{3689 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPI3EN)) == RESET) }}
\DoxyCodeLine{3690 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C3EN)) == RESET) }}
\DoxyCodeLine{3699 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3700 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3701 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{3702 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3703 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{3704 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3705 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3706 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{3707 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3708 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{3709 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3710 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{3711 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3712 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3713 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{3714 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3715 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{3716 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3717 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{3718 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3719 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3720 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{3721 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3722 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{3723 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3724 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{3725 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3726 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3727 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{3728 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{3729 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE()  (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{3730 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SPI5EN))}}
\DoxyCodeLine{3742 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SDIOEN)) != RESET)  }}
\DoxyCodeLine{3743 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI4EN)) != RESET)   }}
\DoxyCodeLine{3744 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED()  ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM10EN)) != RESET)  }}
\DoxyCodeLine{3745 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI5EN)) != RESET) }}
\DoxyCodeLine{3746 }
\DoxyCodeLine{3747 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SDIOEN)) == RESET)  }}
\DoxyCodeLine{3748 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI4EN)) == RESET)   }}
\DoxyCodeLine{3749 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED()  ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM10EN)) == RESET)  }}
\DoxyCodeLine{3750 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI5EN)) == RESET)   }}
\DoxyCodeLine{3759 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{3760 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{3761 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_FORCE\_RESET()     (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{3762 }
\DoxyCodeLine{3763 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{3764 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{3765 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()    (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{3774 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()    (RCC-\/>AHB2RSTR = 0xFFFFFFFFU) }}
\DoxyCodeLine{3775 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{3776 }
\DoxyCodeLine{3777 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()  (RCC-\/>AHB2RSTR = 0x00U)}}
\DoxyCodeLine{3778 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{3787 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_FORCE\_RESET() (RCC-\/>AHB3RSTR = 0xFFFFFFFFU)}}
\DoxyCodeLine{3788 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET() (RCC-\/>AHB3RSTR = 0x00U) }}
\DoxyCodeLine{3797 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{3798 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{3799 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{3800 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{3801 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{3802 }
\DoxyCodeLine{3803 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{3804 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{3805 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{3806 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{3807 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{3816 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{3817 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{3818 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{3819 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_FORCE\_RESET()    (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{3820 }
\DoxyCodeLine{3821 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{3822 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{3823 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET()  (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{3824 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{3837 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{3838 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{3839 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{3840 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{3841 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{3842                                         }
\DoxyCodeLine{3843 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIODLPEN))                                        }}
\DoxyCodeLine{3844 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{3845 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{3846 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{3847 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{3860 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{3861 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{3870 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{3871 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{3872 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{3873 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{3874 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{3875 }
\DoxyCodeLine{3876 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{3877 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{3878 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{3879 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{3880 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{3889 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{3890 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{3891 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{3892 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{3893 }
\DoxyCodeLine{3894 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{3895 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{3896 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{3897 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{3901 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F411xE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3902 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{3903 }
\DoxyCodeLine{3904 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ STM32F446xx -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{3905 \textcolor{preprocessor}{\#if defined(STM32F446xx)}}
\DoxyCodeLine{3913 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{3914 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3915 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{3916 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3917 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{3918 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3919 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{3920 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{3921 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3922 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{3923 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3924 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{3925 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3926 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{3927 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{3928 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3929 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{3930 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3931 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{3932 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3933 \textcolor{preprocessor}{                                        \} while(0U)}}
\DoxyCodeLine{3934 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3935 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3936 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{3937 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3938 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{3939 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3940 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3941 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3942 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3943 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{3944 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3945 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{3946 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3947 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3948 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{3949 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3950 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{3951 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3952 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{3953 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3954 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3955 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{3956 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3957 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{3958 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3959 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{3960 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3961 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3962 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3963 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3964 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{3965 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3966 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{3967 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3968 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3969 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3970 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{3971 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{3972 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3973 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{3974 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3975 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{3976 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{3977 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{3978 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOFEN))}}
\DoxyCodeLine{3979 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOGEN))}}
\DoxyCodeLine{3980 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE()      (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_OTGHSEN))}}
\DoxyCodeLine{3981 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE() (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_OTGHSULPIEN))}}
\DoxyCodeLine{3982 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_CLK\_DISABLE()         (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_BKPSRAMEN))}}
\DoxyCodeLine{3983 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_DISABLE()    (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_CCMDATARAMEN))}}
\DoxyCodeLine{3984 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()             (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{3996 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIODEN)) != RESET) }}
\DoxyCodeLine{3997 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOEEN)) != RESET) }}
\DoxyCodeLine{3998 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOFEN)) != RESET) }}
\DoxyCodeLine{3999 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOGEN)) != RESET) }}
\DoxyCodeLine{4000 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_ENABLED()       ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_OTGHSEN)) != RESET)  }}
\DoxyCodeLine{4001 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_OTGHSULPIEN)) != RESET) }}
\DoxyCodeLine{4002 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_ENABLED()          ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_BKPSRAMEN)) != RESET)  }}
\DoxyCodeLine{4003 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_ENABLED()     ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CCMDATARAMEN))!= RESET)  }}
\DoxyCodeLine{4004 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()              ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CRCEN)) != RESET) }}
\DoxyCodeLine{4005 }
\DoxyCodeLine{4006 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIODEN)) == RESET) }}
\DoxyCodeLine{4007 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOEEN)) == RESET) }}
\DoxyCodeLine{4008 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOFEN)) == RESET) }}
\DoxyCodeLine{4009 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOGEN)) == RESET) }}
\DoxyCodeLine{4010 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_DISABLED()      ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_OTGHSEN)) == RESET)  }}
\DoxyCodeLine{4011 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_DISABLED() ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_OTGHSULPIEN)) == RESET) }}
\DoxyCodeLine{4012 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_DISABLED()         ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_BKPSRAMEN)) == RESET)  }}
\DoxyCodeLine{4013 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_DISABLED()    ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CCMDATARAMEN)) == RESET)  }}
\DoxyCodeLine{4014 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()             ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CRCEN)) == RESET) }}
\DoxyCodeLine{4026 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4027 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4028 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{4029 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4030 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{4031 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4032 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4033 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_DISABLE()  (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_DCMIEN))}}
\DoxyCodeLine{4034 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()  do \{(RCC-\/>AHB2ENR |= (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{4035 \textcolor{preprocessor}{                                               \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{4036 \textcolor{preprocessor}{                                              \}while(0U)}}
\DoxyCodeLine{4037                                         }
\DoxyCodeLine{4038 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE() (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_OTGFSEN))}}
\DoxyCodeLine{4039 }
\DoxyCodeLine{4040 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{4041 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4042 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{4043 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4044 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{4045 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4046 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4047 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()   (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_RNGEN))}}
\DoxyCodeLine{4059 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED()        ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_DCMIEN)) != RESET)}}
\DoxyCodeLine{4060 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_DISABLED()       ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_DCMIEN)) == RESET)}}
\DoxyCodeLine{4061 }
\DoxyCodeLine{4062 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_OTGFSEN)) != RESET)}}
\DoxyCodeLine{4063 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED() ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_OTGFSEN)) == RESET)}}
\DoxyCodeLine{4064 }
\DoxyCodeLine{4065 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()    ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_RNGEN)) != RESET) }}
\DoxyCodeLine{4066 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()   ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_RNGEN)) == RESET) }}
\DoxyCodeLine{4078 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{4079 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4080 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{4081 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4082 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{4083 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4084 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4085 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4086 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4087 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{4088 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4089 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{4090 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4091 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4092 }
\DoxyCodeLine{4093 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_DISABLE()    (RCC-\/>AHB3ENR \&= \string~(RCC\_AHB3ENR\_FMCEN))}}
\DoxyCodeLine{4094 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE()   (RCC-\/>AHB3ENR \&= \string~(RCC\_AHB3ENR\_QSPIEN))}}
\DoxyCodeLine{4106 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED()   ((RCC-\/>AHB3ENR \& (RCC\_AHB3ENR\_FMCEN)) != RESET)}}
\DoxyCodeLine{4107 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB3ENR \& (RCC\_AHB3ENR\_QSPIEN)) != RESET)}}
\DoxyCodeLine{4108 }
\DoxyCodeLine{4109 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED()  ((RCC-\/>AHB3ENR \& (RCC\_AHB3ENR\_FMCEN)) == RESET)}}
\DoxyCodeLine{4110 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED() ((RCC-\/>AHB3ENR \& (RCC\_AHB3ENR\_QSPIEN)) == RESET)}}
\DoxyCodeLine{4122 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4123 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4124 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{4125 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4126 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{4127 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4128 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4129 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4130 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4131 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{4132 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4133 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{4134 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4135 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4136 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{4137 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4138 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{4139 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4140 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{4141 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4142 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4143 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{4144 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4145 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{4146 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4147 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{4148 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4149 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4150 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{4151 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4152 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{4153 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4154 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{4155 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4156 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4157 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{4158 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4159 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{4160 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4161 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{4162 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4163 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4164 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{4165 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4166 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{4167 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4168 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{4169 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4170 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4171 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{4172 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4173 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{4174 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4175 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{4176 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4177 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4178 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{4179 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4180 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{4181 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4182 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{4183 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4184 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4185 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{4186 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4187 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)}}
\DoxyCodeLine{4188 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4189 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)}}
\DoxyCodeLine{4190 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4191 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4192 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4193 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4194 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{4195 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4196 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{4197 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4198 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4199 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4200 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4201 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{4202 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4203 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{4204 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4205 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4206 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{4207 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4208 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{4209 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4210 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{4211 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4212 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4213 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{4214 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4215 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{4216 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4217 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{4218 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4219 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4220 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{4221 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4222 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{4223 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4224 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{4225 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4226 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4227 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{4228 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4229 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{4230 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4231 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{4232 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4233 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4234 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{4235 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4236 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{4237 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4238 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{4239 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4240 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4241 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{4242 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4243 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{4244 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4245 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{4246 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4247 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4248 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{4249 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4250 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{4251 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4252 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{4253 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4254 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4255 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{4256 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{4257 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{4258 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{4259 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_I2C3EN))}}
\DoxyCodeLine{4260 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM6EN))}}
\DoxyCodeLine{4261 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM7EN))}}
\DoxyCodeLine{4262 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM12EN))}}
\DoxyCodeLine{4263 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM13EN))}}
\DoxyCodeLine{4264 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM14EN))}}
\DoxyCodeLine{4265 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_SPDIFRXEN))}}
\DoxyCodeLine{4266 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_USART3EN))}}
\DoxyCodeLine{4267 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART4EN))}}
\DoxyCodeLine{4268 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART5EN))}}
\DoxyCodeLine{4269 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_CLK\_DISABLE() (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_FMPI2C1EN))}}
\DoxyCodeLine{4270 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_CAN1EN))}}
\DoxyCodeLine{4271 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_CAN2EN))}}
\DoxyCodeLine{4272 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_CLK\_DISABLE()     (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_CECEN))}}
\DoxyCodeLine{4273 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_DISABLE()     (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_DACEN))}}
\DoxyCodeLine{4285 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM2EN)) != RESET)  }}
\DoxyCodeLine{4286 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM3EN)) != RESET)}}
\DoxyCodeLine{4287 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM4EN)) != RESET) }}
\DoxyCodeLine{4288 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPI3EN)) != RESET)}}
\DoxyCodeLine{4289 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C3EN)) != RESET)}}
\DoxyCodeLine{4290 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM6EN)) != RESET)}}
\DoxyCodeLine{4291 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM7EN)) != RESET)}}
\DoxyCodeLine{4292 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM12EN)) != RESET)}}
\DoxyCodeLine{4293 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM13EN)) != RESET)}}
\DoxyCodeLine{4294 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM14EN)) != RESET)}}
\DoxyCodeLine{4295 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_IS\_CLK\_ENABLED() ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPDIFRXEN)) != RESET)}}
\DoxyCodeLine{4296 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_USART3EN)) != RESET)}}
\DoxyCodeLine{4297 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART4EN)) != RESET)}}
\DoxyCodeLine{4298 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART5EN)) != RESET)}}
\DoxyCodeLine{4299 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_IS\_CLK\_ENABLED() ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_FMPI2C1EN)) != RESET)}}
\DoxyCodeLine{4300 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN1EN)) != RESET)}}
\DoxyCodeLine{4301 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN2EN)) != RESET)}}
\DoxyCodeLine{4302 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_IS\_CLK\_ENABLED()     ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CECEN)) != RESET)}}
\DoxyCodeLine{4303 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED()     ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_DACEN)) != RESET)}}
\DoxyCodeLine{4304 }
\DoxyCodeLine{4305 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM2EN)) == RESET)  }}
\DoxyCodeLine{4306 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM3EN)) == RESET)}}
\DoxyCodeLine{4307 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM4EN)) == RESET) }}
\DoxyCodeLine{4308 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPI3EN)) == RESET)}}
\DoxyCodeLine{4309 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C3EN)) == RESET)}}
\DoxyCodeLine{4310 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM6EN)) == RESET)}}
\DoxyCodeLine{4311 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM7EN)) == RESET)}}
\DoxyCodeLine{4312 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM12EN)) == RESET)}}
\DoxyCodeLine{4313 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM13EN)) == RESET)}}
\DoxyCodeLine{4314 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM14EN)) == RESET)}}
\DoxyCodeLine{4315 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_IS\_CLK\_DISABLED() ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPDIFRXEN)) == RESET)}}
\DoxyCodeLine{4316 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_USART3EN)) == RESET)}}
\DoxyCodeLine{4317 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART4EN)) == RESET)}}
\DoxyCodeLine{4318 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART5EN)) == RESET)}}
\DoxyCodeLine{4319 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_IS\_CLK\_DISABLED() ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_FMPI2C1EN)) == RESET)}}
\DoxyCodeLine{4320 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN1EN)) == RESET)}}
\DoxyCodeLine{4321 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN2EN)) == RESET)}}
\DoxyCodeLine{4322 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_IS\_CLK\_DISABLED()     ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CECEN)) == RESET)}}
\DoxyCodeLine{4323 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED()     ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_DACEN)) == RESET)}}
\DoxyCodeLine{4335 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4336 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4337 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{4338 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4339 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{4340 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4341 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4342 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4343 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4344 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{4345 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4346 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{4347 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4348 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4349 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4350 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4351 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{4352 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4353 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{4354 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4355 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4356 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4357 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4358 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{4359 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4360 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{4361 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4362 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4363 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4364 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4365 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{4366 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4367 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{4368 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4369 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4370 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{4371 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4372 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{4373 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4374 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{4375 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4376 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4377 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{4378 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4379 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{4380 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4381 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{4382 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4383 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4384 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{4385 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4386 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{4387 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4388 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{4389 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4390 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4391 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{4392 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{4393 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE()  (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{4394 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM8EN))}}
\DoxyCodeLine{4395 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_ADC2EN))}}
\DoxyCodeLine{4396 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_ADC3EN))}}
\DoxyCodeLine{4397 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SAI1EN))}}
\DoxyCodeLine{4398 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SAI2EN))}}
\DoxyCodeLine{4410 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SDIOEN)) != RESET) }}
\DoxyCodeLine{4411 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI4EN)) != RESET) }}
\DoxyCodeLine{4412 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED()  ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM10EN)) != RESET)  }}
\DoxyCodeLine{4413 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM8EN)) != RESET)}}
\DoxyCodeLine{4414 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_IS\_CLK\_ENABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_ADC2EN)) != RESET) }}
\DoxyCodeLine{4415 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_IS\_CLK\_ENABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_ADC3EN)) != RESET) }}
\DoxyCodeLine{4416 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SAI1EN)) != RESET)}}
\DoxyCodeLine{4417 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_IS\_CLK\_ENABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SAI2EN)) != RESET)}}
\DoxyCodeLine{4418 }
\DoxyCodeLine{4419 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SDIOEN)) == RESET) }}
\DoxyCodeLine{4420 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI4EN)) == RESET) }}
\DoxyCodeLine{4421 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED()  ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM10EN)) == RESET)  }}
\DoxyCodeLine{4422 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM8EN)) == RESET)}}
\DoxyCodeLine{4423 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_ADC2EN)) == RESET) }}
\DoxyCodeLine{4424 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_ADC3EN)) == RESET) }}
\DoxyCodeLine{4425 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SAI1EN)) == RESET)}}
\DoxyCodeLine{4426 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SAI2EN)) == RESET) }}
\DoxyCodeLine{4435 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{4436 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{4437 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{4438 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{4439 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{4440 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_FORCE\_RESET()      (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{4441 }
\DoxyCodeLine{4442 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{4443 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{4444 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{4445 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{4446 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{4447 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()    (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{4456 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()    (RCC-\/>AHB2RSTR = 0xFFFFFFFFU) }}
\DoxyCodeLine{4457 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{4458 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_FORCE\_RESET()    (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{4459 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{4460 }
\DoxyCodeLine{4461 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()  (RCC-\/>AHB2RSTR = 0x00U)}}
\DoxyCodeLine{4462 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{4463 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()  (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{4464 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{4473 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_FORCE\_RESET() (RCC-\/>AHB3RSTR = 0xFFFFFFFFU)}}
\DoxyCodeLine{4474 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET() (RCC-\/>AHB3RSTR = 0x00U) }}
\DoxyCodeLine{4475 }
\DoxyCodeLine{4476 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_FORCE\_RESET()    (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{4477 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_FORCE\_RESET()   (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{4478 }
\DoxyCodeLine{4479 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_RELEASE\_RESET()    (RCC-\/>AHB3RSTR \&= \string~(RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{4480 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET()   (RCC-\/>AHB3RSTR \&= \string~(RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{4489 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{4490 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{4491 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{4492 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{4493 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{4494 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_FORCE\_RESET()  (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_SPDIFRXRST))}}
\DoxyCodeLine{4495 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_FORCE\_RESET()   (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{4496 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{4497 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{4498 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_FORCE\_RESET()  (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_FMPI2C1RST))}}
\DoxyCodeLine{4499 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{4500 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{4501 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_FORCE\_RESET()      (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_CECRST))}}
\DoxyCodeLine{4502 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_FORCE\_RESET()      (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{4503 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{4504 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{4505 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{4506 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{4507 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{4508                                           }
\DoxyCodeLine{4509 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{4510 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{4511 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{4512 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{4513 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{4514 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{4515 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{4516 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{4517 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{4518 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{4519 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_SPDIFRXRST))}}
\DoxyCodeLine{4520 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_RELEASE\_RESET() (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{4521 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{4522 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{4523 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_RELEASE\_RESET() (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_FMPI2C1RST))}}
\DoxyCodeLine{4524 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{4525 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{4526 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_CECRST))}}
\DoxyCodeLine{4527 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{4536 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{4537 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SAI1RST)) }}
\DoxyCodeLine{4538 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SAI2RST))}}
\DoxyCodeLine{4539 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{4540 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{4541 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_FORCE\_RESET()    (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{4542 }
\DoxyCodeLine{4543 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{4544 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{4545 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET()  (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{4546 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{4547 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{4548 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SAI2RST)) }}
\DoxyCodeLine{4561 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{4562 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{4563 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{4564 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{4565 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{4566 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{4567 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{4568 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()        (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{4569 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{4570 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{4571 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_BKPSRAMLPEN))}}
\DoxyCodeLine{4572 }
\DoxyCodeLine{4573 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{4574 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{4575 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{4576 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{4577 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{4578 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{4579 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{4580 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()       (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{4581 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{4582 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{4583 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_BKPSRAMLPEN))}}
\DoxyCodeLine{4596 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{4597 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{4598 }
\DoxyCodeLine{4599 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()   (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{4600 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()  (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{4601 }
\DoxyCodeLine{4602 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{4603 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{4616 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE()   (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{4617 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{4618 }
\DoxyCodeLine{4619 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB3LPENR \&= \string~(RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{4620 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE()  (RCC-\/>AHB3LPENR \&= \string~(RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{4633 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{4634 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{4635 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{4636 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{4637 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{4638 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_SPDIFRXLPEN))}}
\DoxyCodeLine{4639 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{4640 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{4641 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{4642 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_FMPI2C1LPEN))}}
\DoxyCodeLine{4643 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{4644 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{4645 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_CLK\_SLEEP\_ENABLE()     (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_CECLPEN))}}
\DoxyCodeLine{4646 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE()     (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{4647 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{4648 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{4649 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{4650 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{4651 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{4652 }
\DoxyCodeLine{4653 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{4654 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{4655 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{4656 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{4657 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{4658 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{4659 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{4660 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{4661 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{4662 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{4663 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_CLK\_SLEEP\_DISABLE()(RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_SPDIFRXLPEN))}}
\DoxyCodeLine{4664 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{4665 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{4666 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{4667 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_CLK\_SLEEP\_DISABLE()(RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_FMPI2C1LPEN))}}
\DoxyCodeLine{4668 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{4669 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{4670 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_CLK\_SLEEP\_DISABLE()    (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_CECLPEN))}}
\DoxyCodeLine{4671 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE()    (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{4684 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{4685 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{4686 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{4687 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{4688 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SAI2LPEN))}}
\DoxyCodeLine{4689 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{4690 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{4691 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE()(RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{4692 }
\DoxyCodeLine{4693 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{4694 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{4695 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE()(RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{4696 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{4697 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{4698 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{4699 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{4700 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SAI2LPEN))}}
\DoxyCodeLine{4705 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F446xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4706 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{4707 }
\DoxyCodeLine{4708 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{4709 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) }}
\DoxyCodeLine{4717 \textcolor{preprocessor}{\#if defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx) }}
\DoxyCodeLine{4718 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4719 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4720 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{4721 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4722 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{4723 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4724 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4725 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Rx || STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4726 \textcolor{preprocessor}{\#if defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx) }}
\DoxyCodeLine{4727 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{4728 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4729 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{4730 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4731 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{4732 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4733 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4734 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4735 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)                                        }}
\DoxyCodeLine{4736 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{4737 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4738 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{4739 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4740 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{4741 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4742 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4743 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{4744 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4745 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{4746 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4747 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{4748 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4749 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4750 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*  STM32F412Zx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                       }}
\DoxyCodeLine{4751 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{4752 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4753 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{4754 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4755 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{4756 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4757 \textcolor{preprocessor}{                                      \} while(0U)                                        }}
\DoxyCodeLine{4758 \textcolor{preprocessor}{\#if defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx) }}
\DoxyCodeLine{4759 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()        (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{4760 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Rx || STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4761 \textcolor{preprocessor}{\#if defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx) }}
\DoxyCodeLine{4762 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()        (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{4763 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4764 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{4765 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()        (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOFEN))}}
\DoxyCodeLine{4766 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE()        (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOGEN))}}
\DoxyCodeLine{4767 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*  STM32F412Zx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4768 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()          (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{4780 \textcolor{preprocessor}{\#if defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{4781 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()     ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIODEN)) != RESET)}}
\DoxyCodeLine{4782 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Rx || STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4783 \textcolor{preprocessor}{\#if defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{4784 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()     ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOEEN)) != RESET)}}
\DoxyCodeLine{4785 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4786 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{4787 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()     ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOFEN)) != RESET)}}
\DoxyCodeLine{4788 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED()     ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOGEN)) != RESET)}}
\DoxyCodeLine{4789 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*  STM32F412Zx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4790 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()       ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CRCEN)) != RESET)}}
\DoxyCodeLine{4791 }
\DoxyCodeLine{4792 \textcolor{preprocessor}{\#if defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{4793 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()     ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIODEN)) == RESET)}}
\DoxyCodeLine{4794 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Rx || STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4795 \textcolor{preprocessor}{\#if defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{4796 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()     ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOEEN)) == RESET)}}
\DoxyCodeLine{4797 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4798 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{4799 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()     ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOFEN)) == RESET)}}
\DoxyCodeLine{4800 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED()     ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOGEN)) == RESET)}}
\DoxyCodeLine{4801 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*  STM32F412Zx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4802 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()       ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CRCEN)) == RESET)}}
\DoxyCodeLine{4814 \textcolor{preprocessor}{\#if defined(STM32F423xx)}}
\DoxyCodeLine{4815 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4816 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4817 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AESEN);\(\backslash\)}}
\DoxyCodeLine{4818 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4819 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AESEN);\(\backslash\)}}
\DoxyCodeLine{4820 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4821 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4822 }
\DoxyCodeLine{4823 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_CLK\_DISABLE()  (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_AESEN))}}
\DoxyCodeLine{4824 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4825                                         }
\DoxyCodeLine{4826 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{4827 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4828 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{4829 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4830 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{4831 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4832 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4833 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()   (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_RNGEN))}}
\DoxyCodeLine{4834                                      }
\DoxyCodeLine{4835 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()  do \{(RCC-\/>AHB2ENR |= (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{4836 \textcolor{preprocessor}{                                               \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{4837 \textcolor{preprocessor}{                                              \}while(0U)}}
\DoxyCodeLine{4838                                         }
\DoxyCodeLine{4839 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE() (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_OTGFSEN))}}
\DoxyCodeLine{4851 \textcolor{preprocessor}{\#if defined(STM32F423xx)}}
\DoxyCodeLine{4852 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_IS\_CLK\_ENABLED()        ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_AESEN)) != RESET)}}
\DoxyCodeLine{4853 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_IS\_CLK\_DISABLED()       ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_AESEN)) == RESET)}}
\DoxyCodeLine{4854 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4855                                         }
\DoxyCodeLine{4856 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_OTGFSEN)) != RESET)}}
\DoxyCodeLine{4857 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED() ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_OTGFSEN)) == RESET)}}
\DoxyCodeLine{4858           }
\DoxyCodeLine{4859 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()         ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_RNGEN)) != RESET)   }}
\DoxyCodeLine{4860 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()        ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_RNGEN)) == RESET)   }}
\DoxyCodeLine{4872 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{4873 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FSMC\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{4874 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4875 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FSMCEN);\(\backslash\)}}
\DoxyCodeLine{4876 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4877 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FSMCEN);\(\backslash\)}}
\DoxyCodeLine{4878 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4879 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4880 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4881 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4882 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{4883 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4884 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{4885 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4886 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4887 }
\DoxyCodeLine{4888 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FSMC\_CLK\_DISABLE()    (RCC-\/>AHB3ENR \&= \string~(RCC\_AHB3ENR\_FSMCEN))}}
\DoxyCodeLine{4889 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE()    (RCC-\/>AHB3ENR \&= \string~(RCC\_AHB3ENR\_QSPIEN))}}
\DoxyCodeLine{4890 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{ }}
\DoxyCodeLine{4902 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{4903 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FSMC\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB3ENR \& (RCC\_AHB3ENR\_FSMCEN)) != RESET) }}
\DoxyCodeLine{4904 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB3ENR \& (RCC\_AHB3ENR\_QSPIEN)) != RESET) }}
\DoxyCodeLine{4905 }
\DoxyCodeLine{4906 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FSMC\_IS\_CLK\_DISABLED() ((RCC-\/>AHB3ENR \& (RCC\_AHB3ENR\_FSMCEN)) == RESET)}}
\DoxyCodeLine{4907 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED() ((RCC-\/>AHB3ENR \& (RCC\_AHB3ENR\_QSPIEN)) == RESET)}}
\DoxyCodeLine{4908 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4909 }
\DoxyCodeLine{4921 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4922 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4923 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{4924 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4925 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{4926 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4927 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4928 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4929 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4930 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{4931 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4932 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{4933 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4934 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4935 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{4936 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4937 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{4938 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4939 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{4940 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4941 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4942 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{4943 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4944 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{4945 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4946 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{4947 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4948 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4949 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{4950 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4951 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{4952 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4953 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{4954 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4955 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4956 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)                                        }}
\DoxyCodeLine{4957 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4958 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4959 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{4960 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4961 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{4962 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4963 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4964 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{  }}
\DoxyCodeLine{4965 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{4966 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4967 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{4968 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4969 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{4970 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4971 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4972 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{4973 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{4974 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4975 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{4976 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4977 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{4978 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4979 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4980 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4981 }
\DoxyCodeLine{4982 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{4983 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{4984 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4985 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{4986 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4987 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{4988 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4989 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4990 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{4991 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{4992 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{4993 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4994 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{4995 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4996 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{4997 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4998                                         }
\DoxyCodeLine{4999 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{5000 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5001 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)}}
\DoxyCodeLine{5002 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5003 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)}}
\DoxyCodeLine{5004 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5005 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{5006 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{5007 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5008 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{5009 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5010 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{5011 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5012 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{5013 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{5014 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5015 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{5016 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5017 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{5018 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5019 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{5020 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5021 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN3\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{5022 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5023 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN3EN);\(\backslash\)}}
\DoxyCodeLine{5024 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5025 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN3EN);\(\backslash\)}}
\DoxyCodeLine{5026 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5027 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{5028 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5029 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{5030 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5031 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{5032 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5033 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{5034 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5035 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{5036 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{5037 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5038 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{5039 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5040 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{5041 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5042 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{5043 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{5044 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5045 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{5046 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5047 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{5048 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5049 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{5050 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{5051 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5052 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{5053 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5054 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{5055 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5056 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{5057 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{5058 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5059 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{5060 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5061 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{5062 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5063 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{5064 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5065 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{5066 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5067 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{5068 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5069 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{5070 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5071 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{5072 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{5073 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5074 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{5075 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5076 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{5077 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5078 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{5079 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{5080 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5081 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{5082 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5083 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{5084 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5085 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{5086 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5087                                         }
\DoxyCodeLine{5088 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{5089 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{5090 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{5091 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM6EN))}}
\DoxyCodeLine{5092 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM7EN))}}
\DoxyCodeLine{5093 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM12EN))}}
\DoxyCodeLine{5094 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM13EN))}}
\DoxyCodeLine{5095 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM14EN)) }}
\DoxyCodeLine{5096 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)                 }}
\DoxyCodeLine{5097 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_LPTIM1EN))}}
\DoxyCodeLine{5098 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5099 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_RTCAPBEN))                                       }}
\DoxyCodeLine{5100 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{5101 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5102 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_USART3EN))}}
\DoxyCodeLine{5103 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5104 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)   }}
\DoxyCodeLine{5105 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART4EN))}}
\DoxyCodeLine{5106 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART5EN))}}
\DoxyCodeLine{5107 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5108 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_I2C3EN))}}
\DoxyCodeLine{5109 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_CLK\_DISABLE() (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_FMPI2C1EN))}}
\DoxyCodeLine{5110 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_CAN1EN))}}
\DoxyCodeLine{5111 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_CAN2EN))}}
\DoxyCodeLine{5112 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5113 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN3\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_CAN3EN))                                        }}
\DoxyCodeLine{5114 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_DISABLE()     (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_DACEN))}}
\DoxyCodeLine{5115 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART7EN))}}
\DoxyCodeLine{5116 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART8EN))}}
\DoxyCodeLine{5117 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5118                                         }
\DoxyCodeLine{5130 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM2EN)) != RESET) }}
\DoxyCodeLine{5131 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM3EN)) != RESET)}}
\DoxyCodeLine{5132 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM4EN)) != RESET)}}
\DoxyCodeLine{5133 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM6EN)) != RESET)}}
\DoxyCodeLine{5134 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM7EN)) != RESET)}}
\DoxyCodeLine{5135 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM12EN)) != RESET)}}
\DoxyCodeLine{5136 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM13EN)) != RESET)}}
\DoxyCodeLine{5137 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM14EN)) != RESET) }}
\DoxyCodeLine{5138 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5139 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_LPTIM1EN)) != RESET) }}
\DoxyCodeLine{5140 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                            }}
\DoxyCodeLine{5141 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_RTCAPBEN)) != RESET)                                    }}
\DoxyCodeLine{5142 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPI3EN)) != RESET)}}
\DoxyCodeLine{5143 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5144 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_USART3EN)) != RESET)}}
\DoxyCodeLine{5145 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx | STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5146 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5147 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART4EN)) != RESET) }}
\DoxyCodeLine{5148 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART5EN)) != RESET) }}
\DoxyCodeLine{5149 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5150 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C3EN)) != RESET)}}
\DoxyCodeLine{5151 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_IS\_CLK\_ENABLED() ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_FMPI2C1EN)) != RESET)}}
\DoxyCodeLine{5152 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN1EN))!= RESET)}}
\DoxyCodeLine{5153 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN2EN)) != RESET)}}
\DoxyCodeLine{5154 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5155 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN3\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN3EN)) != RESET)}}
\DoxyCodeLine{5156 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_DACEN)) != RESET) }}
\DoxyCodeLine{5157 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART7EN)) != RESET)}}
\DoxyCodeLine{5158 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART8EN)) != RESET) }}
\DoxyCodeLine{5159 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                         }}
\DoxyCodeLine{5160 }
\DoxyCodeLine{5161 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM2EN)) == RESET) }}
\DoxyCodeLine{5162 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM3EN)) == RESET)}}
\DoxyCodeLine{5163 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM4EN)) == RESET)}}
\DoxyCodeLine{5164 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM6EN)) == RESET)}}
\DoxyCodeLine{5165 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM7EN)) == RESET)}}
\DoxyCodeLine{5166 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM12EN)) == RESET)}}
\DoxyCodeLine{5167 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM13EN)) == RESET)}}
\DoxyCodeLine{5168 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM14EN)) == RESET)}}
\DoxyCodeLine{5169 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)                                          }}
\DoxyCodeLine{5170 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_LPTIM1EN)) == RESET) }}
\DoxyCodeLine{5171 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                         }}
\DoxyCodeLine{5172 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_RTCAPBEN)) == RESET)                                        }}
\DoxyCodeLine{5173 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPI3EN)) == RESET)}}
\DoxyCodeLine{5174 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5175 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_USART3EN)) == RESET)}}
\DoxyCodeLine{5176 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx | STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5177 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)                                           }}
\DoxyCodeLine{5178 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART4EN)) == RESET) }}
\DoxyCodeLine{5179 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART5EN)) == RESET) }}
\DoxyCodeLine{5180 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                          }}
\DoxyCodeLine{5181 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C3EN)) == RESET)}}
\DoxyCodeLine{5182 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_IS\_CLK\_DISABLED() ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_FMPI2C1EN)) == RESET)}}
\DoxyCodeLine{5183 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN1EN)) == RESET)}}
\DoxyCodeLine{5184 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN2EN)) == RESET)}}
\DoxyCodeLine{5185 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)                                        }}
\DoxyCodeLine{5186 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN3EN)) == RESET)}}
\DoxyCodeLine{5187 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_DACEN)) == RESET) }}
\DoxyCodeLine{5188 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART7EN)) == RESET)}}
\DoxyCodeLine{5189 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART8EN)) == RESET)}}
\DoxyCodeLine{5190 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                         }}
\DoxyCodeLine{5201 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{5202 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5203 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{5204 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5205 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{5206 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5207 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{5208 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5209 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART9\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{5210 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5211 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_UART9EN);\(\backslash\)}}
\DoxyCodeLine{5212 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5213 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_UART9EN);\(\backslash\)}}
\DoxyCodeLine{5214 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5215 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{5216 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART10\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{5217 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5218 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_UART10EN);\(\backslash\)}}
\DoxyCodeLine{5219 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5220 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_UART10EN);\(\backslash\)}}
\DoxyCodeLine{5221 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5222 \textcolor{preprocessor}{                                      \} while(0U)                                          }}
\DoxyCodeLine{5223 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                   }}
\DoxyCodeLine{5224 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{5225 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5226 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{5227 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5228 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{5229 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5230 \textcolor{preprocessor}{                                      \} while(0U) }}
\DoxyCodeLine{5231 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()     do \{ \(\backslash\)}}
\DoxyCodeLine{5232 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5233 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{5234 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5235 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{5236 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5237 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{5238 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_EXTIT\_CLK\_ENABLE()  do \{ \(\backslash\)}}
\DoxyCodeLine{5239 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5240 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_EXTITEN);\(\backslash\)}}
\DoxyCodeLine{5241 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5242 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_EXTITEN);\(\backslash\)}}
\DoxyCodeLine{5243 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5244 \textcolor{preprocessor}{                                      \} while(0U)                                        }}
\DoxyCodeLine{5245 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{5246 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5247 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{5248 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5249 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{5250 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5251 \textcolor{preprocessor}{                                      \} while(0U) }}
\DoxyCodeLine{5252 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{5253 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5254 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{5255 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5256 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{5257 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5258 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{5259 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5260 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{5261 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5262 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{5263 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5264 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{5265 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5266 \textcolor{preprocessor}{                                      \} while(0U)                                         }}
\DoxyCodeLine{5267 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                          }}
\DoxyCodeLine{5268 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{5269 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5270 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{5271 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5272 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{5273 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5274 \textcolor{preprocessor}{                                      \} while(0U)}}
\DoxyCodeLine{5275 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5276 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_CLK\_ENABLE() do \{ \(\backslash\)}}
\DoxyCodeLine{5277 \textcolor{preprocessor}{                                      \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}}
\DoxyCodeLine{5278 \textcolor{preprocessor}{                                      SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DFSDM2EN);\(\backslash\)}}
\DoxyCodeLine{5279 \textcolor{preprocessor}{                                      }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{5280 \textcolor{preprocessor}{                                      tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DFSDM2EN);\(\backslash\)}}
\DoxyCodeLine{5281 \textcolor{preprocessor}{                                      UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{5282 \textcolor{preprocessor}{                                      \} while(0U)                                        }}
\DoxyCodeLine{5283 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5284  }
\DoxyCodeLine{5285 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE()    (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM8EN))}}
\DoxyCodeLine{5286 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5287 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART9\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_UART9EN))}}
\DoxyCodeLine{5288 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART10\_CLK\_DISABLE()  (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_UART10EN))                                        }}
\DoxyCodeLine{5289 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                         }}
\DoxyCodeLine{5290 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE()    (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{5291 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()    (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{5292 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_EXTIT\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_EXTITEN))}}
\DoxyCodeLine{5293 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{5294 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_DISABLE()    (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SPI5EN))}}
\DoxyCodeLine{5295 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5296 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_DISABLE()    (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SAI1EN))                                        }}
\DoxyCodeLine{5297 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5298 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CLK\_DISABLE()  (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_DFSDM1EN))}}
\DoxyCodeLine{5299 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5300 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_CLK\_DISABLE()  (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_DFSDM2EN))                                      }}
\DoxyCodeLine{5301 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                         }}
\DoxyCodeLine{5313 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED()      ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM8EN)) != RESET)}}
\DoxyCodeLine{5314 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5315 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART9\_IS\_CLK\_ENABLED()     ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_UART9EN)) != RESET)}}
\DoxyCodeLine{5316 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART10\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_UART10EN)) != RESET)                                        }}
\DoxyCodeLine{5317 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                          }}
\DoxyCodeLine{5318 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED()      ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SDIOEN)) != RESET) }}
\DoxyCodeLine{5319 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()      ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI4EN)) != RESET)}}
\DoxyCodeLine{5320 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_EXTIT\_IS\_CLK\_ENABLED()     ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_EXTITEN)) != RESET)}}
\DoxyCodeLine{5321 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED()     ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM10EN)) != RESET)}}
\DoxyCodeLine{5322 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED()      ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI5EN)) != RESET)}}
\DoxyCodeLine{5323 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5324 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED()     ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SAI1EN)) != RESET)                                    }}
\DoxyCodeLine{5325 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                         }}
\DoxyCodeLine{5326 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_DFSDM1EN)) != RESET)}}
\DoxyCodeLine{5327 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5328 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_DFSDM2EN)) != RESET)                                  }}
\DoxyCodeLine{5329 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                         }}
\DoxyCodeLine{5330 }
\DoxyCodeLine{5331 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED()     ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM8EN)) == RESET)}}
\DoxyCodeLine{5332 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5333 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART9\_IS\_CLK\_DISABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_UART9EN)) == RESET) }}
\DoxyCodeLine{5334 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART10\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_UART10EN)) == RESET)                                         }}
\DoxyCodeLine{5335 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                         }}
\DoxyCodeLine{5336 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED()     ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SDIOEN)) == RESET) }}
\DoxyCodeLine{5337 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()     ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI4EN)) == RESET)}}
\DoxyCodeLine{5338 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_EXTIT\_IS\_CLK\_DISABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_EXTITEN)) == RESET)}}
\DoxyCodeLine{5339 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM10EN)) == RESET)}}
\DoxyCodeLine{5340 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED()     ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI5EN)) == RESET)}}
\DoxyCodeLine{5341 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5342 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED()     ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SAI1EN)) == RESET)                                       }}
\DoxyCodeLine{5343 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5344 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_DFSDM1EN)) == RESET)}}
\DoxyCodeLine{5345 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5346 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_DFSDM2EN)) == RESET)                                       }}
\DoxyCodeLine{5347 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                         }}
\DoxyCodeLine{5356 \textcolor{preprocessor}{\#if defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5357 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{5358 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Rx || STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5359 \textcolor{preprocessor}{\#if defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5360 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{5361 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5362 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5363 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{5364 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{5365 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*  STM32F412Zx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5366 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_FORCE\_RESET()      (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{5367 }
\DoxyCodeLine{5368 \textcolor{preprocessor}{\#if defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5369 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{5370 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Rx || STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5371 \textcolor{preprocessor}{\#if defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5372 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{5373 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5374 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5375 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{5376 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{5377 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*  STM32F412Zx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5378 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()    (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{5387 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()    (RCC-\/>AHB2RSTR = 0xFFFFFFFFU)}}
\DoxyCodeLine{5388 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()  (RCC-\/>AHB2RSTR = 0x00U)}}
\DoxyCodeLine{5389 }
\DoxyCodeLine{5390 \textcolor{preprocessor}{\#if defined(STM32F423xx)}}
\DoxyCodeLine{5391 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_FORCE\_RESET()    (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_AESRST))}}
\DoxyCodeLine{5392 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_RELEASE\_RESET()  (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_AESRST))                                        }}
\DoxyCodeLine{5393 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F423xx */}\textcolor{preprocessor}{ }}
\DoxyCodeLine{5394                                         }
\DoxyCodeLine{5395 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{5396 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{5397 }
\DoxyCodeLine{5398 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_FORCE\_RESET()    (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{5399 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()  (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{5408 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5409 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_FORCE\_RESET() (RCC-\/>AHB3RSTR = 0xFFFFFFFFU)}}
\DoxyCodeLine{5410 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET() (RCC-\/>AHB3RSTR = 0x00U) }}
\DoxyCodeLine{5411 }
\DoxyCodeLine{5412 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FSMC\_FORCE\_RESET()    (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_FSMCRST))}}
\DoxyCodeLine{5413 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_FORCE\_RESET()   (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{5414 }
\DoxyCodeLine{5415 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FSMC\_RELEASE\_RESET()    (RCC-\/>AHB3RSTR \&= \string~(RCC\_AHB3RSTR\_FSMCRST))}}
\DoxyCodeLine{5416 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET()   (RCC-\/>AHB3RSTR \&= \string~(RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{5417 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{ }}
\DoxyCodeLine{5418 \textcolor{preprocessor}{\#if defined(STM32F412Cx)}}
\DoxyCodeLine{5419 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()}}
\DoxyCodeLine{5420 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()}}
\DoxyCodeLine{5421 }
\DoxyCodeLine{5422 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FSMC\_FORCE\_RESET()}}
\DoxyCodeLine{5423 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_FORCE\_RESET()}}
\DoxyCodeLine{5424 }
\DoxyCodeLine{5425 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FSMC\_RELEASE\_RESET()}}
\DoxyCodeLine{5426 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET()}}
\DoxyCodeLine{5427 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Cx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5436 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{5437 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM3RST)) }}
\DoxyCodeLine{5438 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM4RST))                                        }}
\DoxyCodeLine{5439 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{5440 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{5441 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{5442 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{5443 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM14RST)) }}
\DoxyCodeLine{5444 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5445 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_FORCE\_RESET()   (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_LPTIM1RST)) }}
\DoxyCodeLine{5446 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5447 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_SPI3RST))                                        }}
\DoxyCodeLine{5448 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5449 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_FORCE\_RESET()   (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{5450 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5451 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5452 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{5453 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART5RST))                                        }}
\DoxyCodeLine{5454 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                          }}
\DoxyCodeLine{5455 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_I2C3RST))                                        }}
\DoxyCodeLine{5456 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_FORCE\_RESET()  (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_FMPI2C1RST))}}
\DoxyCodeLine{5457 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{5458 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{5459 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5460 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_CAN3RST))}}
\DoxyCodeLine{5461 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_FORCE\_RESET()      (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{5462 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART7RST))}}
\DoxyCodeLine{5463 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART8RST))                                        }}
\DoxyCodeLine{5464 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5465 }
\DoxyCodeLine{5466 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{5467 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{5468 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{5469 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{5470 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{5471 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{5472 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{5473 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM14RST)) }}
\DoxyCodeLine{5474 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5475 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_LPTIM1RST))}}
\DoxyCodeLine{5476 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5477 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{5478 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5479 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{5480 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5481 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5482 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{5483 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{5484 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5485 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_I2C3RST))                                        }}
\DoxyCodeLine{5486 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_RELEASE\_RESET() (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_FMPI2C1RST))}}
\DoxyCodeLine{5487 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{5488 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{5489 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5490 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN3\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_CAN3RST))}}
\DoxyCodeLine{5491 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_RELEASE\_RESET()     (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{5492 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART7RST))}}
\DoxyCodeLine{5493 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART8RST))                                      }}
\DoxyCodeLine{5494 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                         }}
\DoxyCodeLine{5503 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{5504 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5505 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART9\_FORCE\_RESET()    (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_UART9RST))}}
\DoxyCodeLine{5506 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART10\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_UART10RST))                                        }}
\DoxyCodeLine{5507 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5508 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{5509 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{5510 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_FORCE\_RESET()    (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM10RST))                                        }}
\DoxyCodeLine{5511 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{5512 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5513 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{5514 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                         }}
\DoxyCodeLine{5515 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_DFSDM1RST))}}
\DoxyCodeLine{5516 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5517 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_DFSDM2RST))}}
\DoxyCodeLine{5518 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5519 }
\DoxyCodeLine{5520 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{5521 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5522 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART9\_RELEASE\_RESET()  (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_UART9RST))}}
\DoxyCodeLine{5523 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART10\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_UART10RST))                                        }}
\DoxyCodeLine{5524 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5525 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{5526 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{5527 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET()  (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{5528 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{5529 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5530 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{5531 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5532 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_DFSDM1RST))}}
\DoxyCodeLine{5533 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5534 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_DFSDM2RST))}}
\DoxyCodeLine{5535 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5548 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{5549 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{5550 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{5551 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{5552 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()        (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{5553 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{5554 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{5555 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5556 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{5557 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5558 }
\DoxyCodeLine{5559 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{5560 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{5561 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{5562 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{5563 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()       (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{5564 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{5565 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{5566 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5567 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{5568 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5581 \textcolor{preprocessor}{\#if defined(STM32F423xx)}}
\DoxyCodeLine{5582 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_AESLPEN))                                        }}
\DoxyCodeLine{5583 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_AESLPEN))}}
\DoxyCodeLine{5584 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5585                                         }
\DoxyCodeLine{5586 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{5587 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{5588 }
\DoxyCodeLine{5589 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()   (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{5590 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()  (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{5603 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5604 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FSMC\_CLK\_SLEEP\_ENABLE()   (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_FSMCLPEN))}}
\DoxyCodeLine{5605 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{5606 }
\DoxyCodeLine{5607 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FSMC\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB3LPENR \&= \string~(RCC\_AHB3LPENR\_FSMCLPEN))}}
\DoxyCodeLine{5608 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE()  (RCC-\/>AHB3LPENR \&= \string~(RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{5609 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5610 }
\DoxyCodeLine{5623 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{5624 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{5625 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM4LPEN))                                        }}
\DoxyCodeLine{5626 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{5627 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{5628 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{5629 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{5630 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{5631 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5632 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_LPTIM1LPEN))}}
\DoxyCodeLine{5633 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5634 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_RTCAPBLPEN))}}
\DoxyCodeLine{5635 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_SPI3LPEN))                                       }}
\DoxyCodeLine{5636 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5637 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{5638 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5639 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5640 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{5641 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{5642 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5643 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_I2C3LPEN))                                        }}
\DoxyCodeLine{5644 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_FMPI2C1LPEN))}}
\DoxyCodeLine{5645 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{5646 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{5647 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5648 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_CAN3LPEN))}}
\DoxyCodeLine{5649 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE()     (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{5650 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART7LPEN))}}
\DoxyCodeLine{5651 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART8LPEN))                                        }}
\DoxyCodeLine{5652 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5653 }
\DoxyCodeLine{5654 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{5655 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{5656 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{5657 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{5658 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{5659 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{5660 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{5661 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{5662 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5663 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_LPTIM1LPEN))}}
\DoxyCodeLine{5664 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5665 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_RTCAPBLPEN))}}
\DoxyCodeLine{5666 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_SPI3LPEN))                                        }}
\DoxyCodeLine{5667 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5668 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{5669 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5670 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5671 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{5672 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{5673 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                }}
\DoxyCodeLine{5674 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_I2C3LPEN))                                        }}
\DoxyCodeLine{5675 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_CLK\_SLEEP\_DISABLE()(RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_FMPI2C1LPEN))}}
\DoxyCodeLine{5676 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{5677 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{5678 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5679 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_CAN3LPEN))}}
\DoxyCodeLine{5680 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE()    (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{5681 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART7LPEN))}}
\DoxyCodeLine{5682 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART8LPEN))                                        }}
\DoxyCodeLine{5683 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                     }}
\DoxyCodeLine{5696 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{5697 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5698 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART9\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_UART9LPEN))}}
\DoxyCodeLine{5699 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART10\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_UART10LPEN))                                        }}
\DoxyCodeLine{5700 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5701 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{5702 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SPI4LPEN))  }}
\DoxyCodeLine{5703 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_EXTIT\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_EXTITLPEN)) }}
\DoxyCodeLine{5704 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM10LPEN))                                        }}
\DoxyCodeLine{5705 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{5706 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5707 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{5708 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5709 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_DFSDM1LPEN))}}
\DoxyCodeLine{5710 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5711 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_DFSDM2LPEN))}}
\DoxyCodeLine{5712 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5713                                         }
\DoxyCodeLine{5714 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE()    (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{5715 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5716 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART9\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_UART9LPEN))}}
\DoxyCodeLine{5717 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART10\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_UART10LPEN))                                        }}
\DoxyCodeLine{5718 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5719 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE()    (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{5720 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()    (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{5721 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_EXTIT\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_EXTITLPEN))}}
\DoxyCodeLine{5722 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM10LPEN))    }}
\DoxyCodeLine{5723 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE()    (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{5724 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5725 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE()    (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{5726 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5727 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_DFSDM1LPEN))}}
\DoxyCodeLine{5728 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5729 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_DFSDM2LPEN))}}
\DoxyCodeLine{5730 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{                                        }}
\DoxyCodeLine{5734 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5735 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{5736 }
\DoxyCodeLine{5737 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ PLL Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{5738 \textcolor{preprocessor}{\#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F446xx) ||\(\backslash\)}}
\DoxyCodeLine{5739 \textcolor{preprocessor}{    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \(\backslash\)}}
\DoxyCodeLine{5740 \textcolor{preprocessor}{    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5774 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_CONFIG(\_\_RCC\_PLLSource\_\_, \_\_PLLM\_\_, \_\_PLLN\_\_, \_\_PLLP\_\_, \_\_PLLQ\_\_,\_\_PLLR\_\_)  \(\backslash\)}}
\DoxyCodeLine{5775 \textcolor{preprocessor}{                            (RCC-\/>PLLCFGR = ((\_\_RCC\_PLLSource\_\_) | (\_\_PLLM\_\_)                   | \(\backslash\)}}
\DoxyCodeLine{5776 \textcolor{preprocessor}{                            ((\_\_PLLN\_\_) << RCC\_PLLCFGR\_PLLN\_Pos)                      | \(\backslash\)}}
\DoxyCodeLine{5777 \textcolor{preprocessor}{                            ((((\_\_PLLP\_\_) >> 1U) -\/1U) << RCC\_PLLCFGR\_PLLP\_Pos)          | \(\backslash\)}}
\DoxyCodeLine{5778 \textcolor{preprocessor}{                            ((\_\_PLLQ\_\_) << RCC\_PLLCFGR\_PLLQ\_Pos)                      | \(\backslash\)}}
\DoxyCodeLine{5779 \textcolor{preprocessor}{                            ((\_\_PLLR\_\_) << RCC\_PLLCFGR\_PLLR\_Pos)))}}
\DoxyCodeLine{5780 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5810 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_CONFIG(\_\_RCC\_PLLSource\_\_, \_\_PLLM\_\_, \_\_PLLN\_\_, \_\_PLLP\_\_, \_\_PLLQ\_\_)     \(\backslash\)}}
\DoxyCodeLine{5811 \textcolor{preprocessor}{                            (RCC-\/>PLLCFGR = (0x20000000U | (\_\_RCC\_PLLSource\_\_) | (\_\_PLLM\_\_)| \(\backslash\)}}
\DoxyCodeLine{5812 \textcolor{preprocessor}{                            ((\_\_PLLN\_\_) << RCC\_PLLCFGR\_PLLN\_Pos)                | \(\backslash\)}}
\DoxyCodeLine{5813 \textcolor{preprocessor}{                            ((((\_\_PLLP\_\_) >> 1U) -\/1U) << RCC\_PLLCFGR\_PLLP\_Pos)    | \(\backslash\)}}
\DoxyCodeLine{5814 \textcolor{preprocessor}{                            ((\_\_PLLQ\_\_) << RCC\_PLLCFGR\_PLLQ\_Pos)))}}
\DoxyCodeLine{5815 \textcolor{preprocessor}{ \#endif }\textcolor{comment}{/* STM32F410xx || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5816 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{5817                              }
\DoxyCodeLine{5818 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/PLLI2S Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{5819 \textcolor{preprocessor}{\#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \(\backslash\)}}
\DoxyCodeLine{5820 \textcolor{preprocessor}{    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \(\backslash\)}}
\DoxyCodeLine{5821 \textcolor{preprocessor}{    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \(\backslash\)}}
\DoxyCodeLine{5822 \textcolor{preprocessor}{    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \(\backslash\)}}
\DoxyCodeLine{5823 \textcolor{preprocessor}{    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5824 }
\DoxyCodeLine{5828 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLI2S\_ENABLE() (*(\_\_IO uint32\_t *) RCC\_CR\_PLLI2SON\_BB = ENABLE)}}
\DoxyCodeLine{5829 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLI2S\_DISABLE() (*(\_\_IO uint32\_t *) RCC\_CR\_PLLI2SON\_BB = DISABLE)}}
\DoxyCodeLine{5830 }
\DoxyCodeLine{5831 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||}}
\DoxyCodeLine{5832 \textcolor{comment}{          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || }}
\DoxyCodeLine{5833 \textcolor{comment}{          STM32F412Rx || STM32F412Cx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5834 \textcolor{preprocessor}{\#if defined(STM32F446xx)}}
\DoxyCodeLine{5862 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLI2S\_CONFIG(\_\_PLLI2SM\_\_, \_\_PLLI2SN\_\_, \_\_PLLI2SP\_\_, \_\_PLLI2SQ\_\_, \_\_PLLI2SR\_\_)    \(\backslash\)}}
\DoxyCodeLine{5863 \textcolor{preprocessor}{                               (RCC-\/>PLLI2SCFGR = ((\_\_PLLI2SM\_\_)                                   |\(\backslash\)}}
\DoxyCodeLine{5864 \textcolor{preprocessor}{                               ((\_\_PLLI2SN\_\_) << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)             |\(\backslash\)}}
\DoxyCodeLine{5865 \textcolor{preprocessor}{                               ((((\_\_PLLI2SP\_\_) >> 1U) -\/1U) << RCC\_PLLI2SCFGR\_PLLI2SP\_Pos) |\(\backslash\)}}
\DoxyCodeLine{5866 \textcolor{preprocessor}{                               ((\_\_PLLI2SQ\_\_) << RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos)             |\(\backslash\)}}
\DoxyCodeLine{5867 \textcolor{preprocessor}{                               ((\_\_PLLI2SR\_\_) << RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)))}}
\DoxyCodeLine{5868 \textcolor{preprocessor}{\#elif defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\(\backslash\)}}
\DoxyCodeLine{5869 \textcolor{preprocessor}{      defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{5893 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLI2S\_CONFIG(\_\_PLLI2SM\_\_, \_\_PLLI2SN\_\_, \_\_PLLI2SQ\_\_, \_\_PLLI2SR\_\_)    \(\backslash\)}}
\DoxyCodeLine{5894 \textcolor{preprocessor}{                               (RCC-\/>PLLI2SCFGR = ((\_\_PLLI2SM\_\_)                                   |\(\backslash\)}}
\DoxyCodeLine{5895 \textcolor{preprocessor}{                               ((\_\_PLLI2SN\_\_) << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)             |\(\backslash\)}}
\DoxyCodeLine{5896 \textcolor{preprocessor}{                               ((\_\_PLLI2SQ\_\_) << RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos)             |\(\backslash\)}}
\DoxyCodeLine{5897 \textcolor{preprocessor}{                               ((\_\_PLLI2SR\_\_) << RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)))}}
\DoxyCodeLine{5898 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5914 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLI2S\_CONFIG(\_\_PLLI2SN\_\_, \_\_PLLI2SR\_\_)                                                    \(\backslash\)}}
\DoxyCodeLine{5915 \textcolor{preprocessor}{                               (RCC-\/>PLLI2SCFGR = (((\_\_PLLI2SN\_\_) << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)  |\(\backslash\)}}
\DoxyCodeLine{5916 \textcolor{preprocessor}{                               ((\_\_PLLI2SR\_\_) << RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)))}}
\DoxyCodeLine{5917 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F446xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5918 }
\DoxyCodeLine{5919 \textcolor{preprocessor}{\#if defined(STM32F411xE)}}
\DoxyCodeLine{5940 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLI2S\_I2SCLK\_CONFIG(\_\_PLLI2SM\_\_, \_\_PLLI2SN\_\_, \_\_PLLI2SR\_\_) (RCC-\/>PLLI2SCFGR = ((\_\_PLLI2SM\_\_)                                                       |\(\backslash\)}}
\DoxyCodeLine{5941 \textcolor{preprocessor}{                                                                                                  ((\_\_PLLI2SN\_\_) << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)             |\(\backslash\)}}
\DoxyCodeLine{5942 \textcolor{preprocessor}{                                                                                                  ((\_\_PLLI2SR\_\_) << RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)))}}
\DoxyCodeLine{5943 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F411xE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5944 }
\DoxyCodeLine{5945 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{5963 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLI2S\_SAICLK\_CONFIG(\_\_PLLI2SN\_\_, \_\_PLLI2SQ\_\_, \_\_PLLI2SR\_\_) (RCC-\/>PLLI2SCFGR = ((\_\_PLLI2SN\_\_) << 6U)  |\(\backslash\)}}
\DoxyCodeLine{5964 \textcolor{preprocessor}{                                                                                                 ((\_\_PLLI2SQ\_\_) << 24U) |\(\backslash\)}}
\DoxyCodeLine{5965 \textcolor{preprocessor}{                                                                                                 ((\_\_PLLI2SR\_\_) << 28U))}}
\DoxyCodeLine{5966 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{   }}
\DoxyCodeLine{5967 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{5968 }
\DoxyCodeLine{5969 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ PLLSAI Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{5970 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{5975 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_ENABLE() (*(\_\_IO uint32\_t *) RCC\_CR\_PLLSAION\_BB = ENABLE)}}
\DoxyCodeLine{5976 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_DISABLE() (*(\_\_IO uint32\_t *) RCC\_CR\_PLLSAION\_BB = DISABLE)}}
\DoxyCodeLine{5977 }
\DoxyCodeLine{5978 \textcolor{preprocessor}{\#if defined(STM32F446xx)}}
\DoxyCodeLine{6004 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_CONFIG(\_\_PLLSAIM\_\_, \_\_PLLSAIN\_\_, \_\_PLLSAIP\_\_, \_\_PLLSAIQ\_\_, \_\_PLLSAIR\_\_)     \(\backslash\)}}
\DoxyCodeLine{6005 \textcolor{preprocessor}{                               (RCC-\/>PLLSAICFGR = ((\_\_PLLSAIM\_\_)                                   | \(\backslash\)}}
\DoxyCodeLine{6006 \textcolor{preprocessor}{                               ((\_\_PLLSAIN\_\_) << RCC\_PLLSAICFGR\_PLLSAIN\_Pos)             | \(\backslash\)}}
\DoxyCodeLine{6007 \textcolor{preprocessor}{                               ((((\_\_PLLSAIP\_\_) >> 1U) -\/1U) << RCC\_PLLSAICFGR\_PLLSAIP\_Pos) | \(\backslash\)}}
\DoxyCodeLine{6008 \textcolor{preprocessor}{                               ((\_\_PLLSAIQ\_\_) << RCC\_PLLSAICFGR\_PLLSAIQ\_Pos))) }}
\DoxyCodeLine{6009 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F446xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6010                                  }
\DoxyCodeLine{6011 \textcolor{preprocessor}{\#if defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{6028 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_CONFIG(\_\_PLLSAIN\_\_, \_\_PLLSAIP\_\_, \_\_PLLSAIQ\_\_, \_\_PLLSAIR\_\_) \(\backslash\)}}
\DoxyCodeLine{6029 \textcolor{preprocessor}{                               (RCC-\/>PLLSAICFGR = (((\_\_PLLSAIN\_\_) << RCC\_PLLSAICFGR\_PLLSAIN\_Pos)             |\(\backslash\)}}
\DoxyCodeLine{6030 \textcolor{preprocessor}{                                                   ((((\_\_PLLSAIP\_\_) >> 1U) -\/1U) << RCC\_PLLSAICFGR\_PLLSAIP\_Pos) |\(\backslash\)}}
\DoxyCodeLine{6031 \textcolor{preprocessor}{                                                   ((\_\_PLLSAIQ\_\_) << RCC\_PLLSAICFGR\_PLLSAIQ\_Pos)             |\(\backslash\)}}
\DoxyCodeLine{6032 \textcolor{preprocessor}{                                                   ((\_\_PLLSAIR\_\_) << RCC\_PLLSAICFGR\_PLLSAIR\_Pos)))}}
\DoxyCodeLine{6033 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{                                 }}
\DoxyCodeLine{6034 }
\DoxyCodeLine{6035 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)}}
\DoxyCodeLine{6050 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_CONFIG(\_\_PLLSAIN\_\_, \_\_PLLSAIQ\_\_, \_\_PLLSAIR\_\_)                                        \(\backslash\)}}
\DoxyCodeLine{6051 \textcolor{preprocessor}{                               (RCC-\/>PLLSAICFGR = (((\_\_PLLSAIN\_\_) << RCC\_PLLSAICFGR\_PLLSAIN\_Pos)  | \(\backslash\)}}
\DoxyCodeLine{6052 \textcolor{preprocessor}{                               ((\_\_PLLSAIQ\_\_) << RCC\_PLLSAICFGR\_PLLSAIQ\_Pos)                      | \(\backslash\)}}
\DoxyCodeLine{6053 \textcolor{preprocessor}{                               ((\_\_PLLSAIR\_\_) << RCC\_PLLSAICFGR\_PLLSAIR\_Pos)))}}
\DoxyCodeLine{6054 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6055 }
\DoxyCodeLine{6056 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6057 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{6058 }
\DoxyCodeLine{6059 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ PLLSAI/PLLI2S Dividers Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{6060 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{6067 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVR\_CONFIG(\_\_PLLI2SDivR\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_PLLI2SDIVR, (\_\_PLLI2SDivR\_\_)-\/1U))}}
\DoxyCodeLine{6068 }
\DoxyCodeLine{6074 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_PLLSAICLKDIVR\_CONFIG(\_\_PLLDivR\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_PLLDIVR, ((\_\_PLLDivR\_\_)-\/1U)<<8U))                                 }}
\DoxyCodeLine{6075 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{  }}
\DoxyCodeLine{6076                                  }
\DoxyCodeLine{6077 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)  || defined(STM32F446xx) ||\(\backslash\)}}
\DoxyCodeLine{6078 \textcolor{preprocessor}{    defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{6085 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVQ\_CONFIG(\_\_PLLI2SDivQ\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_PLLI2SDIVQ, (\_\_PLLI2SDivQ\_\_)-\/1U))}}
\DoxyCodeLine{6086 }
\DoxyCodeLine{6093 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVQ\_CONFIG(\_\_PLLSAIDivQ\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_PLLSAIDIVQ, ((\_\_PLLSAIDivQ\_\_)-\/1U)<<8U))}}
\DoxyCodeLine{6094 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6095 }
\DoxyCodeLine{6096 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{6105 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVR\_CONFIG(\_\_PLLSAIDivR\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_PLLSAIDIVR, (\_\_PLLSAIDivR\_\_)))}}
\DoxyCodeLine{6106 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6107 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{6108 }
\DoxyCodeLine{6109 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ Peripheral Clock selection -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{6110 \textcolor{preprocessor}{\#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\(\backslash\)}}
\DoxyCodeLine{6111 \textcolor{preprocessor}{    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\(\backslash\)}}
\DoxyCodeLine{6112 \textcolor{preprocessor}{    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F469xx) ||\(\backslash\)}}
\DoxyCodeLine{6113 \textcolor{preprocessor}{    defined(STM32F479xx)}}
\DoxyCodeLine{6122 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2S\_CONFIG(\_\_SOURCE\_\_) (*(\_\_IO uint32\_t *) RCC\_CFGR\_I2SSRC\_BB = (\_\_SOURCE\_\_))}}
\DoxyCodeLine{6123 }
\DoxyCodeLine{6124 }
\DoxyCodeLine{6131 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2S\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>CFGR, RCC\_CFGR\_I2SSRC)))}}
\DoxyCodeLine{6132 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6133                                  }
\DoxyCodeLine{6134 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{6135                                  }
\DoxyCodeLine{6149 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI\_BLOCKACLKSOURCE\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_SAI1ASRC, (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6150 }
\DoxyCodeLine{6164 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI\_BLOCKBCLKSOURCE\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_SAI1BSRC, (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6165 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6166 }
\DoxyCodeLine{6167 \textcolor{preprocessor}{\#if defined(STM32F446xx)}}
\DoxyCodeLine{6179 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_SAI1SRC, (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6180 }
\DoxyCodeLine{6189 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SAI1\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_SAI1SRC))}}
\DoxyCodeLine{6190 }
\DoxyCodeLine{6202 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_SAI2SRC, (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6203 }
\DoxyCodeLine{6212 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SAI2\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_SAI2SRC))}}
\DoxyCodeLine{6213 }
\DoxyCodeLine{6223 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2S\_APB1\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_I2S1SRC, (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6224 }
\DoxyCodeLine{6232 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2S\_APB1\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_I2S1SRC))}}
\DoxyCodeLine{6233 }
\DoxyCodeLine{6243 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2S\_APB2\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_I2S2SRC, (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6244 }
\DoxyCodeLine{6252 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2S\_APB2\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_I2S2SRC))}}
\DoxyCodeLine{6253 }
\DoxyCodeLine{6260 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_CECSEL, (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6261 }
\DoxyCodeLine{6267 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_CEC\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_CECSEL))}}
\DoxyCodeLine{6268 }
\DoxyCodeLine{6276 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_FMPI2C1SEL, (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6277 }
\DoxyCodeLine{6284 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_FMPI2C1\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_FMPI2C1SEL))}}
\DoxyCodeLine{6285 }
\DoxyCodeLine{6292 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CLK48\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_CK48MSEL, (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6293 }
\DoxyCodeLine{6299 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_CLK48\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_CK48MSEL))}}
\DoxyCodeLine{6300 }
\DoxyCodeLine{6307 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_SDIOSEL, (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6308 }
\DoxyCodeLine{6314 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SDIO\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_SDIOSEL))}}
\DoxyCodeLine{6315 }
\DoxyCodeLine{6322 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_SPDIFRXSEL, (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6323 }
\DoxyCodeLine{6329 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SPDIFRX\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_SPDIFRXSEL))}}
\DoxyCodeLine{6330 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F446xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6331       }
\DoxyCodeLine{6332 \textcolor{preprocessor}{\#if defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{6333       }
\DoxyCodeLine{6340 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CLK48\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_CK48MSEL, (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6341 }
\DoxyCodeLine{6347 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_CLK48\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_CK48MSEL))}}
\DoxyCodeLine{6348 }
\DoxyCodeLine{6355 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_SDIOSEL, (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6356 }
\DoxyCodeLine{6362 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SDIO\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_SDIOSEL))  }}
\DoxyCodeLine{6363       }
\DoxyCodeLine{6370 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_DSISEL, (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6371 }
\DoxyCodeLine{6377 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_DSI\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_DSISEL))       }}
\DoxyCodeLine{6378       }
\DoxyCodeLine{6379 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6380 }
\DoxyCodeLine{6381 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\(\backslash\)}}
\DoxyCodeLine{6382 \textcolor{preprocessor}{    defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{6390 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CONFIG(\_\_DFSDM1\_CLKSOURCE\_\_)  MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_CKDFSDM1SEL, (\_\_DFSDM1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{6391 }
\DoxyCodeLine{6397 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_DFSDM1\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_CKDFSDM1SEL)))}}
\DoxyCodeLine{6398 }
\DoxyCodeLine{6407 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1AUDIO\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_CKDFSDM1ASEL, (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6408 }
\DoxyCodeLine{6416 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_DFSDM1AUDIO\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_CKDFSDM1ASEL))}}
\DoxyCodeLine{6417 }
\DoxyCodeLine{6418 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{6426 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_CONFIG(\_\_DFSDM2\_CLKSOURCE\_\_)  MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_CKDFSDM1SEL, (\_\_DFSDM2\_CLKSOURCE\_\_))}}
\DoxyCodeLine{6427 }
\DoxyCodeLine{6433 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_DFSDM2\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_CKDFSDM1SEL)))}}
\DoxyCodeLine{6434 }
\DoxyCodeLine{6442 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2AUDIO\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_CKDFSDM2ASEL, (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6443 }
\DoxyCodeLine{6450 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_DFSDM2AUDIO\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_CKDFSDM2ASEL))}}
\DoxyCodeLine{6451       }
\DoxyCodeLine{6463 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI\_BLOCKACLKSOURCE\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_SAI1ASRC, (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6464       }
\DoxyCodeLine{6473 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SAI\_BLOCKA\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_SAI1ASRC))}}
\DoxyCodeLine{6474 }
\DoxyCodeLine{6486 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI\_BLOCKBCLKSOURCE\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_SAI1BSRC, (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6487       }
\DoxyCodeLine{6496 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SAI\_BLOCKB\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_SAI1BSRC))}}
\DoxyCodeLine{6497 }
\DoxyCodeLine{6506 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_LPTIM1SEL, (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6507 }
\DoxyCodeLine{6515 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_LPTIM1SEL))      }}
\DoxyCodeLine{6516 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6517       }
\DoxyCodeLine{6526 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2S\_APB1\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_I2S1SRC, (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6527 }
\DoxyCodeLine{6535 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2S\_APB1\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_I2S1SRC))}}
\DoxyCodeLine{6536 }
\DoxyCodeLine{6545 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2S\_APB2\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_I2S2SRC, (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6546 }
\DoxyCodeLine{6554 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2S\_APB2\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_I2S2SRC))}}
\DoxyCodeLine{6555 }
\DoxyCodeLine{6564 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_I2S\_CONFIG(\_\_SOURCE\_\_) (*(\_\_IO uint32\_t *) RCC\_PLLI2SCFGR\_PLLI2SSRC\_BB = (\_\_SOURCE\_\_))}}
\DoxyCodeLine{6565       }
\DoxyCodeLine{6573 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_FMPI2C1SEL, (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6574 }
\DoxyCodeLine{6581 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_FMPI2C1\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_FMPI2C1SEL))}}
\DoxyCodeLine{6582 }
\DoxyCodeLine{6589 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CLK48\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_CK48MSEL, (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6590 }
\DoxyCodeLine{6596 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_CLK48\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_CK48MSEL))}}
\DoxyCodeLine{6597 }
\DoxyCodeLine{6604 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_SDIOSEL, (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6605 }
\DoxyCodeLine{6611 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SDIO\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_SDIOSEL))}}
\DoxyCodeLine{6612 }
\DoxyCodeLine{6613 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6614 }
\DoxyCodeLine{6615 \textcolor{preprocessor}{\#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)}}
\DoxyCodeLine{6623 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2S\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_I2SSRC, (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6624 }
\DoxyCodeLine{6631 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2S\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR, RCC\_DCKCFGR\_I2SSRC))}}
\DoxyCodeLine{6632 }
\DoxyCodeLine{6640 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMPI2C1\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_FMPI2C1SEL, (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6641 }
\DoxyCodeLine{6648 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_FMPI2C1\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_FMPI2C1SEL))}}
\DoxyCodeLine{6649 }
\DoxyCodeLine{6658 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CONFIG(\_\_SOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_LPTIM1SEL, (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{6659 }
\DoxyCodeLine{6667 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_LPTIM1SEL))}}
\DoxyCodeLine{6668 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F410Tx || STM32F410Cx || STM32F410Rx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6669       }
\DoxyCodeLine{6670 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\(\backslash\)}}
\DoxyCodeLine{6671 \textcolor{preprocessor}{    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\(\backslash\)}}
\DoxyCodeLine{6672 \textcolor{preprocessor}{    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\(\backslash\)}}
\DoxyCodeLine{6673 \textcolor{preprocessor}{    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\(\backslash\)}}
\DoxyCodeLine{6674 \textcolor{preprocessor}{    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{6688 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIMCLKPRESCALER(\_\_PRESC\_\_) (*(\_\_IO uint32\_t *) RCC\_DCKCFGR\_TIMPRE\_BB = (\_\_PRESC\_\_))}}
\DoxyCodeLine{6689 }
\DoxyCodeLine{6690 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx) || STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE ||\(\backslash\)}}
\DoxyCodeLine{6691 \textcolor{comment}{          STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx  || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx ||\(\backslash\)}}
\DoxyCodeLine{6692 \textcolor{comment}{          STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6693 }
\DoxyCodeLine{6694 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{6695 }
\DoxyCodeLine{6696 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{6699 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_ENABLE\_IT() (RCC-\/>CIR |= (RCC\_CIR\_PLLSAIRDYIE))}}
\DoxyCodeLine{6700 }
\DoxyCodeLine{6703 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_DISABLE\_IT() (RCC-\/>CIR \&= \string~(RCC\_CIR\_PLLSAIRDYIE))}}
\DoxyCodeLine{6704 }
\DoxyCodeLine{6707 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_CLEAR\_IT() (RCC-\/>CIR |= (RCC\_CIR\_PLLSAIRDYF))}}
\DoxyCodeLine{6708 }
\DoxyCodeLine{6712 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_GET\_IT() ((RCC-\/>CIR \& (RCC\_CIR\_PLLSAIRDYIE)) == (RCC\_CIR\_PLLSAIRDYIE))}}
\DoxyCodeLine{6713 }
\DoxyCodeLine{6717 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_GET\_FLAG() ((RCC-\/>CR \& (RCC\_CR\_PLLSAIRDY)) == (RCC\_CR\_PLLSAIRDY))}}
\DoxyCodeLine{6718 }
\DoxyCodeLine{6719 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6720 }
\DoxyCodeLine{6721 \textcolor{preprocessor}{\#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)}}
\DoxyCodeLine{6724 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MCO1\_ENABLE() (*(\_\_IO uint32\_t *) RCC\_CFGR\_MCO1EN\_BB = ENABLE)}}
\DoxyCodeLine{6725 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MCO1\_DISABLE() (*(\_\_IO uint32\_t *) RCC\_CFGR\_MCO1EN\_BB = DISABLE)}}
\DoxyCodeLine{6726 }
\DoxyCodeLine{6729 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MCO2\_ENABLE() (*(\_\_IO uint32\_t *) RCC\_CFGR\_MCO2EN\_BB = ENABLE)}}
\DoxyCodeLine{6730 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MCO2\_DISABLE() (*(\_\_IO uint32\_t *) RCC\_CFGR\_MCO2EN\_BB = DISABLE)}}
\DoxyCodeLine{6731 }
\DoxyCodeLine{6732 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F410Tx || STM32F410Cx || STM32F410Rx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6733 }
\DoxyCodeLine{6738 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{6746 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_RCCEx\_PeriphCLKConfig(RCC\_PeriphCLKInitTypeDef  *PeriphClkInit);}
\DoxyCodeLine{6747 \textcolor{keywordtype}{void} HAL\_RCCEx\_GetPeriphCLKConfig(RCC\_PeriphCLKInitTypeDef  *PeriphClkInit);}
\DoxyCodeLine{6748 }
\DoxyCodeLine{6749 uint32\_t HAL\_RCCEx\_GetPeriphCLKFreq(uint32\_t PeriphClk);}
\DoxyCodeLine{6750 }
\DoxyCodeLine{6751 \textcolor{preprocessor}{\#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) ||\(\backslash\)}}
\DoxyCodeLine{6752 \textcolor{preprocessor}{    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||\(\backslash\)}}
\DoxyCodeLine{6753 \textcolor{preprocessor}{    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\(\backslash\)}}
\DoxyCodeLine{6754 \textcolor{preprocessor}{    defined(STM32F423xx)}}
\DoxyCodeLine{6755 \textcolor{keywordtype}{void} HAL\_RCCEx\_SelectLSEMode(uint8\_t Mode);}
\DoxyCodeLine{6756 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6757 \textcolor{preprocessor}{\#if defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{6758 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_RCCEx\_EnablePLLI2S(RCC\_PLLI2SInitTypeDef  *PLLI2SInit);}
\DoxyCodeLine{6759 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_RCCEx\_DisablePLLI2S(\textcolor{keywordtype}{void});}
\DoxyCodeLine{6760 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLI2S\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6761 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{6762 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_RCCEx\_EnablePLLSAI(RCC\_PLLSAIInitTypeDef  *PLLSAIInit);}
\DoxyCodeLine{6763 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_RCCEx\_DisablePLLSAI(\textcolor{keywordtype}{void});}
\DoxyCodeLine{6764 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6772 \textcolor{comment}{/* Private types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{6773 \textcolor{comment}{/* Private variables -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{6774 \textcolor{comment}{/* Private constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{6783 \textcolor{comment}{/* -\/-\/-\/ CR Register -\/-\/-\/*/}  }
\DoxyCodeLine{6784 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\(\backslash\)}}
\DoxyCodeLine{6785 \textcolor{preprocessor}{    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{6786 \textcolor{comment}{/* Alias word address of PLLSAION bit */}}
\DoxyCodeLine{6787 \textcolor{preprocessor}{\#define RCC\_PLLSAION\_BIT\_NUMBER       0x1CU}}
\DoxyCodeLine{6788 \textcolor{preprocessor}{\#define RCC\_CR\_PLLSAION\_BB            (PERIPH\_BB\_BASE + (RCC\_CR\_OFFSET * 32U) + (RCC\_PLLSAION\_BIT\_NUMBER * 4U))}}
\DoxyCodeLine{6789 }
\DoxyCodeLine{6790 \textcolor{preprocessor}{\#define PLLSAI\_TIMEOUT\_VALUE          2U  }\textcolor{comment}{/* Timeout value fixed to 2 ms  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6791 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6792 }
\DoxyCodeLine{6793 \textcolor{preprocessor}{\#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \(\backslash\)}}
\DoxyCodeLine{6794 \textcolor{preprocessor}{    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \(\backslash\)}}
\DoxyCodeLine{6795 \textcolor{preprocessor}{    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \(\backslash\)}}
\DoxyCodeLine{6796 \textcolor{preprocessor}{    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \(\backslash\)}}
\DoxyCodeLine{6797 \textcolor{preprocessor}{    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{6798 \textcolor{comment}{/* Alias word address of PLLI2SON bit */}}
\DoxyCodeLine{6799 \textcolor{preprocessor}{\#define RCC\_PLLI2SON\_BIT\_NUMBER    0x1AU}}
\DoxyCodeLine{6800 \textcolor{preprocessor}{\#define RCC\_CR\_PLLI2SON\_BB         (PERIPH\_BB\_BASE + (RCC\_CR\_OFFSET * 32U) + (RCC\_PLLI2SON\_BIT\_NUMBER * 4U))}}
\DoxyCodeLine{6801 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||}}
\DoxyCodeLine{6802 \textcolor{comment}{          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx ||}}
\DoxyCodeLine{6803 \textcolor{comment}{          STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6804 }
\DoxyCodeLine{6805 \textcolor{comment}{/* -\/-\/-\/ DCKCFGR Register -\/-\/-\/*/}}
\DoxyCodeLine{6806 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\(\backslash\)}}
\DoxyCodeLine{6807 \textcolor{preprocessor}{    defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F401xC) ||\(\backslash\)}}
\DoxyCodeLine{6808 \textcolor{preprocessor}{    defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\(\backslash\)}}
\DoxyCodeLine{6809 \textcolor{preprocessor}{    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\(\backslash\)}}
\DoxyCodeLine{6810 \textcolor{preprocessor}{    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{6811 \textcolor{comment}{/* Alias word address of TIMPRE bit */}}
\DoxyCodeLine{6812 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_OFFSET            (RCC\_OFFSET + 0x8CU)}}
\DoxyCodeLine{6813 \textcolor{preprocessor}{\#define RCC\_TIMPRE\_BIT\_NUMBER          0x18U}}
\DoxyCodeLine{6814 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_TIMPRE\_BB         (PERIPH\_BB\_BASE + (RCC\_DCKCFGR\_OFFSET * 32U) + (RCC\_TIMPRE\_BIT\_NUMBER * 4U))}}
\DoxyCodeLine{6815 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F410xx || STM32F401xC ||\(\backslash\)}}
\DoxyCodeLine{6816 \textcolor{comment}{          STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\(\backslash\)}}
\DoxyCodeLine{6817 \textcolor{comment}{          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6818 }
\DoxyCodeLine{6819 \textcolor{comment}{/* -\/-\/-\/ CFGR Register -\/-\/-\/*/}}
\DoxyCodeLine{6820 \textcolor{preprocessor}{\#define RCC\_CFGR\_OFFSET            (RCC\_OFFSET + 0x08U)}}
\DoxyCodeLine{6821 \textcolor{preprocessor}{\#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \(\backslash\)}}
\DoxyCodeLine{6822 \textcolor{preprocessor}{    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \(\backslash\)}}
\DoxyCodeLine{6823 \textcolor{preprocessor}{    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \(\backslash\)}}
\DoxyCodeLine{6824 \textcolor{preprocessor}{    defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{6825 \textcolor{comment}{/* Alias word address of I2SSRC bit */}}
\DoxyCodeLine{6826 \textcolor{preprocessor}{\#define RCC\_I2SSRC\_BIT\_NUMBER      0x17U}}
\DoxyCodeLine{6827 \textcolor{preprocessor}{\#define RCC\_CFGR\_I2SSRC\_BB         (PERIPH\_BB\_BASE + (RCC\_CFGR\_OFFSET * 32U) + (RCC\_I2SSRC\_BIT\_NUMBER * 4U))}}
\DoxyCodeLine{6828       }
\DoxyCodeLine{6829 \textcolor{preprocessor}{\#define PLLI2S\_TIMEOUT\_VALUE       2U  }\textcolor{comment}{/* Timeout value fixed to 2 ms  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6830 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||}}
\DoxyCodeLine{6831 \textcolor{comment}{          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6832       }
\DoxyCodeLine{6833 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\(\backslash\)}}
\DoxyCodeLine{6834 \textcolor{preprocessor}{    defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{6835 \textcolor{comment}{/* -\/-\/-\/ PLLI2SCFGR Register -\/-\/-\/*/}}
\DoxyCodeLine{6836 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_OFFSET         (RCC\_OFFSET + 0x84U)}}
\DoxyCodeLine{6837 \textcolor{comment}{/* Alias word address of PLLI2SSRC bit */}}
\DoxyCodeLine{6838 \textcolor{preprocessor}{\#define RCC\_PLLI2SSRC\_BIT\_NUMBER      0x16U}}
\DoxyCodeLine{6839 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SSRC\_BB         (PERIPH\_BB\_BASE + (RCC\_PLLI2SCFGR\_OFFSET * 32U) + (RCC\_PLLI2SSRC\_BIT\_NUMBER * 4U))}}
\DoxyCodeLine{6840       }
\DoxyCodeLine{6841 \textcolor{preprocessor}{\#define PLLI2S\_TIMEOUT\_VALUE          2U  }\textcolor{comment}{/* Timeout value fixed to 2 ms */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6842 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx | STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6843 }
\DoxyCodeLine{6844 \textcolor{preprocessor}{\#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)}}
\DoxyCodeLine{6845 \textcolor{comment}{/* Alias word address of MCO1EN bit */}}
\DoxyCodeLine{6846 \textcolor{preprocessor}{\#define RCC\_MCO1EN\_BIT\_NUMBER      0x8U}}
\DoxyCodeLine{6847 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1EN\_BB         (PERIPH\_BB\_BASE + (RCC\_CFGR\_OFFSET * 32U) + (RCC\_MCO1EN\_BIT\_NUMBER * 4U))}}
\DoxyCodeLine{6848 }
\DoxyCodeLine{6849 \textcolor{comment}{/* Alias word address of MCO2EN bit */}}
\DoxyCodeLine{6850 \textcolor{preprocessor}{\#define RCC\_MCO2EN\_BIT\_NUMBER      0x9U}}
\DoxyCodeLine{6851 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2EN\_BB         (PERIPH\_BB\_BASE + (RCC\_CFGR\_OFFSET * 32U) + (RCC\_MCO2EN\_BIT\_NUMBER * 4U))}}
\DoxyCodeLine{6852 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F410Tx || STM32F410Cx || STM32F410Rx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6853 }
\DoxyCodeLine{6854 \textcolor{preprocessor}{\#define PLL\_TIMEOUT\_VALUE          2U  }\textcolor{comment}{/* 2 ms */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6863 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{6870 \textcolor{preprocessor}{\#if defined(STM32F411xE)}}
\DoxyCodeLine{6871 \textcolor{preprocessor}{\#define IS\_RCC\_PLLN\_VALUE(VALUE) ((192U <= (VALUE)) \&\& ((VALUE) <= 432U))}}
\DoxyCodeLine{6872 \textcolor{preprocessor}{\#define IS\_RCC\_PLLI2SN\_VALUE(VALUE) ((192U <= (VALUE)) \&\& ((VALUE) <= 432U))      }}
\DoxyCodeLine{6873 \textcolor{preprocessor}{\#else }\textcolor{comment}{/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx ||}}
\DoxyCodeLine{6874 \textcolor{comment}{         STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE || STM32F410Tx || STM32F410Cx || }}
\DoxyCodeLine{6875 \textcolor{comment}{         STM32F410Rx || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Cx || STM32F412Rx || }}
\DoxyCodeLine{6876 \textcolor{comment}{         STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6877 \textcolor{preprocessor}{\#define IS\_RCC\_PLLN\_VALUE(VALUE) ((50U <= (VALUE)) \&\& ((VALUE) <= 432U))}}
\DoxyCodeLine{6878 \textcolor{preprocessor}{\#define IS\_RCC\_PLLI2SN\_VALUE(VALUE) ((50U <= (VALUE)) \&\& ((VALUE) <= 432U))}}
\DoxyCodeLine{6879 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* STM32F411xE */}\textcolor{preprocessor}{    }}
\DoxyCodeLine{6880       }
\DoxyCodeLine{6881 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx)}}
\DoxyCodeLine{6882 \textcolor{preprocessor}{\#define IS\_RCC\_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) \&\& ((SELECTION) <= 0x0000007FU))}}
\DoxyCodeLine{6883 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6884 }
\DoxyCodeLine{6885 \textcolor{preprocessor}{\#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx) }}
\DoxyCodeLine{6886 \textcolor{preprocessor}{\#define IS\_RCC\_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) \&\& ((SELECTION) <= 0x00000007U))}}
\DoxyCodeLine{6887 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6888 }
\DoxyCodeLine{6889 \textcolor{preprocessor}{\#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) }}
\DoxyCodeLine{6890 \textcolor{preprocessor}{\#define IS\_RCC\_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) \&\& ((SELECTION) <= 0x0000000FU))}}
\DoxyCodeLine{6891 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F401xC || STM32F401xE || STM32F411xE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6892 }
\DoxyCodeLine{6893 \textcolor{preprocessor}{\#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)}}
\DoxyCodeLine{6894 \textcolor{preprocessor}{\#define IS\_RCC\_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) \&\& ((SELECTION) <= 0x0000001FU))}}
\DoxyCodeLine{6895 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F410Tx || STM32F410Cx || STM32F410Rx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6896 }
\DoxyCodeLine{6897 \textcolor{preprocessor}{\#if defined(STM32F446xx)}}
\DoxyCodeLine{6898 \textcolor{preprocessor}{\#define IS\_RCC\_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) \&\& ((SELECTION) <= 0x00000FFFU))}}
\DoxyCodeLine{6899 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F446xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6900 }
\DoxyCodeLine{6901 \textcolor{preprocessor}{\#if defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{6902 \textcolor{preprocessor}{\#define IS\_RCC\_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) \&\& ((SELECTION) <= 0x000001FFU))}}
\DoxyCodeLine{6903 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6904 }
\DoxyCodeLine{6905 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)}}
\DoxyCodeLine{6906 \textcolor{preprocessor}{\#define IS\_RCC\_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) \&\& ((SELECTION) <= 0x000003FFU))}}
\DoxyCodeLine{6907 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6908       }
\DoxyCodeLine{6909 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{6910 \textcolor{preprocessor}{\#define IS\_RCC\_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) \&\& ((SELECTION) <= 0x00007FFFU))}}
\DoxyCodeLine{6911 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6912       }
\DoxyCodeLine{6913 \textcolor{preprocessor}{\#define IS\_RCC\_PLLI2SR\_VALUE(VALUE) ((2U <= (VALUE)) \&\& ((VALUE) <= 7U))}}
\DoxyCodeLine{6914 }
\DoxyCodeLine{6915 \textcolor{preprocessor}{\#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\(\backslash\)}}
\DoxyCodeLine{6916 \textcolor{preprocessor}{    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{6917 \textcolor{preprocessor}{\#define IS\_RCC\_PLLI2SQ\_VALUE(VALUE)     ((2U <= (VALUE)) \&\& ((VALUE) <= 15U))}}
\DoxyCodeLine{6918 }
\DoxyCodeLine{6919 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAIN\_VALUE(VALUE)     ((50U <= (VALUE)) \&\& ((VALUE) <= 432U))}}
\DoxyCodeLine{6920 }
\DoxyCodeLine{6921 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAIQ\_VALUE(VALUE)     ((2U <= (VALUE)) \&\& ((VALUE) <= 15U))}}
\DoxyCodeLine{6922 }
\DoxyCodeLine{6923 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAIR\_VALUE(VALUE)     ((2U <= (VALUE)) \&\& ((VALUE) <= 7U))}}
\DoxyCodeLine{6924 }
\DoxyCodeLine{6925 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAI\_DIVQ\_VALUE(VALUE) ((1U <= (VALUE)) \&\& ((VALUE) <= 32U))}}
\DoxyCodeLine{6926 }
\DoxyCodeLine{6927 \textcolor{preprocessor}{\#define IS\_RCC\_PLLI2S\_DIVQ\_VALUE(VALUE) ((1U <= (VALUE)) \&\& ((VALUE) <= 32U))}}
\DoxyCodeLine{6928 }
\DoxyCodeLine{6929 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAI\_DIVR\_VALUE(VALUE) (((VALUE) == RCC\_PLLSAIDIVR\_2)  ||\(\backslash\)}}
\DoxyCodeLine{6930 \textcolor{preprocessor}{                                         ((VALUE) == RCC\_PLLSAIDIVR\_4)  ||\(\backslash\)}}
\DoxyCodeLine{6931 \textcolor{preprocessor}{                                         ((VALUE) == RCC\_PLLSAIDIVR\_8)  ||\(\backslash\)}}
\DoxyCodeLine{6932 \textcolor{preprocessor}{                                         ((VALUE) == RCC\_PLLSAIDIVR\_16))}}
\DoxyCodeLine{6933 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6934 }
\DoxyCodeLine{6935 \textcolor{preprocessor}{\#if defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \(\backslash\)}}
\DoxyCodeLine{6936 \textcolor{preprocessor}{    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{6937 \textcolor{preprocessor}{\#define IS\_RCC\_PLLI2SM\_VALUE(VALUE)   ((2U <= (VALUE)) \&\& ((VALUE) <= 63U))}}
\DoxyCodeLine{6938  }
\DoxyCodeLine{6939 \textcolor{preprocessor}{\#define IS\_RCC\_LSE\_MODE(MODE)           (((MODE) == RCC\_LSE\_LOWPOWER\_MODE) ||\(\backslash\)}}
\DoxyCodeLine{6940 \textcolor{preprocessor}{                                         ((MODE) == RCC\_LSE\_HIGHDRIVE\_MODE))}}
\DoxyCodeLine{6941 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6942 }
\DoxyCodeLine{6943 \textcolor{preprocessor}{\#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)}}
\DoxyCodeLine{6944 \textcolor{preprocessor}{\#define IS\_RCC\_PLLR\_VALUE(VALUE) ((2U <= (VALUE)) \&\& ((VALUE) <= 7U))}}
\DoxyCodeLine{6945 }
\DoxyCodeLine{6946 \textcolor{preprocessor}{\#define IS\_RCC\_LSE\_MODE(MODE)           (((MODE) == RCC\_LSE\_LOWPOWER\_MODE) ||\(\backslash\)}}
\DoxyCodeLine{6947 \textcolor{preprocessor}{                                         ((MODE) == RCC\_LSE\_HIGHDRIVE\_MODE))}}
\DoxyCodeLine{6948 }
\DoxyCodeLine{6949 \textcolor{preprocessor}{\#define IS\_RCC\_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC\_FMPI2C1CLKSOURCE\_PCLK1)    ||\(\backslash\)}}
\DoxyCodeLine{6950 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_FMPI2C1CLKSOURCE\_SYSCLK) ||\(\backslash\)}}
\DoxyCodeLine{6951 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_FMPI2C1CLKSOURCE\_HSI))}}
\DoxyCodeLine{6952 }
\DoxyCodeLine{6953 \textcolor{preprocessor}{\#define IS\_RCC\_LPTIM1CLKSOURCE(SOURCE)   (((SOURCE) == RCC\_LPTIM1CLKSOURCE\_PCLK1) ||\(\backslash\)}}
\DoxyCodeLine{6954 \textcolor{preprocessor}{                                          ((SOURCE) == RCC\_LPTIM1CLKSOURCE\_HSI) ||\(\backslash\)}}
\DoxyCodeLine{6955 \textcolor{preprocessor}{                                          ((SOURCE) == RCC\_LPTIM1CLKSOURCE\_LSI) ||\(\backslash\)}}
\DoxyCodeLine{6956 \textcolor{preprocessor}{                                          ((SOURCE) == RCC\_LPTIM1CLKSOURCE\_LSE))}}
\DoxyCodeLine{6957 }
\DoxyCodeLine{6958 \textcolor{preprocessor}{\#define IS\_RCC\_I2SAPBCLKSOURCE(SOURCE)      (((SOURCE) == RCC\_I2SAPBCLKSOURCE\_PLLR)    ||\(\backslash\)}}
\DoxyCodeLine{6959 \textcolor{preprocessor}{                                             ((SOURCE) == RCC\_I2SAPBCLKSOURCE\_EXT)    ||\(\backslash\)}}
\DoxyCodeLine{6960 \textcolor{preprocessor}{                                             ((SOURCE) == RCC\_I2SAPBCLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{6961 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F410Tx || STM32F410Cx || STM32F410Rx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6962 }
\DoxyCodeLine{6963 \textcolor{preprocessor}{\#if defined(STM32F446xx)}}
\DoxyCodeLine{6964 \textcolor{preprocessor}{\#define IS\_RCC\_PLLR\_VALUE(VALUE) ((2U <= (VALUE)) \&\& ((VALUE) <= 7U))}}
\DoxyCodeLine{6965   }
\DoxyCodeLine{6966 \textcolor{preprocessor}{\#define IS\_RCC\_PLLI2SP\_VALUE(VALUE)       (((VALUE) == RCC\_PLLI2SP\_DIV2) ||\(\backslash\)}}
\DoxyCodeLine{6967 \textcolor{preprocessor}{                                           ((VALUE) == RCC\_PLLI2SP\_DIV4) ||\(\backslash\)}}
\DoxyCodeLine{6968 \textcolor{preprocessor}{                                           ((VALUE) == RCC\_PLLI2SP\_DIV6) ||\(\backslash\)}}
\DoxyCodeLine{6969 \textcolor{preprocessor}{                                           ((VALUE) == RCC\_PLLI2SP\_DIV8))}}
\DoxyCodeLine{6970 }
\DoxyCodeLine{6971 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAIM\_VALUE(VALUE)       ((VALUE) <= 63U)}}
\DoxyCodeLine{6972   }
\DoxyCodeLine{6973 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAIP\_VALUE(VALUE)       (((VALUE) == RCC\_PLLSAIP\_DIV2) ||\(\backslash\)}}
\DoxyCodeLine{6974 \textcolor{preprocessor}{                                           ((VALUE) == RCC\_PLLSAIP\_DIV4) ||\(\backslash\)}}
\DoxyCodeLine{6975 \textcolor{preprocessor}{                                           ((VALUE) == RCC\_PLLSAIP\_DIV6) ||\(\backslash\)}}
\DoxyCodeLine{6976 \textcolor{preprocessor}{                                           ((VALUE) == RCC\_PLLSAIP\_DIV8))}}
\DoxyCodeLine{6977 }
\DoxyCodeLine{6978 \textcolor{preprocessor}{\#define IS\_RCC\_SAI1CLKSOURCE(SOURCE)      (((SOURCE) == RCC\_SAI1CLKSOURCE\_PLLSAI) ||\(\backslash\)}}
\DoxyCodeLine{6979 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_SAI1CLKSOURCE\_PLLI2S) ||\(\backslash\)}}
\DoxyCodeLine{6980 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_SAI1CLKSOURCE\_PLLR)   ||\(\backslash\)}}
\DoxyCodeLine{6981 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_SAI1CLKSOURCE\_EXT))}}
\DoxyCodeLine{6982 }
\DoxyCodeLine{6983 \textcolor{preprocessor}{\#define IS\_RCC\_SAI2CLKSOURCE(SOURCE)      (((SOURCE) == RCC\_SAI2CLKSOURCE\_PLLSAI) ||\(\backslash\)}}
\DoxyCodeLine{6984 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_SAI2CLKSOURCE\_PLLI2S) ||\(\backslash\)}}
\DoxyCodeLine{6985 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_SAI2CLKSOURCE\_PLLR)   ||\(\backslash\)}}
\DoxyCodeLine{6986 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_SAI2CLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{6987  }
\DoxyCodeLine{6988 \textcolor{preprocessor}{\#define IS\_RCC\_I2SAPB1CLKSOURCE(SOURCE)   (((SOURCE) == RCC\_I2SAPB1CLKSOURCE\_PLLI2S) ||\(\backslash\)}}
\DoxyCodeLine{6989 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_I2SAPB1CLKSOURCE\_EXT)    ||\(\backslash\)}}
\DoxyCodeLine{6990 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_I2SAPB1CLKSOURCE\_PLLR)   ||\(\backslash\)}}
\DoxyCodeLine{6991 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_I2SAPB1CLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{6992                                               }
\DoxyCodeLine{6993 \textcolor{preprocessor}{ \#define IS\_RCC\_I2SAPB2CLKSOURCE(SOURCE)  (((SOURCE) == RCC\_I2SAPB2CLKSOURCE\_PLLI2S) ||\(\backslash\)}}
\DoxyCodeLine{6994 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_I2SAPB2CLKSOURCE\_EXT)    ||\(\backslash\)}}
\DoxyCodeLine{6995 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_I2SAPB2CLKSOURCE\_PLLR)   ||\(\backslash\)}}
\DoxyCodeLine{6996 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_I2SAPB2CLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{6997 }
\DoxyCodeLine{6998 \textcolor{preprocessor}{\#define IS\_RCC\_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC\_FMPI2C1CLKSOURCE\_PCLK1)    ||\(\backslash\)}}
\DoxyCodeLine{6999 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_FMPI2C1CLKSOURCE\_SYSCLK) ||\(\backslash\)}}
\DoxyCodeLine{7000 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_FMPI2C1CLKSOURCE\_HSI))}}
\DoxyCodeLine{7001 }
\DoxyCodeLine{7002 \textcolor{preprocessor}{\#define IS\_RCC\_CECCLKSOURCE(SOURCE)       (((SOURCE) == RCC\_CECCLKSOURCE\_HSI)   ||\(\backslash\)}}
\DoxyCodeLine{7003 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_CECCLKSOURCE\_LSE))}}
\DoxyCodeLine{7004 }
\DoxyCodeLine{7005 \textcolor{preprocessor}{\#define IS\_RCC\_CLK48CLKSOURCE(SOURCE)      (((SOURCE) == RCC\_CLK48CLKSOURCE\_PLLQ) ||\(\backslash\)}}
\DoxyCodeLine{7006 \textcolor{preprocessor}{                                            ((SOURCE) == RCC\_CLK48CLKSOURCE\_PLLSAIP))}}
\DoxyCodeLine{7007 }
\DoxyCodeLine{7008 \textcolor{preprocessor}{\#define IS\_RCC\_SDIOCLKSOURCE(SOURCE)      (((SOURCE) == RCC\_SDIOCLKSOURCE\_CLK48) ||\(\backslash\)}}
\DoxyCodeLine{7009 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_SDIOCLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{7010 }
\DoxyCodeLine{7011 \textcolor{preprocessor}{\#define IS\_RCC\_SPDIFRXCLKSOURCE(SOURCE)   (((SOURCE) == RCC\_SPDIFRXCLKSOURCE\_PLLR) ||\(\backslash\)}}
\DoxyCodeLine{7012 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_SPDIFRXCLKSOURCE\_PLLI2SP))  }}
\DoxyCodeLine{7013 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F446xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7014 }
\DoxyCodeLine{7015 \textcolor{preprocessor}{\#if defined(STM32F469xx) || defined(STM32F479xx)}}
\DoxyCodeLine{7016 \textcolor{preprocessor}{\#define IS\_RCC\_PLLR\_VALUE(VALUE)            ((2U <= (VALUE)) \&\& ((VALUE) <= 7U))}}
\DoxyCodeLine{7017 }
\DoxyCodeLine{7018 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAIP\_VALUE(VALUE)         (((VALUE) == RCC\_PLLSAIP\_DIV2) ||\(\backslash\)}}
\DoxyCodeLine{7019 \textcolor{preprocessor}{                                             ((VALUE) == RCC\_PLLSAIP\_DIV4) ||\(\backslash\)}}
\DoxyCodeLine{7020 \textcolor{preprocessor}{                                             ((VALUE) == RCC\_PLLSAIP\_DIV6) ||\(\backslash\)}}
\DoxyCodeLine{7021 \textcolor{preprocessor}{                                             ((VALUE) == RCC\_PLLSAIP\_DIV8))}}
\DoxyCodeLine{7022  }
\DoxyCodeLine{7023 \textcolor{preprocessor}{\#define IS\_RCC\_CLK48CLKSOURCE(SOURCE)        (((SOURCE) == RCC\_CLK48CLKSOURCE\_PLLQ) ||\(\backslash\)}}
\DoxyCodeLine{7024 \textcolor{preprocessor}{                                              ((SOURCE) == RCC\_CLK48CLKSOURCE\_PLLSAIP))}}
\DoxyCodeLine{7025 }
\DoxyCodeLine{7026 \textcolor{preprocessor}{\#define IS\_RCC\_SDIOCLKSOURCE(SOURCE)        (((SOURCE) == RCC\_SDIOCLKSOURCE\_CLK48) ||\(\backslash\)}}
\DoxyCodeLine{7027 \textcolor{preprocessor}{                                             ((SOURCE) == RCC\_SDIOCLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{7028 }
\DoxyCodeLine{7029 \textcolor{preprocessor}{\#define IS\_RCC\_DSIBYTELANECLKSOURCE(SOURCE) (((SOURCE) == RCC\_DSICLKSOURCE\_PLLR)  ||\(\backslash\)}}
\DoxyCodeLine{7030 \textcolor{preprocessor}{                                             ((SOURCE) == RCC\_DSICLKSOURCE\_DSIPHY))}}
\DoxyCodeLine{7031 }
\DoxyCodeLine{7032 \textcolor{preprocessor}{\#define IS\_RCC\_LSE\_MODE(MODE)               (((MODE) == RCC\_LSE\_LOWPOWER\_MODE) ||\(\backslash\)}}
\DoxyCodeLine{7033 \textcolor{preprocessor}{                                             ((MODE) == RCC\_LSE\_HIGHDRIVE\_MODE))}}
\DoxyCodeLine{7034 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F469xx || STM32F479xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7035 }
\DoxyCodeLine{7036 \textcolor{preprocessor}{\#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\(\backslash\)}}
\DoxyCodeLine{7037 \textcolor{preprocessor}{    defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{7038 \textcolor{preprocessor}{\#define IS\_RCC\_PLLI2SQ\_VALUE(VALUE) ((2U <= (VALUE)) \&\& ((VALUE) <= 15U))}}
\DoxyCodeLine{7039     }
\DoxyCodeLine{7040 \textcolor{preprocessor}{\#define IS\_RCC\_PLLR\_VALUE(VALUE) ((2U <= (VALUE)) \&\& ((VALUE) <= 7U))}}
\DoxyCodeLine{7041 }
\DoxyCodeLine{7042 \textcolor{preprocessor}{\#define IS\_RCC\_PLLI2SCLKSOURCE(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == RCC\_PLLI2SCLKSOURCE\_PLLSRC) || \(\backslash\)}}
\DoxyCodeLine{7043 \textcolor{preprocessor}{                                            ((\_\_SOURCE\_\_) == RCC\_PLLI2SCLKSOURCE\_EXT))}}
\DoxyCodeLine{7044  }
\DoxyCodeLine{7045 \textcolor{preprocessor}{\#define IS\_RCC\_I2SAPB1CLKSOURCE(SOURCE)   (((SOURCE) == RCC\_I2SAPB1CLKSOURCE\_PLLI2S) ||\(\backslash\)}}
\DoxyCodeLine{7046 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_I2SAPB1CLKSOURCE\_EXT)    ||\(\backslash\)}}
\DoxyCodeLine{7047 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_I2SAPB1CLKSOURCE\_PLLR)   ||\(\backslash\)}}
\DoxyCodeLine{7048 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_I2SAPB1CLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{7049                                               }
\DoxyCodeLine{7050 \textcolor{preprocessor}{ \#define IS\_RCC\_I2SAPB2CLKSOURCE(SOURCE)  (((SOURCE) == RCC\_I2SAPB2CLKSOURCE\_PLLI2S) ||\(\backslash\)}}
\DoxyCodeLine{7051 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_I2SAPB2CLKSOURCE\_EXT)    ||\(\backslash\)}}
\DoxyCodeLine{7052 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_I2SAPB2CLKSOURCE\_PLLR)   ||\(\backslash\)}}
\DoxyCodeLine{7053 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_I2SAPB2CLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{7054 }
\DoxyCodeLine{7055 \textcolor{preprocessor}{\#define IS\_RCC\_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC\_FMPI2C1CLKSOURCE\_PCLK1)    ||\(\backslash\)}}
\DoxyCodeLine{7056 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_FMPI2C1CLKSOURCE\_SYSCLK) ||\(\backslash\)}}
\DoxyCodeLine{7057 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_FMPI2C1CLKSOURCE\_HSI))}}
\DoxyCodeLine{7058 }
\DoxyCodeLine{7059 \textcolor{preprocessor}{\#define IS\_RCC\_CLK48CLKSOURCE(SOURCE)      (((SOURCE) == RCC\_CLK48CLKSOURCE\_PLLQ) ||\(\backslash\)}}
\DoxyCodeLine{7060 \textcolor{preprocessor}{                                            ((SOURCE) == RCC\_CLK48CLKSOURCE\_PLLI2SQ))}}
\DoxyCodeLine{7061 }
\DoxyCodeLine{7062 \textcolor{preprocessor}{\#define IS\_RCC\_SDIOCLKSOURCE(SOURCE)      (((SOURCE) == RCC\_SDIOCLKSOURCE\_CLK48) ||\(\backslash\)}}
\DoxyCodeLine{7063 \textcolor{preprocessor}{                                           ((SOURCE) == RCC\_SDIOCLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{7064 }
\DoxyCodeLine{7065 \textcolor{preprocessor}{\#define IS\_RCC\_DFSDM1CLKSOURCE(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == RCC\_DFSDM1CLKSOURCE\_PCLK2) || \(\backslash\)}}
\DoxyCodeLine{7066 \textcolor{preprocessor}{                                            ((\_\_SOURCE\_\_) == RCC\_DFSDM1CLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{7067 }
\DoxyCodeLine{7068 \textcolor{preprocessor}{\#define IS\_RCC\_DFSDM1AUDIOCLKSOURCE(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == RCC\_DFSDM1AUDIOCLKSOURCE\_I2S1) || \(\backslash\)}}
\DoxyCodeLine{7069 \textcolor{preprocessor}{                                                 ((\_\_SOURCE\_\_) == RCC\_DFSDM1AUDIOCLKSOURCE\_I2S2))}}
\DoxyCodeLine{7070 }
\DoxyCodeLine{7071 \textcolor{preprocessor}{\#if defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{7072 \textcolor{preprocessor}{\#define IS\_RCC\_DFSDM2CLKSOURCE(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == RCC\_DFSDM2CLKSOURCE\_PCLK2) || \(\backslash\)}}
\DoxyCodeLine{7073 \textcolor{preprocessor}{                                            ((\_\_SOURCE\_\_) == RCC\_DFSDM2CLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{7074 }
\DoxyCodeLine{7075 \textcolor{preprocessor}{\#define IS\_RCC\_DFSDM2AUDIOCLKSOURCE(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == RCC\_DFSDM2AUDIOCLKSOURCE\_I2S1) || \(\backslash\)}}
\DoxyCodeLine{7076 \textcolor{preprocessor}{                                                 ((\_\_SOURCE\_\_) == RCC\_DFSDM2AUDIOCLKSOURCE\_I2S2))}}
\DoxyCodeLine{7077 }
\DoxyCodeLine{7078 \textcolor{preprocessor}{\#define IS\_RCC\_LPTIM1CLKSOURCE(SOURCE)   (((SOURCE) == RCC\_LPTIM1CLKSOURCE\_PCLK1) ||\(\backslash\)}}
\DoxyCodeLine{7079 \textcolor{preprocessor}{                                          ((SOURCE) == RCC\_LPTIM1CLKSOURCE\_HSI)  ||\(\backslash\)}}
\DoxyCodeLine{7080 \textcolor{preprocessor}{                                          ((SOURCE) == RCC\_LPTIM1CLKSOURCE\_LSI)  ||\(\backslash\)}}
\DoxyCodeLine{7081 \textcolor{preprocessor}{                                          ((SOURCE) == RCC\_LPTIM1CLKSOURCE\_LSE))}}
\DoxyCodeLine{7082 }
\DoxyCodeLine{7083 \textcolor{preprocessor}{\#define IS\_RCC\_SAIACLKSOURCE(SOURCE)     (((SOURCE) == RCC\_SAIACLKSOURCE\_PLLI2SR) ||\(\backslash\)}}
\DoxyCodeLine{7084 \textcolor{preprocessor}{                                          ((SOURCE) == RCC\_SAIACLKSOURCE\_EXT)     ||\(\backslash\)}}
\DoxyCodeLine{7085 \textcolor{preprocessor}{                                          ((SOURCE) == RCC\_SAIACLKSOURCE\_PLLR)    ||\(\backslash\)}}
\DoxyCodeLine{7086 \textcolor{preprocessor}{                                          ((SOURCE) == RCC\_SAIACLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{7087 }
\DoxyCodeLine{7088 \textcolor{preprocessor}{\#define IS\_RCC\_SAIBCLKSOURCE(SOURCE)     (((SOURCE) == RCC\_SAIBCLKSOURCE\_PLLI2SR) ||\(\backslash\)}}
\DoxyCodeLine{7089 \textcolor{preprocessor}{                                          ((SOURCE) == RCC\_SAIBCLKSOURCE\_EXT)     ||\(\backslash\)}}
\DoxyCodeLine{7090 \textcolor{preprocessor}{                                          ((SOURCE) == RCC\_SAIBCLKSOURCE\_PLLR)    ||\(\backslash\)}}
\DoxyCodeLine{7091 \textcolor{preprocessor}{                                          ((SOURCE) == RCC\_SAIBCLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{7092 }
\DoxyCodeLine{7093 \textcolor{preprocessor}{\#define IS\_RCC\_PLL\_DIVR\_VALUE(VALUE) ((1U <= (VALUE)) \&\& ((VALUE) <= 32U))}}
\DoxyCodeLine{7094 }
\DoxyCodeLine{7095 \textcolor{preprocessor}{\#define IS\_RCC\_PLLI2S\_DIVR\_VALUE(VALUE) ((1U <= (VALUE)) \&\& ((VALUE) <= 32U))}}
\DoxyCodeLine{7096 }
\DoxyCodeLine{7097 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7098 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7099 }
\DoxyCodeLine{7100 \textcolor{preprocessor}{\#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \(\backslash\)}}
\DoxyCodeLine{7101 \textcolor{preprocessor}{    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \(\backslash\)}}
\DoxyCodeLine{7102 \textcolor{preprocessor}{    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \(\backslash\)}}
\DoxyCodeLine{7103 \textcolor{preprocessor}{    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \(\backslash\)}}
\DoxyCodeLine{7104 \textcolor{preprocessor}{    defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)}}
\DoxyCodeLine{7105       }
\DoxyCodeLine{7106 \textcolor{preprocessor}{\#define IS\_RCC\_MCO2SOURCE(SOURCE) (((SOURCE) == RCC\_MCO2SOURCE\_SYSCLK) || ((SOURCE) == RCC\_MCO2SOURCE\_PLLI2SCLK)|| \(\backslash\)}}
\DoxyCodeLine{7107 \textcolor{preprocessor}{                                   ((SOURCE) == RCC\_MCO2SOURCE\_HSE)    || ((SOURCE) == RCC\_MCO2SOURCE\_PLLCLK))}}
\DoxyCodeLine{7108 }
\DoxyCodeLine{7109 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||}}
\DoxyCodeLine{7110 \textcolor{comment}{          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || \(\backslash\)}}
\DoxyCodeLine{7111 \textcolor{comment}{          STM32F412Rx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7112 }
\DoxyCodeLine{7113 \textcolor{preprocessor}{\#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)      }}
\DoxyCodeLine{7114 \textcolor{preprocessor}{\#define IS\_RCC\_MCO2SOURCE(SOURCE) (((SOURCE) == RCC\_MCO2SOURCE\_SYSCLK) || ((SOURCE) == RCC\_MCO2SOURCE\_I2SCLK)|| \(\backslash\)}}
\DoxyCodeLine{7115 \textcolor{preprocessor}{                                   ((SOURCE) == RCC\_MCO2SOURCE\_HSE)    || ((SOURCE) == RCC\_MCO2SOURCE\_PLLCLK))}}
\DoxyCodeLine{7116 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F410Tx || STM32F410Cx || STM32F410Rx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7132 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{7133 \}}
\DoxyCodeLine{7134 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7135 }
\DoxyCodeLine{7136 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32F4xx\_HAL\_RCC\_EX\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7137 }
\DoxyCodeLine{7138 \textcolor{comment}{/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/}}

\end{DoxyCode}
