# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:40 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins[32] ins[33] ins[34] \
 ins[35] ins[36] ins[37] ins[38] ins[39] ins[40] ins[41] ins[42] ins[43] \
 ins[44] ins[45] ins[46] ins[47] ins[48] ins[49] ins[50] ins[51] ins[52] \
 ins[53] ins[54] ins[55] ins[56] ins[57] ins[58] ins[59] ins[60] ins[61] \
 ins[62] ins[63] ins[64] ins[65] ins[66] ins[67] ins_valid[0] ins_valid[1] \
 ins_valid[2] ins_valid[3] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] outs[0] \
 outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs[9] \
 outs[10] outs[11] outs[12] outs[13] outs[14] outs[15] outs[16] outs_valid \
 index[0] index[1] index_valid

.latch       n204 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n209 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n214 control.tehb.dataReg[0]  0
.latch       n219 control.tehb.dataReg[1]  0
.latch       n224 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n118
01 1
.names control.tehb.control.fullReg new_n118 ins_ready[1]
01 1
.names ins_valid[0] new_n118 new_n120
00 1
.names ins_valid[2] new_n120 new_n121
11 1
.names control.tehb.control.fullReg new_n121 ins_ready[2]
01 1
.names ins_valid[3] new_n120 new_n123
11 1
.names new_n121 new_n123 new_n124
01 1
.names control.tehb.control.fullReg new_n124 ins_ready[3]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n126
11 1
.names new_n121 new_n124 new_n127
00 1
.names control.tehb.control.fullReg new_n127 new_n128
00 1
.names new_n126 new_n128 index[1]
00 0
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n130
11 1
.names new_n118 new_n124 new_n131
00 1
.names control.tehb.control.fullReg new_n131 new_n132
00 1
.names new_n130 new_n132 index[0]
00 0
.names ins[17] index[0] new_n134
11 1
.names ins[0] index[0] new_n135
10 1
.names new_n134 new_n135 new_n136
00 1
.names index[1] new_n136 new_n137
00 1
.names ins[34] index[0] new_n138
10 1
.names ins[51] index[0] new_n139
11 1
.names new_n138 new_n139 new_n140
00 1
.names index[1] new_n140 new_n141
10 1
.names new_n137 new_n141 outs[0]
00 0
.names ins[18] index[0] new_n143
11 1
.names ins[1] index[0] new_n144
10 1
.names new_n143 new_n144 new_n145
00 1
.names index[1] new_n145 new_n146
00 1
.names ins[35] index[0] new_n147
10 1
.names ins[52] index[0] new_n148
11 1
.names new_n147 new_n148 new_n149
00 1
.names index[1] new_n149 new_n150
10 1
.names new_n146 new_n150 outs[1]
00 0
.names ins[19] index[0] new_n152
11 1
.names ins[2] index[0] new_n153
10 1
.names new_n152 new_n153 new_n154
00 1
.names index[1] new_n154 new_n155
00 1
.names ins[36] index[0] new_n156
10 1
.names ins[53] index[0] new_n157
11 1
.names new_n156 new_n157 new_n158
00 1
.names index[1] new_n158 new_n159
10 1
.names new_n155 new_n159 outs[2]
00 0
.names ins[20] index[0] new_n161
11 1
.names ins[3] index[0] new_n162
10 1
.names new_n161 new_n162 new_n163
00 1
.names index[1] new_n163 new_n164
00 1
.names ins[37] index[0] new_n165
10 1
.names ins[54] index[0] new_n166
11 1
.names new_n165 new_n166 new_n167
00 1
.names index[1] new_n167 new_n168
10 1
.names new_n164 new_n168 outs[3]
00 0
.names ins[21] index[0] new_n170
11 1
.names ins[4] index[0] new_n171
10 1
.names new_n170 new_n171 new_n172
00 1
.names index[1] new_n172 new_n173
00 1
.names ins[38] index[0] new_n174
10 1
.names ins[55] index[0] new_n175
11 1
.names new_n174 new_n175 new_n176
00 1
.names index[1] new_n176 new_n177
10 1
.names new_n173 new_n177 outs[4]
00 0
.names ins[22] index[0] new_n179
11 1
.names ins[5] index[0] new_n180
10 1
.names new_n179 new_n180 new_n181
00 1
.names index[1] new_n181 new_n182
00 1
.names ins[39] index[0] new_n183
10 1
.names ins[56] index[0] new_n184
11 1
.names new_n183 new_n184 new_n185
00 1
.names index[1] new_n185 new_n186
10 1
.names new_n182 new_n186 outs[5]
00 0
.names ins[23] index[0] new_n188
11 1
.names ins[6] index[0] new_n189
10 1
.names new_n188 new_n189 new_n190
00 1
.names index[1] new_n190 new_n191
00 1
.names ins[40] index[0] new_n192
10 1
.names ins[57] index[0] new_n193
11 1
.names new_n192 new_n193 new_n194
00 1
.names index[1] new_n194 new_n195
10 1
.names new_n191 new_n195 outs[6]
00 0
.names ins[24] index[0] new_n197
11 1
.names ins[7] index[0] new_n198
10 1
.names new_n197 new_n198 new_n199
00 1
.names index[1] new_n199 new_n200
00 1
.names ins[41] index[0] new_n201
10 1
.names ins[58] index[0] new_n202
11 1
.names new_n201 new_n202 new_n203
00 1
.names index[1] new_n203 new_n204_1
10 1
.names new_n200 new_n204_1 outs[7]
00 0
.names ins[25] index[0] new_n206
11 1
.names ins[8] index[0] new_n207
10 1
.names new_n206 new_n207 new_n208
00 1
.names index[1] new_n208 new_n209_1
00 1
.names ins[42] index[0] new_n210
10 1
.names ins[59] index[0] new_n211
11 1
.names new_n210 new_n211 new_n212
00 1
.names index[1] new_n212 new_n213
10 1
.names new_n209_1 new_n213 outs[8]
00 0
.names ins[26] index[0] new_n215
11 1
.names ins[9] index[0] new_n216
10 1
.names new_n215 new_n216 new_n217
00 1
.names index[1] new_n217 new_n218
00 1
.names ins[43] index[0] new_n219_1
10 1
.names ins[60] index[0] new_n220
11 1
.names new_n219_1 new_n220 new_n221
00 1
.names index[1] new_n221 new_n222
10 1
.names new_n218 new_n222 outs[9]
00 0
.names ins[27] index[0] new_n224_1
11 1
.names ins[10] index[0] new_n225
10 1
.names new_n224_1 new_n225 new_n226
00 1
.names index[1] new_n226 new_n227
00 1
.names ins[44] index[0] new_n228
10 1
.names ins[61] index[0] new_n229
11 1
.names new_n228 new_n229 new_n230
00 1
.names index[1] new_n230 new_n231
10 1
.names new_n227 new_n231 outs[10]
00 0
.names ins[28] index[0] new_n233
11 1
.names ins[11] index[0] new_n234
10 1
.names new_n233 new_n234 new_n235
00 1
.names index[1] new_n235 new_n236
00 1
.names ins[45] index[0] new_n237
10 1
.names ins[62] index[0] new_n238
11 1
.names new_n237 new_n238 new_n239
00 1
.names index[1] new_n239 new_n240
10 1
.names new_n236 new_n240 outs[11]
00 0
.names ins[29] index[0] new_n242
11 1
.names ins[12] index[0] new_n243
10 1
.names new_n242 new_n243 new_n244
00 1
.names index[1] new_n244 new_n245
00 1
.names ins[46] index[0] new_n246
10 1
.names ins[63] index[0] new_n247
11 1
.names new_n246 new_n247 new_n248
00 1
.names index[1] new_n248 new_n249
10 1
.names new_n245 new_n249 outs[12]
00 0
.names ins[30] index[0] new_n251
11 1
.names ins[13] index[0] new_n252
10 1
.names new_n251 new_n252 new_n253
00 1
.names index[1] new_n253 new_n254
00 1
.names ins[47] index[0] new_n255
10 1
.names ins[64] index[0] new_n256
11 1
.names new_n255 new_n256 new_n257
00 1
.names index[1] new_n257 new_n258
10 1
.names new_n254 new_n258 outs[13]
00 0
.names ins[31] index[0] new_n260
11 1
.names ins[14] index[0] new_n261
10 1
.names new_n260 new_n261 new_n262
00 1
.names index[1] new_n262 new_n263
00 1
.names ins[48] index[0] new_n264
10 1
.names ins[65] index[0] new_n265
11 1
.names new_n264 new_n265 new_n266
00 1
.names index[1] new_n266 new_n267
10 1
.names new_n263 new_n267 outs[14]
00 0
.names ins[32] index[0] new_n269
11 1
.names ins[15] index[0] new_n270
10 1
.names new_n269 new_n270 new_n271
00 1
.names index[1] new_n271 new_n272
00 1
.names ins[66] index[0] new_n273
11 1
.names ins[49] index[0] new_n274
10 1
.names new_n273 new_n274 new_n275
00 1
.names index[1] new_n275 new_n276
10 1
.names new_n272 new_n276 outs[15]
00 0
.names ins[33] index[0] new_n278
11 1
.names ins[16] index[0] new_n279
10 1
.names new_n278 new_n279 new_n280
00 1
.names index[1] new_n280 new_n281
00 1
.names ins[67] index[0] new_n282
11 1
.names ins[50] index[0] new_n283
10 1
.names new_n282 new_n283 new_n284
00 1
.names index[1] new_n284 new_n285
10 1
.names new_n281 new_n285 outs[16]
00 0
.names new_n120 new_n127 new_n287
11 1
.names control.tehb.control.fullReg new_n287 new_n288
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n288 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n288 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n291
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n292
01 1
.names new_n291 new_n292 new_n293
00 1
.names rst new_n293 new_n294
00 1
.names new_n288 new_n294 n224
01 1
.names new_n291 n224 n204
01 0
.names new_n292 n224 n209
01 0
.names control.tehb.control.fullReg new_n293 new_n298
00 1
.names new_n287 new_n298 new_n299
01 1
.names control.tehb.dataReg[0] new_n299 new_n300
10 1
.names new_n131 new_n299 new_n301
01 1
.names new_n300 new_n301 new_n302
00 1
.names rst new_n302 n214
00 1
.names control.tehb.dataReg[1] new_n299 new_n304
10 1
.names new_n127 new_n299 new_n305
01 1
.names new_n304 new_n305 new_n306
00 1
.names rst new_n306 n219
00 1
.end
