set_property IDELAY_VALUE 12 [get_cells V2NFC100DDR_4/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY]
set_property IDELAY_VALUE 12 [get_cells V2NFC100DDR_6/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY]


#create_debug_core u_ila_1 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
#set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
#set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_1]
#set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
#set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
#set_property port_width 1 [get_debug_ports u_ila_1/clk]
#connect_debug_port u_ila_1/clk [get_nets [list s00_couplers/auto_us_cc_df/m_axi_aclk]]
#set_property port_width 28 [get_debug_ports u_ila_1/probe0]
#connect_debug_port u_ila_1/probe0 [get_nets [list s00_couplers/auto_us_cc_df/m_axi_arready s00_couplers/auto_us_cc_df/m_axi_arvalid s00_couplers/auto_us_cc_df/m_axi_awready s00_couplers/auto_us_cc_df/m_axi_awvalid s00_couplers/auto_us_cc_df/m_axi_rlast s00_couplers/auto_us_cc_df/m_axi_rready s00_couplers/auto_us_cc_df/m_axi_rvalid s00_couplers/auto_us_cc_df/m_axi_wlast s00_couplers/auto_us_cc_df/m_axi_wready s00_couplers/auto_us_cc_df/m_axi_wvalid {s00_couplers/auto_us_cc_df/m_axi_awlen[0]} {s00_couplers/auto_us_cc_df/m_axi_awlen[1]} {s00_couplers/auto_us_cc_df/m_axi_awlen[2]} {s00_couplers/auto_us_cc_df/m_axi_awlen[3]} {s00_couplers/auto_us_cc_df/m_axi_awlen[4]} {s00_couplers/auto_us_cc_df/m_axi_awlen[5]} {s00_couplers/auto_us_cc_df/m_axi_awlen[6]} {s00_couplers/auto_us_cc_df/m_axi_awlen[7]} {s00_couplers/auto_us_cc_df/m_axi_arlen[0]} {s00_couplers/auto_us_cc_df/m_axi_arlen[1]} {s00_couplers/auto_us_cc_df/m_axi_arlen[2]} {s00_couplers/auto_us_cc_df/m_axi_arlen[3]} {s00_couplers/auto_us_cc_df/m_axi_arlen[4]} {s00_couplers/auto_us_cc_df/m_axi_arlen[5]} {s00_couplers/auto_us_cc_df/m_axi_arlen[6]} {s00_couplers/auto_us_cc_df/m_axi_arlen[7]} s00_couplers/auto_us_cc_df/m_axi_bvalid s00_couplers/auto_us_cc_df/m_axi_bready]]
#create_debug_core u_ila_2 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
#set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
#set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_2]
#set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
#set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
#set_property port_width 1 [get_debug_ports u_ila_2/clk]
#connect_debug_port u_ila_2/clk [get_nets [list m00_couplers/m00_data_fifo/aclk]]
#set_property port_width 56 [get_debug_ports u_ila_2/probe0]
#connect_debug_port u_ila_2/probe0 [get_nets [list {m00_couplers/m00_data_fifo/m_axi_awlen[0]} {m00_couplers/m00_data_fifo/m_axi_awlen[1]} {m00_couplers/m00_data_fifo/m_axi_awlen[2]} {m00_couplers/m00_data_fifo/m_axi_awlen[3]} {m00_couplers/m00_data_fifo/m_axi_awlen[4]} {m00_couplers/m00_data_fifo/m_axi_awlen[5]} {m00_couplers/m00_data_fifo/m_axi_awlen[6]} {m00_couplers/m00_data_fifo/m_axi_awlen[7]} {m00_couplers/m00_data_fifo/m_axi_arlen[0]} {m00_couplers/m00_data_fifo/m_axi_arlen[1]} {m00_couplers/m00_data_fifo/m_axi_arlen[2]} {m00_couplers/m00_data_fifo/m_axi_arlen[3]} {m00_couplers/m00_data_fifo/m_axi_arlen[4]} {m00_couplers/m00_data_fifo/m_axi_arlen[5]} {m00_couplers/m00_data_fifo/m_axi_arlen[6]} {m00_couplers/m00_data_fifo/m_axi_arlen[7]} m00_couplers/m00_data_fifo/m_axi_arready m00_couplers/m00_data_fifo/m_axi_arvalid m00_couplers/m00_data_fifo/m_axi_awready m00_couplers/m00_data_fifo/m_axi_awvalid m00_couplers/m00_data_fifo/m_axi_rlast m00_couplers/m00_data_fifo/m_axi_rready m00_couplers/m00_data_fifo/m_axi_rvalid m00_couplers/m00_data_fifo/m_axi_wlast m00_couplers/m00_data_fifo/m_axi_wready m00_couplers/m00_data_fifo/m_axi_wvalid {m00_couplers/m00_data_fifo/s_axi_awlen[0]} {m00_couplers/m00_data_fifo/s_axi_awlen[1]} {m00_couplers/m00_data_fifo/s_axi_awlen[2]} {m00_couplers/m00_data_fifo/s_axi_awlen[3]} {m00_couplers/m00_data_fifo/s_axi_awlen[4]} {m00_couplers/m00_data_fifo/s_axi_awlen[5]} {m00_couplers/m00_data_fifo/s_axi_awlen[6]} {m00_couplers/m00_data_fifo/s_axi_awlen[7]} {m00_couplers/m00_data_fifo/s_axi_arlen[0]} {m00_couplers/m00_data_fifo/s_axi_arlen[1]} {m00_couplers/m00_data_fifo/s_axi_arlen[2]} {m00_couplers/m00_data_fifo/s_axi_arlen[3]} {m00_couplers/m00_data_fifo/s_axi_arlen[4]} {m00_couplers/m00_data_fifo/s_axi_arlen[5]} {m00_couplers/m00_data_fifo/s_axi_arlen[6]} {m00_couplers/m00_data_fifo/s_axi_arlen[7]} m00_couplers/m00_data_fifo/s_axi_arready m00_couplers/m00_data_fifo/s_axi_arvalid m00_couplers/m00_data_fifo/s_axi_awready m00_couplers/m00_data_fifo/s_axi_awvalid m00_couplers/m00_data_fifo/s_axi_bready m00_couplers/m00_data_fifo/s_axi_bvalid m00_couplers/m00_data_fifo/s_axi_rlast m00_couplers/m00_data_fifo/s_axi_rready m00_couplers/m00_data_fifo/s_axi_rvalid m00_couplers/m00_data_fifo/s_axi_wlast m00_couplers/m00_data_fifo/s_axi_wready m00_couplers/m00_data_fifo/s_axi_wvalid m00_couplers/m00_data_fifo/m_axi_bready m00_couplers/m00_data_fifo/m_axi_bvalid]]









create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list Tiger4NSC_0/iClock]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 187 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Tiger4NSC_0/C_ARADDR[0]} {Tiger4NSC_0/C_ARADDR[1]} {Tiger4NSC_0/C_ARADDR[2]} {Tiger4NSC_0/C_ARADDR[3]} {Tiger4NSC_0/C_ARADDR[4]} {Tiger4NSC_0/C_ARADDR[5]} {Tiger4NSC_0/C_ARADDR[6]} {Tiger4NSC_0/C_ARADDR[7]} {Tiger4NSC_0/C_AWADDR[0]} {Tiger4NSC_0/C_AWADDR[1]} {Tiger4NSC_0/C_AWADDR[2]} {Tiger4NSC_0/C_AWADDR[3]} {Tiger4NSC_0/C_AWADDR[4]} {Tiger4NSC_0/C_AWADDR[5]} {Tiger4NSC_0/C_AWADDR[6]} {Tiger4NSC_0/C_AWADDR[7]} {Tiger4NSC_0/C_AWADDR[8]} {Tiger4NSC_0/C_AWADDR[9]} {Tiger4NSC_0/C_AWADDR[10]} {Tiger4NSC_0/C_AWADDR[11]} {Tiger4NSC_0/C_AWADDR[12]} {Tiger4NSC_0/C_AWADDR[13]} {Tiger4NSC_0/C_AWADDR[14]} {Tiger4NSC_0/C_AWADDR[15]} {Tiger4NSC_0/C_AWADDR[16]} {Tiger4NSC_0/C_AWADDR[17]} {Tiger4NSC_0/C_AWADDR[18]} {Tiger4NSC_0/C_AWADDR[19]} {Tiger4NSC_0/C_AWADDR[20]} {Tiger4NSC_0/C_AWADDR[21]} {Tiger4NSC_0/C_AWADDR[22]} {Tiger4NSC_0/C_AWADDR[23]} {Tiger4NSC_0/C_AWADDR[24]} {Tiger4NSC_0/C_AWADDR[25]} {Tiger4NSC_0/C_AWADDR[26]} {Tiger4NSC_0/C_AWADDR[27]} {Tiger4NSC_0/C_AWADDR[28]} {Tiger4NSC_0/C_AWADDR[29]} {Tiger4NSC_0/C_AWADDR[30]} {Tiger4NSC_0/C_AWADDR[31]} {Tiger4NSC_0/C_RDATA[0]} {Tiger4NSC_0/C_RDATA[1]} {Tiger4NSC_0/C_RDATA[2]} {Tiger4NSC_0/C_RDATA[3]} {Tiger4NSC_0/C_RDATA[4]} {Tiger4NSC_0/C_RDATA[5]} {Tiger4NSC_0/C_RDATA[6]} {Tiger4NSC_0/C_RDATA[7]} {Tiger4NSC_0/C_RDATA[8]} {Tiger4NSC_0/C_RDATA[9]} {Tiger4NSC_0/C_RDATA[10]} {Tiger4NSC_0/C_RDATA[11]} {Tiger4NSC_0/C_RDATA[12]} {Tiger4NSC_0/C_RDATA[13]} {Tiger4NSC_0/C_RDATA[14]} {Tiger4NSC_0/C_RDATA[15]} {Tiger4NSC_0/C_RDATA[16]} {Tiger4NSC_0/C_RDATA[17]} {Tiger4NSC_0/C_RDATA[18]} {Tiger4NSC_0/C_RDATA[19]} {Tiger4NSC_0/C_RDATA[20]} {Tiger4NSC_0/C_RDATA[21]} {Tiger4NSC_0/C_RDATA[22]} {Tiger4NSC_0/C_RDATA[23]} {Tiger4NSC_0/C_RDATA[24]} {Tiger4NSC_0/C_RDATA[25]} {Tiger4NSC_0/C_RDATA[26]} {Tiger4NSC_0/C_RDATA[27]} {Tiger4NSC_0/C_RDATA[28]} {Tiger4NSC_0/C_RDATA[29]} {Tiger4NSC_0/C_RDATA[30]} {Tiger4NSC_0/C_RDATA[31]} {Tiger4NSC_0/C_WDATA[0]} {Tiger4NSC_0/C_WDATA[1]} {Tiger4NSC_0/C_WDATA[2]} {Tiger4NSC_0/C_WDATA[3]} {Tiger4NSC_0/C_WDATA[4]} {Tiger4NSC_0/C_WDATA[5]} {Tiger4NSC_0/C_WDATA[6]} {Tiger4NSC_0/C_WDATA[7]} {Tiger4NSC_0/C_WDATA[8]} {Tiger4NSC_0/C_WDATA[9]} {Tiger4NSC_0/C_WDATA[10]} {Tiger4NSC_0/C_WDATA[11]} {Tiger4NSC_0/C_WDATA[12]} {Tiger4NSC_0/C_WDATA[13]} {Tiger4NSC_0/C_WDATA[14]} {Tiger4NSC_0/C_WDATA[15]} {Tiger4NSC_0/C_WDATA[16]} {Tiger4NSC_0/C_WDATA[17]} {Tiger4NSC_0/C_WDATA[18]} {Tiger4NSC_0/C_WDATA[19]} {Tiger4NSC_0/C_WDATA[20]} {Tiger4NSC_0/C_WDATA[21]} {Tiger4NSC_0/C_WDATA[22]} {Tiger4NSC_0/C_WDATA[23]} {Tiger4NSC_0/C_WDATA[24]} {Tiger4NSC_0/C_WDATA[25]} {Tiger4NSC_0/C_WDATA[26]} {Tiger4NSC_0/C_WDATA[27]} {Tiger4NSC_0/C_WDATA[28]} {Tiger4NSC_0/C_WDATA[29]} {Tiger4NSC_0/C_WDATA[30]} {Tiger4NSC_0/C_WDATA[31]} Tiger4NSC_0/C_ARREADY Tiger4NSC_0/C_ARVALID Tiger4NSC_0/C_AWVALID Tiger4NSC_0/C_WVALID Tiger4NSC_0/C_RVALID Tiger4NSC_0/C_RREADY Tiger4NSC_0/C_BVALID Tiger4NSC_0/C_BREADY {Tiger4NSC_0/iReadyBusy[0]} {Tiger4NSC_0/iReadyBusy[1]} {Tiger4NSC_0/iReadyBusy[2]} {Tiger4NSC_0/iReadyBusy[3]} {Tiger4NSC_0/iReadyBusy[4]} {Tiger4NSC_0/iReadyBusy[5]} {Tiger4NSC_0/iReadyBusy[6]} {Tiger4NSC_0/iReadyBusy[7]} Tiger4NSC_0_NFCInterface_CMDValid Tiger4NSC_0_NFCInterface_CMDReady {Tiger4NSC_0/oAddress[0]} {Tiger4NSC_0/oLength[0]} {Tiger4NSC_0/oLength[1]} {Tiger4NSC_0/oLength[2]} {Tiger4NSC_0/oLength[3]} {Tiger4NSC_0/oLength[4]} {Tiger4NSC_0/oLength[5]} {Tiger4NSC_0/oLength[6]} {Tiger4NSC_0/oLength[7]} {Tiger4NSC_0/oLength[8]} {Tiger4NSC_0/oLength[9]} {Tiger4NSC_0/oLength[10]} {Tiger4NSC_0/oLength[11]} {Tiger4NSC_0/oLength[12]} {Tiger4NSC_0/oLength[13]} {Tiger4NSC_0/oLength[14]} {Tiger4NSC_0/oLength[15]} {Tiger4NSC_0_NFCInterface_Opcode[0]} {Tiger4NSC_0_NFCInterface_Opcode[1]} {Tiger4NSC_0_NFCInterface_Opcode[2]} {Tiger4NSC_0_NFCInterface_Opcode[3]} {Tiger4NSC_0_NFCInterface_Opcode[4]} {Tiger4NSC_0_NFCInterface_Opcode[5]} {Tiger4NSC_0/D_AWLEN[0]} {Tiger4NSC_0/D_AWLEN[1]} {Tiger4NSC_0/D_AWLEN[2]} {Tiger4NSC_0/D_AWLEN[3]} {Tiger4NSC_0/D_AWLEN[4]} {Tiger4NSC_0/D_AWLEN[5]} {Tiger4NSC_0/D_AWLEN[6]} {Tiger4NSC_0/D_AWLEN[7]} {Tiger4NSC_0/D_ARLEN[0]} {Tiger4NSC_0/D_ARLEN[1]} {Tiger4NSC_0/D_ARLEN[2]} {Tiger4NSC_0/D_ARLEN[3]} {Tiger4NSC_0/D_ARLEN[4]} {Tiger4NSC_0/D_ARLEN[5]} {Tiger4NSC_0/D_ARLEN[6]} {Tiger4NSC_0/D_ARLEN[7]} Tiger4NSC_0/D_ARREADY Tiger4NSC_0/D_ARVALID Tiger4NSC_0/D_AWREADY Tiger4NSC_0/D_AWVALID Tiger4NSC_0/D_RREADY Tiger4NSC_0/D_RVALID Tiger4NSC_0/D_WLAST Tiger4NSC_0/D_WREADY Tiger4NSC_0/D_WVALID PS/M_AXI_GP0_ARREADY PS/M_AXI_GP0_ARVALID PS/M_AXI_GP0_AWREADY PS/M_AXI_GP0_AWVALID PS/M_AXI_GP0_BREADY PS/M_AXI_GP0_BVALID PS/M_AXI_GP0_RLAST PS/M_AXI_GP0_RREADY PS/M_AXI_GP0_RVALID PS/M_AXI_GP0_WLAST PS/M_AXI_GP0_WREADY PS/M_AXI_GP0_WVALID Tiger4NSC_0_NFCInterface_WriteValid Tiger4NSC_0_NFCInterface_WriteLast Tiger4NSC_0_NFCInterface_ReadReady Tiger4NSC_0_NFCInterface_ReadValid Tiger4NSC_0_NFCInterface_WriteReady]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 125 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {V2NFC100DDR_0/iOpcode[0]} {V2NFC100DDR_0/iOpcode[1]} {V2NFC100DDR_0/iOpcode[2]} {V2NFC100DDR_0/iOpcode[3]} {V2NFC100DDR_0/iOpcode[4]} {V2NFC100DDR_0/iOpcode[5]} V2NFC100DDR_0/iCMDValid V2NFC100DDR_0/iReadReady V2NFC100DDR_0/iWriteLast V2NFC100DDR_0/iWriteValid V2NFC100DDR_0/oCMDReady V2NFC100DDR_0/oReadLast V2NFC100DDR_0/oReadValid V2NFC100DDR_0/oWriteReady V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rReady V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/wPM_ReadReady_PCG_PM {V2NFC100DDR_0/iLength[0]} {V2NFC100DDR_0/iLength[1]} {V2NFC100DDR_0/iLength[2]} {V2NFC100DDR_0/iLength[3]} {V2NFC100DDR_0/iLength[4]} {V2NFC100DDR_0/iLength[5]} {V2NFC100DDR_0/iLength[6]} {V2NFC100DDR_0/iLength[7]} {V2NFC100DDR_0/iLength[8]} {V2NFC100DDR_0/iLength[9]} {V2NFC100DDR_0/iLength[10]} {V2NFC100DDR_0/iLength[11]} {V2NFC100DDR_0/iLength[12]} {V2NFC100DDR_0/iLength[13]} {V2NFC100DDR_0/iLength[14]} {V2NFC100DDR_0/iLength[15]} {V2NFC100DDR_0/iAddress[0]} {V2NFC100DDR_0/iAddress[1]} {V2NFC100DDR_0/iAddress[2]} {V2NFC100DDR_0/iAddress[3]} {V2NFC100DDR_0/iAddress[4]} {V2NFC100DDR_0/iAddress[5]} {V2NFC100DDR_0/iAddress[6]} {V2NFC100DDR_0/iAddress[7]} {V2NFC100DDR_0/iAddress[8]} {V2NFC100DDR_0/iAddress[9]} {V2NFC100DDR_0/iAddress[10]} {V2NFC100DDR_0/iAddress[11]} {V2NFC100DDR_0/iAddress[12]} {V2NFC100DDR_0/iAddress[13]} {V2NFC100DDR_0/iAddress[14]} {V2NFC100DDR_0/iAddress[15]} {V2NFC100DDR_0/iAddress[16]} {V2NFC100DDR_0/iAddress[17]} {V2NFC100DDR_0/iAddress[18]} {V2NFC100DDR_0/iAddress[19]} {V2NFC100DDR_0/iAddress[20]} {V2NFC100DDR_0/iAddress[21]} {V2NFC100DDR_0/iAddress[22]} {V2NFC100DDR_0/iAddress[23]} {V2NFC100DDR_0/iTargetID[0]} {V2NFC100DDR_0/iTargetID[1]} {V2NFC100DDR_0/iTargetID[2]} {V2NFC100DDR_0/iTargetID[3]} {V2NFC100DDR_0/iTargetID[4]} {V2NFC100DDR_0/iWriteData[0]} {V2NFC100DDR_0/iWriteData[1]} {V2NFC100DDR_0/iWriteData[2]} {V2NFC100DDR_0/iWriteData[3]} {V2NFC100DDR_0/iWriteData[4]} {V2NFC100DDR_0/iWriteData[5]} {V2NFC100DDR_0/iWriteData[6]} {V2NFC100DDR_0/iWriteData[7]} {V2NFC100DDR_0/iWriteData[8]} {V2NFC100DDR_0/iWriteData[9]} {V2NFC100DDR_0/iWriteData[10]} {V2NFC100DDR_0/iWriteData[11]} {V2NFC100DDR_0/iWriteData[12]} {V2NFC100DDR_0/iWriteData[13]} {V2NFC100DDR_0/iWriteData[14]} {V2NFC100DDR_0/iWriteData[15]} {V2NFC100DDR_0/iWriteData[16]} {V2NFC100DDR_0/iWriteData[17]} {V2NFC100DDR_0/iWriteData[18]} {V2NFC100DDR_0/iWriteData[19]} {V2NFC100DDR_0/iWriteData[20]} {V2NFC100DDR_0/iWriteData[21]} {V2NFC100DDR_0/iWriteData[22]} {V2NFC100DDR_0/iWriteData[23]} {V2NFC100DDR_0/iWriteData[24]} {V2NFC100DDR_0/iWriteData[25]} {V2NFC100DDR_0/iWriteData[26]} {V2NFC100DDR_0/iWriteData[27]} {V2NFC100DDR_0/iWriteData[28]} {V2NFC100DDR_0/iWriteData[29]} {V2NFC100DDR_0/iWriteData[30]} {V2NFC100DDR_0/iWriteData[31]} {V2NFC100DDR_0/oReadData[0]} {V2NFC100DDR_0/oReadData[1]} {V2NFC100DDR_0/oReadData[2]} {V2NFC100DDR_0/oReadData[3]} {V2NFC100DDR_0/oReadData[4]} {V2NFC100DDR_0/oReadData[5]} {V2NFC100DDR_0/oReadData[6]} {V2NFC100DDR_0/oReadData[7]} {V2NFC100DDR_0/oReadData[8]} {V2NFC100DDR_0/oReadData[9]} {V2NFC100DDR_0/oReadData[10]} {V2NFC100DDR_0/oReadData[11]} {V2NFC100DDR_0/oReadData[12]} {V2NFC100DDR_0/oReadData[13]} {V2NFC100DDR_0/oReadData[14]} {V2NFC100DDR_0/oReadData[15]} {V2NFC100DDR_0/oReadData[16]} {V2NFC100DDR_0/oReadData[17]} {V2NFC100DDR_0/oReadData[18]} {V2NFC100DDR_0/oReadData[19]} {V2NFC100DDR_0/oReadData[20]} {V2NFC100DDR_0/oReadData[21]} {V2NFC100DDR_0/oReadData[22]} {V2NFC100DDR_0/oReadData[23]} {V2NFC100DDR_0/oReadData[24]} {V2NFC100DDR_0/oReadData[25]} {V2NFC100DDR_0/oReadData[26]} {V2NFC100DDR_0/oReadData[27]} {V2NFC100DDR_0/oReadData[28]} {V2NFC100DDR_0/oReadData[29]} {V2NFC100DDR_0/oReadData[30]} {V2NFC100DDR_0/oReadData[31]}]]
create_debug_core u_ila_3 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_3]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_3]
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_3]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_3]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_3]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_3]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_3]
set_property port_width 1 [get_debug_ports u_ila_3/clk]
connect_debug_port u_ila_3/clk [get_nets [list PS/S_AXI_HP0_ACLK]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe0]
set_property port_width 56 [get_debug_ports u_ila_3/probe0]
connect_debug_port u_ila_3/probe0 [get_nets [list {PS/S_AXI_HP0_ARLEN[0]} {PS/S_AXI_HP0_ARLEN[1]} {PS/S_AXI_HP0_ARLEN[2]} {PS/S_AXI_HP0_ARLEN[3]} {PS/S_AXI_HP0_AWLEN[0]} {PS/S_AXI_HP0_AWLEN[1]} {PS/S_AXI_HP0_AWLEN[2]} {PS/S_AXI_HP0_AWLEN[3]} PS/S_AXI_HP0_RLAST PS/S_AXI_HP0_RREADY PS/S_AXI_HP0_RVALID PS/S_AXI_HP0_WLAST PS/S_AXI_HP0_WREADY PS/S_AXI_HP0_WVALID PS/S_AXI_HP0_ARREADY PS/S_AXI_HP0_ARVALID PS/S_AXI_HP0_AWREADY PS/S_AXI_HP0_AWVALID PS/S_AXI_HP0_BVALID PS/S_AXI_HP0_BREADY {PS/S_AXI_HP1_AWLEN[0]} {PS/S_AXI_HP1_AWLEN[1]} {PS/S_AXI_HP1_AWLEN[2]} {PS/S_AXI_HP1_AWLEN[3]} {PS/S_AXI_HP1_ARLEN[0]} {PS/S_AXI_HP1_ARLEN[1]} {PS/S_AXI_HP1_ARLEN[2]} {PS/S_AXI_HP1_ARLEN[3]} {PS/S_AXI_HP0_WSTRB[0]} {PS/S_AXI_HP0_WSTRB[1]} {PS/S_AXI_HP0_WSTRB[2]} {PS/S_AXI_HP0_WSTRB[3]} {PS/S_AXI_HP0_WSTRB[4]} {PS/S_AXI_HP0_WSTRB[5]} {PS/S_AXI_HP0_WSTRB[6]} {PS/S_AXI_HP0_WSTRB[7]} {PS/S_AXI_HP1_WSTRB[0]} {PS/S_AXI_HP1_WSTRB[1]} {PS/S_AXI_HP1_WSTRB[2]} {PS/S_AXI_HP1_WSTRB[3]} {PS/S_AXI_HP1_WSTRB[4]} {PS/S_AXI_HP1_WSTRB[5]} {PS/S_AXI_HP1_WSTRB[6]} {PS/S_AXI_HP1_WSTRB[7]} PS/S_AXI_HP1_ARREADY PS/S_AXI_HP1_ARVALID PS/S_AXI_HP1_AWREADY PS/S_AXI_HP1_AWVALID PS/S_AXI_HP1_BREADY PS/S_AXI_HP1_BVALID PS/S_AXI_HP1_RLAST PS/S_AXI_HP1_RREADY PS/S_AXI_HP1_RVALID PS/S_AXI_HP1_WLAST PS/S_AXI_HP1_WREADY PS/S_AXI_HP1_WVALID]]
create_debug_core u_ila_4 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_4]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_4]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_4]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_4]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_4]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_4]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_4]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_4]
set_property port_width 1 [get_debug_ports u_ila_4/clk]
connect_debug_port u_ila_4/clk [get_nets [list NVMeHostController_0/s0_axi_aclk]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe0]
set_property port_width 22 [get_debug_ports u_ila_4/probe0]
connect_debug_port u_ila_4/probe0 [get_nets [list NVMeHostController_0/s0_axi_arvalid NVMeHostController_0/s0_axi_awvalid NVMeHostController_0/s0_axi_awready NVMeHostController_0/s0_axi_arready NVMeHostController_0/s0_axi_bvalid NVMeHostController_0/s0_axi_bready NVMeHostController_0/s0_axi_rready NVMeHostController_0/s0_axi_rvalid NVMeHostController_0/s0_axi_wready NVMeHostController_0/s0_axi_wvalid PS/M_AXI_GP1_ARREADY PS/M_AXI_GP1_ARVALID PS/M_AXI_GP1_AWREADY PS/M_AXI_GP1_AWVALID PS/M_AXI_GP1_BREADY PS/M_AXI_GP1_BVALID PS/M_AXI_GP1_RLAST PS/M_AXI_GP1_RREADY PS/M_AXI_GP1_RVALID PS/M_AXI_GP1_WLAST PS/M_AXI_GP1_WVALID PS/M_AXI_GP1_WREADY]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets PS_FCLK_CLK0]
