Total verification running time: 00:00:12
Result: Proved
Path: P4sp/main.p4

[P4 + P4LTL->Boogie]:
P4LTL parsing result: ([]((AP(((protect_c_last_primary[0] == time) && (standard_metadata.ingress_port == meta.primary))) ==> (X((([](AP((protect_c_last_primary[0] == time)))) || (AP((protect_c_last_primary[0] == time)) U AP((standard_metadata.ingress_port == meta.primary)))))))))

P4LTL parsing result: ([](AP((hdr.ethernet.etherType == 56577))))

//#LTLProperty:
 ([]((AP(((_p4ltl_1 == true) && (_p4ltl_0 == true))) ==> (X((([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))))
//#LTLFairness:
 ([](AP((_p4ltl_2 == true))))
backend cpu time 0.004697 s
program cpu time 0.26355 s

[Boogie Line Num]
436 /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl

[Boogie->Verified Result]:
This is Ultimate 0.2.2-P4LTL-348d754-m
[2023-02-06 19:09:28,096 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2023-02-06 19:09:28,097 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2023-02-06 19:09:28,128 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2023-02-06 19:09:28,128 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2023-02-06 19:09:28,129 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2023-02-06 19:09:28,130 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2023-02-06 19:09:28,132 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2023-02-06 19:09:28,133 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2023-02-06 19:09:28,136 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2023-02-06 19:09:28,137 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2023-02-06 19:09:28,138 INFO  L184        SettingsManager]: Büchi Program Product provides no preferences, ignoring...
[2023-02-06 19:09:28,138 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2023-02-06 19:09:28,139 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2023-02-06 19:09:28,140 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2023-02-06 19:09:28,141 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2023-02-06 19:09:28,141 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2023-02-06 19:09:28,142 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2023-02-06 19:09:28,143 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2023-02-06 19:09:28,144 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2023-02-06 19:09:28,145 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2023-02-06 19:09:28,146 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2023-02-06 19:09:28,147 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2023-02-06 19:09:28,147 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2023-02-06 19:09:28,148 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2023-02-06 19:09:28,148 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2023-02-06 19:09:28,149 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2023-02-06 19:09:28,149 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2023-02-06 19:09:28,152 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2023-02-06 19:09:28,153 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2023-02-06 19:09:28,153 INFO  L181        SettingsManager]: Resetting ThufvLTL2Aut preferences to default values
[2023-02-06 19:09:28,154 INFO  L181        SettingsManager]: Resetting ThufvSpecLang preferences to default values
[2023-02-06 19:09:28,155 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2023-02-06 19:09:28,155 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2023-02-06 19:09:28,156 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2023-02-06 19:09:28,157 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2023-02-06 19:09:28,158 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2023-02-06 19:09:28,158 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2023-02-06 19:09:28,158 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2023-02-06 19:09:28,159 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2023-02-06 19:09:28,159 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2023-02-06 19:09:28,160 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2023-02-06 19:09:28,160 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2023-02-06 19:09:28,161 INFO  L101        SettingsManager]: Beginning loading settings from /home/p4ltl/Desktop/UP4LTL-linux/config/P4LTL.epf
[2023-02-06 19:09:28,167 INFO  L113        SettingsManager]: Loading preferences was successful
[2023-02-06 19:09:28,168 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2023-02-06 19:09:28,168 INFO  L136        SettingsManager]: Preferences of LTL2Aut differ from their defaults:
[2023-02-06 19:09:28,169 INFO  L138        SettingsManager]:  * Read property from file=true
[2023-02-06 19:09:28,169 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2023-02-06 19:09:28,169 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2023-02-06 19:09:28,169 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2023-02-06 19:09:28,169 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2023-02-06 19:09:28,169 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2023-02-06 19:09:28,169 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2023-02-06 19:09:28,169 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2023-02-06 19:09:28,169 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2023-02-06 19:09:28,169 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2023-02-06 19:09:28,169 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=IGNORE
[2023-02-06 19:09:28,170 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=IGNORE
[2023-02-06 19:09:28,170 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=IGNORE
[2023-02-06 19:09:28,170 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2023-02-06 19:09:28,170 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=IGNORE
[2023-02-06 19:09:28,170 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2023-02-06 19:09:28,170 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2023-02-06 19:09:28,170 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
[2023-02-06 19:09:28,170 INFO  L138        SettingsManager]:  * Remove assume true statements=false
[2023-02-06 19:09:28,170 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2023-02-06 19:09:28,170 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=FPandBP
[2023-02-06 19:09:28,170 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2023-02-06 19:09:28,170 INFO  L138        SettingsManager]:  * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in
[2023-02-06 19:09:28,170 INFO  L138        SettingsManager]:  * SMT solver=External_ModelsAndUnsatCoreMode
[2023-02-06 19:09:28,171 INFO  L136        SettingsManager]: Preferences of Boogie Printer differ from their defaults:
[2023-02-06 19:09:28,171 INFO  L138        SettingsManager]:  * Dump path:=C:\Users\Greenie\Desktop\Project\P4LTL\trunk\examples\P4LTL
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/p4ltl/Desktop/UP4LTL-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
[2023-02-06 19:09:28,354 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2023-02-06 19:09:28,373 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2023-02-06 19:09:28,375 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2023-02-06 19:09:28,376 INFO  L271        PluginConnector]: Initializing Boogie PL CUP Parser...
[2023-02-06 19:09:28,377 INFO  L275        PluginConnector]: Boogie PL CUP Parser initialized
[2023-02-06 19:09:28,378 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl
[2023-02-06 19:09:28,378 INFO  L110           BoogieParser]: Parsing: '/home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl'
[2023-02-06 19:09:28,403 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2023-02-06 19:09:28,404 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2023-02-06 19:09:28,404 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2023-02-06 19:09:28,405 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2023-02-06 19:09:28,405 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2023-02-06 19:09:28,416 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:28" (1/1) ...
[2023-02-06 19:09:28,417 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:28" (1/1) ...
[2023-02-06 19:09:28,423 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:28" (1/1) ...
[2023-02-06 19:09:28,423 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:28" (1/1) ...
[2023-02-06 19:09:28,429 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:28" (1/1) ...
[2023-02-06 19:09:28,433 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:28" (1/1) ...
[2023-02-06 19:09:28,437 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:28" (1/1) ...
[2023-02-06 19:09:28,439 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2023-02-06 19:09:28,439 INFO  L113        PluginConnector]: ------------------------ThufvSpecLang----------------------------
[2023-02-06 19:09:28,439 INFO  L271        PluginConnector]: Initializing ThufvSpecLang...
[2023-02-06 19:09:28,442 INFO  L275        PluginConnector]: ThufvSpecLang initialized
[2023-02-06 19:09:28,446 INFO  L185        PluginConnector]: Executing the observer ThufvSpecLangObserver from plugin ThufvSpecLang for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:28" (1/1) ...
[2023-02-06 19:09:28,449 INFO  L184   hufvSpecLangObserver]: P4LTL Spec is: ([]((AP(((_p4ltl_1 == true) && (_p4ltl_0 == true))) ==> (X((([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))))
[2023-02-06 19:09:28,449 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([]((AP(((_p4ltl_1 == true) && (_p4ltl_0 == true))) ==> (X((([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))))
[2023-02-06 19:09:28,450 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([]((AP(((_p4ltl_1 == true) && (_p4ltl_0 == true))) ==> (X((([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))))
Token: (
Token: []
Token: (
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_0
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: ==>
Token: (
Token: X
Token: (
Token: (
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: ||
Token: (
Token: AP
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: U
Token: AP
Token: (
Token: (
Token: _p4ltl_0
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-02-06 19:09:28,458 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([]((AP(((_p4ltl_1 == true) && (_p4ltl_0 == true))) ==> (X((([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))))
[2023-02-06 19:09:28,459 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](( AP(( _p4ltl_1==true && _p4ltl_0==true )) ==> ( X(( ( [](AP(_p4ltl_1==true)) ) || ( AP(_p4ltl_1==true) U AP(_p4ltl_0==true) ) )) ) )) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.UnaryTemporalOperator
==== class: class ast.BinaryTemporalOperator
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-02-06 19:09:28,461 INFO  L218   hufvSpecLangObserver]: P4LTL Fairness Spec is: ([](AP((_p4ltl_2 == true))))
[2023-02-06 19:09:28,461 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP((_p4ltl_2 == true))))
[2023-02-06 19:09:28,461 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP((_p4ltl_2 == true))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: _p4ltl_2
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-02-06 19:09:28,462 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP((_p4ltl_2 == true))))
[2023-02-06 19:09:28,462 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(_p4ltl_2==true)) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-02-06 19:09:28,463 INFO  L288   hufvSpecLangObserver]: File already exists and will be overwritten: /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-02-06 19:09:28,463 INFO  L291   hufvSpecLangObserver]: Writing to file /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-02-06 19:09:28,464 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:09:28 PropertyContainer
[2023-02-06 19:09:28,465 INFO  L132        PluginConnector]: ------------------------ END ThufvSpecLang----------------------------
[2023-02-06 19:09:28,465 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2023-02-06 19:09:28,465 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2023-02-06 19:09:28,465 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2023-02-06 19:09:28,467 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:28" (1/2) ...
[2023-02-06 19:09:28,471 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:28,525 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_0 given in one single declaration
[2023-02-06 19:09:28,525 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_0
[2023-02-06 19:09:28,525 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_0
[2023-02-06 19:09:28,525 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_3 given in one single declaration
[2023-02-06 19:09:28,525 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_3
[2023-02-06 19:09:28,525 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_3
[2023-02-06 19:09:28,526 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ULTIMATE.start given in one single declaration
[2023-02-06 19:09:28,526 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2023-02-06 19:09:28,526 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2023-02-06 19:09:28,526 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _parser_packetParser given in one single declaration
[2023-02-06 19:09:28,526 INFO  L130     BoogieDeclarations]: Found specification of procedure _parser_packetParser
[2023-02-06 19:09:28,526 INFO  L138     BoogieDeclarations]: Found implementation of procedure _parser_packetParser
[2023-02-06 19:09:28,526 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure accept given in one single declaration
[2023-02-06 19:09:28,527 INFO  L130     BoogieDeclarations]: Found specification of procedure accept
[2023-02-06 19:09:28,527 INFO  L138     BoogieDeclarations]: Found implementation of procedure accept
[2023-02-06 19:09:28,527 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure createChecksum given in one single declaration
[2023-02-06 19:09:28,527 INFO  L130     BoogieDeclarations]: Found specification of procedure createChecksum
[2023-02-06 19:09:28,527 INFO  L138     BoogieDeclarations]: Found implementation of procedure createChecksum
[2023-02-06 19:09:28,527 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure egress given in one single declaration
[2023-02-06 19:09:28,527 INFO  L130     BoogieDeclarations]: Found specification of procedure egress
[2023-02-06 19:09:28,527 INFO  L138     BoogieDeclarations]: Found implementation of procedure egress
[2023-02-06 19:09:28,527 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure havocProcedure given in one single declaration
[2023-02-06 19:09:28,528 INFO  L130     BoogieDeclarations]: Found specification of procedure havocProcedure
[2023-02-06 19:09:28,528 INFO  L138     BoogieDeclarations]: Found implementation of procedure havocProcedure
[2023-02-06 19:09:28,528 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ingress given in one single declaration
[2023-02-06 19:09:28,528 INFO  L130     BoogieDeclarations]: Found specification of procedure ingress
[2023-02-06 19:09:28,528 INFO  L138     BoogieDeclarations]: Found implementation of procedure ingress
[2023-02-06 19:09:28,528 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_broadcast_0 given in one single declaration
[2023-02-06 19:09:28,528 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_broadcast_0
[2023-02-06 19:09:28,528 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_broadcast_0
[2023-02-06 19:09:28,528 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_forward_0 given in one single declaration
[2023-02-06 19:09:28,529 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_forward_0
[2023-02-06 19:09:28,529 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_forward_0
[2023-02-06 19:09:28,529 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_forwarding.apply given in one single declaration
[2023-02-06 19:09:28,529 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_forwarding.apply
[2023-02-06 19:09:28,529 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_forwarding.apply
[2023-02-06 19:09:28,529 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure main given in one single declaration
[2023-02-06 19:09:28,529 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2023-02-06 19:09:28,529 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2023-02-06 19:09:28,529 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure mainProcedure given in one single declaration
[2023-02-06 19:09:28,529 INFO  L130     BoogieDeclarations]: Found specification of procedure mainProcedure
[2023-02-06 19:09:28,529 INFO  L138     BoogieDeclarations]: Found implementation of procedure mainProcedure
[2023-02-06 19:09:28,530 INFO  L130     BoogieDeclarations]: Found specification of procedure mark_to_drop
[2023-02-06 19:09:28,530 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_topology_discover given in one single declaration
[2023-02-06 19:09:28,530 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_topology_discover
[2023-02-06 19:09:28,530 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_topology_discover
[2023-02-06 19:09:28,530 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_last_primary.write given in one single declaration
[2023-02-06 19:09:28,530 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_last_primary.write
[2023-02-06 19:09:28,530 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_last_primary.write
[2023-02-06 19:09:28,530 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_period.apply given in one single declaration
[2023-02-06 19:09:28,530 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_period.apply
[2023-02-06 19:09:28,530 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_period.apply
[2023-02-06 19:09:28,531 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_port_config.apply given in one single declaration
[2023-02-06 19:09:28,531 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_port_config.apply
[2023-02-06 19:09:28,531 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_port_config.apply
[2023-02-06 19:09:28,531 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_set_period_0 given in one single declaration
[2023-02-06 19:09:28,531 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_set_period_0
[2023-02-06 19:09:28,531 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_set_period_0
[2023-02-06 19:09:28,531 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_set_ports_0 given in one single declaration
[2023-02-06 19:09:28,531 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_set_ports_0
[2023-02-06 19:09:28,531 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_set_ports_0
[2023-02-06 19:09:28,531 INFO  L130     BoogieDeclarations]: Found specification of procedure reject
[2023-02-06 19:09:28,531 INFO  L130     BoogieDeclarations]: Found specification of procedure setInvalid
[2023-02-06 19:09:28,532 INFO  L130     BoogieDeclarations]: Found specification of procedure setValid
[2023-02-06 19:09:28,532 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start given in one single declaration
[2023-02-06 19:09:28,532 INFO  L130     BoogieDeclarations]: Found specification of procedure start
[2023-02-06 19:09:28,532 INFO  L138     BoogieDeclarations]: Found implementation of procedure start
[2023-02-06 19:09:28,532 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure verifyChecksum given in one single declaration
[2023-02-06 19:09:28,532 INFO  L130     BoogieDeclarations]: Found specification of procedure verifyChecksum
[2023-02-06 19:09:28,532 INFO  L138     BoogieDeclarations]: Found implementation of procedure verifyChecksum
[2023-02-06 19:09:28,568 INFO  L234             CfgBuilder]: Building ICFG
[2023-02-06 19:09:28,569 INFO  L260             CfgBuilder]: Building CFG for each procedure with an implementation
[2023-02-06 19:09:28,693 INFO  L275             CfgBuilder]: Performing block encoding
[2023-02-06 19:09:28,701 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2023-02-06 19:09:28,702 INFO  L299             CfgBuilder]: Removed 0 assume(true) statements.
[2023-02-06 19:09:28,703 INFO  L202        PluginConnector]: Adding new model p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:09:28 BoogieIcfgContainer
[2023-02-06 19:09:28,703 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:09:28" (2/2) ...
[2023-02-06 19:09:28,704 INFO  L82     RCFGBuilderObserver]: No WrapperNode. Let Ultimate process with next node
[2023-02-06 19:09:28,704 INFO  L205        PluginConnector]: Invalid model from RCFGBuilder for observer de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder.RCFGBuilderObserver@30a3531a and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:09:28, skipping insertion in model container
[2023-02-06 19:09:28,704 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2023-02-06 19:09:28,705 INFO  L113        PluginConnector]: ------------------------ThufvLTL2Aut----------------------------
[2023-02-06 19:09:28,705 INFO  L271        PluginConnector]: Initializing ThufvLTL2Aut...
[2023-02-06 19:09:28,705 INFO  L275        PluginConnector]: ThufvLTL2Aut initialized
[2023-02-06 19:09:28,706 INFO  L185        PluginConnector]: Executing the observer ThufvLTL2AutObserver from plugin ThufvLTL2Aut for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:09:28" (2/3) ...
[2023-02-06 19:09:28,706 INFO  L119   ThufvLTL2AutObserver]: Checking fairness + property: !(( [](AP(_p4ltl_2==true)) )) || ( ( [](( AP(( _p4ltl_1==true && _p4ltl_0==true )) ==> ( X(( ( [](AP(_p4ltl_1==true)) ) || ( AP(_p4ltl_1==true) U AP(_p4ltl_0==true) ) )) ) )) ))
[2023-02-06 19:09:28,712 INFO  L189       MonitoredProcess]: No working directory specified, using /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba
[2023-02-06 19:09:28,723 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( X ( ( ( [] ( c ) ) || ( c U d ) ) ) ) ) ) ) ) )  (exit command is null, workingDir is null)
[2023-02-06 19:09:28,726 INFO  L552       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( X ( ( ( [] ( c ) ) || ( c U d ) ) ) ) ) ) ) ) )  (1)] Ended with exit code 0
[2023-02-06 19:09:28,742 INFO  L133   ThufvLTL2AutObserver]: LTL Property is: !(( []((_p4ltl_2 == true)) )) || ( ( [](( (_p4ltl_1 == true && _p4ltl_0 == true) ==> ( X(( ( []((_p4ltl_1 == true)) ) || ( (_p4ltl_1 == true) U (_p4ltl_0 == true) ) )) ) )) ))
[2023-02-06 19:09:28,743 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 07:09:28 NWAContainer
[2023-02-06 19:09:28,743 INFO  L132        PluginConnector]: ------------------------ END ThufvLTL2Aut----------------------------
[2023-02-06 19:09:28,743 INFO  L113        PluginConnector]: ------------------------Büchi Program Product----------------------------
[2023-02-06 19:09:28,744 INFO  L271        PluginConnector]: Initializing Büchi Program Product...
[2023-02-06 19:09:28,744 INFO  L275        PluginConnector]: Büchi Program Product initialized
[2023-02-06 19:09:28,745 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:09:28" (3/4) ...
[2023-02-06 19:09:28,746 INFO  L205        PluginConnector]: Invalid model from Büchi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@658e6161 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:09:28, skipping insertion in model container
[2023-02-06 19:09:28,746 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 07:09:28" (4/4) ...
[2023-02-06 19:09:28,748 INFO  L104   BuchiProductObserver]: Initial property automaton 3 locations, 5 edges
[2023-02-06 19:09:28,750 INFO  L110   BuchiProductObserver]: Initial RCFG 168 locations, 204 edges
[2023-02-06 19:09:28,750 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2023-02-06 19:09:28,753 INFO  L170       ProductGenerator]: ----- Annotating TransactionInfo ...
[2023-02-06 19:09:28,754 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_set_period_0
[2023-02-06 19:09:28,754 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_3
[2023-02-06 19:09:28,754 INFO  L189       ProductGenerator]: +++++ Call method name: mainProcedure
[2023-02-06 19:09:28,754 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_last_primary.write
[2023-02-06 19:09:28,754 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_set_ports_0
[2023-02-06 19:09:28,754 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_0
[2023-02-06 19:09:28,754 INFO  L189       ProductGenerator]: +++++ Call method name: createChecksum
[2023-02-06 19:09:28,755 INFO  L189       ProductGenerator]: +++++ Call method name: main
[2023-02-06 19:09:28,755 INFO  L192       ProductGenerator]: ----- Handling transaction edge from mainEXIT to L356-1
[2023-02-06 19:09:28,755 INFO  L189       ProductGenerator]: +++++ Call method name: parse_topology_discover
[2023-02-06 19:09:28,755 INFO  L189       ProductGenerator]: +++++ Call method name: egress
[2023-02-06 19:09:28,755 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_broadcast_0
[2023-02-06 19:09:28,755 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_port_config.apply
[2023-02-06 19:09:28,755 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_forwarding.apply
[2023-02-06 19:09:28,756 INFO  L189       ProductGenerator]: +++++ Call method name: start
[2023-02-06 19:09:28,756 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_forward_0
[2023-02-06 19:09:28,756 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-02-06 19:09:28,756 INFO  L189       ProductGenerator]: +++++ Call method name: ingress
[2023-02-06 19:09:28,756 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_period.apply
[2023-02-06 19:09:28,756 INFO  L189       ProductGenerator]: +++++ Call method name: _parser_packetParser
[2023-02-06 19:09:28,756 INFO  L189       ProductGenerator]: +++++ Call method name: verifyChecksum
[2023-02-06 19:09:28,756 INFO  L189       ProductGenerator]: +++++ Call method name: havocProcedure
[2023-02-06 19:09:28,767 INFO  L244       ProductGenerator]: Creating Product States...
[2023-02-06 19:09:28,768 INFO  L277       ProductGenerator]: ==== location: ULTIMATE.startEXIT
[2023-02-06 19:09:28,768 INFO  L277       ProductGenerator]: ==== location: L275
[2023-02-06 19:09:28,768 INFO  L277       ProductGenerator]: ==== location: L296
[2023-02-06 19:09:28,768 INFO  L277       ProductGenerator]: ==== location: L250
[2023-02-06 19:09:28,768 INFO  L277       ProductGenerator]: ==== location: protect_c_set_period_0ENTRY
[2023-02-06 19:09:28,768 INFO  L277       ProductGenerator]: ==== location: L397
[2023-02-06 19:09:28,768 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0EXIT
[2023-02-06 19:09:28,768 INFO  L277       ProductGenerator]: ==== location: L215
[2023-02-06 19:09:28,768 INFO  L277       ProductGenerator]: ==== location: havocProcedureEXIT
[2023-02-06 19:09:28,768 INFO  L277       ProductGenerator]: ==== location: L248
[2023-02-06 19:09:28,769 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0FINAL
[2023-02-06 19:09:28,769 INFO  L277       ProductGenerator]: ==== location: L251
[2023-02-06 19:09:28,769 INFO  L277       ProductGenerator]: ==== location: L234
[2023-02-06 19:09:28,769 INFO  L277       ProductGenerator]: ==== location: L231
[2023-02-06 19:09:28,769 INFO  L277       ProductGenerator]: ==== location: L257
[2023-02-06 19:09:28,769 INFO  L277       ProductGenerator]: ==== location: L222
[2023-02-06 19:09:28,769 INFO  L277       ProductGenerator]: ==== location: L260
[2023-02-06 19:09:28,769 INFO  L277       ProductGenerator]: ==== location: L233
[2023-02-06 19:09:28,769 INFO  L277       ProductGenerator]: ==== location: L356-1
[2023-02-06 19:09:28,769 INFO  L277       ProductGenerator]: ==== location: L281-2
[2023-02-06 19:09:28,769 INFO  L277       ProductGenerator]: ==== location: L320
[2023-02-06 19:09:28,769 INFO  L277       ProductGenerator]: ==== location: L238
[2023-02-06 19:09:28,769 INFO  L277       ProductGenerator]: ==== location: L396-1
[2023-02-06 19:09:28,769 INFO  L277       ProductGenerator]: ==== location: L212
[2023-02-06 19:09:28,769 INFO  L277       ProductGenerator]: ==== location: L230
[2023-02-06 19:09:28,770 INFO  L277       ProductGenerator]: ==== location: L225
[2023-02-06 19:09:28,770 INFO  L277       ProductGenerator]: ==== location: L269
[2023-02-06 19:09:28,770 INFO  L277       ProductGenerator]: ==== location: L396
[2023-02-06 19:09:28,770 INFO  L277       ProductGenerator]: ==== location: egressFINAL
[2023-02-06 19:09:28,770 INFO  L277       ProductGenerator]: ==== location: L332
[2023-02-06 19:09:28,770 INFO  L277       ProductGenerator]: ==== location: L209
[2023-02-06 19:09:28,770 INFO  L277       ProductGenerator]: ==== location: mainENTRY
[2023-02-06 19:09:28,770 INFO  L277       ProductGenerator]: ==== location: protect_c_port_config.applyEXIT
[2023-02-06 19:09:28,770 INFO  L277       ProductGenerator]: ==== location: L342
[2023-02-06 19:09:28,770 INFO  L277       ProductGenerator]: ==== location: mainProcedureFINAL
[2023-02-06 19:09:28,770 INFO  L277       ProductGenerator]: ==== location: _parser_packetParserEXIT
[2023-02-06 19:09:28,770 INFO  L277       ProductGenerator]: ==== location: verifyChecksumEXIT
[2023-02-06 19:09:28,770 INFO  L277       ProductGenerator]: ==== location: L203
[2023-02-06 19:09:28,770 INFO  L277       ProductGenerator]: ==== location: mainProcedureEXIT
[2023-02-06 19:09:28,771 INFO  L277       ProductGenerator]: ==== location: L216
[2023-02-06 19:09:28,771 INFO  L277       ProductGenerator]: ==== location: L235
[2023-02-06 19:09:28,771 INFO  L277       ProductGenerator]: ==== location: L204
[2023-02-06 19:09:28,771 INFO  L277       ProductGenerator]: ==== location: L254
[2023-02-06 19:09:28,771 INFO  L277       ProductGenerator]: ==== location: L283
[2023-02-06 19:09:28,771 INFO  L277       ProductGenerator]: ==== location: L229
[2023-02-06 19:09:28,771 INFO  L277       ProductGenerator]: ==== location: L228
[2023-02-06 19:09:28,771 INFO  L277       ProductGenerator]: ==== location: NoAction_3EXIT
[2023-02-06 19:09:28,771 INFO  L277       ProductGenerator]: ==== location: L221
[2023-02-06 19:09:28,771 INFO  L277       ProductGenerator]: ==== location: mainProcedureENTRY
[2023-02-06 19:09:28,771 INFO  L277       ProductGenerator]: ==== location: L428-1
[2023-02-06 19:09:28,771 INFO  L277       ProductGenerator]: ==== location: L255
[2023-02-06 19:09:28,771 INFO  L277       ProductGenerator]: ==== location: L280
[2023-02-06 19:09:28,771 INFO  L277       ProductGenerator]: ==== location: L344-1
[2023-02-06 19:09:28,771 INFO  L277       ProductGenerator]: ==== location: L331-1
[2023-02-06 19:09:28,771 INFO  L277       ProductGenerator]: ==== location: L340
[2023-02-06 19:09:28,772 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_broadcast_0ENTRY
[2023-02-06 19:09:28,772 INFO  L277       ProductGenerator]: ==== location: L338
[2023-02-06 19:09:28,772 INFO  L277       ProductGenerator]: ==== location: L218
[2023-02-06 19:09:28,772 INFO  L277       ProductGenerator]: ==== location: L239
[2023-02-06 19:09:28,772 INFO  L277       ProductGenerator]: ==== location: L413
[2023-02-06 19:09:28,772 INFO  L277       ProductGenerator]: ==== location: createChecksumFINAL
[2023-02-06 19:09:28,772 INFO  L277       ProductGenerator]: ==== location: L384-1
[2023-02-06 19:09:28,772 INFO  L277       ProductGenerator]: ==== location: L343
[2023-02-06 19:09:28,772 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0ENTRY
[2023-02-06 19:09:28,772 INFO  L277       ProductGenerator]: ==== location: startEXIT
[2023-02-06 19:09:28,772 INFO  L277       ProductGenerator]: ==== location: L382
[2023-02-06 19:09:28,772 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_broadcast_0FINAL
[2023-02-06 19:09:28,772 INFO  L277       ProductGenerator]: ==== location: L253
[2023-02-06 19:09:28,772 INFO  L277       ProductGenerator]: ==== location: L292-1
[2023-02-06 19:09:28,772 INFO  L277       ProductGenerator]: ==== location: L208
[2023-02-06 19:09:28,772 INFO  L277       ProductGenerator]: ==== location: verifyChecksumFINAL
[2023-02-06 19:09:28,772 INFO  L277       ProductGenerator]: ==== location: L282
[2023-02-06 19:09:28,772 INFO  L277       ProductGenerator]: ==== location: L348
[2023-02-06 19:09:28,772 INFO  L277       ProductGenerator]: ==== location: NoAction_0FINAL
[2023-02-06 19:09:28,773 INFO  L277       ProductGenerator]: ==== location: createChecksumEXIT
[2023-02-06 19:09:28,773 INFO  L277       ProductGenerator]: ==== location: acceptEXIT
[2023-02-06 19:09:28,773 INFO  L277       ProductGenerator]: ==== location: L219
[2023-02-06 19:09:28,773 INFO  L277       ProductGenerator]: ==== location: L245
[2023-02-06 19:09:28,773 INFO  L277       ProductGenerator]: ==== location: L285
[2023-02-06 19:09:28,773 INFO  L277       ProductGenerator]: ==== location: L270
[2023-02-06 19:09:28,773 INFO  L277       ProductGenerator]: ==== location: L236
[2023-02-06 19:09:28,778 INFO  L277       ProductGenerator]: ==== location: ULTIMATE.startFINAL
[2023-02-06 19:09:28,779 INFO  L277       ProductGenerator]: ==== location: L429
[2023-02-06 19:09:28,779 INFO  L277       ProductGenerator]: ==== location: L240
[2023-02-06 19:09:28,779 INFO  L277       ProductGenerator]: ==== location: ingressENTRY
[2023-02-06 19:09:28,779 INFO  L277       ProductGenerator]: ==== location: L282-1
[2023-02-06 19:09:28,779 INFO  L277       ProductGenerator]: ==== location: L276
[2023-02-06 19:09:28,779 INFO  L277       ProductGenerator]: ==== location: L329
[2023-02-06 19:09:28,779 INFO  L277       ProductGenerator]: ==== location: L205
[2023-02-06 19:09:28,779 INFO  L277       ProductGenerator]: ==== location: parse_topology_discoverENTRY
[2023-02-06 19:09:28,779 INFO  L277       ProductGenerator]: ==== location: L223
[2023-02-06 19:09:28,779 INFO  L277       ProductGenerator]: ==== location: NoAction_3FINAL
[2023-02-06 19:09:28,779 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0ENTRY
[2023-02-06 19:09:28,779 INFO  L277       ProductGenerator]: ==== location: L368
[2023-02-06 19:09:28,779 INFO  L277       ProductGenerator]: ==== location: NoAction_0EXIT
[2023-02-06 19:09:28,779 INFO  L277       ProductGenerator]: ==== location: L213
[2023-02-06 19:09:28,780 INFO  L277       ProductGenerator]: ==== location: _parser_packetParserFINAL
[2023-02-06 19:09:28,780 INFO  L277       ProductGenerator]: ==== location: protect_c_set_period_0EXIT
[2023-02-06 19:09:28,780 INFO  L277       ProductGenerator]: ==== location: L294
[2023-02-06 19:09:28,780 INFO  L277       ProductGenerator]: ==== location: L214
[2023-02-06 19:09:28,780 INFO  L277       ProductGenerator]: ==== location: L232
[2023-02-06 19:09:28,780 INFO  L277       ProductGenerator]: ==== location: L249
[2023-02-06 19:09:28,780 INFO  L277       ProductGenerator]: ==== location: havocProcedureFINAL
[2023-02-06 19:09:28,780 INFO  L277       ProductGenerator]: ==== location: L252
[2023-02-06 19:09:28,780 INFO  L277       ProductGenerator]: ==== location: L243
[2023-02-06 19:09:28,780 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0FINAL
[2023-02-06 19:09:28,780 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0EXIT
[2023-02-06 19:09:28,780 INFO  L277       ProductGenerator]: ==== location: L341
[2023-02-06 19:09:28,780 INFO  L277       ProductGenerator]: ==== location: L349
[2023-02-06 19:09:28,780 INFO  L277       ProductGenerator]: ==== location: L302
[2023-02-06 19:09:28,780 INFO  L277       ProductGenerator]: ==== location: protect_c_port_config.applyENTRY
[2023-02-06 19:09:28,780 INFO  L277       ProductGenerator]: ==== location: egressEXIT
[2023-02-06 19:09:28,780 INFO  L277       ProductGenerator]: ==== location: startENTRY
[2023-02-06 19:09:28,780 INFO  L277       ProductGenerator]: ==== location: L258
[2023-02-06 19:09:28,781 INFO  L277       ProductGenerator]: ==== location: protect_c_period.applyENTRY
[2023-02-06 19:09:28,781 INFO  L277       ProductGenerator]: ==== location: L303
[2023-02-06 19:09:28,781 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forwarding.applyENTRY
[2023-02-06 19:09:28,781 INFO  L277       ProductGenerator]: ==== location: L385
[2023-02-06 19:09:28,781 INFO  L277       ProductGenerator]: ==== location: L288-1
[2023-02-06 19:09:28,781 INFO  L277       ProductGenerator]: ==== location: L288
[2023-02-06 19:09:28,781 INFO  L277       ProductGenerator]: ==== location: mainEXIT
[2023-02-06 19:09:28,781 INFO  L310       ProductGenerator]: ####final State Node: L356-1
[2023-02-06 19:09:28,781 INFO  L310       ProductGenerator]: ####final State Node: L356
[2023-02-06 19:09:28,782 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L356-1_accept_S5
[2023-02-06 19:09:28,783 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L356_accept_S5
[2023-02-06 19:09:28,783 INFO  L479       ProductGenerator]: L275_T0_S2 --> L275_T0_S2
[2023-02-06 19:09:28,783 INFO  L479       ProductGenerator]: L275_T1_init --> L275_T1_init
[2023-02-06 19:09:28,783 INFO  L479       ProductGenerator]: L275_accept_S5 --> L275_accept_S5
[2023-02-06 19:09:28,783 INFO  L479       ProductGenerator]: L296_T0_S2 --> L296_T0_S2
[2023-02-06 19:09:28,783 INFO  L479       ProductGenerator]: L296_T1_init --> L296_T1_init
[2023-02-06 19:09:28,783 INFO  L479       ProductGenerator]: L296_accept_S5 --> L296_accept_S5
[2023-02-06 19:09:28,784 INFO  L479       ProductGenerator]: L250_T0_S2 --> L250_T0_S2
[2023-02-06 19:09:28,784 INFO  L479       ProductGenerator]: L250_T1_init --> L250_T1_init
[2023-02-06 19:09:28,784 INFO  L479       ProductGenerator]: L250_accept_S5 --> L250_accept_S5
[2023-02-06 19:09:28,784 INFO  L479       ProductGenerator]: protect_c_set_period_0ENTRY_T0_S2 --> protect_c_set_period_0ENTRY_T0_S2
[2023-02-06 19:09:28,784 INFO  L479       ProductGenerator]: protect_c_set_period_0ENTRY_T1_init --> protect_c_set_period_0ENTRY_T1_init
[2023-02-06 19:09:28,784 INFO  L479       ProductGenerator]: protect_c_set_period_0ENTRY_accept_S5 --> protect_c_set_period_0ENTRY_accept_S5
[2023-02-06 19:09:28,784 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_3();
[2023-02-06 19:09:28,784 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_3();
[2023-02-06 19:09:28,784 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_3();
[2023-02-06 19:09:28,784 INFO  L479       ProductGenerator]: L215_T0_S2 --> L215_T0_S2
[2023-02-06 19:09:28,784 INFO  L479       ProductGenerator]: L215_T1_init --> L215_T1_init
[2023-02-06 19:09:28,784 INFO  L479       ProductGenerator]: L215_accept_S5 --> L215_accept_S5
[2023-02-06 19:09:28,784 INFO  L479       ProductGenerator]: L248_T0_S2 --> L248_T0_S2
[2023-02-06 19:09:28,784 INFO  L479       ProductGenerator]: L248_T1_init --> L248_T1_init
[2023-02-06 19:09:28,784 INFO  L479       ProductGenerator]: L248_accept_S5 --> L248_accept_S5
[2023-02-06 19:09:28,784 INFO  L479       ProductGenerator]: protect_c_set_ports_0FINAL_T0_S2 --> protect_c_set_ports_0FINAL_T0_S2
[2023-02-06 19:09:28,784 INFO  L479       ProductGenerator]: protect_c_set_ports_0FINAL_T1_init --> protect_c_set_ports_0FINAL_T1_init
[2023-02-06 19:09:28,784 INFO  L479       ProductGenerator]: protect_c_set_ports_0FINAL_accept_S5 --> protect_c_set_ports_0FINAL_accept_S5
[2023-02-06 19:09:28,784 INFO  L479       ProductGenerator]: L251_T0_S2 --> L251_T0_S2
[2023-02-06 19:09:28,784 INFO  L479       ProductGenerator]: L251_T1_init --> L251_T1_init
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L251_accept_S5 --> L251_accept_S5
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L234_T0_S2 --> L234_T0_S2
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L234_T1_init --> L234_T1_init
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L234_accept_S5 --> L234_accept_S5
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L231_T0_S2 --> L231_T0_S2
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L231_T1_init --> L231_T1_init
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L231_accept_S5 --> L231_accept_S5
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L257_T0_S2 --> L257_T0_S2
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L257_T1_init --> L257_T1_init
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L257_accept_S5 --> L257_accept_S5
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L222_T0_S2 --> L222_T0_S2
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L222_T1_init --> L222_T1_init
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L222_accept_S5 --> L222_accept_S5
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L260_T0_S2 --> L260_T0_S2
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L260_T1_init --> L260_T1_init
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L260_accept_S5 --> L260_accept_S5
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L233_T0_S2 --> L233_T0_S2
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L233_T1_init --> L233_T1_init
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L233_accept_S5 --> L233_accept_S5
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L356-1_T0_S2 --> L356-1_T0_S2
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L356-1_T1_init --> L356-1_T1_init
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L356-1_accept_S5 --> L356-1_accept_S5
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L356-1_T0_S2 --> L356-1_T0_S2
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L356-1_T1_init --> L356-1_T1_init
[2023-02-06 19:09:28,785 INFO  L479       ProductGenerator]: L356-1_accept_S5 --> L356-1_accept_S5
[2023-02-06 19:09:28,786 INFO  L479       ProductGenerator]: L281-2_T0_S2 --> L281-2_T0_S2
[2023-02-06 19:09:28,786 INFO  L479       ProductGenerator]: L281-2_T1_init --> L281-2_T1_init
[2023-02-06 19:09:28,786 INFO  L479       ProductGenerator]: L281-2_accept_S5 --> L281-2_accept_S5
[2023-02-06 19:09:28,786 INFO  L479       ProductGenerator]: L281-2_T0_S2 --> L281-2_T0_S2
[2023-02-06 19:09:28,786 INFO  L479       ProductGenerator]: L281-2_T1_init --> L281-2_T1_init
[2023-02-06 19:09:28,786 INFO  L479       ProductGenerator]: L281-2_accept_S5 --> L281-2_accept_S5
[2023-02-06 19:09:28,786 INFO  L479       ProductGenerator]: L320_T0_S2 --> L320_T0_S2
[2023-02-06 19:09:28,786 INFO  L479       ProductGenerator]: L320_T1_init --> L320_T1_init
[2023-02-06 19:09:28,786 INFO  L479       ProductGenerator]: L320_accept_S5 --> L320_accept_S5
[2023-02-06 19:09:28,786 INFO  L479       ProductGenerator]: L238_T0_S2 --> L238_T0_S2
[2023-02-06 19:09:28,786 INFO  L479       ProductGenerator]: L238_T1_init --> L238_T1_init
[2023-02-06 19:09:28,786 INFO  L479       ProductGenerator]: L238_accept_S5 --> L238_accept_S5
[2023-02-06 19:09:28,787 INFO  L479       ProductGenerator]: L396-1_T0_S2 --> L396-1_T0_S2
[2023-02-06 19:09:28,787 INFO  L479       ProductGenerator]: L396-1_T1_init --> L396-1_T1_init
[2023-02-06 19:09:28,787 INFO  L479       ProductGenerator]: L396-1_accept_S5 --> L396-1_accept_S5
[2023-02-06 19:09:28,787 INFO  L479       ProductGenerator]: L212_T0_S2 --> L212_T0_S2
[2023-02-06 19:09:28,787 INFO  L479       ProductGenerator]: L212_T1_init --> L212_T1_init
[2023-02-06 19:09:28,787 INFO  L479       ProductGenerator]: L212_accept_S5 --> L212_accept_S5
[2023-02-06 19:09:28,787 INFO  L479       ProductGenerator]: L230_T0_S2 --> L230_T0_S2
[2023-02-06 19:09:28,787 INFO  L479       ProductGenerator]: L230_T1_init --> L230_T1_init
[2023-02-06 19:09:28,787 INFO  L479       ProductGenerator]: L230_accept_S5 --> L230_accept_S5
[2023-02-06 19:09:28,787 INFO  L479       ProductGenerator]: L225_T0_S2 --> L225_T0_S2
[2023-02-06 19:09:28,787 INFO  L479       ProductGenerator]: L225_T1_init --> L225_T1_init
[2023-02-06 19:09:28,787 INFO  L479       ProductGenerator]: L225_accept_S5 --> L225_accept_S5
[2023-02-06 19:09:28,787 INFO  L479       ProductGenerator]: L269_T0_S2 --> L269_T0_S2
[2023-02-06 19:09:28,787 INFO  L479       ProductGenerator]: L269_T1_init --> L269_T1_init
[2023-02-06 19:09:28,787 INFO  L479       ProductGenerator]: L269_accept_S5 --> L269_accept_S5
[2023-02-06 19:09:28,787 INFO  L479       ProductGenerator]: L269_T0_S2 --> L269_T0_S2
[2023-02-06 19:09:28,788 INFO  L479       ProductGenerator]: L269_T1_init --> L269_T1_init
[2023-02-06 19:09:28,788 INFO  L479       ProductGenerator]: L269_accept_S5 --> L269_accept_S5
[2023-02-06 19:09:28,788 INFO  L479       ProductGenerator]: L396_T0_S2 --> L396_T0_S2
[2023-02-06 19:09:28,788 INFO  L479       ProductGenerator]: L396_T1_init --> L396_T1_init
[2023-02-06 19:09:28,788 INFO  L479       ProductGenerator]: L396_accept_S5 --> L396_accept_S5
[2023-02-06 19:09:28,788 INFO  L479       ProductGenerator]: L396_T0_S2 --> L396_T0_S2
[2023-02-06 19:09:28,788 INFO  L479       ProductGenerator]: L396_T1_init --> L396_T1_init
[2023-02-06 19:09:28,788 INFO  L479       ProductGenerator]: L396_accept_S5 --> L396_accept_S5
[2023-02-06 19:09:28,788 INFO  L479       ProductGenerator]: egressFINAL_T0_S2 --> egressFINAL_T0_S2
[2023-02-06 19:09:28,788 INFO  L479       ProductGenerator]: egressFINAL_T1_init --> egressFINAL_T1_init
[2023-02-06 19:09:28,788 INFO  L479       ProductGenerator]: egressFINAL_accept_S5 --> egressFINAL_accept_S5
[2023-02-06 19:09:28,788 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_broadcast_0();
[2023-02-06 19:09:28,789 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_broadcast_0();
[2023-02-06 19:09:28,789 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_broadcast_0();
[2023-02-06 19:09:28,789 INFO  L479       ProductGenerator]: L209_T0_S2 --> L209_T0_S2
[2023-02-06 19:09:28,789 INFO  L479       ProductGenerator]: L209_T1_init --> L209_T1_init
[2023-02-06 19:09:28,789 INFO  L479       ProductGenerator]: L209_accept_S5 --> L209_accept_S5
[2023-02-06 19:09:28,789 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-06 19:09:28,789 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-06 19:09:28,789 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-06 19:09:28,789 INFO  L483       ProductGenerator]: Handling product edge call: call createChecksum();
[2023-02-06 19:09:28,789 INFO  L483       ProductGenerator]: Handling product edge call: call createChecksum();
[2023-02-06 19:09:28,789 INFO  L483       ProductGenerator]: Handling product edge call: call createChecksum();
[2023-02-06 19:09:28,789 INFO  L479       ProductGenerator]: mainProcedureFINAL_T0_S2 --> mainProcedureFINAL_T0_S2
[2023-02-06 19:09:28,790 INFO  L479       ProductGenerator]: mainProcedureFINAL_T1_init --> mainProcedureFINAL_T1_init
[2023-02-06 19:09:28,790 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S5 --> mainProcedureFINAL_accept_S5
[2023-02-06 19:09:28,790 INFO  L479       ProductGenerator]: L203_T0_S2 --> L203_T0_S2
[2023-02-06 19:09:28,790 INFO  L479       ProductGenerator]: L203_T1_init --> L203_T1_init
[2023-02-06 19:09:28,790 INFO  L479       ProductGenerator]: L203_accept_S5 --> L203_accept_S5
[2023-02-06 19:09:28,790 INFO  L479       ProductGenerator]: mainProcedureEXIT_T0_S2 --> mainProcedureEXIT_T0_S2
[2023-02-06 19:09:28,790 INFO  L479       ProductGenerator]: mainProcedureEXIT_T1_init --> mainProcedureEXIT_T1_init
[2023-02-06 19:09:28,790 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S5 --> mainProcedureEXIT_accept_S5
[2023-02-06 19:09:28,790 INFO  L479       ProductGenerator]: L216_T0_S2 --> L216_T0_S2
[2023-02-06 19:09:28,790 INFO  L479       ProductGenerator]: L216_T1_init --> L216_T1_init
[2023-02-06 19:09:28,790 INFO  L479       ProductGenerator]: L216_accept_S5 --> L216_accept_S5
[2023-02-06 19:09:28,790 INFO  L479       ProductGenerator]: L235_T0_S2 --> L235_T0_S2
[2023-02-06 19:09:28,790 INFO  L479       ProductGenerator]: L235_T1_init --> L235_T1_init
[2023-02-06 19:09:28,791 INFO  L479       ProductGenerator]: L235_accept_S5 --> L235_accept_S5
[2023-02-06 19:09:28,791 INFO  L479       ProductGenerator]: L204_T0_S2 --> L204_T0_S2
[2023-02-06 19:09:28,791 INFO  L479       ProductGenerator]: L204_T1_init --> L204_T1_init
[2023-02-06 19:09:28,791 INFO  L479       ProductGenerator]: L204_accept_S5 --> L204_accept_S5
[2023-02-06 19:09:28,791 INFO  L479       ProductGenerator]: L254_T0_S2 --> L254_T0_S2
[2023-02-06 19:09:28,791 INFO  L479       ProductGenerator]: L254_T1_init --> L254_T1_init
[2023-02-06 19:09:28,791 INFO  L479       ProductGenerator]: L254_accept_S5 --> L254_accept_S5
[2023-02-06 19:09:28,791 INFO  L479       ProductGenerator]: L283_T0_S2 --> L283_T0_S2
[2023-02-06 19:09:28,791 INFO  L479       ProductGenerator]: L283_T1_init --> L283_T1_init
[2023-02-06 19:09:28,791 INFO  L479       ProductGenerator]: L283_accept_S5 --> L283_accept_S5
[2023-02-06 19:09:28,791 INFO  L479       ProductGenerator]: L229_T0_S2 --> L229_T0_S2
[2023-02-06 19:09:28,791 INFO  L479       ProductGenerator]: L229_T1_init --> L229_T1_init
[2023-02-06 19:09:28,791 INFO  L479       ProductGenerator]: L229_accept_S5 --> L229_accept_S5
[2023-02-06 19:09:28,791 INFO  L479       ProductGenerator]: L228_T0_S2 --> L228_T0_S2
[2023-02-06 19:09:28,791 INFO  L479       ProductGenerator]: L228_T1_init --> L228_T1_init
[2023-02-06 19:09:28,792 INFO  L479       ProductGenerator]: L228_accept_S5 --> L228_accept_S5
[2023-02-06 19:09:28,792 INFO  L479       ProductGenerator]: L221_T0_S2 --> L221_T0_S2
[2023-02-06 19:09:28,792 INFO  L479       ProductGenerator]: L221_T1_init --> L221_T1_init
[2023-02-06 19:09:28,792 INFO  L479       ProductGenerator]: L221_accept_S5 --> L221_accept_S5
[2023-02-06 19:09:28,792 INFO  L479       ProductGenerator]: mainProcedureENTRY_T0_S2 --> mainProcedureENTRY_T0_S2
[2023-02-06 19:09:28,792 INFO  L479       ProductGenerator]: mainProcedureENTRY_T1_init --> mainProcedureENTRY_T1_init
[2023-02-06 19:09:28,792 INFO  L479       ProductGenerator]: mainProcedureENTRY_accept_S5 --> mainProcedureENTRY_accept_S5
[2023-02-06 19:09:28,792 INFO  L479       ProductGenerator]: L428-1_T0_S2 --> L428-1_T0_S2
[2023-02-06 19:09:28,792 INFO  L479       ProductGenerator]: L428-1_T1_init --> L428-1_T1_init
[2023-02-06 19:09:28,792 INFO  L479       ProductGenerator]: L428-1_accept_S5 --> L428-1_accept_S5
[2023-02-06 19:09:28,792 INFO  L479       ProductGenerator]: L255_T0_S2 --> L255_T0_S2
[2023-02-06 19:09:28,792 INFO  L479       ProductGenerator]: L255_T1_init --> L255_T1_init
[2023-02-06 19:09:28,792 INFO  L479       ProductGenerator]: L255_accept_S5 --> L255_accept_S5
[2023-02-06 19:09:28,793 INFO  L479       ProductGenerator]: L280_T0_S2 --> L280_T0_S2
[2023-02-06 19:09:28,793 INFO  L479       ProductGenerator]: L280_T1_init --> L280_T1_init
[2023-02-06 19:09:28,793 INFO  L479       ProductGenerator]: L280_accept_S5 --> L280_accept_S5
[2023-02-06 19:09:28,793 INFO  L479       ProductGenerator]: L344-1_T0_S2 --> L344-1_T0_S2
[2023-02-06 19:09:28,793 INFO  L479       ProductGenerator]: L344-1_T1_init --> L344-1_T1_init
[2023-02-06 19:09:28,793 INFO  L479       ProductGenerator]: L344-1_accept_S5 --> L344-1_accept_S5
[2023-02-06 19:09:28,793 INFO  L479       ProductGenerator]: L331-1_T0_S2 --> L331-1_T0_S2
[2023-02-06 19:09:28,793 INFO  L479       ProductGenerator]: L331-1_T1_init --> L331-1_T1_init
[2023-02-06 19:09:28,794 INFO  L479       ProductGenerator]: L331-1_accept_S5 --> L331-1_accept_S5
[2023-02-06 19:09:28,794 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-06 19:09:28,794 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-06 19:09:28,794 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-06 19:09:28,794 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0ENTRY_T0_S2 --> l2_c_l2_broadcast_0ENTRY_T0_S2
[2023-02-06 19:09:28,794 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0ENTRY_T1_init --> l2_c_l2_broadcast_0ENTRY_T1_init
[2023-02-06 19:09:28,794 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0ENTRY_accept_S5 --> l2_c_l2_broadcast_0ENTRY_accept_S5
[2023-02-06 19:09:28,794 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_packetParser();
[2023-02-06 19:09:28,795 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_packetParser();
[2023-02-06 19:09:28,795 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_packetParser();
[2023-02-06 19:09:28,795 INFO  L479       ProductGenerator]: L218_T0_S2 --> L218_T0_S2
[2023-02-06 19:09:28,795 INFO  L479       ProductGenerator]: L218_T1_init --> L218_T1_init
[2023-02-06 19:09:28,795 INFO  L479       ProductGenerator]: L218_accept_S5 --> L218_accept_S5
[2023-02-06 19:09:28,795 INFO  L479       ProductGenerator]: L239_T0_S2 --> L239_T0_S2
[2023-02-06 19:09:28,795 INFO  L479       ProductGenerator]: L239_T1_init --> L239_T1_init
[2023-02-06 19:09:28,795 INFO  L479       ProductGenerator]: L239_accept_S5 --> L239_accept_S5
[2023-02-06 19:09:28,795 INFO  L479       ProductGenerator]: L413_T0_S2 --> L413_T0_S2
[2023-02-06 19:09:28,795 INFO  L479       ProductGenerator]: L413_T1_init --> L413_T1_init
[2023-02-06 19:09:28,795 INFO  L479       ProductGenerator]: L413_accept_S5 --> L413_accept_S5
[2023-02-06 19:09:28,795 INFO  L479       ProductGenerator]: createChecksumFINAL_T0_S2 --> createChecksumFINAL_T0_S2
[2023-02-06 19:09:28,795 INFO  L479       ProductGenerator]: createChecksumFINAL_T1_init --> createChecksumFINAL_T1_init
[2023-02-06 19:09:28,796 INFO  L479       ProductGenerator]: createChecksumFINAL_accept_S5 --> createChecksumFINAL_accept_S5
[2023-02-06 19:09:28,796 INFO  L479       ProductGenerator]: L384-1_T0_S2 --> L384-1_T0_S2
[2023-02-06 19:09:28,796 INFO  L479       ProductGenerator]: L384-1_T1_init --> L384-1_T1_init
[2023-02-06 19:09:28,796 INFO  L479       ProductGenerator]: L384-1_accept_S5 --> L384-1_accept_S5
[2023-02-06 19:09:28,796 INFO  L479       ProductGenerator]: L343_T0_S2 --> L343_T0_S2
[2023-02-06 19:09:28,796 INFO  L479       ProductGenerator]: L343_T1_init --> L343_T1_init
[2023-02-06 19:09:28,796 INFO  L479       ProductGenerator]: L343_accept_S5 --> L343_accept_S5
[2023-02-06 19:09:28,796 INFO  L479       ProductGenerator]: L343_T0_S2 --> L343_T0_S2
[2023-02-06 19:09:28,796 INFO  L479       ProductGenerator]: L343_T1_init --> L343_T1_init
[2023-02-06 19:09:28,796 INFO  L479       ProductGenerator]: L343_accept_S5 --> L343_accept_S5
[2023-02-06 19:09:28,796 INFO  L479       ProductGenerator]: l2_c_l2_forward_0ENTRY_T0_S2 --> l2_c_l2_forward_0ENTRY_T0_S2
[2023-02-06 19:09:28,796 INFO  L479       ProductGenerator]: l2_c_l2_forward_0ENTRY_T1_init --> l2_c_l2_forward_0ENTRY_T1_init
[2023-02-06 19:09:28,796 INFO  L479       ProductGenerator]: l2_c_l2_forward_0ENTRY_accept_S5 --> l2_c_l2_forward_0ENTRY_accept_S5
[2023-02-06 19:09:28,797 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[2023-02-06 19:09:28,797 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[2023-02-06 19:09:28,797 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[2023-02-06 19:09:28,797 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0FINAL_T0_S2 --> l2_c_l2_broadcast_0FINAL_T0_S2
[2023-02-06 19:09:28,797 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0FINAL_T1_init --> l2_c_l2_broadcast_0FINAL_T1_init
[2023-02-06 19:09:28,797 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0FINAL_accept_S5 --> l2_c_l2_broadcast_0FINAL_accept_S5
[2023-02-06 19:09:28,797 INFO  L479       ProductGenerator]: L253_T0_S2 --> L253_T0_S2
[2023-02-06 19:09:28,797 INFO  L479       ProductGenerator]: L253_T1_init --> L253_T1_init
[2023-02-06 19:09:28,797 INFO  L479       ProductGenerator]: L253_accept_S5 --> L253_accept_S5
[2023-02-06 19:09:28,797 INFO  L479       ProductGenerator]: L292-1_T0_S2 --> L292-1_T0_S2
[2023-02-06 19:09:28,797 INFO  L479       ProductGenerator]: L292-1_T1_init --> L292-1_T1_init
[2023-02-06 19:09:28,797 INFO  L479       ProductGenerator]: L292-1_accept_S5 --> L292-1_accept_S5
[2023-02-06 19:09:28,797 INFO  L479       ProductGenerator]: L208_T0_S2 --> L208_T0_S2
[2023-02-06 19:09:28,797 INFO  L479       ProductGenerator]: L208_T1_init --> L208_T1_init
[2023-02-06 19:09:28,797 INFO  L479       ProductGenerator]: L208_accept_S5 --> L208_accept_S5
[2023-02-06 19:09:28,798 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T0_S2 --> verifyChecksumFINAL_T0_S2
[2023-02-06 19:09:28,798 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T1_init --> verifyChecksumFINAL_T1_init
[2023-02-06 19:09:28,798 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S5 --> verifyChecksumFINAL_accept_S5
[2023-02-06 19:09:28,798 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_period.apply();
[2023-02-06 19:09:28,798 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_period.apply();
[2023-02-06 19:09:28,798 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_period.apply();
[2023-02-06 19:09:28,798 INFO  L479       ProductGenerator]: L348_T0_S2 --> L348_T0_S2
[2023-02-06 19:09:28,798 INFO  L479       ProductGenerator]: L348_T1_init --> L348_T1_init
[2023-02-06 19:09:28,798 INFO  L479       ProductGenerator]: L348_accept_S5 --> L348_accept_S5
[2023-02-06 19:09:28,798 INFO  L479       ProductGenerator]: NoAction_0FINAL_T0_S2 --> NoAction_0FINAL_T0_S2
[2023-02-06 19:09:28,798 INFO  L479       ProductGenerator]: NoAction_0FINAL_T1_init --> NoAction_0FINAL_T1_init
[2023-02-06 19:09:28,798 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S5 --> NoAction_0FINAL_accept_S5
[2023-02-06 19:09:28,798 INFO  L479       ProductGenerator]: L219_T0_S2 --> L219_T0_S2
[2023-02-06 19:09:28,798 INFO  L479       ProductGenerator]: L219_T1_init --> L219_T1_init
[2023-02-06 19:09:28,798 INFO  L479       ProductGenerator]: L219_accept_S5 --> L219_accept_S5
[2023-02-06 19:09:28,799 INFO  L479       ProductGenerator]: L245_T0_S2 --> L245_T0_S2
[2023-02-06 19:09:28,799 INFO  L479       ProductGenerator]: L245_T1_init --> L245_T1_init
[2023-02-06 19:09:28,799 INFO  L479       ProductGenerator]: L245_accept_S5 --> L245_accept_S5
[2023-02-06 19:09:28,799 INFO  L479       ProductGenerator]: L285_T0_S2 --> L285_T0_S2
[2023-02-06 19:09:28,799 INFO  L479       ProductGenerator]: L285_T1_init --> L285_T1_init
[2023-02-06 19:09:28,799 INFO  L479       ProductGenerator]: L285_accept_S5 --> L285_accept_S5
[2023-02-06 19:09:28,799 INFO  L479       ProductGenerator]: L270_T0_S2 --> L270_T0_S2
[2023-02-06 19:09:28,799 INFO  L479       ProductGenerator]: L270_T1_init --> L270_T1_init
[2023-02-06 19:09:28,799 INFO  L479       ProductGenerator]: L270_accept_S5 --> L270_accept_S5
[2023-02-06 19:09:28,799 INFO  L479       ProductGenerator]: L236_T0_S2 --> L236_T0_S2
[2023-02-06 19:09:28,799 INFO  L479       ProductGenerator]: L236_T1_init --> L236_T1_init
[2023-02-06 19:09:28,799 INFO  L479       ProductGenerator]: L236_accept_S5 --> L236_accept_S5
[2023-02-06 19:09:28,799 INFO  L483       ProductGenerator]: Handling product edge call: call parse_topology_discover();
[2023-02-06 19:09:28,800 INFO  L483       ProductGenerator]: Handling product edge call: call parse_topology_discover();
[2023-02-06 19:09:28,800 INFO  L483       ProductGenerator]: Handling product edge call: call parse_topology_discover();
[2023-02-06 19:09:28,800 INFO  L479       ProductGenerator]: L240_T0_S2 --> L240_T0_S2
[2023-02-06 19:09:28,800 INFO  L479       ProductGenerator]: L240_T1_init --> L240_T1_init
[2023-02-06 19:09:28,800 INFO  L479       ProductGenerator]: L240_accept_S5 --> L240_accept_S5
[2023-02-06 19:09:28,800 INFO  L479       ProductGenerator]: ingressENTRY_T0_S2 --> ingressENTRY_T0_S2
[2023-02-06 19:09:28,800 INFO  L479       ProductGenerator]: ingressENTRY_T1_init --> ingressENTRY_T1_init
[2023-02-06 19:09:28,800 INFO  L479       ProductGenerator]: ingressENTRY_accept_S5 --> ingressENTRY_accept_S5
[2023-02-06 19:09:28,800 INFO  L479       ProductGenerator]: ingressENTRY_T0_S2 --> ingressENTRY_T0_S2
[2023-02-06 19:09:28,800 INFO  L479       ProductGenerator]: ingressENTRY_T1_init --> ingressENTRY_T1_init
[2023-02-06 19:09:28,800 INFO  L479       ProductGenerator]: ingressENTRY_accept_S5 --> ingressENTRY_accept_S5
[2023-02-06 19:09:28,800 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_port_config.apply();
[2023-02-06 19:09:28,801 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_port_config.apply();
[2023-02-06 19:09:28,801 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_port_config.apply();
[2023-02-06 19:09:28,801 INFO  L479       ProductGenerator]: L276_T0_S2 --> L276_T0_S2
[2023-02-06 19:09:28,801 INFO  L479       ProductGenerator]: L276_T1_init --> L276_T1_init
[2023-02-06 19:09:28,801 INFO  L479       ProductGenerator]: L276_accept_S5 --> L276_accept_S5
[2023-02-06 19:09:28,801 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forward_0(l2_c_l2_forwarding.l2_c_l2_forward_0.e_port);
[2023-02-06 19:09:28,801 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forward_0(l2_c_l2_forwarding.l2_c_l2_forward_0.e_port);
[2023-02-06 19:09:28,801 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forward_0(l2_c_l2_forwarding.l2_c_l2_forward_0.e_port);
[2023-02-06 19:09:28,801 INFO  L479       ProductGenerator]: L205_T0_S2 --> L205_T0_S2
[2023-02-06 19:09:28,801 INFO  L479       ProductGenerator]: L205_T1_init --> L205_T1_init
[2023-02-06 19:09:28,801 INFO  L479       ProductGenerator]: L205_accept_S5 --> L205_accept_S5
[2023-02-06 19:09:28,801 INFO  L479       ProductGenerator]: parse_topology_discoverENTRY_T0_S2 --> parse_topology_discoverENTRY_T0_S2
[2023-02-06 19:09:28,801 INFO  L479       ProductGenerator]: parse_topology_discoverENTRY_T1_init --> parse_topology_discoverENTRY_T1_init
[2023-02-06 19:09:28,801 INFO  L479       ProductGenerator]: parse_topology_discoverENTRY_accept_S5 --> parse_topology_discoverENTRY_accept_S5
[2023-02-06 19:09:28,801 INFO  L479       ProductGenerator]: L223_T0_S2 --> L223_T0_S2
[2023-02-06 19:09:28,801 INFO  L479       ProductGenerator]: L223_T1_init --> L223_T1_init
[2023-02-06 19:09:28,802 INFO  L479       ProductGenerator]: L223_accept_S5 --> L223_accept_S5
[2023-02-06 19:09:28,802 INFO  L479       ProductGenerator]: NoAction_3FINAL_T0_S2 --> NoAction_3FINAL_T0_S2
[2023-02-06 19:09:28,802 INFO  L479       ProductGenerator]: NoAction_3FINAL_T1_init --> NoAction_3FINAL_T1_init
[2023-02-06 19:09:28,802 INFO  L479       ProductGenerator]: NoAction_3FINAL_accept_S5 --> NoAction_3FINAL_accept_S5
[2023-02-06 19:09:28,802 INFO  L479       ProductGenerator]: protect_c_set_ports_0ENTRY_T0_S2 --> protect_c_set_ports_0ENTRY_T0_S2
[2023-02-06 19:09:28,802 INFO  L479       ProductGenerator]: protect_c_set_ports_0ENTRY_T1_init --> protect_c_set_ports_0ENTRY_T1_init
[2023-02-06 19:09:28,802 INFO  L479       ProductGenerator]: protect_c_set_ports_0ENTRY_accept_S5 --> protect_c_set_ports_0ENTRY_accept_S5
[2023-02-06 19:09:28,802 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 19:09:28,802 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 19:09:28,802 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 19:09:28,802 INFO  L479       ProductGenerator]: L213_T0_S2 --> L213_T0_S2
[2023-02-06 19:09:28,802 INFO  L479       ProductGenerator]: L213_T1_init --> L213_T1_init
[2023-02-06 19:09:28,802 INFO  L479       ProductGenerator]: L213_accept_S5 --> L213_accept_S5
[2023-02-06 19:09:28,802 INFO  L479       ProductGenerator]: _parser_packetParserFINAL_T0_S2 --> _parser_packetParserFINAL_T0_S2
[2023-02-06 19:09:28,802 INFO  L479       ProductGenerator]: _parser_packetParserFINAL_T1_init --> _parser_packetParserFINAL_T1_init
[2023-02-06 19:09:28,802 INFO  L479       ProductGenerator]: _parser_packetParserFINAL_accept_S5 --> _parser_packetParserFINAL_accept_S5
[2023-02-06 19:09:28,802 INFO  L479       ProductGenerator]: L294_T0_S2 --> L294_T0_S2
[2023-02-06 19:09:28,802 INFO  L479       ProductGenerator]: L294_T1_init --> L294_T1_init
[2023-02-06 19:09:28,803 INFO  L479       ProductGenerator]: L294_accept_S5 --> L294_accept_S5
[2023-02-06 19:09:28,803 INFO  L479       ProductGenerator]: L214_T0_S2 --> L214_T0_S2
[2023-02-06 19:09:28,803 INFO  L479       ProductGenerator]: L214_T1_init --> L214_T1_init
[2023-02-06 19:09:28,803 INFO  L479       ProductGenerator]: L214_accept_S5 --> L214_accept_S5
[2023-02-06 19:09:28,803 INFO  L479       ProductGenerator]: L232_T0_S2 --> L232_T0_S2
[2023-02-06 19:09:28,803 INFO  L479       ProductGenerator]: L232_T1_init --> L232_T1_init
[2023-02-06 19:09:28,803 INFO  L479       ProductGenerator]: L232_accept_S5 --> L232_accept_S5
[2023-02-06 19:09:28,803 INFO  L479       ProductGenerator]: L249_T0_S2 --> L249_T0_S2
[2023-02-06 19:09:28,803 INFO  L479       ProductGenerator]: L249_T1_init --> L249_T1_init
[2023-02-06 19:09:28,803 INFO  L479       ProductGenerator]: L249_accept_S5 --> L249_accept_S5
[2023-02-06 19:09:28,803 INFO  L479       ProductGenerator]: havocProcedureFINAL_T0_S2 --> havocProcedureFINAL_T0_S2
[2023-02-06 19:09:28,803 INFO  L479       ProductGenerator]: havocProcedureFINAL_T1_init --> havocProcedureFINAL_T1_init
[2023-02-06 19:09:28,803 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S5 --> havocProcedureFINAL_accept_S5
[2023-02-06 19:09:28,803 INFO  L479       ProductGenerator]: L252_T0_S2 --> L252_T0_S2
[2023-02-06 19:09:28,803 INFO  L479       ProductGenerator]: L252_T1_init --> L252_T1_init
[2023-02-06 19:09:28,803 INFO  L479       ProductGenerator]: L252_accept_S5 --> L252_accept_S5
[2023-02-06 19:09:28,804 INFO  L479       ProductGenerator]: L243_T0_S2 --> L243_T0_S2
[2023-02-06 19:09:28,804 INFO  L479       ProductGenerator]: L243_T1_init --> L243_T1_init
[2023-02-06 19:09:28,804 INFO  L479       ProductGenerator]: L243_accept_S5 --> L243_accept_S5
[2023-02-06 19:09:28,804 INFO  L479       ProductGenerator]: l2_c_l2_forward_0FINAL_T0_S2 --> l2_c_l2_forward_0FINAL_T0_S2
[2023-02-06 19:09:28,804 INFO  L479       ProductGenerator]: l2_c_l2_forward_0FINAL_T1_init --> l2_c_l2_forward_0FINAL_T1_init
[2023-02-06 19:09:28,804 INFO  L479       ProductGenerator]: l2_c_l2_forward_0FINAL_accept_S5 --> l2_c_l2_forward_0FINAL_accept_S5
[2023-02-06 19:09:28,804 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-06 19:09:28,804 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-06 19:09:28,804 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-06 19:09:28,804 INFO  L479       ProductGenerator]: L349_T0_S2 --> L349_T0_S2
[2023-02-06 19:09:28,804 INFO  L479       ProductGenerator]: L349_T1_init --> L349_T1_init
[2023-02-06 19:09:28,804 INFO  L479       ProductGenerator]: L349_accept_S5 --> L349_accept_S5
[2023-02-06 19:09:28,804 INFO  L479       ProductGenerator]: L302_T0_S2 --> L302_T0_S2
[2023-02-06 19:09:28,804 INFO  L479       ProductGenerator]: L302_T1_init --> L302_T1_init
[2023-02-06 19:09:28,804 INFO  L479       ProductGenerator]: L302_accept_S5 --> L302_accept_S5
[2023-02-06 19:09:28,805 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_T0_S2 --> protect_c_port_config.applyENTRY_T0_S2
[2023-02-06 19:09:28,805 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_T1_init --> protect_c_port_config.applyENTRY_T1_init
[2023-02-06 19:09:28,805 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S5 --> protect_c_port_config.applyENTRY_accept_S5
[2023-02-06 19:09:28,805 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_T0_S2 --> protect_c_port_config.applyENTRY_T0_S2
[2023-02-06 19:09:28,805 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_T1_init --> protect_c_port_config.applyENTRY_T1_init
[2023-02-06 19:09:28,805 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S5 --> protect_c_port_config.applyENTRY_accept_S5
[2023-02-06 19:09:28,805 INFO  L479       ProductGenerator]: startENTRY_T0_S2 --> startENTRY_T0_S2
[2023-02-06 19:09:28,805 INFO  L479       ProductGenerator]: startENTRY_T1_init --> startENTRY_T1_init
[2023-02-06 19:09:28,805 INFO  L479       ProductGenerator]: startENTRY_accept_S5 --> startENTRY_accept_S5
[2023-02-06 19:09:28,805 INFO  L479       ProductGenerator]: L258_T0_S2 --> L258_T0_S2
[2023-02-06 19:09:28,805 INFO  L479       ProductGenerator]: L258_T1_init --> L258_T1_init
[2023-02-06 19:09:28,805 INFO  L479       ProductGenerator]: L258_accept_S5 --> L258_accept_S5
[2023-02-06 19:09:28,805 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_T0_S2 --> protect_c_period.applyENTRY_T0_S2
[2023-02-06 19:09:28,805 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_T1_init --> protect_c_period.applyENTRY_T1_init
[2023-02-06 19:09:28,805 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S5 --> protect_c_period.applyENTRY_accept_S5
[2023-02-06 19:09:28,805 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_T0_S2 --> protect_c_period.applyENTRY_T0_S2
[2023-02-06 19:09:28,805 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_T1_init --> protect_c_period.applyENTRY_T1_init
[2023-02-06 19:09:28,805 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S5 --> protect_c_period.applyENTRY_accept_S5
[2023-02-06 19:09:28,806 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forwarding.apply();
[2023-02-06 19:09:28,806 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forwarding.apply();
[2023-02-06 19:09:28,806 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forwarding.apply();
[2023-02-06 19:09:28,806 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_T0_S2 --> l2_c_l2_forwarding.applyENTRY_T0_S2
[2023-02-06 19:09:28,806 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_T1_init --> l2_c_l2_forwarding.applyENTRY_T1_init
[2023-02-06 19:09:28,806 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S5 --> l2_c_l2_forwarding.applyENTRY_accept_S5
[2023-02-06 19:09:28,806 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_T0_S2 --> l2_c_l2_forwarding.applyENTRY_T0_S2
[2023-02-06 19:09:28,806 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_T1_init --> l2_c_l2_forwarding.applyENTRY_T1_init
[2023-02-06 19:09:28,806 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S5 --> l2_c_l2_forwarding.applyENTRY_accept_S5
[2023-02-06 19:09:28,806 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-06 19:09:28,806 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-06 19:09:28,806 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-06 19:09:28,806 INFO  L479       ProductGenerator]: L288-1_T0_S2 --> L288-1_T0_S2
[2023-02-06 19:09:28,806 INFO  L479       ProductGenerator]: L288-1_T1_init --> L288-1_T1_init
[2023-02-06 19:09:28,806 INFO  L479       ProductGenerator]: L288-1_accept_S5 --> L288-1_accept_S5
[2023-02-06 19:09:28,807 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_last_primary.write(0, protect_c_time);
[2023-02-06 19:09:28,807 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_last_primary.write(0, protect_c_time);
[2023-02-06 19:09:28,807 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_last_primary.write(0, protect_c_time);
[2023-02-06 19:09:28,807 INFO  L479       ProductGenerator]: L261_T0_S2 --> L261_T0_S2
[2023-02-06 19:09:28,807 INFO  L479       ProductGenerator]: L261_T1_init --> L261_T1_init
[2023-02-06 19:09:28,807 INFO  L479       ProductGenerator]: L261_accept_S5 --> L261_accept_S5
[2023-02-06 19:09:28,807 INFO  L479       ProductGenerator]: L428_T0_S2 --> L428_T0_S2
[2023-02-06 19:09:28,807 INFO  L479       ProductGenerator]: L428_T1_init --> L428_T1_init
[2023-02-06 19:09:28,807 INFO  L479       ProductGenerator]: L428_accept_S5 --> L428_accept_S5
[2023-02-06 19:09:28,807 INFO  L479       ProductGenerator]: L428_T0_S2 --> L428_T0_S2
[2023-02-06 19:09:28,807 INFO  L479       ProductGenerator]: L428_T1_init --> L428_T1_init
[2023-02-06 19:09:28,807 INFO  L479       ProductGenerator]: L428_accept_S5 --> L428_accept_S5
[2023-02-06 19:09:28,807 INFO  L479       ProductGenerator]: L273_T0_S2 --> L273_T0_S2
[2023-02-06 19:09:28,807 INFO  L479       ProductGenerator]: L273_T1_init --> L273_T1_init
[2023-02-06 19:09:28,807 INFO  L479       ProductGenerator]: L273_accept_S5 --> L273_accept_S5
[2023-02-06 19:09:28,808 INFO  L479       ProductGenerator]: L321_T0_S2 --> L321_T0_S2
[2023-02-06 19:09:28,808 INFO  L479       ProductGenerator]: L321_T1_init --> L321_T1_init
[2023-02-06 19:09:28,808 INFO  L479       ProductGenerator]: L321_accept_S5 --> L321_accept_S5
[2023-02-06 19:09:28,808 INFO  L479       ProductGenerator]: L227_T0_S2 --> L227_T0_S2
[2023-02-06 19:09:28,808 INFO  L479       ProductGenerator]: L227_T1_init --> L227_T1_init
[2023-02-06 19:09:28,808 INFO  L479       ProductGenerator]: L227_accept_S5 --> L227_accept_S5
[2023-02-06 19:09:28,808 INFO  L479       ProductGenerator]: L384_T0_S2 --> L384_T0_S2
[2023-02-06 19:09:28,808 INFO  L479       ProductGenerator]: L384_T1_init --> L384_T1_init
[2023-02-06 19:09:28,808 INFO  L479       ProductGenerator]: L384_accept_S5 --> L384_accept_S5
[2023-02-06 19:09:28,808 INFO  L479       ProductGenerator]: L384_T0_S2 --> L384_T0_S2
[2023-02-06 19:09:28,808 INFO  L479       ProductGenerator]: L384_T1_init --> L384_T1_init
[2023-02-06 19:09:28,808 INFO  L479       ProductGenerator]: L384_accept_S5 --> L384_accept_S5
[2023-02-06 19:09:28,808 INFO  L479       ProductGenerator]: L210_T0_S2 --> L210_T0_S2
[2023-02-06 19:09:28,808 INFO  L479       ProductGenerator]: L210_T1_init --> L210_T1_init
[2023-02-06 19:09:28,808 INFO  L479       ProductGenerator]: L210_accept_S5 --> L210_accept_S5
[2023-02-06 19:09:28,808 INFO  L479       ProductGenerator]: L247_T0_S2 --> L247_T0_S2
[2023-02-06 19:09:28,808 INFO  L479       ProductGenerator]: L247_T1_init --> L247_T1_init
[2023-02-06 19:09:28,808 INFO  L479       ProductGenerator]: L247_accept_S5 --> L247_accept_S5
[2023-02-06 19:09:28,808 INFO  L479       ProductGenerator]: acceptFINAL_T0_S2 --> acceptFINAL_T0_S2
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: acceptFINAL_T1_init --> acceptFINAL_T1_init
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: acceptFINAL_accept_S5 --> acceptFINAL_accept_S5
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: L242_T0_S2 --> L242_T0_S2
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: L242_T1_init --> L242_T1_init
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: L242_accept_S5 --> L242_accept_S5
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: L224_T0_S2 --> L224_T0_S2
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: L224_T1_init --> L224_T1_init
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: L224_accept_S5 --> L224_accept_S5
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: protect_c_last_primary.writeENTRY_T0_S2 --> protect_c_last_primary.writeENTRY_T0_S2
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: protect_c_last_primary.writeENTRY_T1_init --> protect_c_last_primary.writeENTRY_T1_init
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: protect_c_last_primary.writeENTRY_accept_S5 --> protect_c_last_primary.writeENTRY_accept_S5
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: L274_T0_S2 --> L274_T0_S2
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: L274_T1_init --> L274_T1_init
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: L274_accept_S5 --> L274_accept_S5
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: protect_c_last_primary.writeFINAL_T0_S2 --> protect_c_last_primary.writeFINAL_T0_S2
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: protect_c_last_primary.writeFINAL_T1_init --> protect_c_last_primary.writeFINAL_T1_init
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: protect_c_last_primary.writeFINAL_accept_S5 --> protect_c_last_primary.writeFINAL_accept_S5
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: L246_T0_S2 --> L246_T0_S2
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: L246_T1_init --> L246_T1_init
[2023-02-06 19:09:28,809 INFO  L479       ProductGenerator]: L246_accept_S5 --> L246_accept_S5
[2023-02-06 19:09:28,810 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-06 19:09:28,810 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-06 19:09:28,810 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-06 19:09:28,810 INFO  L479       ProductGenerator]: parse_topology_discoverFINAL_T0_S2 --> parse_topology_discoverFINAL_T0_S2
[2023-02-06 19:09:28,810 INFO  L479       ProductGenerator]: parse_topology_discoverFINAL_T1_init --> parse_topology_discoverFINAL_T1_init
[2023-02-06 19:09:28,810 INFO  L479       ProductGenerator]: parse_topology_discoverFINAL_accept_S5 --> parse_topology_discoverFINAL_accept_S5
[2023-02-06 19:09:28,810 INFO  L479       ProductGenerator]: havocProcedureENTRY_T0_S2 --> havocProcedureENTRY_T0_S2
[2023-02-06 19:09:28,810 INFO  L479       ProductGenerator]: havocProcedureENTRY_T1_init --> havocProcedureENTRY_T1_init
[2023-02-06 19:09:28,810 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S5 --> havocProcedureENTRY_accept_S5
[2023-02-06 19:09:28,810 INFO  L479       ProductGenerator]: L281_T0_S2 --> L281_T0_S2
[2023-02-06 19:09:28,810 INFO  L479       ProductGenerator]: L281_T1_init --> L281_T1_init
[2023-02-06 19:09:28,810 INFO  L479       ProductGenerator]: L281_accept_S5 --> L281_accept_S5
[2023-02-06 19:09:28,810 INFO  L479       ProductGenerator]: L281_T0_S2 --> L281_T0_S2
[2023-02-06 19:09:28,810 INFO  L479       ProductGenerator]: L281_T1_init --> L281_T1_init
[2023-02-06 19:09:28,810 INFO  L479       ProductGenerator]: L281_accept_S5 --> L281_accept_S5
[2023-02-06 19:09:28,810 INFO  L479       ProductGenerator]: L286_T0_S2 --> L286_T0_S2
[2023-02-06 19:09:28,810 INFO  L479       ProductGenerator]: L286_T1_init --> L286_T1_init
[2023-02-06 19:09:28,811 INFO  L479       ProductGenerator]: L286_accept_S5 --> L286_accept_S5
[2023-02-06 19:09:28,817 INFO  L479       ProductGenerator]: L286_T0_S2 --> L286_T0_S2
[2023-02-06 19:09:28,817 INFO  L479       ProductGenerator]: L286_T1_init --> L286_T1_init
[2023-02-06 19:09:28,817 INFO  L479       ProductGenerator]: L286_accept_S5 --> L286_accept_S5
[2023-02-06 19:09:28,818 INFO  L479       ProductGenerator]: L217_T0_S2 --> L217_T0_S2
[2023-02-06 19:09:28,818 INFO  L479       ProductGenerator]: L217_T1_init --> L217_T1_init
[2023-02-06 19:09:28,818 INFO  L479       ProductGenerator]: L217_accept_S5 --> L217_accept_S5
[2023-02-06 19:09:28,818 INFO  L479       ProductGenerator]: L295_T0_S2 --> L295_T0_S2
[2023-02-06 19:09:28,818 INFO  L479       ProductGenerator]: L295_T1_init --> L295_T1_init
[2023-02-06 19:09:28,818 INFO  L479       ProductGenerator]: L295_accept_S5 --> L295_accept_S5
[2023-02-06 19:09:28,818 INFO  L479       ProductGenerator]: L295_T0_S2 --> L295_T0_S2
[2023-02-06 19:09:28,818 INFO  L479       ProductGenerator]: L295_T1_init --> L295_T1_init
[2023-02-06 19:09:28,819 INFO  L479       ProductGenerator]: L295_accept_S5 --> L295_accept_S5
[2023-02-06 19:09:28,819 INFO  L479       ProductGenerator]: L237_T0_S2 --> L237_T0_S2
[2023-02-06 19:09:28,819 INFO  L479       ProductGenerator]: L237_T1_init --> L237_T1_init
[2023-02-06 19:09:28,819 INFO  L479       ProductGenerator]: L237_accept_S5 --> L237_accept_S5
[2023-02-06 19:09:28,819 INFO  L479       ProductGenerator]: L259_T0_S2 --> L259_T0_S2
[2023-02-06 19:09:28,819 INFO  L479       ProductGenerator]: L259_T1_init --> L259_T1_init
[2023-02-06 19:09:28,819 INFO  L479       ProductGenerator]: L259_accept_S5 --> L259_accept_S5
[2023-02-06 19:09:28,819 INFO  L479       ProductGenerator]: L331_T0_S2 --> L331_T0_S2
[2023-02-06 19:09:28,819 INFO  L479       ProductGenerator]: L331_T1_init --> L331_T1_init
[2023-02-06 19:09:28,819 INFO  L479       ProductGenerator]: L331_accept_S5 --> L331_accept_S5
[2023-02-06 19:09:28,820 INFO  L479       ProductGenerator]: L331_T0_S2 --> L331_T0_S2
[2023-02-06 19:09:28,820 INFO  L479       ProductGenerator]: L331_T1_init --> L331_T1_init
[2023-02-06 19:09:28,820 INFO  L479       ProductGenerator]: L331_accept_S5 --> L331_accept_S5
[2023-02-06 19:09:28,820 INFO  L479       ProductGenerator]: L244_T0_S2 --> L244_T0_S2
[2023-02-06 19:09:28,820 INFO  L479       ProductGenerator]: L244_T1_init --> L244_T1_init
[2023-02-06 19:09:28,820 INFO  L479       ProductGenerator]: L244_accept_S5 --> L244_accept_S5
[2023-02-06 19:09:28,820 INFO  L479       ProductGenerator]: L206_T0_S2 --> L206_T0_S2
[2023-02-06 19:09:28,820 INFO  L479       ProductGenerator]: L206_T1_init --> L206_T1_init
[2023-02-06 19:09:28,820 INFO  L479       ProductGenerator]: L206_accept_S5 --> L206_accept_S5
[2023-02-06 19:09:28,820 INFO  L479       ProductGenerator]: L241_T0_S2 --> L241_T0_S2
[2023-02-06 19:09:28,821 INFO  L479       ProductGenerator]: L241_T1_init --> L241_T1_init
[2023-02-06 19:09:28,821 INFO  L479       ProductGenerator]: L241_accept_S5 --> L241_accept_S5
[2023-02-06 19:09:28,821 INFO  L479       ProductGenerator]: L256_T0_S2 --> L256_T0_S2
[2023-02-06 19:09:28,821 INFO  L479       ProductGenerator]: L256_T1_init --> L256_T1_init
[2023-02-06 19:09:28,821 INFO  L479       ProductGenerator]: L256_accept_S5 --> L256_accept_S5
[2023-02-06 19:09:28,821 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-06 19:09:28,821 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-06 19:09:28,821 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-06 19:09:28,821 INFO  L479       ProductGenerator]: L226_T0_S2 --> L226_T0_S2
[2023-02-06 19:09:28,822 INFO  L479       ProductGenerator]: L226_T1_init --> L226_T1_init
[2023-02-06 19:09:28,822 INFO  L479       ProductGenerator]: L226_accept_S5 --> L226_accept_S5
[2023-02-06 19:09:28,822 INFO  L479       ProductGenerator]: L292_T0_S2 --> L292_T0_S2
[2023-02-06 19:09:28,822 INFO  L479       ProductGenerator]: L292_T1_init --> L292_T1_init
[2023-02-06 19:09:28,822 INFO  L479       ProductGenerator]: L292_accept_S5 --> L292_accept_S5
[2023-02-06 19:09:28,822 INFO  L479       ProductGenerator]: L292_T0_S2 --> L292_T0_S2
[2023-02-06 19:09:28,822 INFO  L479       ProductGenerator]: L292_T1_init --> L292_T1_init
[2023-02-06 19:09:28,822 INFO  L479       ProductGenerator]: L292_accept_S5 --> L292_accept_S5
[2023-02-06 19:09:28,822 INFO  L479       ProductGenerator]: mainFINAL_T0_S2 --> mainFINAL_T0_S2
[2023-02-06 19:09:28,822 INFO  L479       ProductGenerator]: mainFINAL_T1_init --> mainFINAL_T1_init
[2023-02-06 19:09:28,823 INFO  L479       ProductGenerator]: mainFINAL_accept_S5 --> mainFINAL_accept_S5
[2023-02-06 19:09:28,823 INFO  L479       ProductGenerator]: L345_T0_S2 --> L345_T0_S2
[2023-02-06 19:09:28,823 INFO  L479       ProductGenerator]: L345_T1_init --> L345_T1_init
[2023-02-06 19:09:28,823 INFO  L479       ProductGenerator]: L345_accept_S5 --> L345_accept_S5
[2023-02-06 19:09:28,823 INFO  L479       ProductGenerator]: L211_T0_S2 --> L211_T0_S2
[2023-02-06 19:09:28,823 INFO  L479       ProductGenerator]: L211_T1_init --> L211_T1_init
[2023-02-06 19:09:28,823 INFO  L479       ProductGenerator]: L211_accept_S5 --> L211_accept_S5
[2023-02-06 19:09:28,823 INFO  L479       ProductGenerator]: L207_T0_S2 --> L207_T0_S2
[2023-02-06 19:09:28,823 INFO  L479       ProductGenerator]: L207_T1_init --> L207_T1_init
[2023-02-06 19:09:28,823 INFO  L479       ProductGenerator]: L207_accept_S5 --> L207_accept_S5
[2023-02-06 19:09:28,823 INFO  L479       ProductGenerator]: L220_T0_S2 --> L220_T0_S2
[2023-02-06 19:09:28,823 INFO  L479       ProductGenerator]: L220_T1_init --> L220_T1_init
[2023-02-06 19:09:28,824 INFO  L479       ProductGenerator]: L220_accept_S5 --> L220_accept_S5
[2023-02-06 19:09:28,824 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-06 19:09:28,824 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-06 19:09:28,824 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-06 19:09:28,824 INFO  L479       ProductGenerator]: protect_c_set_period_0FINAL_T0_S2 --> protect_c_set_period_0FINAL_T0_S2
[2023-02-06 19:09:28,824 INFO  L479       ProductGenerator]: protect_c_set_period_0FINAL_T1_init --> protect_c_set_period_0FINAL_T1_init
[2023-02-06 19:09:28,824 INFO  L479       ProductGenerator]: protect_c_set_period_0FINAL_accept_S5 --> protect_c_set_period_0FINAL_accept_S5
[2023-02-06 19:09:28,824 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_ports_0(protect_c_port_config.protect_c_set_ports_0.primary, protect_c_port_config.protect_c_set_ports_0.secondary);
[2023-02-06 19:09:28,824 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_ports_0(protect_c_port_config.protect_c_set_ports_0.primary, protect_c_port_config.protect_c_set_ports_0.secondary);
[2023-02-06 19:09:28,825 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_ports_0(protect_c_port_config.protect_c_set_ports_0.primary, protect_c_port_config.protect_c_set_ports_0.secondary);
[2023-02-06 19:09:28,825 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_set_ports_0EXIT to L396-1
[2023-02-06 19:09:28,825 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from havocProcedureEXIT to L338
[2023-02-06 19:09:28,825 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_port_config.applyEXIT to L283
[2023-02-06 19:09:28,825 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _parser_packetParserEXIT to L339
[2023-02-06 19:09:28,825 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from verifyChecksumEXIT to L340
[2023-02-06 19:09:28,825 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainProcedureEXIT to ULTIMATE.startFINAL
[2023-02-06 19:09:28,825 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_3EXIT to L396-1
[2023-02-06 19:09:28,826 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from startEXIT to _parser_packetParserFINAL
[2023-02-06 19:09:28,826 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from createChecksumEXIT to L343
[2023-02-06 19:09:28,826 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_topology_discoverFINAL
[2023-02-06 19:09:28,826 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_0EXIT to L384-1
[2023-02-06 19:09:28,826 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_set_period_0EXIT to L384-1
[2023-02-06 19:09:28,826 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_forward_0EXIT to L331-1
[2023-02-06 19:09:28,826 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from egressEXIT to L342
[2023-02-06 19:09:28,827 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainEXIT to L356-1
[2023-02-06 19:09:28,827 INFO  L749       ProductGenerator]: ==== Handling return program step: #222#return;
[2023-02-06 19:09:28,827 INFO  L749       ProductGenerator]: ==== Handling return program step: #222#return;
[2023-02-06 19:09:28,828 INFO  L749       ProductGenerator]: ==== Handling return program step: #222#return;
[2023-02-06 19:09:28,828 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_last_primary.writeEXIT to L288-1
[2023-02-06 19:09:28,828 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_forwarding.applyEXIT to L302
[2023-02-06 19:09:28,828 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_broadcast_0EXIT to L331-1
[2023-02-06 19:09:28,828 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_period.applyEXIT to L282-1
[2023-02-06 19:09:28,828 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_topology_discoverEXIT to L428-1
[2023-02-06 19:09:28,828 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from ingressEXIT to L341
[2023-02-06 19:09:28,978 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2023-02-06 19:09:28,979 INFO  L110   BuchiProductObserver]: BuchiProgram size 619 locations, 791 edges
[2023-02-06 19:09:28,979 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:09:28 BoogieIcfgContainer
[2023-02-06 19:09:28,979 INFO  L132        PluginConnector]: ------------------------ END Büchi Program Product----------------------------
[2023-02-06 19:09:28,980 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2023-02-06 19:09:28,980 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2023-02-06 19:09:28,982 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2023-02-06 19:09:28,983 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:09:28" (1/1) ...
[2023-02-06 19:09:29,014 INFO  L313           BlockEncoder]: Initial Icfg 619 locations, 791 edges
[2023-02-06 19:09:29,014 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2023-02-06 19:09:29,021 INFO  L263           BlockEncoder]: Using Maximize final states
[2023-02-06 19:09:29,021 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=false
[2023-02-06 19:09:29,021 INFO  L296           BlockEncoder]: Using Remove sink states
[2023-02-06 19:09:29,022 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2023-02-06 19:09:29,028 INFO  L70    emoveInfeasibleEdges]: Removed 6 edges and 3 locations because of local infeasibility
[2023-02-06 19:09:29,057 INFO  L71     MaximizeFinalStates]: 200 new accepting states
[2023-02-06 19:09:29,060 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-02-06 19:09:29,062 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2023-02-06 19:09:29,062 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2023-02-06 19:09:29,063 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-02-06 19:09:29,064 INFO  L237           BlockEncoder]: Using Create parallel compositions if possible
[2023-02-06 19:09:29,064 INFO  L68        ParallelComposer]: Creating parallel compositions
[2023-02-06 19:09:29,065 INFO  L313           BlockEncoder]: Encoded RCFG 608 locations, 775 edges
[2023-02-06 19:09:29,065 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 06.02 07:09:29 BasicIcfg
[2023-02-06 19:09:29,065 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2023-02-06 19:09:29,066 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2023-02-06 19:09:29,066 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2023-02-06 19:09:29,068 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2023-02-06 19:09:29,068 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:09:29,068 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:28" (1/6) ...
[2023-02-06 19:09:29,070 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@60c5f950 and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 07:09:29, skipping insertion in model container
[2023-02-06 19:09:29,070 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:09:29,070 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:09:28" (2/6) ...
[2023-02-06 19:09:29,070 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@60c5f950 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 07:09:29, skipping insertion in model container
[2023-02-06 19:09:29,070 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:09:29,071 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:09:28" (3/6) ...
[2023-02-06 19:09:29,071 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@60c5f950 and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 06.02 07:09:29, skipping insertion in model container
[2023-02-06 19:09:29,071 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:09:29,071 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 07:09:28" (4/6) ...
[2023-02-06 19:09:29,071 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@60c5f950 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 07:09:29, skipping insertion in model container
[2023-02-06 19:09:29,071 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:09:29,071 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:09:28" (5/6) ...
[2023-02-06 19:09:29,071 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@60c5f950 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 06.02 07:09:29, skipping insertion in model container
[2023-02-06 19:09:29,071 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:09:29,071 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 06.02 07:09:29" (6/6) ...
[2023-02-06 19:09:29,072 INFO  L354   chiAutomizerObserver]: Analyzing ICFG p4ltl_boogie.bpl_BEv2
[2023-02-06 19:09:29,107 INFO  L255   stractBuchiCegarLoop]: Interprodecural is true
[2023-02-06 19:09:29,107 INFO  L256   stractBuchiCegarLoop]: Hoare is false
[2023-02-06 19:09:29,107 INFO  L257   stractBuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2023-02-06 19:09:29,107 INFO  L258   stractBuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2023-02-06 19:09:29,107 INFO  L259   stractBuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2023-02-06 19:09:29,107 INFO  L260   stractBuchiCegarLoop]: Difference is false
[2023-02-06 19:09:29,107 INFO  L261   stractBuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2023-02-06 19:09:29,108 INFO  L265   stractBuchiCegarLoop]: ======== Iteration 0 == of CEGAR loop == BuchiAutomatonCegarLoop ========
[2023-02-06 19:09:29,113 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 608 states, 487 states have (on average 1.0965092402464065) internal successors, (534), 486 states have internal predecessors, (534), 61 states have call successors, (61), 61 states have call predecessors, (61), 60 states have return successors, (180), 60 states have call predecessors, (180), 60 states have call successors, (180)
[2023-02-06 19:09:29,142 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:29,142 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:29,142 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:29,152 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:29,153 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:29,153 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 1 ============
[2023-02-06 19:09:29,154 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 608 states, 487 states have (on average 1.0965092402464065) internal successors, (534), 486 states have internal predecessors, (534), 61 states have call successors, (61), 61 states have call predecessors, (61), 60 states have return successors, (180), 60 states have call predecessors, (180), 60 states have call successors, (180)
[2023-02-06 19:09:29,162 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:29,162 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:29,162 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:29,168 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:29,169 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:29,178 INFO  L752   eck$LassoCheckResult]: Stem: 107#ULTIMATE.startENTRY_NONWAtrue [1176] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 244#mainProcedureENTRY_T1_inittrue [1318] mainProcedureENTRY_T1_init-->L356-1_T1_init: Formula: (and (<= 0 v__p4ltl_free_time_5) (< v__p4ltl_free_time_5 281474976710656))  InVars {_p4ltl_free_time=v__p4ltl_free_time_5}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_5}  AuxVars[]  AssignedVars[] 392#L356-1_T1_inittrue [1466] L356-1_T1_init-->L356_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 149#L356_T1_inittrue [1217] L356_T1_init-->L356_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 343#L356_T1_init-D53true [1416] L356_T1_init-D53-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 466#mainENTRY_T1_inittrue [1536] mainENTRY_T1_init-->mainENTRY_T1_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 175#mainENTRY_T1_init-D8true [1242] mainENTRY_T1_init-D8-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 347#havocProcedureENTRY_T1_inittrue [1420] havocProcedureENTRY_T1_init-->L203_T1_init: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 152#L203_T1_inittrue [1219] L203_T1_init-->L204_T1_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 592#L204_T1_inittrue [1658] L204_T1_init-->L205_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 359#L205_T1_inittrue [1432] L205_T1_init-->L206_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_40) (< v_standard_metadata.ingress_port_40 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[] 267#L206_T1_inittrue [1340] L206_T1_init-->L207_T1_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 457#L207_T1_inittrue [1529] L207_T1_init-->L208_T1_init: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 496#L208_T1_inittrue [1564] L208_T1_init-->L209_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 543#L209_T1_inittrue [1606] L209_T1_init-->L210_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 360#L210_T1_inittrue [1433] L210_T1_init-->L211_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 252#L211_T1_inittrue [1325] L211_T1_init-->L212_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 242#L212_T1_inittrue [1316] L212_T1_init-->L213_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 583#L213_T1_inittrue [1649] L213_T1_init-->L214_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 346#L214_T1_inittrue [1419] L214_T1_init-->L215_T1_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 316#L215_T1_inittrue [1389] L215_T1_init-->L216_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 25#L216_T1_inittrue [1088] L216_T1_init-->L217_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_13) (< v_standard_metadata.deq_timedelta_13 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[] 598#L217_T1_inittrue [1665] L217_T1_init-->L218_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 310#L218_T1_inittrue [1384] L218_T1_init-->L219_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 188#L219_T1_inittrue [1256] L219_T1_init-->L220_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 369#L220_T1_inittrue [1441] L220_T1_init-->L221_T1_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_15 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_15))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[] 128#L221_T1_inittrue [1195] L221_T1_init-->L222_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 241#L222_T1_inittrue [1315] L222_T1_init-->L223_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 538#L223_T1_inittrue [1603] L223_T1_init-->L224_T1_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 337#L224_T1_inittrue [1410] L224_T1_init-->L225_T1_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 321#L225_T1_inittrue [1395] L225_T1_init-->L226_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 467#L226_T1_inittrue [1537] L226_T1_init-->L227_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 338#L227_T1_inittrue [1411] L227_T1_init-->L228_T1_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 408#L228_T1_inittrue [1480] L228_T1_init-->L229_T1_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 488#L229_T1_inittrue [1555] L229_T1_init-->L230_T1_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 324#L230_T1_inittrue [1397] L230_T1_init-->L231_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 208#L231_T1_inittrue [1280] L231_T1_init-->L232_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 273#L232_T1_inittrue [1346] L232_T1_init-->L233_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 82#L233_T1_inittrue [1146] L233_T1_init-->L234_T1_init: Formula: (and (< v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 526#L234_T1_inittrue [1593] L234_T1_init-->L235_T1_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 322#L235_T1_inittrue [1396] L235_T1_init-->L236_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 27#L236_T1_inittrue [1091] L236_T1_init-->L237_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 47#L237_T1_inittrue [1113] L237_T1_init-->L238_T1_init: Formula: (and (<= 0 v_hdr.topology.identifier_11) (< v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 518#L238_T1_inittrue [1587] L238_T1_init-->L239_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 60#L239_T1_inittrue [1124] L239_T1_init-->L240_T1_init: Formula: (and (< v_hdr.topology.port_20 65536) (<= 0 v_hdr.topology.port_20))  InVars {hdr.topology.port=v_hdr.topology.port_20}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[] 487#L240_T1_inittrue [1554] L240_T1_init-->L241_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 580#L241_T1_inittrue [1647] L241_T1_init-->L242_T1_init: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 447#L242_T1_inittrue [1517] L242_T1_init-->L243_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 494#L243_T1_inittrue [1562] L243_T1_init-->L244_T1_init: Formula: (and (<= 0 v_hdr.topology.mac_9) (< v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 573#L244_T1_inittrue [1639] L244_T1_init-->L245_T1_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 293#L245_T1_inittrue [1367] L245_T1_init-->L246_T1_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_12) (< v_meta.intrinsic_metadata.ingress_global_timestamp_12 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 282#L246_T1_inittrue [1358] L246_T1_init-->L247_T1_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 442#L247_T1_inittrue [1513] L247_T1_init-->L248_T1_init: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 345#L248_T1_inittrue [1418] L248_T1_init-->L249_T1_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 239#L249_T1_inittrue [1313] L249_T1_init-->L250_T1_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 227#L250_T1_inittrue [1300] L250_T1_init-->L251_T1_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 326#L251_T1_inittrue [1399] L251_T1_init-->L252_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 304#L252_T1_inittrue [1378] L252_T1_init-->L253_T1_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 427#L253_T1_inittrue [1500] L253_T1_init-->L254_T1_init: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 407#L254_T1_inittrue [1479] L254_T1_init-->L255_T1_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 4#L255_T1_inittrue [1069] L255_T1_init-->L256_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 145#L256_T1_inittrue [1215] L256_T1_init-->L257_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 361#L257_T1_inittrue [1435] L257_T1_init-->L258_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 95#L258_T1_inittrue [1162] L258_T1_init-->L259_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 184#L259_T1_inittrue [1252] L259_T1_init-->L260_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 37#L260_T1_inittrue [1101] L260_T1_init-->L261_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 389#L261_T1_inittrue [1463] L261_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 587#havocProcedureFINAL_T1_inittrue [1653] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52#havocProcedureEXIT_T1_inittrue >[1713] havocProcedureEXIT_T1_init-->L338-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 217#L338-D65true [1287] L338-D65-->L338_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 521#L338_T1_inittrue [1589] L338_T1_init-->L338_T1_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 505#L338_T1_init-D17true [1574] L338_T1_init-D17-->_parser_packetParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 576#_parser_packetParserENTRY_T1_inittrue [1641] _parser_packetParserENTRY_T1_init-->_parser_packetParserENTRY_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 364#_parser_packetParserENTRY_T1_init-D56true [1437] _parser_packetParserENTRY_T1_init-D56-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50#startENTRY_T1_inittrue [1115] startENTRY_T1_init-->L428_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 90#L428_T1_inittrue [1158] L428_T1_init-->L428-1_T1_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 221#L428-1_T1_inittrue [1293] L428-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 406#startEXIT_T1_inittrue >[1720] startEXIT_T1_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 235#_parser_packetParserFINAL-D83true [1311] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 306#_parser_packetParserFINAL_T1_inittrue [1381] _parser_packetParserFINAL_T1_init-->_parser_packetParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 210#_parser_packetParserEXIT_T1_inittrue >[1726] _parser_packetParserEXIT_T1_init-->L339-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 344#L339-D71true [1417] L339-D71-->L339_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 335#L339_T1_inittrue [1408] L339_T1_init-->L339_T1_init-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 65#L339_T1_init-D50true [1130] L339_T1_init-D50-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 303#verifyChecksumFINAL_T1_inittrue [1377] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 445#verifyChecksumEXIT_T1_inittrue >[1697] verifyChecksumEXIT_T1_init-->L340-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 141#L340-D74true [1209] L340-D74-->L340_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 595#L340_T1_inittrue [1661] L340_T1_init-->L340_T1_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 386#L340_T1_init-D14true [1460] L340_T1_init-D14-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 137#ingressENTRY_T1_inittrue [1205] ingressENTRY_T1_init-->L269_T1_init: Formula: (= v_hdr.ethernet.etherType_16 56576)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 230#L269_T1_inittrue [1304] L269_T1_init-->L270_T1_init: Formula: (= 16 v_standard_metadata.ingress_port_29)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_29}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_29}  AuxVars[]  AssignedVars[] 56#L270_T1_inittrue [1120] L270_T1_init-->L302_T1_init: Formula: (= v_standard_metadata.mcast_grp_18 1)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 584#L302_T1_inittrue [1650] L302_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16#ingressEXIT_T1_inittrue >[1691] ingressEXIT_T1_init-->L341-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 287#L341-D122true [1363] L341-D122-->L341_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 245#L341_T1_inittrue [1319] L341_T1_init-->L341_T1_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22#L341_T1_init-D38true [1086] L341_T1_init-D38-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 504#egressFINAL_T1_inittrue [1573] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 436#egressEXIT_T1_inittrue >[1843] egressEXIT_T1_init-->L342-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 317#L342-D101true [1391] L342-D101-->L342_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 319#L342_T1_inittrue [1392] L342_T1_init-->L342_T1_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 169#L342_T1_init-D11true [1234] L342_T1_init-D11-->createChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 115#createChecksumFINAL_T1_inittrue [1183] createChecksumFINAL_T1_init-->createChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 203#createChecksumEXIT_T1_inittrue >[1790] createChecksumEXIT_T1_init-->L343-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 155#L343-D86true [1224] L343-D86-->L343_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 503#L343_T1_inittrue [1572] L343_T1_init-->L344-1_T1_init: Formula: v_forward_28  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 129#L344-1_T1_inittrue [1197] L344-1_T1_init-->L348_T1_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_0_10) (not .cse0)) (and v__p4ltl_0_10 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{_p4ltl_0=v__p4ltl_0_10, standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_0] 483#L348_T1_inittrue [1550] L348_T1_init-->L349_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_time_7 (select v_protect_c_last_primary_17 0)))) (or (and (not v__p4ltl_1_9) (not .cse0)) (and v__p4ltl_1_9 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, _p4ltl_free_time=v__p4ltl_free_time_7}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_7, _p4ltl_1=v__p4ltl_1_9, protect_c_last_primary=v_protect_c_last_primary_17}  AuxVars[]  AssignedVars[_p4ltl_1] 113#L349_T1_inittrue [1180] L349_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_2_11 .cse0) (and (not v__p4ltl_2_11) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_2=v__p4ltl_2_11, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_2] 362#mainFINAL_T1_inittrue [1436] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 370#mainEXIT_T1_inittrue >[1857] mainEXIT_T1_init-->L356-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38#L356-1-D104true [1103] L356-1-D104-->L356-1_T0_S2: Formula: (and v__p4ltl_1_6 v__p4ltl_0_6 v__p4ltl_2_8)  InVars {_p4ltl_2=v__p4ltl_2_8, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[] 470#L356-1_T0_S2true [1539] L356-1_T0_S2-->L356_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 557#L356_T0_S2true [1622] L356_T0_S2-->L356_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 100#L356_T0_S2-D52true [1167] L356_T0_S2-D52-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 110#mainENTRY_T0_S2true [1178] mainENTRY_T0_S2-->mainENTRY_T0_S2-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 591#mainENTRY_T0_S2-D7true [1657] mainENTRY_T0_S2-D7-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 523#havocProcedureENTRY_T0_S2true [1591] havocProcedureENTRY_T0_S2-->L203_T0_S2: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 474#L203_T0_S2true [1542] L203_T0_S2-->L204_T0_S2: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 125#L204_T0_S2true [1192] L204_T0_S2-->L205_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 213#L205_T0_S2true [1284] L205_T0_S2-->L206_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_42) (< v_standard_metadata.ingress_port_42 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[] 200#L206_T0_S2true [1270] L206_T0_S2-->L207_T0_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 130#L207_T0_S2true [1196] L207_T0_S2-->L208_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 288#L208_T0_S2true [1361] L208_T0_S2-->L209_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 519#L209_T0_S2true [1586] L209_T0_S2-->L210_T0_S2: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 527#L210_T0_S2true [1594] L210_T0_S2-->L211_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 5#L211_T0_S2true [1070] L211_T0_S2-->L212_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_13) (< v_standard_metadata.packet_length_13 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_13}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[] 35#L212_T0_S2true [1100] L212_T0_S2-->L213_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 45#L213_T0_S2true [1111] L213_T0_S2-->L214_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 563#L214_T0_S2true [1629] L214_T0_S2-->L215_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 140#L215_T0_S2true [1208] L215_T0_S2-->L216_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 329#L216_T0_S2true [1402] L216_T0_S2-->L217_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 412#L217_T0_S2true [1485] L217_T0_S2-->L218_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 55#L218_T0_S2true [1119] L218_T0_S2-->L219_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 112#L219_T0_S2true [1179] L219_T0_S2-->L220_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 187#L220_T0_S2true [1254] L220_T0_S2-->L221_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_18 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_18))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[] 463#L221_T0_S2true [1534] L221_T0_S2-->L222_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 254#L222_T0_S2true [1327] L222_T0_S2-->L223_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 308#L223_T0_S2true [1382] L223_T0_S2-->L224_T0_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 151#L224_T0_S2true [1218] L224_T0_S2-->L225_T0_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 381#L225_T0_S2true [1456] L225_T0_S2-->L226_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2#L226_T0_S2true [1067] L226_T0_S2-->L227_T0_S2: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 7#L227_T0_S2true [1074] L227_T0_S2-->L228_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 410#L228_T0_S2true [1483] L228_T0_S2-->L229_T0_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 183#L229_T0_S2true [1251] L229_T0_S2-->L230_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_4 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 575#L230_T0_S2true [1640] L230_T0_S2-->L231_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 495#L231_T0_S2true [1563] L231_T0_S2-->L232_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 355#L232_T0_S2true [1428] L232_T0_S2-->L233_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 78#L233_T0_S2true [1143] L233_T0_S2-->L234_T0_S2: Formula: (and (< v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 166#L234_T0_S2true [1231] L234_T0_S2-->L235_T0_S2: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 133#L235_T0_S2true [1200] L235_T0_S2-->L236_T0_S2: Formula: (= v_emit_17 (store v_emit_18 v_hdr.topology_2 false))  InVars {emit=v_emit_18, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_17, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 384#L236_T0_S2true [1458] L236_T0_S2-->L237_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 211#L237_T0_S2true [1282] L237_T0_S2-->L238_T0_S2: Formula: (and (<= 0 v_hdr.topology.identifier_9) (< v_hdr.topology.identifier_9 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_9}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[] 566#L238_T0_S2true [1631] L238_T0_S2-->L239_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 502#L239_T0_S2true [1570] L239_T0_S2-->L240_T0_S2: Formula: (and (<= 0 v_hdr.topology.port_18) (< v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 374#L240_T0_S2true [1447] L240_T0_S2-->L241_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 377#L241_T0_S2true [1450] L241_T0_S2-->L242_T0_S2: Formula: (and (<= 0 v_hdr.topology.prefix_12) (< v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 349#L242_T0_S2true [1422] L242_T0_S2-->L243_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 177#L243_T0_S2true [1244] L243_T0_S2-->L244_T0_S2: Formula: (and (<= 0 v_hdr.topology.mac_14) (< v_hdr.topology.mac_14 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 325#L244_T0_S2true [1398] L244_T0_S2-->L245_T0_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 264#L245_T0_S2true [1336] L245_T0_S2-->L246_T0_S2: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_13))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 498#L246_T0_S2true [1566] L246_T0_S2-->L247_T0_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 395#L247_T0_S2true [1471] L247_T0_S2-->L248_T0_S2: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 86#L248_T0_S2true [1151] L248_T0_S2-->L249_T0_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 85#L249_T0_S2true [1150] L249_T0_S2-->L250_T0_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 560#L250_T0_S2true [1626] L250_T0_S2-->L251_T0_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 156#L251_T0_S2true [1223] L251_T0_S2-->L252_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 352#L252_T0_S2true [1426] L252_T0_S2-->L253_T0_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 429#L253_T0_S2true [1502] L253_T0_S2-->L254_T0_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 388#L254_T0_S2true [1462] L254_T0_S2-->L255_T0_S2: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 181#L255_T0_S2true [1249] L255_T0_S2-->L256_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 450#L256_T0_S2true [1521] L256_T0_S2-->L257_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 109#L257_T0_S2true [1177] L257_T0_S2-->L258_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 516#L258_T0_S2true [1584] L258_T0_S2-->L259_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 280#L259_T0_S2true [1356] L259_T0_S2-->L260_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 179#L260_T0_S2true [1247] L260_T0_S2-->L261_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 240#L261_T0_S2true [1314] L261_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 572#havocProcedureFINAL_T0_S2true [1636] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 365#havocProcedureEXIT_T0_S2true >[1677] havocProcedureEXIT_T0_S2-->L338-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 195#L338-D64true [1263] L338-D64-->L338_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 376#L338_T0_S2true [1449] L338_T0_S2-->L338_T0_S2-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 425#L338_T0_S2-D16true [1498] L338_T0_S2-D16-->_parser_packetParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 214#_parser_packetParserENTRY_T0_S2true [1283] _parser_packetParserENTRY_T0_S2-->_parser_packetParserENTRY_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 434#_parser_packetParserENTRY_T0_S2-D55true [1507] _parser_packetParserENTRY_T0_S2-D55-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36#startENTRY_T0_S2true [1099] startENTRY_T0_S2-->L428_T0_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 144#L428_T0_S2true [1212] L428_T0_S2-->L428-1_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 328#L428-1_T0_S2true [1401] L428-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 511#startEXIT_T0_S2true >[1805] startEXIT_T0_S2-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 126#_parser_packetParserFINAL-D82true [1193] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 358#_parser_packetParserFINAL_T0_S2true [1431] _parser_packetParserFINAL_T0_S2-->_parser_packetParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 590#_parser_packetParserEXIT_T0_S2true >[1842] _parser_packetParserEXIT_T0_S2-->L339-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 568#L339-D70true [1632] L339-D70-->L339_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 158#L339_T0_S2true [1225] L339_T0_S2-->L339_T0_S2-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 433#L339_T0_S2-D49true [1506] L339_T0_S2-D49-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 246#verifyChecksumFINAL_T0_S2true [1320] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 477#verifyChecksumEXIT_T0_S2true >[1817] verifyChecksumEXIT_T0_S2-->L340-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 167#L340-D73true [1232] L340-D73-->L340_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 458#L340_T0_S2true [1528] L340_T0_S2-->L340_T0_S2-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 460#L340_T0_S2-D13true [1531] L340_T0_S2-D13-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 281#ingressENTRY_T0_S2true [1354] ingressENTRY_T0_S2-->L269_T0_S2: Formula: (= v_hdr.ethernet.etherType_26 56576)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 552#L269_T0_S2true [1615] L269_T0_S2-->L270_T0_S2: Formula: (= 16 v_standard_metadata.ingress_port_25)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_25}  AuxVars[]  AssignedVars[] 577#L270_T0_S2true [1642] L270_T0_S2-->L302_T0_S2: Formula: (= v_standard_metadata.mcast_grp_17 1)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_17}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 301#L302_T0_S2true [1375] L302_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 567#ingressEXIT_T0_S2true >[1820] ingressEXIT_T0_S2-->L341-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 164#L341-D121true [1230] L341-D121-->L341_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 261#L341_T0_S2true [1334] L341_T0_S2-->L341_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 197#L341_T0_S2-D37true [1266] L341_T0_S2-D37-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24#egressFINAL_T0_S2true [1087] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 256#egressEXIT_T0_S2true >[1684] egressEXIT_T0_S2-->L342-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 70#L342-D100true [1134] L342-D100-->L342_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 415#L342_T0_S2true [1488] L342_T0_S2-->L342_T0_S2-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 274#L342_T0_S2-D10true [1347] L342_T0_S2-D10-->createChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 297#createChecksumFINAL_T0_S2true [1371] createChecksumFINAL_T0_S2-->createChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 263#createChecksumEXIT_T0_S2true >[1794] createChecksumEXIT_T0_S2-->L343-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 99#L343-D85true [1166] L343-D85-->L343_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 423#L343_T0_S2true [1496] L343_T0_S2-->L344-1_T0_S2: Formula: v_forward_30  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 222#L344-1_T0_S2true [1294] L344-1_T0_S2-->L348_T0_S2: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_0_11 .cse0) (and (not v__p4ltl_0_11) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{_p4ltl_0=v__p4ltl_0_11, standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_0] 118#L348_T0_S2true [1185] L348_T0_S2-->L349_T0_S2: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_18 0) v__p4ltl_free_time_8))) (or (and (not .cse0) (not v__p4ltl_1_10)) (and v__p4ltl_1_10 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, _p4ltl_free_time=v__p4ltl_free_time_8}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_8, _p4ltl_1=v__p4ltl_1_10, protect_c_last_primary=v_protect_c_last_primary_18}  AuxVars[]  AssignedVars[_p4ltl_1] 350#L349_T0_S2true [1421] L349_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_2_13) (and (not v__p4ltl_2_13) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_2=v__p4ltl_2_13, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_2] 251#mainFINAL_T0_S2true [1324] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 582#mainEXIT_T0_S2true >[1729] mainEXIT_T0_S2-->L356-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 588#L356-1-D103true [1655] L356-1-D103-->L356-1_accept_S5: Formula: (and v__p4ltl_2_10 (not v__p4ltl_1_7) (not v__p4ltl_0_8))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[] 373#L356-1_accept_S5true 
[2023-02-06 19:09:29,181 INFO  L754   eck$LassoCheckResult]: Loop: 373#L356-1_accept_S5true [1445] L356-1_accept_S5-->L356_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 524#L356_accept_S5true [1592] L356_accept_S5-->L356_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 309#L356_accept_S5-D54true [1383] L356_accept_S5-D54-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 243#mainENTRY_accept_S5true [1317] mainENTRY_accept_S5-->mainENTRY_accept_S5-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 92#mainENTRY_accept_S5-D9true [1156] mainENTRY_accept_S5-D9-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 330#havocProcedureENTRY_accept_S5true [1403] havocProcedureENTRY_accept_S5-->L203_accept_S5: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 390#L203_accept_S5true [1464] L203_accept_S5-->L204_accept_S5: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 510#L204_accept_S5true [1579] L204_accept_S5-->L205_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 138#L205_accept_S5true [1204] L205_accept_S5-->L206_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_39) (< v_standard_metadata.ingress_port_39 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[] 459#L206_accept_S5true [1530] L206_accept_S5-->L207_accept_S5: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 531#L207_accept_S5true [1596] L207_accept_S5-->L208_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 490#L208_accept_S5true [1558] L208_accept_S5-->L209_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 302#L209_accept_S5true [1376] L209_accept_S5-->L210_accept_S5: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 600#L210_accept_S5true [1668] L210_accept_S5-->L211_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 62#L211_accept_S5true [1127] L211_accept_S5-->L212_accept_S5: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 262#L212_accept_S5true [1335] L212_accept_S5-->L213_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 311#L213_accept_S5true [1385] L213_accept_S5-->L214_accept_S5: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 605#L214_accept_S5true [1671] L214_accept_S5-->L215_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 363#L215_accept_S5true [1434] L215_accept_S5-->L216_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 551#L216_accept_S5true [1614] L216_accept_S5-->L217_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 399#L217_accept_S5true [1474] L217_accept_S5-->L218_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 201#L218_accept_S5true [1271] L218_accept_S5-->L219_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_12 524288) (<= 0 v_standard_metadata.deq_qdepth_12))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[] 275#L219_accept_S5true [1348] L219_accept_S5-->L220_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 66#L220_accept_S5true [1131] L220_accept_S5-->L221_accept_S5: Formula: (and (< v_standard_metadata.ingress_global_timestamp_17 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_17))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[] 59#L221_accept_S5true [1123] L221_accept_S5-->L222_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 435#L222_accept_S5true [1508] L222_accept_S5-->L223_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 233#L223_accept_S5true [1309] L223_accept_S5-->L224_accept_S5: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 480#L224_accept_S5true [1547] L224_accept_S5-->L225_accept_S5: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 312#L225_accept_S5true [1386] L225_accept_S5-->L226_accept_S5: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 289#L226_accept_S5true [1362] L226_accept_S5-->L227_accept_S5: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 452#L227_accept_S5true [1523] L227_accept_S5-->L228_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 507#L228_accept_S5true [1576] L228_accept_S5-->L229_accept_S5: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 550#L229_accept_S5true [1613] L229_accept_S5-->L230_accept_S5: Formula: (= (store v_emit_14 v_hdr.ethernet_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 455#L230_accept_S5true [1526] L230_accept_S5-->L231_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 414#L231_accept_S5true [1487] L231_accept_S5-->L232_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 286#L232_accept_S5true [1359] L232_accept_S5-->L233_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 512#L233_accept_S5true [1580] L233_accept_S5-->L234_accept_S5: Formula: (and (<= 0 v_hdr.ethernet.etherType_32) (< v_hdr.ethernet.etherType_32 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[] 547#L234_accept_S5true [1610] L234_accept_S5-->L235_accept_S5: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 608#L235_accept_S5true [1674] L235_accept_S5-->L236_accept_S5: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 14#L236_accept_S5true [1080] L236_accept_S5-->L237_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[hdr.topology.identifier] 508#L237_accept_S5true [1577] L237_accept_S5-->L238_accept_S5: Formula: (and (< v_hdr.topology.identifier_13 4294967296) (<= 0 v_hdr.topology.identifier_13))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 180#L238_accept_S5true [1248] L238_accept_S5-->L239_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 431#L239_accept_S5true [1504] L239_accept_S5-->L240_accept_S5: Formula: (and (< v_hdr.topology.port_19 65536) (<= 0 v_hdr.topology.port_19))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 10#L240_accept_S5true [1076] L240_accept_S5-->L241_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 342#L241_accept_S5true [1415] L241_accept_S5-->L242_accept_S5: Formula: (and (< v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 499#L242_accept_S5true [1567] L242_accept_S5-->L243_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 53#L243_accept_S5true [1117] L243_accept_S5-->L244_accept_S5: Formula: (and (< v_hdr.topology.mac_13 281474976710656) (<= 0 v_hdr.topology.mac_13))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 446#L244_accept_S5true [1516] L244_accept_S5-->L245_accept_S5: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 182#L245_accept_S5true [1250] L245_accept_S5-->L246_accept_S5: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_11))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 271#L246_accept_S5true [1344] L246_accept_S5-->L247_accept_S5: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 545#L247_accept_S5true [1608] L247_accept_S5-->L248_accept_S5: Formula: (and (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_13) (< v_meta.intrinsic_metadata.egress_global_timestamp_13 281474976710656))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 581#L248_accept_S5true [1648] L248_accept_S5-->L249_accept_S5: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 315#L249_accept_S5true [1388] L249_accept_S5-->L250_accept_S5: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 417#L250_accept_S5true [1490] L250_accept_S5-->L251_accept_S5: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 565#L251_accept_S5true [1630] L251_accept_S5-->L252_accept_S5: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 72#L252_accept_S5true [1136] L252_accept_S5-->L253_accept_S5: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 420#L253_accept_S5true [1492] L253_accept_S5-->L254_accept_S5: Formula: (= v_meta.accepted_26 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 225#L254_accept_S5true [1299] L254_accept_S5-->L255_accept_S5: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 491#L255_accept_S5true [1559] L255_accept_S5-->L256_accept_S5: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 368#L256_accept_S5true [1440] L256_accept_S5-->L257_accept_S5: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 444#L257_accept_S5true [1515] L257_accept_S5-->L258_accept_S5: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 75#L258_accept_S5true [1138] L258_accept_S5-->L259_accept_S5: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 291#L259_accept_S5true [1364] L259_accept_S5-->L260_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 548#L260_accept_S5true [1611] L260_accept_S5-->L261_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 586#L261_accept_S5true [1652] L261_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 34#havocProcedureFINAL_accept_S5true [1098] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 80#havocProcedureEXIT_accept_S5true >[1694] havocProcedureEXIT_accept_S5-->L338-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 593#L338-D66true [1659] L338-D66-->L338_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 173#L338_accept_S5true [1240] L338_accept_S5-->L338_accept_S5-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 451#L338_accept_S5-D18true [1522] L338_accept_S5-D18-->_parser_packetParserENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 578#_parser_packetParserENTRY_accept_S5true [1643] _parser_packetParserENTRY_accept_S5-->_parser_packetParserENTRY_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 42#_parser_packetParserENTRY_accept_S5-D57true [1108] _parser_packetParserENTRY_accept_S5-D57-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 292#startENTRY_accept_S5true [1366] startENTRY_accept_S5-->L428_accept_S5: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 579#L428_accept_S5true [1646] L428_accept_S5-->L428-1_accept_S5: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 366#L428-1_accept_S5true [1438] L428-1_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 250#startEXIT_accept_S5true >[1767] startEXIT_accept_S5-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 475#_parser_packetParserFINAL-D84true [1543] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51#_parser_packetParserFINAL_accept_S5true [1116] _parser_packetParserFINAL_accept_S5-->_parser_packetParserEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 226#_parser_packetParserEXIT_accept_S5true >[1788] _parser_packetParserEXIT_accept_S5-->L339-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 609#L339-D72true [1675] L339-D72-->L339_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 143#L339_accept_S5true [1210] L339_accept_S5-->L339_accept_S5-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 422#L339_accept_S5-D51true [1494] L339_accept_S5-D51-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 462#verifyChecksumFINAL_accept_S5true [1533] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 514#verifyChecksumEXIT_accept_S5true >[1747] verifyChecksumEXIT_accept_S5-->L340-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 441#L340-D75true [1512] L340-D75-->L340_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 500#L340_accept_S5true [1568] L340_accept_S5-->L340_accept_S5-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 77#L340_accept_S5-D15true [1141] L340_accept_S5-D15-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 554#ingressENTRY_accept_S5true [1618] ingressENTRY_accept_S5-->L269_accept_S5: Formula: (= v_hdr.ethernet.etherType_18 56576)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 114#L269_accept_S5true [1181] L269_accept_S5-->L270_accept_S5: Formula: (= 16 v_standard_metadata.ingress_port_19)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[] 63#L270_accept_S5true [1128] L270_accept_S5-->L302_accept_S5: Formula: (= v_standard_metadata.mcast_grp_16 1)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_16}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 29#L302_accept_S5true [1092] L302_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 440#ingressEXIT_accept_S5true >[1704] ingressEXIT_accept_S5-->L341-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 174#L341-D123true [1241] L341-D123-->L341_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 542#L341_accept_S5true [1605] L341_accept_S5-->L341_accept_S5-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 223#L341_accept_S5-D39true [1295] L341_accept_S5-D39-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 464#egressFINAL_accept_S5true [1535] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 161#egressEXIT_accept_S5true >[1837] egressEXIT_accept_S5-->L342-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 540#L342-D102true [1604] L342-D102-->L342_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 413#L342_accept_S5true [1486] L342_accept_S5-->L342_accept_S5-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 331#L342_accept_S5-D12true [1404] L342_accept_S5-D12-->createChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 476#createChecksumFINAL_accept_S5true [1544] createChecksumFINAL_accept_S5-->createChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 525#createChecksumEXIT_accept_S5true >[1676] createChecksumEXIT_accept_S5-->L343-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13#L343-D87true [1079] L343-D87-->L343_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 199#L343_accept_S5true [1269] L343_accept_S5-->L344-1_accept_S5: Formula: v_forward_32  InVars {forward=v_forward_32}  OutVars{forward=v_forward_32}  AuxVars[]  AssignedVars[] 589#L344-1_accept_S5true [1656] L344-1_accept_S5-->L348_accept_S5: Formula: (let ((.cse0 (= v_meta.primary_24 v_standard_metadata.ingress_port_44))) (or (and (not .cse0) (not v__p4ltl_0_9)) (and v__p4ltl_0_9 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.primary=v_meta.primary_24}  OutVars{_p4ltl_0=v__p4ltl_0_9, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.primary=v_meta.primary_24}  AuxVars[]  AssignedVars[_p4ltl_0] 530#L348_accept_S5true [1595] L348_accept_S5-->L349_accept_S5: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_16 0) v__p4ltl_free_time_6))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, _p4ltl_free_time=v__p4ltl_free_time_6}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_6, _p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_16}  AuxVars[]  AssignedVars[_p4ltl_1] 295#L349_accept_S5true [1369] L349_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and v__p4ltl_2_12 .cse0) (and (not .cse0) (not v__p4ltl_2_12))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_2=v__p4ltl_2_12, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_2] 122#mainFINAL_accept_S5true [1189] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 318#mainEXIT_accept_S5true >[1730] mainEXIT_accept_S5-->L356-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 553#L356-1-D105true [1617] L356-1-D105-->L356-1_accept_S5: Formula: v__p4ltl_2_6  InVars {_p4ltl_2=v__p4ltl_2_6}  OutVars{_p4ltl_2=v__p4ltl_2_6}  AuxVars[]  AssignedVars[] 373#L356-1_accept_S5true 
[2023-02-06 19:09:29,187 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:29,187 INFO  L85        PathProgramCache]: Analyzing trace with hash 1388757876, now seen corresponding path program 1 times
[2023-02-06 19:09:29,194 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:29,194 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1536265438]
[2023-02-06 19:09:29,194 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:29,195 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:29,242 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:29,354 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:09:29,368 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:29,417 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:29,423 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:29,443 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:29,445 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:29,455 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:29,456 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:29,459 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:29,461 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:29,476 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:29,479 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:29,489 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 91
[2023-02-06 19:09:29,490 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:29,492 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 19:09:29,493 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:29,496 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-02-06 19:09:29,509 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:29,525 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:29,530 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:29,540 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:29,542 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:29,543 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:29,544 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:29,546 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:29,547 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:29,548 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:29,550 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:29,552 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 91
[2023-02-06 19:09:29,554 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:29,555 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 19:09:29,557 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:29,559 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:29,560 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:29,560 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1536265438]
[2023-02-06 19:09:29,561 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1536265438] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:29,561 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:29,561 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-02-06 19:09:29,562 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [774986023]
[2023-02-06 19:09:29,563 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:29,567 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:29,567 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:29,594 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-02-06 19:09:29,595 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=22, Invalid=50, Unknown=0, NotChecked=0, Total=72
[2023-02-06 19:09:29,597 INFO  L87              Difference]: Start difference. First operand  has 608 states, 487 states have (on average 1.0965092402464065) internal successors, (534), 486 states have internal predecessors, (534), 61 states have call successors, (61), 61 states have call predecessors, (61), 60 states have return successors, (180), 60 states have call predecessors, (180), 60 states have call successors, (180) Second operand  has 9 states, 9 states have (on average 21.0) internal successors, (189), 4 states have internal predecessors, (189), 3 states have call successors, (17), 6 states have call predecessors, (17), 4 states have return successors, (16), 3 states have call predecessors, (16), 3 states have call successors, (16)
[2023-02-06 19:09:30,762 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:30,763 INFO  L93              Difference]: Finished difference Result 875 states and 936 transitions.
[2023-02-06 19:09:30,764 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 19 states. 
[2023-02-06 19:09:30,768 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 875 states and 936 transitions.
[2023-02-06 19:09:30,774 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 19:09:30,783 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 875 states to 875 states and 936 transitions.
[2023-02-06 19:09:30,784 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 279
[2023-02-06 19:09:30,785 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 279
[2023-02-06 19:09:30,785 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 875 states and 936 transitions.
[2023-02-06 19:09:30,789 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:30,789 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 875 states and 936 transitions.
[2023-02-06 19:09:30,800 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 875 states and 936 transitions.
[2023-02-06 19:09:30,823 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 875 to 656.
[2023-02-06 19:09:30,825 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 656 states, 517 states have (on average 1.0851063829787233) internal successors, (561), 519 states have internal predecessors, (561), 67 states have call successors, (67), 67 states have call predecessors, (67), 72 states have return successors, (72), 69 states have call predecessors, (72), 66 states have call successors, (72)
[2023-02-06 19:09:30,827 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 656 states to 656 states and 700 transitions.
[2023-02-06 19:09:30,828 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 656 states and 700 transitions.
[2023-02-06 19:09:30,828 INFO  L399   stractBuchiCegarLoop]: Abstraction has 656 states and 700 transitions.
[2023-02-06 19:09:30,828 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 2 ============
[2023-02-06 19:09:30,828 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 656 states and 700 transitions.
[2023-02-06 19:09:30,831 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:30,831 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:30,831 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:30,833 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:30,833 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:30,836 INFO  L752   eck$LassoCheckResult]: Stem: 2020#ULTIMATE.startENTRY_NONWA [1176] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2155#mainProcedureENTRY_T1_init [1318] mainProcedureENTRY_T1_init-->L356-1_T1_init: Formula: (and (<= 0 v__p4ltl_free_time_5) (< v__p4ltl_free_time_5 281474976710656))  InVars {_p4ltl_free_time=v__p4ltl_free_time_5}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_5}  AuxVars[]  AssignedVars[] 2021#L356-1_T1_init [1466] L356-1_T1_init-->L356_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2165#L356_T1_init [1217] L356_T1_init-->L356_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2227#L356_T1_init-D53 [1416] L356_T1_init-D53-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1937#mainENTRY_T1_init [1536] mainENTRY_T1_init-->mainENTRY_T1_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2263#mainENTRY_T1_init-D8 [1242] mainENTRY_T1_init-D8-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2264#havocProcedureENTRY_T1_init [1420] havocProcedureENTRY_T1_init-->L203_T1_init: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 2232#L203_T1_init [1219] L203_T1_init-->L204_T1_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 2233#L204_T1_init [1658] L204_T1_init-->L205_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2452#L205_T1_init [1432] L205_T1_init-->L206_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_40) (< v_standard_metadata.ingress_port_40 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[] 2371#L206_T1_init [1340] L206_T1_init-->L207_T1_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2372#L207_T1_init [1529] L207_T1_init-->L208_T1_init: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2506#L208_T1_init [1564] L208_T1_init-->L209_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2526#L209_T1_init [1606] L209_T1_init-->L210_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 2453#L210_T1_init [1433] L210_T1_init-->L211_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2355#L211_T1_init [1325] L211_T1_init-->L212_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 2346#L212_T1_init [1316] L212_T1_init-->L213_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2347#L213_T1_init [1649] L213_T1_init-->L214_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 2443#L214_T1_init [1419] L214_T1_init-->L215_T1_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2420#L215_T1_init [1389] L215_T1_init-->L216_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 1993#L216_T1_init [1088] L216_T1_init-->L217_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_13) (< v_standard_metadata.deq_timedelta_13 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[] 1994#L217_T1_init [1665] L217_T1_init-->L218_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2412#L218_T1_init [1384] L218_T1_init-->L219_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 2282#L219_T1_init [1256] L219_T1_init-->L220_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2283#L220_T1_init [1441] L220_T1_init-->L221_T1_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_15 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_15))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[] 2195#L221_T1_init [1195] L221_T1_init-->L222_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2196#L222_T1_init [1315] L222_T1_init-->L223_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 2345#L223_T1_init [1603] L223_T1_init-->L224_T1_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2437#L224_T1_init [1410] L224_T1_init-->L225_T1_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2424#L225_T1_init [1395] L225_T1_init-->L226_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2425#L226_T1_init [1537] L226_T1_init-->L227_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 2438#L227_T1_init [1411] L227_T1_init-->L228_T1_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 2439#L228_T1_init [1480] L228_T1_init-->L229_T1_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2489#L229_T1_init [1555] L229_T1_init-->L230_T1_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 2428#L230_T1_init [1397] L230_T1_init-->L231_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2305#L231_T1_init [1280] L231_T1_init-->L232_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2306#L232_T1_init [1346] L232_T1_init-->L233_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2108#L233_T1_init [1146] L233_T1_init-->L234_T1_init: Formula: (and (< v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 2109#L234_T1_init [1593] L234_T1_init-->L235_T1_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 2426#L235_T1_init [1396] L235_T1_init-->L236_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 1998#L236_T1_init [1091] L236_T1_init-->L237_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 1999#L237_T1_init [1113] L237_T1_init-->L238_T1_init: Formula: (and (<= 0 v_hdr.topology.identifier_11) (< v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 2038#L238_T1_init [1587] L238_T1_init-->L239_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 2067#L239_T1_init [1124] L239_T1_init-->L240_T1_init: Formula: (and (< v_hdr.topology.port_20 65536) (<= 0 v_hdr.topology.port_20))  InVars {hdr.topology.port=v_hdr.topology.port_20}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[] 2068#L240_T1_init [1554] L240_T1_init-->L241_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 2522#L241_T1_init [1647] L241_T1_init-->L242_T1_init: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 2501#L242_T1_init [1517] L242_T1_init-->L243_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 2502#L243_T1_init [1562] L243_T1_init-->L244_T1_init: Formula: (and (<= 0 v_hdr.topology.mac_9) (< v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 2524#L244_T1_init [1639] L244_T1_init-->L245_T1_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 2396#L245_T1_init [1367] L245_T1_init-->L246_T1_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_12) (< v_meta.intrinsic_metadata.ingress_global_timestamp_12 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 2384#L246_T1_init [1358] L246_T1_init-->L247_T1_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 2385#L247_T1_init [1513] L247_T1_init-->L248_T1_init: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 2442#L248_T1_init [1418] L248_T1_init-->L249_T1_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 2343#L249_T1_init [1313] L249_T1_init-->L250_T1_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 2327#L250_T1_init [1300] L250_T1_init-->L251_T1_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 2328#L251_T1_init [1399] L251_T1_init-->L252_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 2406#L252_T1_init [1378] L252_T1_init-->L253_T1_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 2407#L253_T1_init [1500] L253_T1_init-->L254_T1_init: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 2488#L254_T1_init [1479] L254_T1_init-->L255_T1_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 1936#L255_T1_init [1069] L255_T1_init-->L256_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 1938#L256_T1_init [1215] L256_T1_init-->L257_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 2223#L257_T1_init [1435] L257_T1_init-->L258_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 2134#L258_T1_init [1162] L258_T1_init-->L259_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 2135#L259_T1_init [1252] L259_T1_init-->L260_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 2017#L260_T1_init [1101] L260_T1_init-->L261_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 2018#L261_T1_init [1463] L261_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 2474#havocProcedureFINAL_T1_init [1653] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2051#havocProcedureEXIT_T1_init >[1713] havocProcedureEXIT_T1_init-->L338-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2052#L338-D65 [1287] L338-D65-->L338_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2308#L338_T1_init [1589] L338_T1_init-->L338_T1_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2528#L338_T1_init-D17 [1574] L338_T1_init-D17-->_parser_packetParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2046#_parser_packetParserENTRY_T1_init [1641] _parser_packetParserENTRY_T1_init-->_parser_packetParserENTRY_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2457#_parser_packetParserENTRY_T1_init-D56 [1437] _parser_packetParserENTRY_T1_init-D56-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2045#startENTRY_T1_init [1115] startENTRY_T1_init-->L428_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2047#L428_T1_init [1158] L428_T1_init-->L428-1_T1_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 2127#L428-1_T1_init [1293] L428-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2581#startEXIT_T1_init >[1720] startEXIT_T1_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2578#_parser_packetParserFINAL-D83 [1311] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2575#_parser_packetParserFINAL_T1_init [1381] _parser_packetParserFINAL_T1_init-->_parser_packetParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2569#_parser_packetParserEXIT_T1_init >[1726] _parser_packetParserEXIT_T1_init-->L339-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2564#L339-D71 [1417] L339-D71-->L339_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2560#L339_T1_init [1408] L339_T1_init-->L339_T1_init-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2561#L339_T1_init-D50 [1130] L339_T1_init-D50-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2563#verifyChecksumFINAL_T1_init [1377] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2559#verifyChecksumEXIT_T1_init >[1697] verifyChecksumEXIT_T1_init-->L340-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2557#L340-D74 [1209] L340-D74-->L340_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1955#L340_T1_init [1661] L340_T1_init-->L340_T1_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2553#L340_T1_init-D14 [1460] L340_T1_init-D14-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2552#ingressENTRY_T1_init [1206] ingressENTRY_T1_init-->L280_T1_init: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 2082#L280_T1_init [1133] L280_T1_init-->L281_T1_init: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 2083#L281_T1_init [1342] L281_T1_init-->L281-2_T1_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_23))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 2329#L281-2_T1_init [1302] L281-2_T1_init-->L302_T1_init: Formula: (not (= v_meta.accepted_18 1))  InVars {meta.accepted=v_meta.accepted_18}  OutVars{meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[] 2330#L302_T1_init [1650] L302_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1968#ingressEXIT_T1_init >[1691] ingressEXIT_T1_init-->L341-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1969#L341-D122 [1363] L341-D122-->L341_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1986#L341_T1_init [1319] L341_T1_init-->L341_T1_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1985#L341_T1_init-D38 [1086] L341_T1_init-D38-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1987#egressFINAL_T1_init [1573] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2497#egressEXIT_T1_init >[1843] egressEXIT_T1_init-->L342-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2421#L342-D101 [1391] L342-D101-->L342_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2170#L342_T1_init [1392] L342_T1_init-->L342_T1_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2256#L342_T1_init-D11 [1234] L342_T1_init-D11-->createChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2169#createChecksumFINAL_T1_init [1183] createChecksumFINAL_T1_init-->createChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2171#createChecksumEXIT_T1_init >[1790] createChecksumEXIT_T1_init-->L343-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2237#L343-D86 [1224] L343-D86-->L343_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2238#L343_T1_init [1572] L343_T1_init-->L344-1_T1_init: Formula: v_forward_28  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 2197#L344-1_T1_init [1197] L344-1_T1_init-->L348_T1_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_0_10) (not .cse0)) (and v__p4ltl_0_10 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{_p4ltl_0=v__p4ltl_0_10, standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_0] 2198#L348_T1_init [1550] L348_T1_init-->L349_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_time_7 (select v_protect_c_last_primary_17 0)))) (or (and (not v__p4ltl_1_9) (not .cse0)) (and v__p4ltl_1_9 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, _p4ltl_free_time=v__p4ltl_free_time_7}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_7, _p4ltl_1=v__p4ltl_1_9, protect_c_last_primary=v_protect_c_last_primary_17}  AuxVars[]  AssignedVars[_p4ltl_1] 2164#L349_T1_init [1180] L349_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_2_11 .cse0) (and (not v__p4ltl_2_11) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_2=v__p4ltl_2_11, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_2] 2166#mainFINAL_T1_init [1436] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2454#mainEXIT_T1_init >[1857] mainEXIT_T1_init-->L356-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2019#L356-1-D104 [1103] L356-1-D104-->L356-1_T0_S2: Formula: (and v__p4ltl_1_6 v__p4ltl_0_6 v__p4ltl_2_8)  InVars {_p4ltl_2=v__p4ltl_2_8, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[] 2022#L356-1_T0_S2 [1539] L356-1_T0_S2-->L356_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2087#L356_T0_S2 [1622] L356_T0_S2-->L356_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2143#L356_T0_S2-D52 [1167] L356_T0_S2-D52-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1931#mainENTRY_T0_S2 [1178] mainENTRY_T0_S2-->mainENTRY_T0_S2-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2160#mainENTRY_T0_S2-D7 [1657] mainENTRY_T0_S2-D7-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2533#havocProcedureENTRY_T0_S2 [1591] havocProcedureENTRY_T0_S2-->L203_T0_S2: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 2514#L203_T0_S2 [1542] L203_T0_S2-->L204_T0_S2: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 2189#L204_T0_S2 [1192] L204_T0_S2-->L205_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2190#L205_T0_S2 [1284] L205_T0_S2-->L206_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_42) (< v_standard_metadata.ingress_port_42 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[] 2296#L206_T0_S2 [1270] L206_T0_S2-->L207_T0_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2199#L207_T0_S2 [1196] L207_T0_S2-->L208_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2200#L208_T0_S2 [1361] L208_T0_S2-->L209_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2391#L209_T0_S2 [1586] L209_T0_S2-->L210_T0_S2: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 2532#L210_T0_S2 [1594] L210_T0_S2-->L211_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 1939#L211_T0_S2 [1070] L211_T0_S2-->L212_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_13) (< v_standard_metadata.packet_length_13 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_13}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[] 1940#L212_T0_S2 [1100] L212_T0_S2-->L213_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2014#L213_T0_S2 [1111] L213_T0_S2-->L214_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 2036#L214_T0_S2 [1629] L214_T0_S2-->L215_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2215#L215_T0_S2 [1208] L215_T0_S2-->L216_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2216#L216_T0_S2 [1402] L216_T0_S2-->L217_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 2431#L217_T0_S2 [1485] L217_T0_S2-->L218_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2056#L218_T0_S2 [1119] L218_T0_S2-->L219_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 2057#L219_T0_S2 [1179] L219_T0_S2-->L220_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2163#L220_T0_S2 [1254] L220_T0_S2-->L221_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_18 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_18))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[] 2281#L221_T0_S2 [1534] L221_T0_S2-->L222_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2358#L222_T0_S2 [1327] L222_T0_S2-->L223_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 2359#L223_T0_S2 [1382] L223_T0_S2-->L224_T0_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2230#L224_T0_S2 [1218] L224_T0_S2-->L225_T0_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2231#L225_T0_S2 [1456] L225_T0_S2-->L226_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 1930#L226_T0_S2 [1067] L226_T0_S2-->L227_T0_S2: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 1932#L227_T0_S2 [1074] L227_T0_S2-->L228_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 1944#L228_T0_S2 [1483] L228_T0_S2-->L229_T0_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2277#L229_T0_S2 [1251] L229_T0_S2-->L230_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_4 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 2278#L230_T0_S2 [1640] L230_T0_S2-->L231_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2525#L231_T0_S2 [1563] L231_T0_S2-->L232_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2449#L232_T0_S2 [1428] L232_T0_S2-->L233_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2102#L233_T0_S2 [1143] L233_T0_S2-->L234_T0_S2: Formula: (and (< v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 2103#L234_T0_S2 [1231] L234_T0_S2-->L235_T0_S2: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 2204#L235_T0_S2 [1200] L235_T0_S2-->L236_T0_S2: Formula: (= v_emit_17 (store v_emit_18 v_hdr.topology_2 false))  InVars {emit=v_emit_18, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_17, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 2205#L236_T0_S2 [1458] L236_T0_S2-->L237_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 2310#L237_T0_S2 [1282] L237_T0_S2-->L238_T0_S2: Formula: (and (<= 0 v_hdr.topology.identifier_9) (< v_hdr.topology.identifier_9 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_9}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[] 2311#L238_T0_S2 [1631] L238_T0_S2-->L239_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 2527#L239_T0_S2 [1570] L239_T0_S2-->L240_T0_S2: Formula: (and (<= 0 v_hdr.topology.port_18) (< v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 2465#L240_T0_S2 [1447] L240_T0_S2-->L241_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 2466#L241_T0_S2 [1450] L241_T0_S2-->L242_T0_S2: Formula: (and (<= 0 v_hdr.topology.prefix_12) (< v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 2445#L242_T0_S2 [1422] L242_T0_S2-->L243_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 2266#L243_T0_S2 [1244] L243_T0_S2-->L244_T0_S2: Formula: (and (<= 0 v_hdr.topology.mac_14) (< v_hdr.topology.mac_14 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 2267#L244_T0_S2 [1398] L244_T0_S2-->L245_T0_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 2368#L245_T0_S2 [1336] L245_T0_S2-->L246_T0_S2: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_13))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 2369#L246_T0_S2 [1566] L246_T0_S2-->L247_T0_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 2477#L247_T0_S2 [1471] L247_T0_S2-->L248_T0_S2: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 2117#L248_T0_S2 [1151] L248_T0_S2-->L249_T0_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 2115#L249_T0_S2 [1150] L249_T0_S2-->L250_T0_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 2116#L250_T0_S2 [1626] L250_T0_S2-->L251_T0_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 2239#L251_T0_S2 [1223] L251_T0_S2-->L252_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 2240#L252_T0_S2 [1426] L252_T0_S2-->L253_T0_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 2447#L253_T0_S2 [1502] L253_T0_S2-->L254_T0_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 2473#L254_T0_S2 [1462] L254_T0_S2-->L255_T0_S2: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 2273#L255_T0_S2 [1249] L255_T0_S2-->L256_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 2274#L256_T0_S2 [1521] L256_T0_S2-->L257_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 2158#L257_T0_S2 [1177] L257_T0_S2-->L258_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 2159#L258_T0_S2 [1584] L258_T0_S2-->L259_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 2381#L259_T0_S2 [1356] L259_T0_S2-->L260_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 2269#L260_T0_S2 [1247] L260_T0_S2-->L261_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 2270#L261_T0_S2 [1314] L261_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 2344#havocProcedureFINAL_T0_S2 [1636] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2458#havocProcedureEXIT_T0_S2 >[1677] havocProcedureEXIT_T0_S2-->L338-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2290#L338-D64 [1263] L338-D64-->L338_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2192#L338_T0_S2 [1449] L338_T0_S2-->L338_T0_S2-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2467#L338_T0_S2-D16 [1498] L338_T0_S2-D16-->_parser_packetParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1946#_parser_packetParserENTRY_T0_S2 [1283] _parser_packetParserENTRY_T0_S2-->_parser_packetParserENTRY_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2313#_parser_packetParserENTRY_T0_S2-D55 [1507] _parser_packetParserENTRY_T0_S2-D55-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2015#startENTRY_T0_S2 [1099] startENTRY_T0_S2-->L428_T0_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2016#L428_T0_S2 [1212] L428_T0_S2-->L428-1_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 2222#L428-1_T0_S2 [1401] L428-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2430#startEXIT_T0_S2 >[1805] startEXIT_T0_S2-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2530#_parser_packetParserFINAL-D82 [1193] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2580#_parser_packetParserFINAL_T0_S2 [1431] _parser_packetParserFINAL_T0_S2-->_parser_packetParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2551#_parser_packetParserEXIT_T0_S2 >[1842] _parser_packetParserEXIT_T0_S2-->L339-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2548#L339-D70 [1632] L339-D70-->L339_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2242#L339_T0_S2 [1225] L339_T0_S2-->L339_T0_S2-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2243#L339_T0_S2-D49 [1506] L339_T0_S2-D49-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2348#verifyChecksumFINAL_T0_S2 [1320] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2349#verifyChecksumEXIT_T0_S2 >[1817] verifyChecksumEXIT_T0_S2-->L340-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2254#L340-D73 [1232] L340-D73-->L340_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1971#L340_T0_S2 [1528] L340_T0_S2-->L340_T0_S2-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2507#L340_T0_S2-D13 [1531] L340_T0_S2-D13-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2382#ingressENTRY_T0_S2 [1355] ingressENTRY_T0_S2-->L280_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_27 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 2383#L280_T0_S2 [1509] L280_T0_S2-->L281_T0_S2: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 2333#L281_T0_S2 [1308] L281_T0_S2-->L281-2_T0_S2: Formula: (not (= 56577 v_hdr.ethernet.etherType_21))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 2136#L281-2_T0_S2 [1453] L281-2_T0_S2-->L302_T0_S2: Formula: (not (= v_meta.accepted_23 1))  InVars {meta.accepted=v_meta.accepted_23}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[] 2469#L302_T0_S2 [1375] L302_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2585#ingressEXIT_T0_S2 >[1820] ingressEXIT_T0_S2-->L341-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2252#L341-D121 [1230] L341-D121-->L341_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1991#L341_T0_S2 [1334] L341_T0_S2-->L341_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2292#L341_T0_S2-D37 [1266] L341_T0_S2-D37-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1990#egressFINAL_T0_S2 [1087] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1992#egressEXIT_T0_S2 >[1684] egressEXIT_T0_S2-->L342-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2086#L342-D100 [1134] L342-D100-->L342_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2088#L342_T0_S2 [1488] L342_T0_S2-->L342_T0_S2-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2378#L342_T0_S2-D10 [1347] L342_T0_S2-D10-->createChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2379#createChecksumFINAL_T0_S2 [1371] createChecksumFINAL_T0_S2-->createChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2367#createChecksumEXIT_T0_S2 >[1794] createChecksumEXIT_T0_S2-->L343-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2141#L343-D85 [1166] L343-D85-->L343_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2142#L343_T0_S2 [1496] L343_T0_S2-->L344-1_T0_S2: Formula: v_forward_30  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 2321#L344-1_T0_S2 [1294] L344-1_T0_S2-->L348_T0_S2: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_0_11 .cse0) (and (not v__p4ltl_0_11) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{_p4ltl_0=v__p4ltl_0_11, standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_0] 2177#L348_T0_S2 [1185] L348_T0_S2-->L349_T0_S2: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_18 0) v__p4ltl_free_time_8))) (or (and (not .cse0) (not v__p4ltl_1_10)) (and v__p4ltl_1_10 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, _p4ltl_free_time=v__p4ltl_free_time_8}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_8, _p4ltl_1=v__p4ltl_1_10, protect_c_last_primary=v_protect_c_last_primary_18}  AuxVars[]  AssignedVars[_p4ltl_1] 2178#L349_T0_S2 [1421] L349_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_2_13) (and (not v__p4ltl_2_13) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_2=v__p4ltl_2_13, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_2] 2353#mainFINAL_T0_S2 [1324] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2354#mainEXIT_T0_S2 >[1729] mainEXIT_T0_S2-->L356-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2549#L356-1-D103 [1655] L356-1-D103-->L356-1_accept_S5: Formula: (and v__p4ltl_2_10 (not v__p4ltl_1_7) (not v__p4ltl_0_8))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[] 2464#L356-1_accept_S5 
[2023-02-06 19:09:30,839 INFO  L754   eck$LassoCheckResult]: Loop: 2464#L356-1_accept_S5 [1445] L356-1_accept_S5-->L356_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1961#L356_accept_S5 [1592] L356_accept_S5-->L356_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2411#L356_accept_S5-D54 [1383] L356_accept_S5-D54-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1952#mainENTRY_accept_S5 [1317] mainENTRY_accept_S5-->mainENTRY_accept_S5-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2129#mainENTRY_accept_S5-D9 [1156] mainENTRY_accept_S5-D9-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2130#havocProcedureENTRY_accept_S5 [1403] havocProcedureENTRY_accept_S5-->L203_accept_S5: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 2432#L203_accept_S5 [1464] L203_accept_S5-->L204_accept_S5: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 2475#L204_accept_S5 [1579] L204_accept_S5-->L205_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2211#L205_accept_S5 [1204] L205_accept_S5-->L206_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_39) (< v_standard_metadata.ingress_port_39 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[] 2212#L206_accept_S5 [1530] L206_accept_S5-->L207_accept_S5: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2508#L207_accept_S5 [1596] L207_accept_S5-->L208_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2523#L208_accept_S5 [1558] L208_accept_S5-->L209_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2403#L209_accept_S5 [1376] L209_accept_S5-->L210_accept_S5: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 2404#L210_accept_S5 [1668] L210_accept_S5-->L211_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2071#L211_accept_S5 [1127] L211_accept_S5-->L212_accept_S5: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 2072#L212_accept_S5 [1335] L212_accept_S5-->L213_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2366#L213_accept_S5 [1385] L213_accept_S5-->L214_accept_S5: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 2413#L214_accept_S5 [1671] L214_accept_S5-->L215_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2455#L215_accept_S5 [1434] L215_accept_S5-->L216_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2456#L216_accept_S5 [1614] L216_accept_S5-->L217_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 2481#L217_accept_S5 [1474] L217_accept_S5-->L218_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2297#L218_accept_S5 [1271] L218_accept_S5-->L219_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_12 524288) (<= 0 v_standard_metadata.deq_qdepth_12))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[] 2298#L219_accept_S5 [1348] L219_accept_S5-->L220_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2080#L220_accept_S5 [1131] L220_accept_S5-->L221_accept_S5: Formula: (and (< v_standard_metadata.ingress_global_timestamp_17 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_17))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[] 2065#L221_accept_S5 [1123] L221_accept_S5-->L222_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2066#L222_accept_S5 [1508] L222_accept_S5-->L223_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 2334#L223_accept_S5 [1309] L223_accept_S5-->L224_accept_S5: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2335#L224_accept_S5 [1547] L224_accept_S5-->L225_accept_S5: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2414#L225_accept_S5 [1386] L225_accept_S5-->L226_accept_S5: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2392#L226_accept_S5 [1362] L226_accept_S5-->L227_accept_S5: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 2393#L227_accept_S5 [1523] L227_accept_S5-->L228_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 2503#L228_accept_S5 [1576] L228_accept_S5-->L229_accept_S5: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2529#L229_accept_S5 [1613] L229_accept_S5-->L230_accept_S5: Formula: (= (store v_emit_14 v_hdr.ethernet_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 2505#L230_accept_S5 [1526] L230_accept_S5-->L231_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2491#L231_accept_S5 [1487] L231_accept_S5-->L232_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2389#L232_accept_S5 [1359] L232_accept_S5-->L233_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2390#L233_accept_S5 [1580] L233_accept_S5-->L234_accept_S5: Formula: (and (<= 0 v_hdr.ethernet.etherType_32) (< v_hdr.ethernet.etherType_32 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[] 2531#L234_accept_S5 [1610] L234_accept_S5-->L235_accept_S5: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 2540#L235_accept_S5 [1674] L235_accept_S5-->L236_accept_S5: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 1963#L236_accept_S5 [1080] L236_accept_S5-->L237_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[hdr.topology.identifier] 1964#L237_accept_S5 [1577] L237_accept_S5-->L238_accept_S5: Formula: (and (< v_hdr.topology.identifier_13 4294967296) (<= 0 v_hdr.topology.identifier_13))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 2271#L238_accept_S5 [1248] L238_accept_S5-->L239_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 2272#L239_accept_S5 [1504] L239_accept_S5-->L240_accept_S5: Formula: (and (< v_hdr.topology.port_19 65536) (<= 0 v_hdr.topology.port_19))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 1951#L240_accept_S5 [1076] L240_accept_S5-->L241_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 1953#L241_accept_S5 [1415] L241_accept_S5-->L242_accept_S5: Formula: (and (< v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 2441#L242_accept_S5 [1567] L242_accept_S5-->L243_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 2053#L243_accept_S5 [1117] L243_accept_S5-->L244_accept_S5: Formula: (and (< v_hdr.topology.mac_13 281474976710656) (<= 0 v_hdr.topology.mac_13))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 2054#L244_accept_S5 [1516] L244_accept_S5-->L245_accept_S5: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 2275#L245_accept_S5 [1250] L245_accept_S5-->L246_accept_S5: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_11))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 2276#L246_accept_S5 [1344] L246_accept_S5-->L247_accept_S5: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 2376#L247_accept_S5 [1608] L247_accept_S5-->L248_accept_S5: Formula: (and (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_13) (< v_meta.intrinsic_metadata.egress_global_timestamp_13 281474976710656))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 2539#L248_accept_S5 [1648] L248_accept_S5-->L249_accept_S5: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 2418#L249_accept_S5 [1388] L249_accept_S5-->L250_accept_S5: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 2419#L250_accept_S5 [1490] L250_accept_S5-->L251_accept_S5: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 2492#L251_accept_S5 [1630] L251_accept_S5-->L252_accept_S5: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 2090#L252_accept_S5 [1136] L252_accept_S5-->L253_accept_S5: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 2091#L253_accept_S5 [1492] L253_accept_S5-->L254_accept_S5: Formula: (= v_meta.accepted_26 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 2324#L254_accept_S5 [1299] L254_accept_S5-->L255_accept_S5: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 2325#L255_accept_S5 [1559] L255_accept_S5-->L256_accept_S5: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 2460#L256_accept_S5 [1440] L256_accept_S5-->L257_accept_S5: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 2461#L257_accept_S5 [1515] L257_accept_S5-->L258_accept_S5: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 2096#L258_accept_S5 [1138] L258_accept_S5-->L259_accept_S5: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 2097#L259_accept_S5 [1364] L259_accept_S5-->L260_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 2394#L260_accept_S5 [1611] L260_accept_S5-->L261_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 2541#L261_accept_S5 [1652] L261_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 2012#havocProcedureFINAL_accept_S5 [1098] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2013#havocProcedureEXIT_accept_S5 >[1694] havocProcedureEXIT_accept_S5-->L338-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2107#L338-D66 [1659] L338-D66-->L338_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2049#L338_accept_S5 [1240] L338_accept_S5-->L338_accept_S5-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2261#L338_accept_S5-D18 [1522] L338_accept_S5-D18-->_parser_packetParserENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2030#_parser_packetParserENTRY_accept_S5 [1643] _parser_packetParserENTRY_accept_S5-->_parser_packetParserENTRY_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2029#_parser_packetParserENTRY_accept_S5-D57 [1108] _parser_packetParserENTRY_accept_S5-D57-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2031#startENTRY_accept_S5 [1366] startENTRY_accept_S5-->L428_accept_S5: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2395#L428_accept_S5 [1646] L428_accept_S5-->L428-1_accept_S5: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 2459#L428-1_accept_S5 [1438] L428-1_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2351#startEXIT_accept_S5 >[1767] startEXIT_accept_S5-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2352#_parser_packetParserFINAL-D84 [1543] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2582#_parser_packetParserFINAL_accept_S5 [1116] _parser_packetParserFINAL_accept_S5-->_parser_packetParserEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2579#_parser_packetParserEXIT_accept_S5 >[1788] _parser_packetParserEXIT_accept_S5-->L339-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2577#L339-D72 [1675] L339-D72-->L339_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2571#L339_accept_S5 [1210] L339_accept_S5-->L339_accept_S5-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2572#L339_accept_S5-D51 [1494] L339_accept_S5-D51-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2576#verifyChecksumFINAL_accept_S5 [1533] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2570#verifyChecksumEXIT_accept_S5 >[1747] verifyChecksumEXIT_accept_S5-->L340-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2565#L340-D75 [1512] L340-D75-->L340_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1996#L340_accept_S5 [1568] L340_accept_S5-->L340_accept_S5-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2558#L340_accept_S5-D15 [1141] L340_accept_S5-D15-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2554#ingressENTRY_accept_S5 [1619] ingressENTRY_accept_S5-->L280_accept_S5: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 2542#L280_accept_S5 [1612] L280_accept_S5-->L281_accept_S5: Formula: (= v_meta.accepted_19 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 2361#L281_accept_S5 [1330] L281_accept_S5-->L281-2_accept_S5: Formula: (not (= 56577 v_hdr.ethernet.etherType_25))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 2362#L281-2_accept_S5 [1424] L281-2_accept_S5-->L302_accept_S5: Formula: (not (= v_meta.accepted_21 1))  InVars {meta.accepted=v_meta.accepted_21}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[] 2446#L302_accept_S5 [1092] L302_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2498#ingressEXIT_accept_S5 >[1704] ingressEXIT_accept_S5-->L341-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2262#L341-D123 [1241] L341-D123-->L341_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2247#L341_accept_S5 [1605] L341_accept_S5-->L341_accept_S5-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2322#L341_accept_S5-D39 [1295] L341_accept_S5-D39-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2323#egressFINAL_accept_S5 [1535] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2246#egressEXIT_accept_S5 >[1837] egressEXIT_accept_S5-->L342-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2248#L342-D102 [1604] L342-D102-->L342_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2434#L342_accept_S5 [1486] L342_accept_S5-->L342_accept_S5-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2433#L342_accept_S5-D12 [1404] L342_accept_S5-D12-->createChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2435#createChecksumFINAL_accept_S5 [1544] createChecksumFINAL_accept_S5-->createChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2516#createChecksumEXIT_accept_S5 >[1676] createChecksumEXIT_accept_S5-->L343-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1960#L343-D87 [1079] L343-D87-->L343_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1962#L343_accept_S5 [1269] L343_accept_S5-->L344-1_accept_S5: Formula: v_forward_32  InVars {forward=v_forward_32}  OutVars{forward=v_forward_32}  AuxVars[]  AssignedVars[] 2295#L344-1_accept_S5 [1656] L344-1_accept_S5-->L348_accept_S5: Formula: (let ((.cse0 (= v_meta.primary_24 v_standard_metadata.ingress_port_44))) (or (and (not .cse0) (not v__p4ltl_0_9)) (and v__p4ltl_0_9 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.primary=v_meta.primary_24}  OutVars{_p4ltl_0=v__p4ltl_0_9, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.primary=v_meta.primary_24}  AuxVars[]  AssignedVars[_p4ltl_0] 2536#L348_accept_S5 [1595] L348_accept_S5-->L349_accept_S5: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_16 0) v__p4ltl_free_time_6))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, _p4ltl_free_time=v__p4ltl_free_time_6}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_6, _p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_16}  AuxVars[]  AssignedVars[_p4ltl_1] 2397#L349_accept_S5 [1369] L349_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and v__p4ltl_2_12 .cse0) (and (not .cse0) (not v__p4ltl_2_12))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_2=v__p4ltl_2_12, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_2] 2182#mainFINAL_accept_S5 [1189] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2183#mainEXIT_accept_S5 >[1730] mainEXIT_accept_S5-->L356-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2422#L356-1-D105 [1617] L356-1-D105-->L356-1_accept_S5: Formula: v__p4ltl_2_6  InVars {_p4ltl_2=v__p4ltl_2_6}  OutVars{_p4ltl_2=v__p4ltl_2_6}  AuxVars[]  AssignedVars[] 2464#L356-1_accept_S5 
[2023-02-06 19:09:30,840 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:30,840 INFO  L85        PathProgramCache]: Analyzing trace with hash 438687308, now seen corresponding path program 1 times
[2023-02-06 19:09:30,840 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:30,840 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [196526026]
[2023-02-06 19:09:30,841 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:30,841 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:30,858 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:30,903 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:09:30,908 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:30,926 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:30,929 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:30,934 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:30,935 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:30,938 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:30,938 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:30,939 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:30,940 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:30,944 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:30,945 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:30,949 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 92
[2023-02-06 19:09:30,950 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:30,951 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 97
[2023-02-06 19:09:30,952 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:30,954 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 114
[2023-02-06 19:09:30,961 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:30,969 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:30,973 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:30,978 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:30,980 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:30,981 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:30,982 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:30,983 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:30,984 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:30,985 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:30,986 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:30,988 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 92
[2023-02-06 19:09:30,988 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:30,989 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 97
[2023-02-06 19:09:30,990 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:30,991 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:30,991 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:30,991 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [196526026]
[2023-02-06 19:09:30,991 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [196526026] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:30,992 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:30,992 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [8] imperfect sequences [] total 8
[2023-02-06 19:09:30,992 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1615096751]
[2023-02-06 19:09:30,992 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:30,993 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:30,993 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:30,994 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 8 interpolants.
[2023-02-06 19:09:30,994 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=20, Invalid=36, Unknown=0, NotChecked=0, Total=56
[2023-02-06 19:09:30,994 INFO  L87              Difference]: Start difference. First operand 656 states and 700 transitions. cyclomatic complexity: 47 Second operand  has 8 states, 8 states have (on average 23.875) internal successors, (191), 3 states have internal predecessors, (191), 2 states have call successors, (17), 6 states have call predecessors, (17), 2 states have return successors, (16), 2 states have call predecessors, (16), 2 states have call successors, (16)
[2023-02-06 19:09:31,953 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:31,953 INFO  L93              Difference]: Finished difference Result 913 states and 973 transitions.
[2023-02-06 19:09:31,954 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 13 states. 
[2023-02-06 19:09:31,954 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 913 states and 973 transitions.
[2023-02-06 19:09:31,958 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 19:09:31,962 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 913 states to 913 states and 973 transitions.
[2023-02-06 19:09:31,963 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 303
[2023-02-06 19:09:31,963 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 303
[2023-02-06 19:09:31,963 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 913 states and 973 transitions.
[2023-02-06 19:09:31,964 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:31,964 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 913 states and 973 transitions.
[2023-02-06 19:09:31,965 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 913 states and 973 transitions.
[2023-02-06 19:09:31,973 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 913 to 659.
[2023-02-06 19:09:31,974 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 659 states, 520 states have (on average 1.0846153846153845) internal successors, (564), 522 states have internal predecessors, (564), 67 states have call successors, (67), 67 states have call predecessors, (67), 72 states have return successors, (72), 69 states have call predecessors, (72), 66 states have call successors, (72)
[2023-02-06 19:09:31,975 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 659 states to 659 states and 703 transitions.
[2023-02-06 19:09:31,975 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 659 states and 703 transitions.
[2023-02-06 19:09:31,975 INFO  L399   stractBuchiCegarLoop]: Abstraction has 659 states and 703 transitions.
[2023-02-06 19:09:31,976 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 3 ============
[2023-02-06 19:09:31,976 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 659 states and 703 transitions.
[2023-02-06 19:09:31,978 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:31,978 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:31,978 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:31,979 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:31,980 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:31,982 INFO  L752   eck$LassoCheckResult]: Stem: 4019#ULTIMATE.startENTRY_NONWA [1176] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4155#mainProcedureENTRY_T1_init [1318] mainProcedureENTRY_T1_init-->L356-1_T1_init: Formula: (and (<= 0 v__p4ltl_free_time_5) (< v__p4ltl_free_time_5 281474976710656))  InVars {_p4ltl_free_time=v__p4ltl_free_time_5}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_5}  AuxVars[]  AssignedVars[] 4020#L356-1_T1_init [1466] L356-1_T1_init-->L356_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4165#L356_T1_init [1217] L356_T1_init-->L356_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4227#L356_T1_init-D53 [1416] L356_T1_init-D53-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3936#mainENTRY_T1_init [1536] mainENTRY_T1_init-->mainENTRY_T1_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4263#mainENTRY_T1_init-D8 [1242] mainENTRY_T1_init-D8-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4264#havocProcedureENTRY_T1_init [1420] havocProcedureENTRY_T1_init-->L203_T1_init: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 4232#L203_T1_init [1219] L203_T1_init-->L204_T1_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 4233#L204_T1_init [1658] L204_T1_init-->L205_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4452#L205_T1_init [1432] L205_T1_init-->L206_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_40) (< v_standard_metadata.ingress_port_40 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[] 4370#L206_T1_init [1340] L206_T1_init-->L207_T1_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4371#L207_T1_init [1529] L207_T1_init-->L208_T1_init: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4505#L208_T1_init [1564] L208_T1_init-->L209_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4527#L209_T1_init [1606] L209_T1_init-->L210_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 4453#L210_T1_init [1433] L210_T1_init-->L211_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4354#L211_T1_init [1325] L211_T1_init-->L212_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 4345#L212_T1_init [1316] L212_T1_init-->L213_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4346#L213_T1_init [1649] L213_T1_init-->L214_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 4444#L214_T1_init [1419] L214_T1_init-->L215_T1_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4420#L215_T1_init [1389] L215_T1_init-->L216_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 3993#L216_T1_init [1088] L216_T1_init-->L217_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_13) (< v_standard_metadata.deq_timedelta_13 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[] 3994#L217_T1_init [1665] L217_T1_init-->L218_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4412#L218_T1_init [1384] L218_T1_init-->L219_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 4282#L219_T1_init [1256] L219_T1_init-->L220_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4283#L220_T1_init [1441] L220_T1_init-->L221_T1_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_15 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_15))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[] 4195#L221_T1_init [1195] L221_T1_init-->L222_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4196#L222_T1_init [1315] L222_T1_init-->L223_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 4344#L223_T1_init [1603] L223_T1_init-->L224_T1_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4437#L224_T1_init [1410] L224_T1_init-->L225_T1_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4424#L225_T1_init [1395] L225_T1_init-->L226_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4425#L226_T1_init [1537] L226_T1_init-->L227_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 4438#L227_T1_init [1411] L227_T1_init-->L228_T1_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 4439#L228_T1_init [1480] L228_T1_init-->L229_T1_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4488#L229_T1_init [1555] L229_T1_init-->L230_T1_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 4428#L230_T1_init [1397] L230_T1_init-->L231_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4305#L231_T1_init [1280] L231_T1_init-->L232_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 4306#L232_T1_init [1346] L232_T1_init-->L233_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 4108#L233_T1_init [1146] L233_T1_init-->L234_T1_init: Formula: (and (< v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 4109#L234_T1_init [1593] L234_T1_init-->L235_T1_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 4426#L235_T1_init [1396] L235_T1_init-->L236_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 3998#L236_T1_init [1091] L236_T1_init-->L237_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 3999#L237_T1_init [1113] L237_T1_init-->L238_T1_init: Formula: (and (<= 0 v_hdr.topology.identifier_11) (< v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 4037#L238_T1_init [1587] L238_T1_init-->L239_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 4067#L239_T1_init [1124] L239_T1_init-->L240_T1_init: Formula: (and (< v_hdr.topology.port_20 65536) (<= 0 v_hdr.topology.port_20))  InVars {hdr.topology.port=v_hdr.topology.port_20}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[] 4068#L240_T1_init [1554] L240_T1_init-->L241_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 4523#L241_T1_init [1647] L241_T1_init-->L242_T1_init: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 4500#L242_T1_init [1517] L242_T1_init-->L243_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 4501#L243_T1_init [1562] L243_T1_init-->L244_T1_init: Formula: (and (<= 0 v_hdr.topology.mac_9) (< v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 4525#L244_T1_init [1639] L244_T1_init-->L245_T1_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 4395#L245_T1_init [1367] L245_T1_init-->L246_T1_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_12) (< v_meta.intrinsic_metadata.ingress_global_timestamp_12 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 4383#L246_T1_init [1358] L246_T1_init-->L247_T1_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 4384#L247_T1_init [1513] L247_T1_init-->L248_T1_init: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 4443#L248_T1_init [1418] L248_T1_init-->L249_T1_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 4342#L249_T1_init [1313] L249_T1_init-->L250_T1_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 4326#L250_T1_init [1300] L250_T1_init-->L251_T1_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 4327#L251_T1_init [1399] L251_T1_init-->L252_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 4406#L252_T1_init [1378] L252_T1_init-->L253_T1_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 4407#L253_T1_init [1500] L253_T1_init-->L254_T1_init: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 4487#L254_T1_init [1479] L254_T1_init-->L255_T1_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 3935#L255_T1_init [1069] L255_T1_init-->L256_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 3937#L256_T1_init [1215] L256_T1_init-->L257_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 4223#L257_T1_init [1435] L257_T1_init-->L258_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 4134#L258_T1_init [1162] L258_T1_init-->L259_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 4135#L259_T1_init [1252] L259_T1_init-->L260_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 4016#L260_T1_init [1101] L260_T1_init-->L261_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 4017#L261_T1_init [1463] L261_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 4473#havocProcedureFINAL_T1_init [1653] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4050#havocProcedureEXIT_T1_init >[1713] havocProcedureEXIT_T1_init-->L338-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4051#L338-D65 [1287] L338-D65-->L338_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4308#L338_T1_init [1589] L338_T1_init-->L338_T1_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4529#L338_T1_init-D17 [1574] L338_T1_init-D17-->_parser_packetParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4045#_parser_packetParserENTRY_T1_init [1641] _parser_packetParserENTRY_T1_init-->_parser_packetParserENTRY_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4457#_parser_packetParserENTRY_T1_init-D56 [1437] _parser_packetParserENTRY_T1_init-D56-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4044#startENTRY_T1_init [1115] startENTRY_T1_init-->L428_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4046#L428_T1_init [1158] L428_T1_init-->L428-1_T1_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 4127#L428-1_T1_init [1293] L428-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4319#startEXIT_T1_init >[1720] startEXIT_T1_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4336#_parser_packetParserFINAL-D83 [1311] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4337#_parser_packetParserFINAL_T1_init [1381] _parser_packetParserFINAL_T1_init-->_parser_packetParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4307#_parser_packetParserEXIT_T1_init >[1726] _parser_packetParserEXIT_T1_init-->L339-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4309#L339-D71 [1417] L339-D71-->L339_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4078#L339_T1_init [1408] L339_T1_init-->L339_T1_init-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4077#L339_T1_init-D50 [1130] L339_T1_init-D50-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4079#verifyChecksumFINAL_T1_init [1377] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4405#verifyChecksumEXIT_T1_init >[1697] verifyChecksumEXIT_T1_init-->L340-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4217#L340-D74 [1209] L340-D74-->L340_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3954#L340_T1_init [1661] L340_T1_init-->L340_T1_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4470#L340_T1_init-D14 [1460] L340_T1_init-D14-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4471#ingressENTRY_T1_init [1206] ingressENTRY_T1_init-->L280_T1_init: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 4082#L280_T1_init [1133] L280_T1_init-->L281_T1_init: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 4083#L281_T1_init [1342] L281_T1_init-->L281-2_T1_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_23))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 4328#L281-2_T1_init [1301] L281-2_T1_init-->L303_T1_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 3965#L303_T1_init [1159] L303_T1_init-->L303_T1_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4131#L303_T1_init-D41 [1323] L303_T1_init-D41-->l2_c_l2_forwarding.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4069#l2_c_l2_forwarding.applyENTRY_T1_init [1126] l2_c_l2_forwarding.applyENTRY_T1_init-->L331_T1_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_20))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  AuxVars[]  AssignedVars[] 4070#L331_T1_init [1469] L331_T1_init-->L331-1_T1_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_22 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 4202#L331-1_T1_init [1393] L331-1_T1_init-->l2_c_l2_forwarding.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4423#l2_c_l2_forwarding.applyEXIT_T1_init >[1827] l2_c_l2_forwarding.applyEXIT_T1_init-->L302-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4495#L302-D110 [1501] L302-D110-->L302_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4496#L302_T1_init [1650] L302_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4587#ingressEXIT_T1_init >[1691] ingressEXIT_T1_init-->L341-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3969#L341-D122 [1363] L341-D122-->L341_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3986#L341_T1_init [1319] L341_T1_init-->L341_T1_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3985#L341_T1_init-D38 [1086] L341_T1_init-D38-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3987#egressFINAL_T1_init [1573] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4497#egressEXIT_T1_init >[1843] egressEXIT_T1_init-->L342-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4421#L342-D101 [1391] L342-D101-->L342_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4170#L342_T1_init [1392] L342_T1_init-->L342_T1_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4256#L342_T1_init-D11 [1234] L342_T1_init-D11-->createChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4169#createChecksumFINAL_T1_init [1183] createChecksumFINAL_T1_init-->createChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4171#createChecksumEXIT_T1_init >[1790] createChecksumEXIT_T1_init-->L343-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4237#L343-D86 [1224] L343-D86-->L343_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4238#L343_T1_init [1572] L343_T1_init-->L344-1_T1_init: Formula: v_forward_28  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 4197#L344-1_T1_init [1197] L344-1_T1_init-->L348_T1_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_0_10) (not .cse0)) (and v__p4ltl_0_10 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{_p4ltl_0=v__p4ltl_0_10, standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_0] 4198#L348_T1_init [1550] L348_T1_init-->L349_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_time_7 (select v_protect_c_last_primary_17 0)))) (or (and (not v__p4ltl_1_9) (not .cse0)) (and v__p4ltl_1_9 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, _p4ltl_free_time=v__p4ltl_free_time_7}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_7, _p4ltl_1=v__p4ltl_1_9, protect_c_last_primary=v_protect_c_last_primary_17}  AuxVars[]  AssignedVars[_p4ltl_1] 4164#L349_T1_init [1180] L349_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_2_11 .cse0) (and (not v__p4ltl_2_11) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_2=v__p4ltl_2_11, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_2] 4166#mainFINAL_T1_init [1436] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4454#mainEXIT_T1_init >[1857] mainEXIT_T1_init-->L356-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4018#L356-1-D104 [1103] L356-1-D104-->L356-1_T0_S2: Formula: (and v__p4ltl_1_6 v__p4ltl_0_6 v__p4ltl_2_8)  InVars {_p4ltl_2=v__p4ltl_2_8, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[] 4021#L356-1_T0_S2 [1539] L356-1_T0_S2-->L356_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4087#L356_T0_S2 [1622] L356_T0_S2-->L356_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4143#L356_T0_S2-D52 [1167] L356_T0_S2-D52-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3930#mainENTRY_T0_S2 [1178] mainENTRY_T0_S2-->mainENTRY_T0_S2-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4160#mainENTRY_T0_S2-D7 [1657] mainENTRY_T0_S2-D7-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4533#havocProcedureENTRY_T0_S2 [1591] havocProcedureENTRY_T0_S2-->L203_T0_S2: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 4515#L203_T0_S2 [1542] L203_T0_S2-->L204_T0_S2: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 4189#L204_T0_S2 [1192] L204_T0_S2-->L205_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4190#L205_T0_S2 [1284] L205_T0_S2-->L206_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_42) (< v_standard_metadata.ingress_port_42 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[] 4296#L206_T0_S2 [1270] L206_T0_S2-->L207_T0_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4199#L207_T0_S2 [1196] L207_T0_S2-->L208_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4200#L208_T0_S2 [1361] L208_T0_S2-->L209_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4390#L209_T0_S2 [1586] L209_T0_S2-->L210_T0_S2: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 4532#L210_T0_S2 [1594] L210_T0_S2-->L211_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 3938#L211_T0_S2 [1070] L211_T0_S2-->L212_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_13) (< v_standard_metadata.packet_length_13 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_13}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[] 3939#L212_T0_S2 [1100] L212_T0_S2-->L213_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4013#L213_T0_S2 [1111] L213_T0_S2-->L214_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 4035#L214_T0_S2 [1629] L214_T0_S2-->L215_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4215#L215_T0_S2 [1208] L215_T0_S2-->L216_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4216#L216_T0_S2 [1402] L216_T0_S2-->L217_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 4431#L217_T0_S2 [1485] L217_T0_S2-->L218_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4057#L218_T0_S2 [1119] L218_T0_S2-->L219_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 4058#L219_T0_S2 [1179] L219_T0_S2-->L220_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4163#L220_T0_S2 [1254] L220_T0_S2-->L221_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_18 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_18))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[] 4281#L221_T0_S2 [1534] L221_T0_S2-->L222_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4357#L222_T0_S2 [1327] L222_T0_S2-->L223_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 4358#L223_T0_S2 [1382] L223_T0_S2-->L224_T0_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4230#L224_T0_S2 [1218] L224_T0_S2-->L225_T0_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4231#L225_T0_S2 [1456] L225_T0_S2-->L226_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 3929#L226_T0_S2 [1067] L226_T0_S2-->L227_T0_S2: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 3931#L227_T0_S2 [1074] L227_T0_S2-->L228_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 3943#L228_T0_S2 [1483] L228_T0_S2-->L229_T0_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4277#L229_T0_S2 [1251] L229_T0_S2-->L230_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_4 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 4278#L230_T0_S2 [1640] L230_T0_S2-->L231_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4526#L231_T0_S2 [1563] L231_T0_S2-->L232_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 4449#L232_T0_S2 [1428] L232_T0_S2-->L233_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 4102#L233_T0_S2 [1143] L233_T0_S2-->L234_T0_S2: Formula: (and (< v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 4103#L234_T0_S2 [1231] L234_T0_S2-->L235_T0_S2: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 4204#L235_T0_S2 [1200] L235_T0_S2-->L236_T0_S2: Formula: (= v_emit_17 (store v_emit_18 v_hdr.topology_2 false))  InVars {emit=v_emit_18, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_17, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 4205#L236_T0_S2 [1458] L236_T0_S2-->L237_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 4310#L237_T0_S2 [1282] L237_T0_S2-->L238_T0_S2: Formula: (and (<= 0 v_hdr.topology.identifier_9) (< v_hdr.topology.identifier_9 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_9}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[] 4311#L238_T0_S2 [1631] L238_T0_S2-->L239_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 4528#L239_T0_S2 [1570] L239_T0_S2-->L240_T0_S2: Formula: (and (<= 0 v_hdr.topology.port_18) (< v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 4464#L240_T0_S2 [1447] L240_T0_S2-->L241_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 4465#L241_T0_S2 [1450] L241_T0_S2-->L242_T0_S2: Formula: (and (<= 0 v_hdr.topology.prefix_12) (< v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 4446#L242_T0_S2 [1422] L242_T0_S2-->L243_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 4266#L243_T0_S2 [1244] L243_T0_S2-->L244_T0_S2: Formula: (and (<= 0 v_hdr.topology.mac_14) (< v_hdr.topology.mac_14 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 4267#L244_T0_S2 [1398] L244_T0_S2-->L245_T0_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 4367#L245_T0_S2 [1336] L245_T0_S2-->L246_T0_S2: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_13))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 4368#L246_T0_S2 [1566] L246_T0_S2-->L247_T0_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 4476#L247_T0_S2 [1471] L247_T0_S2-->L248_T0_S2: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 4117#L248_T0_S2 [1151] L248_T0_S2-->L249_T0_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 4115#L249_T0_S2 [1150] L249_T0_S2-->L250_T0_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 4116#L250_T0_S2 [1626] L250_T0_S2-->L251_T0_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 4239#L251_T0_S2 [1223] L251_T0_S2-->L252_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 4240#L252_T0_S2 [1426] L252_T0_S2-->L253_T0_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 4447#L253_T0_S2 [1502] L253_T0_S2-->L254_T0_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 4472#L254_T0_S2 [1462] L254_T0_S2-->L255_T0_S2: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 4273#L255_T0_S2 [1249] L255_T0_S2-->L256_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 4274#L256_T0_S2 [1521] L256_T0_S2-->L257_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 4158#L257_T0_S2 [1177] L257_T0_S2-->L258_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 4159#L258_T0_S2 [1584] L258_T0_S2-->L259_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 4380#L259_T0_S2 [1356] L259_T0_S2-->L260_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 4269#L260_T0_S2 [1247] L260_T0_S2-->L261_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 4270#L261_T0_S2 [1314] L261_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 4343#havocProcedureFINAL_T0_S2 [1636] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4458#havocProcedureEXIT_T0_S2 >[1677] havocProcedureEXIT_T0_S2-->L338-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4290#L338-D64 [1263] L338-D64-->L338_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4192#L338_T0_S2 [1449] L338_T0_S2-->L338_T0_S2-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4466#L338_T0_S2-D16 [1498] L338_T0_S2-D16-->_parser_packetParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3945#_parser_packetParserENTRY_T0_S2 [1283] _parser_packetParserENTRY_T0_S2-->_parser_packetParserENTRY_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4313#_parser_packetParserENTRY_T0_S2-D55 [1507] _parser_packetParserENTRY_T0_S2-D55-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4014#startENTRY_T0_S2 [1099] startENTRY_T0_S2-->L428_T0_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4015#L428_T0_S2 [1212] L428_T0_S2-->L428-1_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 4222#L428-1_T0_S2 [1401] L428-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4430#startEXIT_T0_S2 >[1805] startEXIT_T0_S2-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4191#_parser_packetParserFINAL-D82 [1193] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4193#_parser_packetParserFINAL_T0_S2 [1431] _parser_packetParserFINAL_T0_S2-->_parser_packetParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4451#_parser_packetParserEXIT_T0_S2 >[1842] _parser_packetParserEXIT_T0_S2-->L339-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4549#L339-D70 [1632] L339-D70-->L339_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4242#L339_T0_S2 [1225] L339_T0_S2-->L339_T0_S2-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4243#L339_T0_S2-D49 [1506] L339_T0_S2-D49-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4347#verifyChecksumFINAL_T0_S2 [1320] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4348#verifyChecksumEXIT_T0_S2 >[1817] verifyChecksumEXIT_T0_S2-->L340-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4517#L340-D73 [1232] L340-D73-->L340_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3971#L340_T0_S2 [1528] L340_T0_S2-->L340_T0_S2-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4575#L340_T0_S2-D13 [1531] L340_T0_S2-D13-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4381#ingressENTRY_T0_S2 [1355] ingressENTRY_T0_S2-->L280_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_27 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 4382#L280_T0_S2 [1509] L280_T0_S2-->L281_T0_S2: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 4331#L281_T0_S2 [1308] L281_T0_S2-->L281-2_T0_S2: Formula: (not (= 56577 v_hdr.ethernet.etherType_21))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 4332#L281-2_T0_S2 [1452] L281-2_T0_S2-->L303_T0_S2: Formula: (= v_meta.accepted_22 1)  InVars {meta.accepted=v_meta.accepted_22}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[] 4105#L303_T0_S2 [1660] L303_T0_S2-->L303_T0_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4362#L303_T0_S2-D40 [1331] L303_T0_S2-D40-->l2_c_l2_forwarding.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4316#l2_c_l2_forwarding.applyENTRY_T0_S2 [1291] l2_c_l2_forwarding.applyENTRY_T0_S2-->L331_T0_S2: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_26))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  AuxVars[]  AssignedVars[] 4317#L331_T0_S2 [1638] L331_T0_S2-->L331-1_T0_S2: Formula: (not (= v_l2_c_l2_forwarding.action_run_16 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 4225#L331-1_T0_S2 [1581] L331-1_T0_S2-->l2_c_l2_forwarding.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4250#l2_c_l2_forwarding.applyEXIT_T0_S2 >[1714] l2_c_l2_forwarding.applyEXIT_T0_S2-->L302-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4251#L302-D109 [1527] L302-D109-->L302_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4401#L302_T0_S2 [1375] L302_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4402#ingressEXIT_T0_S2 >[1820] ingressEXIT_T0_S2-->L341-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4253#L341-D121 [1230] L341-D121-->L341_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3991#L341_T0_S2 [1334] L341_T0_S2-->L341_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4292#L341_T0_S2-D37 [1266] L341_T0_S2-D37-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3990#egressFINAL_T0_S2 [1087] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3992#egressEXIT_T0_S2 >[1684] egressEXIT_T0_S2-->L342-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4086#L342-D100 [1134] L342-D100-->L342_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4088#L342_T0_S2 [1488] L342_T0_S2-->L342_T0_S2-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4377#L342_T0_S2-D10 [1347] L342_T0_S2-D10-->createChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4378#createChecksumFINAL_T0_S2 [1371] createChecksumFINAL_T0_S2-->createChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4366#createChecksumEXIT_T0_S2 >[1794] createChecksumEXIT_T0_S2-->L343-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4141#L343-D85 [1166] L343-D85-->L343_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4142#L343_T0_S2 [1496] L343_T0_S2-->L344-1_T0_S2: Formula: v_forward_30  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 4320#L344-1_T0_S2 [1294] L344-1_T0_S2-->L348_T0_S2: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_0_11 .cse0) (and (not v__p4ltl_0_11) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{_p4ltl_0=v__p4ltl_0_11, standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_0] 4177#L348_T0_S2 [1185] L348_T0_S2-->L349_T0_S2: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_18 0) v__p4ltl_free_time_8))) (or (and (not .cse0) (not v__p4ltl_1_10)) (and v__p4ltl_1_10 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, _p4ltl_free_time=v__p4ltl_free_time_8}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_8, _p4ltl_1=v__p4ltl_1_10, protect_c_last_primary=v_protect_c_last_primary_18}  AuxVars[]  AssignedVars[_p4ltl_1] 4178#L349_T0_S2 [1421] L349_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_2_13) (and (not v__p4ltl_2_13) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_2=v__p4ltl_2_13, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_2] 4352#mainFINAL_T0_S2 [1324] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4353#mainEXIT_T0_S2 >[1729] mainEXIT_T0_S2-->L356-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4551#L356-1-D103 [1655] L356-1-D103-->L356-1_accept_S5: Formula: (and v__p4ltl_2_10 (not v__p4ltl_1_7) (not v__p4ltl_0_8))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[] 4463#L356-1_accept_S5 
[2023-02-06 19:09:31,984 INFO  L754   eck$LassoCheckResult]: Loop: 4463#L356-1_accept_S5 [1445] L356-1_accept_S5-->L356_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3960#L356_accept_S5 [1592] L356_accept_S5-->L356_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4411#L356_accept_S5-D54 [1383] L356_accept_S5-D54-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3951#mainENTRY_accept_S5 [1317] mainENTRY_accept_S5-->mainENTRY_accept_S5-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4129#mainENTRY_accept_S5-D9 [1156] mainENTRY_accept_S5-D9-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4130#havocProcedureENTRY_accept_S5 [1403] havocProcedureENTRY_accept_S5-->L203_accept_S5: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 4432#L203_accept_S5 [1464] L203_accept_S5-->L204_accept_S5: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 4474#L204_accept_S5 [1579] L204_accept_S5-->L205_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4211#L205_accept_S5 [1204] L205_accept_S5-->L206_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_39) (< v_standard_metadata.ingress_port_39 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[] 4212#L206_accept_S5 [1530] L206_accept_S5-->L207_accept_S5: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4507#L207_accept_S5 [1596] L207_accept_S5-->L208_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4524#L208_accept_S5 [1558] L208_accept_S5-->L209_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4403#L209_accept_S5 [1376] L209_accept_S5-->L210_accept_S5: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 4404#L210_accept_S5 [1668] L210_accept_S5-->L211_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4071#L211_accept_S5 [1127] L211_accept_S5-->L212_accept_S5: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 4072#L212_accept_S5 [1335] L212_accept_S5-->L213_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4365#L213_accept_S5 [1385] L213_accept_S5-->L214_accept_S5: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 4413#L214_accept_S5 [1671] L214_accept_S5-->L215_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4455#L215_accept_S5 [1434] L215_accept_S5-->L216_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4456#L216_accept_S5 [1614] L216_accept_S5-->L217_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 4480#L217_accept_S5 [1474] L217_accept_S5-->L218_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4297#L218_accept_S5 [1271] L218_accept_S5-->L219_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_12 524288) (<= 0 v_standard_metadata.deq_qdepth_12))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[] 4298#L219_accept_S5 [1348] L219_accept_S5-->L220_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4080#L220_accept_S5 [1131] L220_accept_S5-->L221_accept_S5: Formula: (and (< v_standard_metadata.ingress_global_timestamp_17 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_17))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[] 4065#L221_accept_S5 [1123] L221_accept_S5-->L222_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4066#L222_accept_S5 [1508] L222_accept_S5-->L223_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 4333#L223_accept_S5 [1309] L223_accept_S5-->L224_accept_S5: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4334#L224_accept_S5 [1547] L224_accept_S5-->L225_accept_S5: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4414#L225_accept_S5 [1386] L225_accept_S5-->L226_accept_S5: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4391#L226_accept_S5 [1362] L226_accept_S5-->L227_accept_S5: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 4392#L227_accept_S5 [1523] L227_accept_S5-->L228_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 4502#L228_accept_S5 [1576] L228_accept_S5-->L229_accept_S5: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4530#L229_accept_S5 [1613] L229_accept_S5-->L230_accept_S5: Formula: (= (store v_emit_14 v_hdr.ethernet_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 4504#L230_accept_S5 [1526] L230_accept_S5-->L231_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4490#L231_accept_S5 [1487] L231_accept_S5-->L232_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 4388#L232_accept_S5 [1359] L232_accept_S5-->L233_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 4389#L233_accept_S5 [1580] L233_accept_S5-->L234_accept_S5: Formula: (and (<= 0 v_hdr.ethernet.etherType_32) (< v_hdr.ethernet.etherType_32 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[] 4531#L234_accept_S5 [1610] L234_accept_S5-->L235_accept_S5: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 4541#L235_accept_S5 [1674] L235_accept_S5-->L236_accept_S5: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 3962#L236_accept_S5 [1080] L236_accept_S5-->L237_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[hdr.topology.identifier] 3963#L237_accept_S5 [1577] L237_accept_S5-->L238_accept_S5: Formula: (and (< v_hdr.topology.identifier_13 4294967296) (<= 0 v_hdr.topology.identifier_13))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 4271#L238_accept_S5 [1248] L238_accept_S5-->L239_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 4272#L239_accept_S5 [1504] L239_accept_S5-->L240_accept_S5: Formula: (and (< v_hdr.topology.port_19 65536) (<= 0 v_hdr.topology.port_19))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 3950#L240_accept_S5 [1076] L240_accept_S5-->L241_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 3952#L241_accept_S5 [1415] L241_accept_S5-->L242_accept_S5: Formula: (and (< v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 4442#L242_accept_S5 [1567] L242_accept_S5-->L243_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 4052#L243_accept_S5 [1117] L243_accept_S5-->L244_accept_S5: Formula: (and (< v_hdr.topology.mac_13 281474976710656) (<= 0 v_hdr.topology.mac_13))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 4053#L244_accept_S5 [1516] L244_accept_S5-->L245_accept_S5: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 4275#L245_accept_S5 [1250] L245_accept_S5-->L246_accept_S5: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_11))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 4276#L246_accept_S5 [1344] L246_accept_S5-->L247_accept_S5: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 4375#L247_accept_S5 [1608] L247_accept_S5-->L248_accept_S5: Formula: (and (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_13) (< v_meta.intrinsic_metadata.egress_global_timestamp_13 281474976710656))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 4540#L248_accept_S5 [1648] L248_accept_S5-->L249_accept_S5: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 4418#L249_accept_S5 [1388] L249_accept_S5-->L250_accept_S5: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 4419#L250_accept_S5 [1490] L250_accept_S5-->L251_accept_S5: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 4491#L251_accept_S5 [1630] L251_accept_S5-->L252_accept_S5: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 4090#L252_accept_S5 [1136] L252_accept_S5-->L253_accept_S5: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 4091#L253_accept_S5 [1492] L253_accept_S5-->L254_accept_S5: Formula: (= v_meta.accepted_26 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 4323#L254_accept_S5 [1299] L254_accept_S5-->L255_accept_S5: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 4324#L255_accept_S5 [1559] L255_accept_S5-->L256_accept_S5: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 4459#L256_accept_S5 [1440] L256_accept_S5-->L257_accept_S5: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 4460#L257_accept_S5 [1515] L257_accept_S5-->L258_accept_S5: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 4096#L258_accept_S5 [1138] L258_accept_S5-->L259_accept_S5: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 4097#L259_accept_S5 [1364] L259_accept_S5-->L260_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 4393#L260_accept_S5 [1611] L260_accept_S5-->L261_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 4542#L261_accept_S5 [1652] L261_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 4011#havocProcedureFINAL_accept_S5 [1098] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4012#havocProcedureEXIT_accept_S5 >[1694] havocProcedureEXIT_accept_S5-->L338-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4107#L338-D66 [1659] L338-D66-->L338_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4048#L338_accept_S5 [1240] L338_accept_S5-->L338_accept_S5-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4261#L338_accept_S5-D18 [1522] L338_accept_S5-D18-->_parser_packetParserENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4029#_parser_packetParserENTRY_accept_S5 [1643] _parser_packetParserENTRY_accept_S5-->_parser_packetParserENTRY_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4028#_parser_packetParserENTRY_accept_S5-D57 [1108] _parser_packetParserENTRY_accept_S5-D57-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4030#startENTRY_accept_S5 [1366] startENTRY_accept_S5-->L428_accept_S5: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4394#L428_accept_S5 [1646] L428_accept_S5-->L428-1_accept_S5: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 4550#L428-1_accept_S5 [1438] L428-1_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4572#startEXIT_accept_S5 >[1767] startEXIT_accept_S5-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4571#_parser_packetParserFINAL-D84 [1543] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4570#_parser_packetParserFINAL_accept_S5 [1116] _parser_packetParserFINAL_accept_S5-->_parser_packetParserEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4568#_parser_packetParserEXIT_accept_S5 >[1788] _parser_packetParserEXIT_accept_S5-->L339-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4566#L339-D72 [1675] L339-D72-->L339_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4563#L339_accept_S5 [1210] L339_accept_S5-->L339_accept_S5-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4564#L339_accept_S5-D51 [1494] L339_accept_S5-D51-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4573#verifyChecksumFINAL_accept_S5 [1533] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4562#verifyChecksumEXIT_accept_S5 >[1747] verifyChecksumEXIT_accept_S5-->L340-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4561#L340-D75 [1512] L340-D75-->L340_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3996#L340_accept_S5 [1568] L340_accept_S5-->L340_accept_S5-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4558#L340_accept_S5-D15 [1141] L340_accept_S5-D15-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4554#ingressENTRY_accept_S5 [1619] ingressENTRY_accept_S5-->L280_accept_S5: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 4543#L280_accept_S5 [1612] L280_accept_S5-->L281_accept_S5: Formula: (= v_meta.accepted_19 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 4360#L281_accept_S5 [1330] L281_accept_S5-->L281-2_accept_S5: Formula: (not (= 56577 v_hdr.ethernet.etherType_25))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 4361#L281-2_accept_S5 [1423] L281-2_accept_S5-->L303_accept_S5: Formula: (= v_meta.accepted_20 1)  InVars {meta.accepted=v_meta.accepted_20}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[] 4039#L303_accept_S5 [1448] L303_accept_S5-->L303_accept_S5-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4369#L303_accept_S5-D42 [1338] L303_accept_S5-D42-->l2_c_l2_forwarding.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4153#l2_c_l2_forwarding.applyENTRY_accept_S5 [1174] l2_c_l2_forwarding.applyENTRY_accept_S5-->L331_accept_S5: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_18))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  AuxVars[]  AssignedVars[] 4137#L331_accept_S5 [1164] L331_accept_S5-->L331-1_accept_S5: Formula: (not (= v_l2_c_l2_forwarding.action_run_24 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[] 4138#L331-1_accept_S5 [1186] L331-1_accept_S5-->l2_c_l2_forwarding.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4179#l2_c_l2_forwarding.applyEXIT_accept_S5 >[1716] l2_c_l2_forwarding.applyEXIT_accept_S5-->L302-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4415#L302-D111 [1670] L302-D111-->L302_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4001#L302_accept_S5 [1092] L302_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4002#ingressEXIT_accept_S5 >[1704] ingressEXIT_accept_S5-->L341-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4262#L341-D123 [1241] L341-D123-->L341_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4247#L341_accept_S5 [1605] L341_accept_S5-->L341_accept_S5-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4321#L341_accept_S5-D39 [1295] L341_accept_S5-D39-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4322#egressFINAL_accept_S5 [1535] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4246#egressEXIT_accept_S5 >[1837] egressEXIT_accept_S5-->L342-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4248#L342-D102 [1604] L342-D102-->L342_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4434#L342_accept_S5 [1486] L342_accept_S5-->L342_accept_S5-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4433#L342_accept_S5-D12 [1404] L342_accept_S5-D12-->createChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4435#createChecksumFINAL_accept_S5 [1544] createChecksumFINAL_accept_S5-->createChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4516#createChecksumEXIT_accept_S5 >[1676] createChecksumEXIT_accept_S5-->L343-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3959#L343-D87 [1079] L343-D87-->L343_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3961#L343_accept_S5 [1269] L343_accept_S5-->L344-1_accept_S5: Formula: v_forward_32  InVars {forward=v_forward_32}  OutVars{forward=v_forward_32}  AuxVars[]  AssignedVars[] 4295#L344-1_accept_S5 [1656] L344-1_accept_S5-->L348_accept_S5: Formula: (let ((.cse0 (= v_meta.primary_24 v_standard_metadata.ingress_port_44))) (or (and (not .cse0) (not v__p4ltl_0_9)) (and v__p4ltl_0_9 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.primary=v_meta.primary_24}  OutVars{_p4ltl_0=v__p4ltl_0_9, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.primary=v_meta.primary_24}  AuxVars[]  AssignedVars[_p4ltl_0] 4536#L348_accept_S5 [1595] L348_accept_S5-->L349_accept_S5: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_16 0) v__p4ltl_free_time_6))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, _p4ltl_free_time=v__p4ltl_free_time_6}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_6, _p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_16}  AuxVars[]  AssignedVars[_p4ltl_1] 4397#L349_accept_S5 [1369] L349_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and v__p4ltl_2_12 .cse0) (and (not .cse0) (not v__p4ltl_2_12))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_2=v__p4ltl_2_12, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_2] 4182#mainFINAL_accept_S5 [1189] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4183#mainEXIT_accept_S5 >[1730] mainEXIT_accept_S5-->L356-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4422#L356-1-D105 [1617] L356-1-D105-->L356-1_accept_S5: Formula: v__p4ltl_2_6  InVars {_p4ltl_2=v__p4ltl_2_6}  OutVars{_p4ltl_2=v__p4ltl_2_6}  AuxVars[]  AssignedVars[] 4463#L356-1_accept_S5 
[2023-02-06 19:09:31,984 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:31,985 INFO  L85        PathProgramCache]: Analyzing trace with hash 484777258, now seen corresponding path program 1 times
[2023-02-06 19:09:31,985 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:31,985 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [753747312]
[2023-02-06 19:09:31,985 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:31,985 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:32,001 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:32,041 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:09:32,049 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:32,076 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:32,080 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:32,088 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:32,090 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:32,094 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:32,095 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:32,095 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:32,096 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:32,102 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:32,105 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:32,114 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-06 19:09:32,115 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:32,117 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 99
[2023-02-06 19:09:32,117 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:32,118 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-02-06 19:09:32,118 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:32,119 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 19:09:32,126 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:32,134 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:32,138 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:32,143 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:32,144 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:32,145 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:32,146 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:32,147 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:32,148 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:32,148 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:32,150 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:32,151 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-06 19:09:32,152 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:32,153 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 99
[2023-02-06 19:09:32,154 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:32,154 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-02-06 19:09:32,155 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:32,156 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:32,157 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:32,157 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [753747312]
[2023-02-06 19:09:32,157 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [753747312] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:32,157 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:32,157 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [10] imperfect sequences [] total 10
[2023-02-06 19:09:32,157 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1331259416]
[2023-02-06 19:09:32,158 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:32,158 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:32,158 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:32,158 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants.
[2023-02-06 19:09:32,159 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=32, Invalid=58, Unknown=0, NotChecked=0, Total=90
[2023-02-06 19:09:32,159 INFO  L87              Difference]: Start difference. First operand 659 states and 703 transitions. cyclomatic complexity: 47 Second operand  has 10 states, 10 states have (on average 20.1) internal successors, (201), 4 states have internal predecessors, (201), 4 states have call successors, (19), 7 states have call predecessors, (19), 4 states have return successors, (18), 4 states have call predecessors, (18), 4 states have call successors, (18)
[2023-02-06 19:09:32,944 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:32,944 INFO  L93              Difference]: Finished difference Result 793 states and 850 transitions.
[2023-02-06 19:09:32,944 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 13 states. 
[2023-02-06 19:09:32,945 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 793 states and 850 transitions.
[2023-02-06 19:09:32,949 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 19:09:32,952 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 793 states to 793 states and 850 transitions.
[2023-02-06 19:09:32,952 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 263
[2023-02-06 19:09:32,952 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 263
[2023-02-06 19:09:32,953 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 793 states and 850 transitions.
[2023-02-06 19:09:32,953 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:32,953 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 793 states and 850 transitions.
[2023-02-06 19:09:32,954 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 793 states and 850 transitions.
[2023-02-06 19:09:32,960 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 793 to 716.
[2023-02-06 19:09:32,961 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 716 states, 556 states have (on average 1.079136690647482) internal successors, (600), 561 states have internal predecessors, (600), 73 states have call successors, (73), 73 states have call predecessors, (73), 87 states have return successors, (87), 81 states have call predecessors, (87), 72 states have call successors, (87)
[2023-02-06 19:09:32,963 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 716 states to 716 states and 760 transitions.
[2023-02-06 19:09:32,963 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 716 states and 760 transitions.
[2023-02-06 19:09:32,963 INFO  L399   stractBuchiCegarLoop]: Abstraction has 716 states and 760 transitions.
[2023-02-06 19:09:32,963 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 4 ============
[2023-02-06 19:09:32,963 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 716 states and 760 transitions.
[2023-02-06 19:09:32,973 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:32,973 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:32,973 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:32,974 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:32,975 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:32,977 INFO  L752   eck$LassoCheckResult]: Stem: 5946#ULTIMATE.startENTRY_NONWA [1176] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6084#mainProcedureENTRY_T1_init [1318] mainProcedureENTRY_T1_init-->L356-1_T1_init: Formula: (and (<= 0 v__p4ltl_free_time_5) (< v__p4ltl_free_time_5 281474976710656))  InVars {_p4ltl_free_time=v__p4ltl_free_time_5}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_5}  AuxVars[]  AssignedVars[] 5947#L356-1_T1_init [1466] L356-1_T1_init-->L356_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6094#L356_T1_init [1217] L356_T1_init-->L356_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6156#L356_T1_init-D53 [1416] L356_T1_init-D53-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5864#mainENTRY_T1_init [1536] mainENTRY_T1_init-->mainENTRY_T1_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6194#mainENTRY_T1_init-D8 [1242] mainENTRY_T1_init-D8-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6195#havocProcedureENTRY_T1_init [1420] havocProcedureENTRY_T1_init-->L203_T1_init: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 6161#L203_T1_init [1219] L203_T1_init-->L204_T1_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 6162#L204_T1_init [1658] L204_T1_init-->L205_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 6391#L205_T1_init [1432] L205_T1_init-->L206_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_40) (< v_standard_metadata.ingress_port_40 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[] 6307#L206_T1_init [1340] L206_T1_init-->L207_T1_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 6308#L207_T1_init [1529] L207_T1_init-->L208_T1_init: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 6448#L208_T1_init [1564] L208_T1_init-->L209_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 6470#L209_T1_init [1606] L209_T1_init-->L210_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 6392#L210_T1_init [1433] L210_T1_init-->L211_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 6287#L211_T1_init [1325] L211_T1_init-->L212_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 6278#L212_T1_init [1316] L212_T1_init-->L213_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 6279#L213_T1_init [1649] L213_T1_init-->L214_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 6383#L214_T1_init [1419] L214_T1_init-->L215_T1_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 6359#L215_T1_init [1389] L215_T1_init-->L216_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 5920#L216_T1_init [1088] L216_T1_init-->L217_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_13) (< v_standard_metadata.deq_timedelta_13 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[] 5921#L217_T1_init [1665] L217_T1_init-->L218_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 6351#L218_T1_init [1384] L218_T1_init-->L219_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 6213#L219_T1_init [1256] L219_T1_init-->L220_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 6214#L220_T1_init [1441] L220_T1_init-->L221_T1_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_15 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_15))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[] 6124#L221_T1_init [1195] L221_T1_init-->L222_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 6125#L222_T1_init [1315] L222_T1_init-->L223_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 6277#L223_T1_init [1603] L223_T1_init-->L224_T1_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 6376#L224_T1_init [1410] L224_T1_init-->L225_T1_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 6363#L225_T1_init [1395] L225_T1_init-->L226_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 6364#L226_T1_init [1537] L226_T1_init-->L227_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 6377#L227_T1_init [1411] L227_T1_init-->L228_T1_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 6378#L228_T1_init [1480] L228_T1_init-->L229_T1_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6429#L229_T1_init [1555] L229_T1_init-->L230_T1_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 6367#L230_T1_init [1397] L230_T1_init-->L231_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 6236#L231_T1_init [1280] L231_T1_init-->L232_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 6237#L232_T1_init [1346] L232_T1_init-->L233_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 6037#L233_T1_init [1146] L233_T1_init-->L234_T1_init: Formula: (and (< v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 6038#L234_T1_init [1593] L234_T1_init-->L235_T1_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 6365#L235_T1_init [1396] L235_T1_init-->L236_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 5925#L236_T1_init [1091] L236_T1_init-->L237_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 5926#L237_T1_init [1113] L237_T1_init-->L238_T1_init: Formula: (and (<= 0 v_hdr.topology.identifier_11) (< v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 5964#L238_T1_init [1587] L238_T1_init-->L239_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 5995#L239_T1_init [1124] L239_T1_init-->L240_T1_init: Formula: (and (< v_hdr.topology.port_20 65536) (<= 0 v_hdr.topology.port_20))  InVars {hdr.topology.port=v_hdr.topology.port_20}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[] 5996#L240_T1_init [1554] L240_T1_init-->L241_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 6466#L241_T1_init [1647] L241_T1_init-->L242_T1_init: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 6443#L242_T1_init [1517] L242_T1_init-->L243_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 6444#L243_T1_init [1562] L243_T1_init-->L244_T1_init: Formula: (and (<= 0 v_hdr.topology.mac_9) (< v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 6468#L244_T1_init [1639] L244_T1_init-->L245_T1_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 6333#L245_T1_init [1367] L245_T1_init-->L246_T1_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_12) (< v_meta.intrinsic_metadata.ingress_global_timestamp_12 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 6320#L246_T1_init [1358] L246_T1_init-->L247_T1_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 6321#L247_T1_init [1513] L247_T1_init-->L248_T1_init: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 6382#L248_T1_init [1418] L248_T1_init-->L249_T1_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 6275#L249_T1_init [1313] L249_T1_init-->L250_T1_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 6259#L250_T1_init [1300] L250_T1_init-->L251_T1_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 6260#L251_T1_init [1399] L251_T1_init-->L252_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 6345#L252_T1_init [1378] L252_T1_init-->L253_T1_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 6346#L253_T1_init [1500] L253_T1_init-->L254_T1_init: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 6428#L254_T1_init [1479] L254_T1_init-->L255_T1_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 5863#L255_T1_init [1069] L255_T1_init-->L256_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 5865#L256_T1_init [1215] L256_T1_init-->L257_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 6152#L257_T1_init [1435] L257_T1_init-->L258_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 6063#L258_T1_init [1162] L258_T1_init-->L259_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 6064#L259_T1_init [1252] L259_T1_init-->L260_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 5943#L260_T1_init [1101] L260_T1_init-->L261_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 5944#L261_T1_init [1463] L261_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 6413#havocProcedureFINAL_T1_init [1653] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5977#havocProcedureEXIT_T1_init >[1713] havocProcedureEXIT_T1_init-->L338-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5978#L338-D65 [1287] L338-D65-->L338_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6240#L338_T1_init [1589] L338_T1_init-->L338_T1_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6472#L338_T1_init-D17 [1574] L338_T1_init-D17-->_parser_packetParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5972#_parser_packetParserENTRY_T1_init [1641] _parser_packetParserENTRY_T1_init-->_parser_packetParserENTRY_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6396#_parser_packetParserENTRY_T1_init-D56 [1437] _parser_packetParserENTRY_T1_init-D56-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5971#startENTRY_T1_init [1115] startENTRY_T1_init-->L428_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5973#L428_T1_init [1158] L428_T1_init-->L428-1_T1_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 6056#L428-1_T1_init [1293] L428-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6527#startEXIT_T1_init >[1720] startEXIT_T1_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6526#_parser_packetParserFINAL-D83 [1311] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6525#_parser_packetParserFINAL_T1_init [1381] _parser_packetParserFINAL_T1_init-->_parser_packetParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6523#_parser_packetParserEXIT_T1_init >[1726] _parser_packetParserEXIT_T1_init-->L339-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6522#L339-D71 [1417] L339-D71-->L339_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6520#L339_T1_init [1408] L339_T1_init-->L339_T1_init-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6521#L339_T1_init-D50 [1130] L339_T1_init-D50-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6524#verifyChecksumFINAL_T1_init [1377] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6519#verifyChecksumEXIT_T1_init >[1697] verifyChecksumEXIT_T1_init-->L340-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6518#L340-D74 [1209] L340-D74-->L340_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5882#L340_T1_init [1661] L340_T1_init-->L340_T1_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6410#L340_T1_init-D14 [1460] L340_T1_init-D14-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6411#ingressENTRY_T1_init [1206] ingressENTRY_T1_init-->L280_T1_init: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 6011#L280_T1_init [1133] L280_T1_init-->L281_T1_init: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 6012#L281_T1_init [1342] L281_T1_init-->L281-2_T1_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_23))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 6261#L281-2_T1_init [1301] L281-2_T1_init-->L303_T1_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 5893#L303_T1_init [1159] L303_T1_init-->L303_T1_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6060#L303_T1_init-D41 [1323] L303_T1_init-D41-->l2_c_l2_forwarding.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5997#l2_c_l2_forwarding.applyENTRY_T1_init [1126] l2_c_l2_forwarding.applyENTRY_T1_init-->L331_T1_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_20))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  AuxVars[]  AssignedVars[] 5998#L331_T1_init [1469] L331_T1_init-->L331-1_T1_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_22 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 6238#L331-1_T1_init [1393] L331-1_T1_init-->l2_c_l2_forwarding.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6362#l2_c_l2_forwarding.applyEXIT_T1_init >[1827] l2_c_l2_forwarding.applyEXIT_T1_init-->L302-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6437#L302-D110 [1501] L302-D110-->L302_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6438#L302_T1_init [1650] L302_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6502#ingressEXIT_T1_init >[1691] ingressEXIT_T1_init-->L341-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6551#L341-D122 [1363] L341-D122-->L341_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6548#L341_T1_init [1319] L341_T1_init-->L341_T1_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6549#L341_T1_init-D38 [1086] L341_T1_init-D38-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6550#egressFINAL_T1_init [1573] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6547#egressEXIT_T1_init >[1843] egressEXIT_T1_init-->L342-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6360#L342-D101 [1391] L342-D101-->L342_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6099#L342_T1_init [1392] L342_T1_init-->L342_T1_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6186#L342_T1_init-D11 [1234] L342_T1_init-D11-->createChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6098#createChecksumFINAL_T1_init [1183] createChecksumFINAL_T1_init-->createChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6100#createChecksumEXIT_T1_init >[1790] createChecksumEXIT_T1_init-->L343-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6166#L343-D86 [1224] L343-D86-->L343_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6167#L343_T1_init [1571] L343_T1_init-->L345_T1_init: Formula: (not v_forward_27)  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 6384#L345_T1_init [1425] L345_T1_init-->L344-1_T1_init: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 6126#L344-1_T1_init [1197] L344-1_T1_init-->L348_T1_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_0_10) (not .cse0)) (and v__p4ltl_0_10 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{_p4ltl_0=v__p4ltl_0_10, standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_0] 6127#L348_T1_init [1550] L348_T1_init-->L349_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_time_7 (select v_protect_c_last_primary_17 0)))) (or (and (not v__p4ltl_1_9) (not .cse0)) (and v__p4ltl_1_9 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, _p4ltl_free_time=v__p4ltl_free_time_7}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_7, _p4ltl_1=v__p4ltl_1_9, protect_c_last_primary=v_protect_c_last_primary_17}  AuxVars[]  AssignedVars[_p4ltl_1] 6093#L349_T1_init [1180] L349_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_2_11 .cse0) (and (not v__p4ltl_2_11) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_2=v__p4ltl_2_11, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_2] 6095#mainFINAL_T1_init [1436] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6393#mainEXIT_T1_init >[1857] mainEXIT_T1_init-->L356-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5945#L356-1-D104 [1103] L356-1-D104-->L356-1_T0_S2: Formula: (and v__p4ltl_1_6 v__p4ltl_0_6 v__p4ltl_2_8)  InVars {_p4ltl_2=v__p4ltl_2_8, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[] 5948#L356-1_T0_S2 [1539] L356-1_T0_S2-->L356_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6016#L356_T0_S2 [1622] L356_T0_S2-->L356_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6072#L356_T0_S2-D52 [1167] L356_T0_S2-D52-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5858#mainENTRY_T0_S2 [1178] mainENTRY_T0_S2-->mainENTRY_T0_S2-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6089#mainENTRY_T0_S2-D7 [1657] mainENTRY_T0_S2-D7-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6476#havocProcedureENTRY_T0_S2 [1591] havocProcedureENTRY_T0_S2-->L203_T0_S2: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 6457#L203_T0_S2 [1542] L203_T0_S2-->L204_T0_S2: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 6118#L204_T0_S2 [1192] L204_T0_S2-->L205_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 6119#L205_T0_S2 [1284] L205_T0_S2-->L206_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_42) (< v_standard_metadata.ingress_port_42 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[] 6227#L206_T0_S2 [1270] L206_T0_S2-->L207_T0_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 6128#L207_T0_S2 [1196] L207_T0_S2-->L208_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 6129#L208_T0_S2 [1361] L208_T0_S2-->L209_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 6328#L209_T0_S2 [1586] L209_T0_S2-->L210_T0_S2: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 6475#L210_T0_S2 [1594] L210_T0_S2-->L211_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 5866#L211_T0_S2 [1070] L211_T0_S2-->L212_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_13) (< v_standard_metadata.packet_length_13 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_13}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[] 5867#L212_T0_S2 [1100] L212_T0_S2-->L213_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 5940#L213_T0_S2 [1111] L213_T0_S2-->L214_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 5962#L214_T0_S2 [1629] L214_T0_S2-->L215_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 6144#L215_T0_S2 [1208] L215_T0_S2-->L216_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 6145#L216_T0_S2 [1402] L216_T0_S2-->L217_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 6370#L217_T0_S2 [1485] L217_T0_S2-->L218_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 5984#L218_T0_S2 [1119] L218_T0_S2-->L219_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 5985#L219_T0_S2 [1179] L219_T0_S2-->L220_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 6092#L220_T0_S2 [1254] L220_T0_S2-->L221_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_18 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_18))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[] 6212#L221_T0_S2 [1534] L221_T0_S2-->L222_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 6290#L222_T0_S2 [1327] L222_T0_S2-->L223_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 6291#L223_T0_S2 [1382] L223_T0_S2-->L224_T0_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 6159#L224_T0_S2 [1218] L224_T0_S2-->L225_T0_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 6160#L225_T0_S2 [1456] L225_T0_S2-->L226_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5857#L226_T0_S2 [1067] L226_T0_S2-->L227_T0_S2: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 5859#L227_T0_S2 [1074] L227_T0_S2-->L228_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 5871#L228_T0_S2 [1483] L228_T0_S2-->L229_T0_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6208#L229_T0_S2 [1251] L229_T0_S2-->L230_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_4 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 6209#L230_T0_S2 [1640] L230_T0_S2-->L231_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 6469#L231_T0_S2 [1563] L231_T0_S2-->L232_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 6388#L232_T0_S2 [1428] L232_T0_S2-->L233_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 6031#L233_T0_S2 [1143] L233_T0_S2-->L234_T0_S2: Formula: (and (< v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 6032#L234_T0_S2 [1231] L234_T0_S2-->L235_T0_S2: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 6133#L235_T0_S2 [1200] L235_T0_S2-->L236_T0_S2: Formula: (= v_emit_17 (store v_emit_18 v_hdr.topology_2 false))  InVars {emit=v_emit_18, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_17, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 6134#L236_T0_S2 [1458] L236_T0_S2-->L237_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 6242#L237_T0_S2 [1282] L237_T0_S2-->L238_T0_S2: Formula: (and (<= 0 v_hdr.topology.identifier_9) (< v_hdr.topology.identifier_9 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_9}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[] 6243#L238_T0_S2 [1631] L238_T0_S2-->L239_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 6471#L239_T0_S2 [1570] L239_T0_S2-->L240_T0_S2: Formula: (and (<= 0 v_hdr.topology.port_18) (< v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 6404#L240_T0_S2 [1447] L240_T0_S2-->L241_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 6405#L241_T0_S2 [1450] L241_T0_S2-->L242_T0_S2: Formula: (and (<= 0 v_hdr.topology.prefix_12) (< v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 6385#L242_T0_S2 [1422] L242_T0_S2-->L243_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 6197#L243_T0_S2 [1244] L243_T0_S2-->L244_T0_S2: Formula: (and (<= 0 v_hdr.topology.mac_14) (< v_hdr.topology.mac_14 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 6198#L244_T0_S2 [1398] L244_T0_S2-->L245_T0_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 6304#L245_T0_S2 [1336] L245_T0_S2-->L246_T0_S2: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_13))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 6305#L246_T0_S2 [1566] L246_T0_S2-->L247_T0_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 6417#L247_T0_S2 [1471] L247_T0_S2-->L248_T0_S2: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 6046#L248_T0_S2 [1151] L248_T0_S2-->L249_T0_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 6044#L249_T0_S2 [1150] L249_T0_S2-->L250_T0_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 6045#L250_T0_S2 [1626] L250_T0_S2-->L251_T0_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 6168#L251_T0_S2 [1223] L251_T0_S2-->L252_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 6169#L252_T0_S2 [1426] L252_T0_S2-->L253_T0_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 6386#L253_T0_S2 [1502] L253_T0_S2-->L254_T0_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 6412#L254_T0_S2 [1462] L254_T0_S2-->L255_T0_S2: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 6204#L255_T0_S2 [1249] L255_T0_S2-->L256_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 6205#L256_T0_S2 [1521] L256_T0_S2-->L257_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 6087#L257_T0_S2 [1177] L257_T0_S2-->L258_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 6088#L258_T0_S2 [1584] L258_T0_S2-->L259_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 6317#L259_T0_S2 [1356] L259_T0_S2-->L260_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 6200#L260_T0_S2 [1247] L260_T0_S2-->L261_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 6201#L261_T0_S2 [1314] L261_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 6276#havocProcedureFINAL_T0_S2 [1636] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6397#havocProcedureEXIT_T0_S2 >[1677] havocProcedureEXIT_T0_S2-->L338-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6222#L338-D64 [1263] L338-D64-->L338_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6121#L338_T0_S2 [1449] L338_T0_S2-->L338_T0_S2-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6406#L338_T0_S2-D16 [1498] L338_T0_S2-D16-->_parser_packetParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5873#_parser_packetParserENTRY_T0_S2 [1283] _parser_packetParserENTRY_T0_S2-->_parser_packetParserENTRY_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6245#_parser_packetParserENTRY_T0_S2-D55 [1507] _parser_packetParserENTRY_T0_S2-D55-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5941#startENTRY_T0_S2 [1099] startENTRY_T0_S2-->L428_T0_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5942#L428_T0_S2 [1212] L428_T0_S2-->L428-1_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 6151#L428-1_T0_S2 [1401] L428-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6369#startEXIT_T0_S2 >[1805] startEXIT_T0_S2-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6120#_parser_packetParserFINAL-D82 [1193] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6122#_parser_packetParserFINAL_T0_S2 [1431] _parser_packetParserFINAL_T0_S2-->_parser_packetParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6390#_parser_packetParserEXIT_T0_S2 >[1842] _parser_packetParserEXIT_T0_S2-->L339-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6498#L339-D70 [1632] L339-D70-->L339_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6171#L339_T0_S2 [1225] L339_T0_S2-->L339_T0_S2-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6172#L339_T0_S2-D49 [1506] L339_T0_S2-D49-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6280#verifyChecksumFINAL_T0_S2 [1320] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6281#verifyChecksumEXIT_T0_S2 >[1817] verifyChecksumEXIT_T0_S2-->L340-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6184#L340-D73 [1232] L340-D73-->L340_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5898#L340_T0_S2 [1528] L340_T0_S2-->L340_T0_S2-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6449#L340_T0_S2-D13 [1531] L340_T0_S2-D13-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6318#ingressENTRY_T0_S2 [1355] ingressENTRY_T0_S2-->L280_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_27 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 6319#L280_T0_S2 [1509] L280_T0_S2-->L281_T0_S2: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 6264#L281_T0_S2 [1308] L281_T0_S2-->L281-2_T0_S2: Formula: (not (= 56577 v_hdr.ethernet.etherType_21))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 6265#L281-2_T0_S2 [1452] L281-2_T0_S2-->L303_T0_S2: Formula: (= v_meta.accepted_22 1)  InVars {meta.accepted=v_meta.accepted_22}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[] 6034#L303_T0_S2 [1660] L303_T0_S2-->L303_T0_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6297#L303_T0_S2-D40 [1331] L303_T0_S2-D40-->l2_c_l2_forwarding.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6248#l2_c_l2_forwarding.applyENTRY_T0_S2 [1291] l2_c_l2_forwarding.applyENTRY_T0_S2-->L331_T0_S2: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_26))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  AuxVars[]  AssignedVars[] 6249#L331_T0_S2 [1638] L331_T0_S2-->L331-1_T0_S2: Formula: (not (= v_l2_c_l2_forwarding.action_run_16 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 6154#L331-1_T0_S2 [1581] L331-1_T0_S2-->l2_c_l2_forwarding.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6179#l2_c_l2_forwarding.applyEXIT_T0_S2 >[1714] l2_c_l2_forwarding.applyEXIT_T0_S2-->L302-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6180#L302-D109 [1527] L302-D109-->L302_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6340#L302_T0_S2 [1375] L302_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6341#ingressEXIT_T0_S2 >[1820] ingressEXIT_T0_S2-->L341-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6182#L341-D121 [1230] L341-D121-->L341_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6183#L341_T0_S2 [1334] L341_T0_S2-->L341_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6300#L341_T0_S2-D37 [1266] L341_T0_S2-D37-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6557#egressFINAL_T0_S2 [1087] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6293#egressEXIT_T0_S2 >[1684] egressEXIT_T0_S2-->L342-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6294#L342-D100 [1134] L342-D100-->L342_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6303#L342_T0_S2 [1488] L342_T0_S2-->L342_T0_S2-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6432#L342_T0_S2-D10 [1347] L342_T0_S2-D10-->createChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6555#createChecksumFINAL_T0_S2 [1371] createChecksumFINAL_T0_S2-->createChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6302#createChecksumEXIT_T0_S2 >[1794] createChecksumEXIT_T0_S2-->L343-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6070#L343-D85 [1166] L343-D85-->L343_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6071#L343_T0_S2 [1495] L343_T0_S2-->L345_T0_S2: Formula: (not v_forward_29)  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 6387#L345_T0_S2 [1427] L345_T0_S2-->L344-1_T0_S2: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 6253#L344-1_T0_S2 [1294] L344-1_T0_S2-->L348_T0_S2: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_0_11 .cse0) (and (not v__p4ltl_0_11) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{_p4ltl_0=v__p4ltl_0_11, standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_0] 6106#L348_T0_S2 [1185] L348_T0_S2-->L349_T0_S2: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_18 0) v__p4ltl_free_time_8))) (or (and (not .cse0) (not v__p4ltl_1_10)) (and v__p4ltl_1_10 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, _p4ltl_free_time=v__p4ltl_free_time_8}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_8, _p4ltl_1=v__p4ltl_1_10, protect_c_last_primary=v_protect_c_last_primary_18}  AuxVars[]  AssignedVars[_p4ltl_1] 6107#L349_T0_S2 [1421] L349_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_2_13) (and (not v__p4ltl_2_13) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_2=v__p4ltl_2_13, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_2] 6285#mainFINAL_T0_S2 [1324] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6286#mainEXIT_T0_S2 >[1729] mainEXIT_T0_S2-->L356-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6501#L356-1-D103 [1655] L356-1-D103-->L356-1_accept_S5: Formula: (and v__p4ltl_2_10 (not v__p4ltl_1_7) (not v__p4ltl_0_8))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[] 6403#L356-1_accept_S5 
[2023-02-06 19:09:32,978 INFO  L754   eck$LassoCheckResult]: Loop: 6403#L356-1_accept_S5 [1445] L356-1_accept_S5-->L356_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5888#L356_accept_S5 [1592] L356_accept_S5-->L356_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6350#L356_accept_S5-D54 [1383] L356_accept_S5-D54-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5879#mainENTRY_accept_S5 [1317] mainENTRY_accept_S5-->mainENTRY_accept_S5-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6058#mainENTRY_accept_S5-D9 [1156] mainENTRY_accept_S5-D9-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6059#havocProcedureENTRY_accept_S5 [1403] havocProcedureENTRY_accept_S5-->L203_accept_S5: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 6371#L203_accept_S5 [1464] L203_accept_S5-->L204_accept_S5: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 6414#L204_accept_S5 [1579] L204_accept_S5-->L205_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 6140#L205_accept_S5 [1204] L205_accept_S5-->L206_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_39) (< v_standard_metadata.ingress_port_39 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[] 6141#L206_accept_S5 [1530] L206_accept_S5-->L207_accept_S5: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 6450#L207_accept_S5 [1596] L207_accept_S5-->L208_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 6467#L208_accept_S5 [1558] L208_accept_S5-->L209_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 6342#L209_accept_S5 [1376] L209_accept_S5-->L210_accept_S5: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 6343#L210_accept_S5 [1668] L210_accept_S5-->L211_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 5999#L211_accept_S5 [1127] L211_accept_S5-->L212_accept_S5: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 6000#L212_accept_S5 [1335] L212_accept_S5-->L213_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 6301#L213_accept_S5 [1385] L213_accept_S5-->L214_accept_S5: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 6352#L214_accept_S5 [1671] L214_accept_S5-->L215_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 6394#L215_accept_S5 [1434] L215_accept_S5-->L216_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 6395#L216_accept_S5 [1614] L216_accept_S5-->L217_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 6421#L217_accept_S5 [1474] L217_accept_S5-->L218_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 6228#L218_accept_S5 [1271] L218_accept_S5-->L219_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_12 524288) (<= 0 v_standard_metadata.deq_qdepth_12))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[] 6229#L219_accept_S5 [1348] L219_accept_S5-->L220_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 6009#L220_accept_S5 [1131] L220_accept_S5-->L221_accept_S5: Formula: (and (< v_standard_metadata.ingress_global_timestamp_17 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_17))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[] 5993#L221_accept_S5 [1123] L221_accept_S5-->L222_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 5994#L222_accept_S5 [1508] L222_accept_S5-->L223_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 6266#L223_accept_S5 [1309] L223_accept_S5-->L224_accept_S5: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 6267#L224_accept_S5 [1547] L224_accept_S5-->L225_accept_S5: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 6353#L225_accept_S5 [1386] L225_accept_S5-->L226_accept_S5: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 6329#L226_accept_S5 [1362] L226_accept_S5-->L227_accept_S5: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 6330#L227_accept_S5 [1523] L227_accept_S5-->L228_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 6445#L228_accept_S5 [1576] L228_accept_S5-->L229_accept_S5: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6473#L229_accept_S5 [1613] L229_accept_S5-->L230_accept_S5: Formula: (= (store v_emit_14 v_hdr.ethernet_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 6447#L230_accept_S5 [1526] L230_accept_S5-->L231_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 6431#L231_accept_S5 [1487] L231_accept_S5-->L232_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 6326#L232_accept_S5 [1359] L232_accept_S5-->L233_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 6327#L233_accept_S5 [1580] L233_accept_S5-->L234_accept_S5: Formula: (and (<= 0 v_hdr.ethernet.etherType_32) (< v_hdr.ethernet.etherType_32 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[] 6474#L234_accept_S5 [1610] L234_accept_S5-->L235_accept_S5: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 6488#L235_accept_S5 [1674] L235_accept_S5-->L236_accept_S5: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 5890#L236_accept_S5 [1080] L236_accept_S5-->L237_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[hdr.topology.identifier] 5891#L237_accept_S5 [1577] L237_accept_S5-->L238_accept_S5: Formula: (and (< v_hdr.topology.identifier_13 4294967296) (<= 0 v_hdr.topology.identifier_13))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 6202#L238_accept_S5 [1248] L238_accept_S5-->L239_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 6203#L239_accept_S5 [1504] L239_accept_S5-->L240_accept_S5: Formula: (and (< v_hdr.topology.port_19 65536) (<= 0 v_hdr.topology.port_19))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 5878#L240_accept_S5 [1076] L240_accept_S5-->L241_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 5880#L241_accept_S5 [1415] L241_accept_S5-->L242_accept_S5: Formula: (and (< v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 6381#L242_accept_S5 [1567] L242_accept_S5-->L243_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 5979#L243_accept_S5 [1117] L243_accept_S5-->L244_accept_S5: Formula: (and (< v_hdr.topology.mac_13 281474976710656) (<= 0 v_hdr.topology.mac_13))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 5980#L244_accept_S5 [1516] L244_accept_S5-->L245_accept_S5: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 6206#L245_accept_S5 [1250] L245_accept_S5-->L246_accept_S5: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_11))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 6207#L246_accept_S5 [1344] L246_accept_S5-->L247_accept_S5: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 6312#L247_accept_S5 [1608] L247_accept_S5-->L248_accept_S5: Formula: (and (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_13) (< v_meta.intrinsic_metadata.egress_global_timestamp_13 281474976710656))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 6487#L248_accept_S5 [1648] L248_accept_S5-->L249_accept_S5: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 6357#L249_accept_S5 [1388] L249_accept_S5-->L250_accept_S5: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 6358#L250_accept_S5 [1490] L250_accept_S5-->L251_accept_S5: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 6433#L251_accept_S5 [1630] L251_accept_S5-->L252_accept_S5: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 6019#L252_accept_S5 [1136] L252_accept_S5-->L253_accept_S5: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 6020#L253_accept_S5 [1492] L253_accept_S5-->L254_accept_S5: Formula: (= v_meta.accepted_26 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 6256#L254_accept_S5 [1299] L254_accept_S5-->L255_accept_S5: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 6257#L255_accept_S5 [1559] L255_accept_S5-->L256_accept_S5: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 6399#L256_accept_S5 [1440] L256_accept_S5-->L257_accept_S5: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 6400#L257_accept_S5 [1515] L257_accept_S5-->L258_accept_S5: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 6025#L258_accept_S5 [1138] L258_accept_S5-->L259_accept_S5: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 6026#L259_accept_S5 [1364] L259_accept_S5-->L260_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 6331#L260_accept_S5 [1611] L260_accept_S5-->L261_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 6489#L261_accept_S5 [1652] L261_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 5938#havocProcedureFINAL_accept_S5 [1098] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5939#havocProcedureEXIT_accept_S5 >[1694] havocProcedureEXIT_accept_S5-->L338-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6036#L338-D66 [1659] L338-D66-->L338_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5975#L338_accept_S5 [1240] L338_accept_S5-->L338_accept_S5-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6191#L338_accept_S5-D18 [1522] L338_accept_S5-D18-->_parser_packetParserENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5956#_parser_packetParserENTRY_accept_S5 [1643] _parser_packetParserENTRY_accept_S5-->_parser_packetParserENTRY_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5955#_parser_packetParserENTRY_accept_S5-D57 [1108] _parser_packetParserENTRY_accept_S5-D57-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5957#startENTRY_accept_S5 [1366] startENTRY_accept_S5-->L428_accept_S5: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6332#L428_accept_S5 [1646] L428_accept_S5-->L428-1_accept_S5: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 6500#L428-1_accept_S5 [1438] L428-1_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6538#startEXIT_accept_S5 >[1767] startEXIT_accept_S5-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6537#_parser_packetParserFINAL-D84 [1543] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6536#_parser_packetParserFINAL_accept_S5 [1116] _parser_packetParserFINAL_accept_S5-->_parser_packetParserEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6534#_parser_packetParserEXIT_accept_S5 >[1788] _parser_packetParserEXIT_accept_S5-->L339-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6533#L339-D72 [1675] L339-D72-->L339_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6531#L339_accept_S5 [1210] L339_accept_S5-->L339_accept_S5-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6532#L339_accept_S5-D51 [1494] L339_accept_S5-D51-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6535#verifyChecksumFINAL_accept_S5 [1533] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6530#verifyChecksumEXIT_accept_S5 >[1747] verifyChecksumEXIT_accept_S5-->L340-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6529#L340-D75 [1512] L340-D75-->L340_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5923#L340_accept_S5 [1568] L340_accept_S5-->L340_accept_S5-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6528#L340_accept_S5-D15 [1141] L340_accept_S5-D15-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6517#ingressENTRY_accept_S5 [1619] ingressENTRY_accept_S5-->L280_accept_S5: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 6490#L280_accept_S5 [1612] L280_accept_S5-->L281_accept_S5: Formula: (= v_meta.accepted_19 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 6295#L281_accept_S5 [1330] L281_accept_S5-->L281-2_accept_S5: Formula: (not (= 56577 v_hdr.ethernet.etherType_25))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 6296#L281-2_accept_S5 [1423] L281-2_accept_S5-->L303_accept_S5: Formula: (= v_meta.accepted_20 1)  InVars {meta.accepted=v_meta.accepted_20}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[] 5966#L303_accept_S5 [1448] L303_accept_S5-->L303_accept_S5-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6306#L303_accept_S5-D42 [1338] L303_accept_S5-D42-->l2_c_l2_forwarding.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6082#l2_c_l2_forwarding.applyENTRY_accept_S5 [1174] l2_c_l2_forwarding.applyENTRY_accept_S5-->L331_accept_S5: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_18))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  AuxVars[]  AssignedVars[] 6066#L331_accept_S5 [1164] L331_accept_S5-->L331-1_accept_S5: Formula: (not (= v_l2_c_l2_forwarding.action_run_24 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[] 6067#L331-1_accept_S5 [1186] L331-1_accept_S5-->l2_c_l2_forwarding.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6108#l2_c_l2_forwarding.applyEXIT_accept_S5 >[1716] l2_c_l2_forwarding.applyEXIT_accept_S5-->L302-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6354#L302-D111 [1670] L302-D111-->L302_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6571#L302_accept_S5 [1092] L302_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6570#ingressEXIT_accept_S5 >[1704] ingressEXIT_accept_S5-->L341-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6567#L341-D123 [1241] L341-D123-->L341_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6176#L341_accept_S5 [1605] L341_accept_S5-->L341_accept_S5-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6485#L341_accept_S5-D39 [1295] L341_accept_S5-D39-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6568#egressFINAL_accept_S5 [1535] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6175#egressEXIT_accept_S5 >[1837] egressEXIT_accept_S5-->L342-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6177#L342-D102 [1604] L342-D102-->L342_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6459#L342_accept_S5 [1486] L342_accept_S5-->L342_accept_S5-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6566#L342_accept_S5-D12 [1404] L342_accept_S5-D12-->createChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6458#createChecksumFINAL_accept_S5 [1544] createChecksumFINAL_accept_S5-->createChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6460#createChecksumEXIT_accept_S5 >[1676] createChecksumEXIT_accept_S5-->L343-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5887#L343-D87 [1079] L343-D87-->L343_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5889#L343_accept_S5 [1268] L343_accept_S5-->L345_accept_S5: Formula: (not v_forward_31)  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 6226#L345_accept_S5 [1465] L345_accept_S5-->L344-1_accept_S5: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 6415#L344-1_accept_S5 [1656] L344-1_accept_S5-->L348_accept_S5: Formula: (let ((.cse0 (= v_meta.primary_24 v_standard_metadata.ingress_port_44))) (or (and (not .cse0) (not v__p4ltl_0_9)) (and v__p4ltl_0_9 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.primary=v_meta.primary_24}  OutVars{_p4ltl_0=v__p4ltl_0_9, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.primary=v_meta.primary_24}  AuxVars[]  AssignedVars[_p4ltl_0] 6481#L348_accept_S5 [1595] L348_accept_S5-->L349_accept_S5: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_16 0) v__p4ltl_free_time_6))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, _p4ltl_free_time=v__p4ltl_free_time_6}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_6, _p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_16}  AuxVars[]  AssignedVars[_p4ltl_1] 6335#L349_accept_S5 [1369] L349_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and v__p4ltl_2_12 .cse0) (and (not .cse0) (not v__p4ltl_2_12))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_2=v__p4ltl_2_12, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_2] 6111#mainFINAL_accept_S5 [1189] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6112#mainEXIT_accept_S5 >[1730] mainEXIT_accept_S5-->L356-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6361#L356-1-D105 [1617] L356-1-D105-->L356-1_accept_S5: Formula: v__p4ltl_2_6  InVars {_p4ltl_2=v__p4ltl_2_6}  OutVars{_p4ltl_2=v__p4ltl_2_6}  AuxVars[]  AssignedVars[] 6403#L356-1_accept_S5 
[2023-02-06 19:09:32,979 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:32,979 INFO  L85        PathProgramCache]: Analyzing trace with hash -535265544, now seen corresponding path program 1 times
[2023-02-06 19:09:32,979 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:32,979 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [647037001]
[2023-02-06 19:09:32,980 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:32,980 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:32,996 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,033 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:09:33,040 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,068 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:33,071 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,077 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:33,078 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,082 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:33,083 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,084 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:33,084 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,089 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:33,091 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,095 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-06 19:09:33,095 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,096 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 99
[2023-02-06 19:09:33,096 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,097 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-02-06 19:09:33,097 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,098 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 122
[2023-02-06 19:09:33,103 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,108 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:33,110 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,112 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:33,113 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,114 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:33,114 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,114 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:33,115 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,115 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:33,116 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,117 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-06 19:09:33,117 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,118 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 99
[2023-02-06 19:09:33,118 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,118 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-02-06 19:09:33,119 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,120 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:33,120 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:33,120 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [647037001]
[2023-02-06 19:09:33,120 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [647037001] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:33,120 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:33,120 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [10] imperfect sequences [] total 10
[2023-02-06 19:09:33,120 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [2115346580]
[2023-02-06 19:09:33,120 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:33,120 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:33,120 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:33,121 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants.
[2023-02-06 19:09:33,121 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=27, Invalid=63, Unknown=0, NotChecked=0, Total=90
[2023-02-06 19:09:33,121 INFO  L87              Difference]: Start difference. First operand 716 states and 760 transitions. cyclomatic complexity: 47 Second operand  has 10 states, 10 states have (on average 20.3) internal successors, (203), 4 states have internal predecessors, (203), 3 states have call successors, (19), 7 states have call predecessors, (19), 3 states have return successors, (18), 4 states have call predecessors, (18), 3 states have call successors, (18)
[2023-02-06 19:09:33,886 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:33,886 INFO  L93              Difference]: Finished difference Result 937 states and 989 transitions.
[2023-02-06 19:09:33,886 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 15 states. 
[2023-02-06 19:09:33,886 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 937 states and 989 transitions.
[2023-02-06 19:09:33,889 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:33,890 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 937 states to 637 states and 673 transitions.
[2023-02-06 19:09:33,891 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 211
[2023-02-06 19:09:33,891 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 211
[2023-02-06 19:09:33,891 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 637 states and 673 transitions.
[2023-02-06 19:09:33,891 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:33,891 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 637 states and 673 transitions.
[2023-02-06 19:09:33,892 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 637 states and 673 transitions.
[2023-02-06 19:09:33,895 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 637 to 608.
[2023-02-06 19:09:33,895 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 608 states, 481 states have (on average 1.0727650727650728) internal successors, (516), 480 states have internal predecessors, (516), 61 states have call successors, (61), 61 states have call predecessors, (61), 66 states have return successors, (66), 66 states have call predecessors, (66), 60 states have call successors, (66)
[2023-02-06 19:09:33,896 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 608 states to 608 states and 643 transitions.
[2023-02-06 19:09:33,896 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 608 states and 643 transitions.
[2023-02-06 19:09:33,896 INFO  L399   stractBuchiCegarLoop]: Abstraction has 608 states and 643 transitions.
[2023-02-06 19:09:33,896 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 5 ============
[2023-02-06 19:09:33,896 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 608 states and 643 transitions.
[2023-02-06 19:09:33,897 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:33,897 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:33,897 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:33,898 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:33,898 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:33,899 INFO  L752   eck$LassoCheckResult]: Stem: 8067#ULTIMATE.startENTRY_NONWA [1176] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8189#mainProcedureENTRY_T1_init [1318] mainProcedureENTRY_T1_init-->L356-1_T1_init: Formula: (and (<= 0 v__p4ltl_free_time_5) (< v__p4ltl_free_time_5 281474976710656))  InVars {_p4ltl_free_time=v__p4ltl_free_time_5}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_5}  AuxVars[]  AssignedVars[] 8068#L356-1_T1_init [1466] L356-1_T1_init-->L356_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8199#L356_T1_init [1217] L356_T1_init-->L356_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8252#L356_T1_init-D53 [1416] L356_T1_init-D53-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7993#mainENTRY_T1_init [1536] mainENTRY_T1_init-->mainENTRY_T1_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8283#mainENTRY_T1_init-D8 [1242] mainENTRY_T1_init-D8-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8284#havocProcedureENTRY_T1_init [1420] havocProcedureENTRY_T1_init-->L203_T1_init: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 8255#L203_T1_init [1219] L203_T1_init-->L204_T1_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 8256#L204_T1_init [1658] L204_T1_init-->L205_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 8457#L205_T1_init [1432] L205_T1_init-->L206_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_40) (< v_standard_metadata.ingress_port_40 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[] 8382#L206_T1_init [1340] L206_T1_init-->L207_T1_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 8383#L207_T1_init [1529] L207_T1_init-->L208_T1_init: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 8510#L208_T1_init [1564] L208_T1_init-->L209_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 8526#L209_T1_init [1606] L209_T1_init-->L210_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 8461#L210_T1_init [1433] L210_T1_init-->L211_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 8368#L211_T1_init [1325] L211_T1_init-->L212_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 8358#L212_T1_init [1316] L212_T1_init-->L213_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 8359#L213_T1_init [1649] L213_T1_init-->L214_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 8448#L214_T1_init [1419] L214_T1_init-->L215_T1_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 8425#L215_T1_init [1389] L215_T1_init-->L216_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 8043#L216_T1_init [1088] L216_T1_init-->L217_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_13) (< v_standard_metadata.deq_timedelta_13 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[] 8044#L217_T1_init [1665] L217_T1_init-->L218_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 8419#L218_T1_init [1384] L218_T1_init-->L219_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 8301#L219_T1_init [1256] L219_T1_init-->L220_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 8302#L220_T1_init [1441] L220_T1_init-->L221_T1_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_15 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_15))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[] 8224#L221_T1_init [1195] L221_T1_init-->L222_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 8225#L222_T1_init [1315] L222_T1_init-->L223_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 8357#L223_T1_init [1603] L223_T1_init-->L224_T1_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 8442#L224_T1_init [1410] L224_T1_init-->L225_T1_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 8430#L225_T1_init [1395] L225_T1_init-->L226_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 8431#L226_T1_init [1537] L226_T1_init-->L227_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 8443#L227_T1_init [1411] L227_T1_init-->L228_T1_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 8444#L228_T1_init [1480] L228_T1_init-->L229_T1_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8493#L229_T1_init [1555] L229_T1_init-->L230_T1_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 8433#L230_T1_init [1397] L230_T1_init-->L231_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 8321#L231_T1_init [1280] L231_T1_init-->L232_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 8322#L232_T1_init [1346] L232_T1_init-->L233_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 8149#L233_T1_init [1146] L233_T1_init-->L234_T1_init: Formula: (and (< v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 8150#L234_T1_init [1593] L234_T1_init-->L235_T1_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 8432#L235_T1_init [1396] L235_T1_init-->L236_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 8049#L236_T1_init [1091] L236_T1_init-->L237_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 8050#L237_T1_init [1113] L237_T1_init-->L238_T1_init: Formula: (and (<= 0 v_hdr.topology.identifier_11) (< v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 8084#L238_T1_init [1587] L238_T1_init-->L239_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 8111#L239_T1_init [1124] L239_T1_init-->L240_T1_init: Formula: (and (< v_hdr.topology.port_20 65536) (<= 0 v_hdr.topology.port_20))  InVars {hdr.topology.port=v_hdr.topology.port_20}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[] 8112#L240_T1_init [1554] L240_T1_init-->L241_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 8522#L241_T1_init [1647] L241_T1_init-->L242_T1_init: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 8503#L242_T1_init [1517] L242_T1_init-->L243_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 8504#L243_T1_init [1562] L243_T1_init-->L244_T1_init: Formula: (and (<= 0 v_hdr.topology.mac_9) (< v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 8524#L244_T1_init [1639] L244_T1_init-->L245_T1_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 8402#L245_T1_init [1367] L245_T1_init-->L246_T1_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_12) (< v_meta.intrinsic_metadata.ingress_global_timestamp_12 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 8392#L246_T1_init [1358] L246_T1_init-->L247_T1_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 8393#L247_T1_init [1513] L247_T1_init-->L248_T1_init: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 8447#L248_T1_init [1418] L248_T1_init-->L249_T1_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 8356#L249_T1_init [1313] L249_T1_init-->L250_T1_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 8341#L250_T1_init [1300] L250_T1_init-->L251_T1_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 8342#L251_T1_init [1399] L251_T1_init-->L252_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 8414#L252_T1_init [1378] L252_T1_init-->L253_T1_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 8415#L253_T1_init [1500] L253_T1_init-->L254_T1_init: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 8492#L254_T1_init [1479] L254_T1_init-->L255_T1_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 7992#L255_T1_init [1069] L255_T1_init-->L256_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 7994#L256_T1_init [1215] L256_T1_init-->L257_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 8251#L257_T1_init [1435] L257_T1_init-->L258_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 8169#L258_T1_init [1162] L258_T1_init-->L259_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 8170#L259_T1_init [1252] L259_T1_init-->L260_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 8064#L260_T1_init [1101] L260_T1_init-->L261_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 8065#L261_T1_init [1463] L261_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 8479#havocProcedureFINAL_T1_init [1653] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8099#havocProcedureEXIT_T1_init >[1713] havocProcedureEXIT_T1_init-->L338-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8100#L338-D65 [1287] L338-D65-->L338_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8326#L338_T1_init [1589] L338_T1_init-->L338_T1_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8528#L338_T1_init-D17 [1574] L338_T1_init-D17-->_parser_packetParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8092#_parser_packetParserENTRY_T1_init [1641] _parser_packetParserENTRY_T1_init-->_parser_packetParserENTRY_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8462#_parser_packetParserENTRY_T1_init-D56 [1437] _parser_packetParserENTRY_T1_init-D56-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8091#startENTRY_T1_init [1115] startENTRY_T1_init-->L428_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8093#L428_T1_init [1158] L428_T1_init-->L428-1_T1_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 8164#L428-1_T1_init [1293] L428-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8334#startEXIT_T1_init >[1720] startEXIT_T1_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8351#_parser_packetParserFINAL-D83 [1311] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8352#_parser_packetParserFINAL_T1_init [1381] _parser_packetParserFINAL_T1_init-->_parser_packetParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8325#_parser_packetParserEXIT_T1_init >[1726] _parser_packetParserEXIT_T1_init-->L339-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8327#L339-D71 [1417] L339-D71-->L339_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8119#L339_T1_init [1408] L339_T1_init-->L339_T1_init-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8118#L339_T1_init-D50 [1130] L339_T1_init-D50-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8120#verifyChecksumFINAL_T1_init [1377] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8412#verifyChecksumEXIT_T1_init >[1697] verifyChecksumEXIT_T1_init-->L340-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8242#L340-D74 [1209] L340-D74-->L340_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8008#L340_T1_init [1661] L340_T1_init-->L340_T1_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8477#L340_T1_init-D14 [1460] L340_T1_init-D14-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8239#ingressENTRY_T1_init [1206] ingressENTRY_T1_init-->L280_T1_init: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 8123#L280_T1_init [1133] L280_T1_init-->L281_T1_init: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 8124#L281_T1_init [1341] L281_T1_init-->L282_T1_init: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 8007#L282_T1_init [1077] L282_T1_init-->L282_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8009#L282_T1_init-D23 [1132] L282_T1_init-D23-->protect_c_period.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8122#protect_c_period.applyENTRY_T1_init [1482] protect_c_period.applyENTRY_T1_init-->L384_T1_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 8287#L384_T1_init [1246] L384_T1_init-->L384-1_T1_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 8234#L384-1_T1_init [1201] L384-1_T1_init-->protect_c_period.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8235#protect_c_period.applyEXIT_T1_init >[1758] protect_c_period.applyEXIT_T1_init-->L282-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8394#L282-1-D116 [1597] L282-1-D116-->L282-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8132#L282-1_T1_init [1412] L282-1_T1_init-->L282-1_T1_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8212#L282-1_T1_init-D29 [1187] L282-1_T1_init-D29-->protect_c_port_config.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8213#protect_c_port_config.applyENTRY_T1_init [1289] protect_c_port_config.applyENTRY_T1_init-->L396_T1_init: Formula: (not (= v_protect_c_port_config.action_run_18 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 8315#L396_T1_init [1273] L396_T1_init-->L396-1_T1_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 8304#L396-1_T1_init [1430] L396-1_T1_init-->protect_c_port_config.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8455#protect_c_port_config.applyEXIT_T1_init >[1759] protect_c_port_config.applyEXIT_T1_init-->L283-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8445#L283-D68 [1413] L283-D68-->L283_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8434#L283_T1_init [1400] L283_T1_init-->L285_T1_init: Formula: (= v_protect_c_accepted_17 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_17}  AuxVars[]  AssignedVars[protect_c_accepted] 8079#L285_T1_init [1110] L285_T1_init-->L286_T1_init: Formula: (= v_protect_c_time_12 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_12, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 8080#L286_T1_init [1265] L286_T1_init-->L292_T1_init: Formula: (not (= v_meta.primary_18 v_standard_metadata.ingress_port_28))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_28, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_28, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 8308#L292_T1_init [1583] L292_T1_init-->L292-1_T1_init: Formula: (not (= v_standard_metadata.ingress_port_22 v_meta.secondary_15))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_22, meta.secondary=v_meta.secondary_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_22, meta.secondary=v_meta.secondary_15}  AuxVars[]  AssignedVars[] 8217#L292-1_T1_init [1414] L292-1_T1_init-->L281-2_T1_init: Formula: (= v_protect_c_accepted_16 v_meta.accepted_15)  InVars {protect_c_accepted=v_protect_c_accepted_16}  OutVars{protect_c_accepted=v_protect_c_accepted_16, meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[meta.accepted] 8343#L281-2_T1_init [1302] L281-2_T1_init-->L302_T1_init: Formula: (not (= v_meta.accepted_18 1))  InVars {meta.accepted=v_meta.accepted_18}  OutVars{meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[] 8344#L302_T1_init [1650] L302_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8021#ingressEXIT_T1_init >[1691] ingressEXIT_T1_init-->L341-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8022#L341-D122 [1363] L341-D122-->L341_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8036#L341_T1_init [1319] L341_T1_init-->L341_T1_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8035#L341_T1_init-D38 [1086] L341_T1_init-D38-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8037#egressFINAL_T1_init [1573] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8500#egressEXIT_T1_init >[1843] egressEXIT_T1_init-->L342-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8426#L342-D101 [1391] L342-D101-->L342_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8202#L342_T1_init [1392] L342_T1_init-->L342_T1_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8276#L342_T1_init-D11 [1234] L342_T1_init-D11-->createChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8201#createChecksumFINAL_T1_init [1183] createChecksumFINAL_T1_init-->createChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8203#createChecksumEXIT_T1_init >[1790] createChecksumEXIT_T1_init-->L343-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8260#L343-D86 [1224] L343-D86-->L343_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8261#L343_T1_init [1571] L343_T1_init-->L345_T1_init: Formula: (not v_forward_27)  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 8449#L345_T1_init [1425] L345_T1_init-->L344-1_T1_init: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 8226#L344-1_T1_init [1197] L344-1_T1_init-->L348_T1_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_0_10) (not .cse0)) (and v__p4ltl_0_10 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{_p4ltl_0=v__p4ltl_0_10, standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_0] 8227#L348_T1_init [1550] L348_T1_init-->L349_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_time_7 (select v_protect_c_last_primary_17 0)))) (or (and (not v__p4ltl_1_9) (not .cse0)) (and v__p4ltl_1_9 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, _p4ltl_free_time=v__p4ltl_free_time_7}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_7, _p4ltl_1=v__p4ltl_1_9, protect_c_last_primary=v_protect_c_last_primary_17}  AuxVars[]  AssignedVars[_p4ltl_1] 8198#L349_T1_init [1180] L349_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_2_11 .cse0) (and (not v__p4ltl_2_11) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_2=v__p4ltl_2_11, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_2] 8200#mainFINAL_T1_init [1436] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8458#mainEXIT_T1_init >[1857] mainEXIT_T1_init-->L356-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8066#L356-1-D104 [1103] L356-1-D104-->L356-1_T0_S2: Formula: (and v__p4ltl_1_6 v__p4ltl_0_6 v__p4ltl_2_8)  InVars {_p4ltl_2=v__p4ltl_2_8, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[] 8069#L356-1_T0_S2 [1539] L356-1_T0_S2-->L356_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8126#L356_T0_S2 [1622] L356_T0_S2-->L356_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8177#L356_T0_S2-D52 [1167] L356_T0_S2-D52-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7987#mainENTRY_T0_S2 [1178] mainENTRY_T0_S2-->mainENTRY_T0_S2-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8194#mainENTRY_T0_S2-D7 [1657] mainENTRY_T0_S2-D7-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8532#havocProcedureENTRY_T0_S2 [1591] havocProcedureENTRY_T0_S2-->L203_T0_S2: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 8515#L203_T0_S2 [1542] L203_T0_S2-->L204_T0_S2: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 8218#L204_T0_S2 [1192] L204_T0_S2-->L205_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 8219#L205_T0_S2 [1284] L205_T0_S2-->L206_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_42) (< v_standard_metadata.ingress_port_42 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[] 8312#L206_T0_S2 [1270] L206_T0_S2-->L207_T0_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 8228#L207_T0_S2 [1196] L207_T0_S2-->L208_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 8229#L208_T0_S2 [1361] L208_T0_S2-->L209_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 8397#L209_T0_S2 [1586] L209_T0_S2-->L210_T0_S2: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 8531#L210_T0_S2 [1594] L210_T0_S2-->L211_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 7995#L211_T0_S2 [1070] L211_T0_S2-->L212_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_13) (< v_standard_metadata.packet_length_13 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_13}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[] 7996#L212_T0_S2 [1100] L212_T0_S2-->L213_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 8060#L213_T0_S2 [1111] L213_T0_S2-->L214_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 8083#L214_T0_S2 [1629] L214_T0_S2-->L215_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 8240#L215_T0_S2 [1208] L215_T0_S2-->L216_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 8241#L216_T0_S2 [1402] L216_T0_S2-->L217_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 8436#L217_T0_S2 [1485] L217_T0_S2-->L218_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 8101#L218_T0_S2 [1119] L218_T0_S2-->L219_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 8102#L219_T0_S2 [1179] L219_T0_S2-->L220_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 8197#L220_T0_S2 [1254] L220_T0_S2-->L221_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_18 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_18))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[] 8298#L221_T0_S2 [1534] L221_T0_S2-->L222_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 8369#L222_T0_S2 [1327] L222_T0_S2-->L223_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 8370#L223_T0_S2 [1382] L223_T0_S2-->L224_T0_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 8253#L224_T0_S2 [1218] L224_T0_S2-->L225_T0_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 8254#L225_T0_S2 [1456] L225_T0_S2-->L226_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 7986#L226_T0_S2 [1067] L226_T0_S2-->L227_T0_S2: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 7988#L227_T0_S2 [1074] L227_T0_S2-->L228_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 8000#L228_T0_S2 [1483] L228_T0_S2-->L229_T0_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8296#L229_T0_S2 [1251] L229_T0_S2-->L230_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_4 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 8297#L230_T0_S2 [1640] L230_T0_S2-->L231_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 8525#L231_T0_S2 [1563] L231_T0_S2-->L232_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 8454#L232_T0_S2 [1428] L232_T0_S2-->L233_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 8140#L233_T0_S2 [1143] L233_T0_S2-->L234_T0_S2: Formula: (and (< v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 8141#L234_T0_S2 [1231] L234_T0_S2-->L235_T0_S2: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 8232#L235_T0_S2 [1200] L235_T0_S2-->L236_T0_S2: Formula: (= v_emit_17 (store v_emit_18 v_hdr.topology_2 false))  InVars {emit=v_emit_18, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_17, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 8233#L236_T0_S2 [1458] L236_T0_S2-->L237_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 8323#L237_T0_S2 [1282] L237_T0_S2-->L238_T0_S2: Formula: (and (<= 0 v_hdr.topology.identifier_9) (< v_hdr.topology.identifier_9 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_9}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[] 8324#L238_T0_S2 [1631] L238_T0_S2-->L239_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 8527#L239_T0_S2 [1570] L239_T0_S2-->L240_T0_S2: Formula: (and (<= 0 v_hdr.topology.port_18) (< v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 8471#L240_T0_S2 [1447] L240_T0_S2-->L241_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 8472#L241_T0_S2 [1450] L241_T0_S2-->L242_T0_S2: Formula: (and (<= 0 v_hdr.topology.prefix_12) (< v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 8450#L242_T0_S2 [1422] L242_T0_S2-->L243_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 8285#L243_T0_S2 [1244] L243_T0_S2-->L244_T0_S2: Formula: (and (<= 0 v_hdr.topology.mac_14) (< v_hdr.topology.mac_14 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 8286#L244_T0_S2 [1398] L244_T0_S2-->L245_T0_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 8376#L245_T0_S2 [1336] L245_T0_S2-->L246_T0_S2: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_13))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 8377#L246_T0_S2 [1566] L246_T0_S2-->L247_T0_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 8482#L247_T0_S2 [1471] L247_T0_S2-->L248_T0_S2: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 8155#L248_T0_S2 [1151] L248_T0_S2-->L249_T0_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 8153#L249_T0_S2 [1150] L249_T0_S2-->L250_T0_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 8154#L250_T0_S2 [1626] L250_T0_S2-->L251_T0_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 8262#L251_T0_S2 [1223] L251_T0_S2-->L252_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 8263#L252_T0_S2 [1426] L252_T0_S2-->L253_T0_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 8452#L253_T0_S2 [1502] L253_T0_S2-->L254_T0_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 8478#L254_T0_S2 [1462] L254_T0_S2-->L255_T0_S2: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 8292#L255_T0_S2 [1249] L255_T0_S2-->L256_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 8293#L256_T0_S2 [1521] L256_T0_S2-->L257_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 8192#L257_T0_S2 [1177] L257_T0_S2-->L258_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 8193#L258_T0_S2 [1584] L258_T0_S2-->L259_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 8388#L259_T0_S2 [1356] L259_T0_S2-->L260_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 8288#L260_T0_S2 [1247] L260_T0_S2-->L261_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 8289#L261_T0_S2 [1314] L261_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 8355#havocProcedureFINAL_T0_S2 [1636] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8463#havocProcedureEXIT_T0_S2 >[1677] havocProcedureEXIT_T0_S2-->L338-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8307#L338-D64 [1263] L338-D64-->L338_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8221#L338_T0_S2 [1449] L338_T0_S2-->L338_T0_S2-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8473#L338_T0_S2-D16 [1498] L338_T0_S2-D16-->_parser_packetParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8062#_parser_packetParserENTRY_T0_S2 [1283] _parser_packetParserENTRY_T0_S2-->_parser_packetParserENTRY_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8329#_parser_packetParserENTRY_T0_S2-D55 [1507] _parser_packetParserENTRY_T0_S2-D55-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8061#startENTRY_T0_S2 [1099] startENTRY_T0_S2-->L428_T0_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8063#L428_T0_S2 [1212] L428_T0_S2-->L428-1_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 8247#L428-1_T0_S2 [1401] L428-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8435#startEXIT_T0_S2 >[1805] startEXIT_T0_S2-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8220#_parser_packetParserFINAL-D82 [1193] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8222#_parser_packetParserFINAL_T0_S2 [1431] _parser_packetParserFINAL_T0_S2-->_parser_packetParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8456#_parser_packetParserEXIT_T0_S2 >[1842] _parser_packetParserEXIT_T0_S2-->L339-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8544#L339-D70 [1632] L339-D70-->L339_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8264#L339_T0_S2 [1225] L339_T0_S2-->L339_T0_S2-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8265#L339_T0_S2-D49 [1506] L339_T0_S2-D49-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8360#verifyChecksumFINAL_T0_S2 [1320] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8361#verifyChecksumEXIT_T0_S2 >[1817] verifyChecksumEXIT_T0_S2-->L340-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8274#L340-D73 [1232] L340-D73-->L340_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8024#L340_T0_S2 [1528] L340_T0_S2-->L340_T0_S2-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8508#L340_T0_S2-D13 [1531] L340_T0_S2-D13-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8389#ingressENTRY_T0_S2 [1355] ingressENTRY_T0_S2-->L280_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_27 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 8390#L280_T0_S2 [1509] L280_T0_S2-->L281_T0_S2: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 8347#L281_T0_S2 [1307] L281_T0_S2-->L282_T0_S2: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 8157#L282_T0_S2 [1497] L282_T0_S2-->L282_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8156#L282_T0_S2-D22 [1152] L282_T0_S2-D22-->protect_c_period.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8158#protect_c_period.applyENTRY_T0_S2 [1298] protect_c_period.applyENTRY_T0_S2-->L384_T0_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 8316#L384_T0_S2 [1275] L384_T0_S2-->L384-1_T0_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 8160#L384-1_T0_S2 [1514] L384-1_T0_S2-->protect_c_period.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8502#protect_c_period.applyEXIT_T0_S2 >[1744] protect_c_period.applyEXIT_T0_S2-->L282-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8391#L282-1-D115 [1357] L282-1-D115-->L282-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8038#L282-1_T0_S2 [1085] L282-1_T0_S2-->L282-1_T0_S2-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8039#L282-1_T0_S2-D28 [1168] L282-1_T0_S2-D28-->protect_c_port_config.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8178#protect_c_port_config.applyENTRY_T0_S2 [1667] protect_c_port_config.applyENTRY_T0_S2-->L396_T0_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 8542#L396_T0_S2 [1624] L396_T0_S2-->L396-1_T0_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 8152#L396-1_T0_S2 [1455] L396-1_T0_S2-->protect_c_port_config.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8190#protect_c_port_config.applyEXIT_T0_S2 >[1848] protect_c_port_config.applyEXIT_T0_S2-->L283-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8191#L283-D67 [1306] L283-D67-->L283_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8173#L283_T0_S2 [1165] L283_T0_S2-->L285_T0_S2: Formula: (= v_protect_c_accepted_11 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_11}  AuxVars[]  AssignedVars[protect_c_accepted] 8174#L285_T0_S2 [1372] L285_T0_S2-->L286_T0_S2: Formula: (= v_protect_c_time_20 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_20, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 8179#L286_T0_S2 [1170] L286_T0_S2-->L292_T0_S2: Formula: (not (= v_meta.primary_16 v_standard_metadata.ingress_port_18))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 8181#L292_T0_S2 [1602] L292_T0_S2-->L292-1_T0_S2: Formula: (not (= v_standard_metadata.ingress_port_24 v_meta.secondary_17))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_17}  AuxVars[]  AssignedVars[] 8025#L292-1_T0_S2 [1161] L292-1_T0_S2-->L281-2_T0_S2: Formula: (= v_protect_c_accepted_19 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_19}  OutVars{protect_c_accepted=v_protect_c_accepted_19, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 8168#L281-2_T0_S2 [1453] L281-2_T0_S2-->L302_T0_S2: Formula: (not (= v_meta.accepted_23 1))  InVars {meta.accepted=v_meta.accepted_23}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[] 8408#L302_T0_S2 [1375] L302_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8409#ingressEXIT_T0_S2 >[1820] ingressEXIT_T0_S2-->L341-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8273#L341-D121 [1230] L341-D121-->L341_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8041#L341_T0_S2 [1334] L341_T0_S2-->L341_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8309#L341_T0_S2-D37 [1266] L341_T0_S2-D37-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8040#egressFINAL_T0_S2 [1087] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8042#egressEXIT_T0_S2 >[1684] egressEXIT_T0_S2-->L342-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8125#L342-D100 [1134] L342-D100-->L342_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8127#L342_T0_S2 [1488] L342_T0_S2-->L342_T0_S2-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8385#L342_T0_S2-D10 [1347] L342_T0_S2-D10-->createChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8386#createChecksumFINAL_T0_S2 [1371] createChecksumFINAL_T0_S2-->createChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8375#createChecksumEXIT_T0_S2 >[1794] createChecksumEXIT_T0_S2-->L343-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8175#L343-D85 [1166] L343-D85-->L343_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8176#L343_T0_S2 [1495] L343_T0_S2-->L345_T0_S2: Formula: (not v_forward_29)  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 8453#L345_T0_S2 [1427] L345_T0_S2-->L344-1_T0_S2: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 8335#L344-1_T0_S2 [1294] L344-1_T0_S2-->L348_T0_S2: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_0_11 .cse0) (and (not v__p4ltl_0_11) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{_p4ltl_0=v__p4ltl_0_11, standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_0] 8209#L348_T0_S2 [1185] L348_T0_S2-->L349_T0_S2: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_18 0) v__p4ltl_free_time_8))) (or (and (not .cse0) (not v__p4ltl_1_10)) (and v__p4ltl_1_10 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, _p4ltl_free_time=v__p4ltl_free_time_8}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_8, _p4ltl_1=v__p4ltl_1_10, protect_c_last_primary=v_protect_c_last_primary_18}  AuxVars[]  AssignedVars[_p4ltl_1] 8210#L349_T0_S2 [1421] L349_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_2_13) (and (not v__p4ltl_2_13) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_2=v__p4ltl_2_13, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_2] 8364#mainFINAL_T0_S2 [1324] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8365#mainEXIT_T0_S2 >[1729] mainEXIT_T0_S2-->L356-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8545#L356-1-D103 [1655] L356-1-D103-->L356-1_accept_S5: Formula: (and v__p4ltl_2_10 (not v__p4ltl_1_7) (not v__p4ltl_0_8))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[] 8470#L356-1_accept_S5 
[2023-02-06 19:09:33,900 INFO  L754   eck$LassoCheckResult]: Loop: 8470#L356-1_accept_S5 [1445] L356-1_accept_S5-->L356_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8014#L356_accept_S5 [1592] L356_accept_S5-->L356_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8418#L356_accept_S5-D54 [1383] L356_accept_S5-D54-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8005#mainENTRY_accept_S5 [1317] mainENTRY_accept_S5-->mainENTRY_accept_S5-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8162#mainENTRY_accept_S5-D9 [1156] mainENTRY_accept_S5-D9-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8163#havocProcedureENTRY_accept_S5 [1403] havocProcedureENTRY_accept_S5-->L203_accept_S5: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 8437#L203_accept_S5 [1464] L203_accept_S5-->L204_accept_S5: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 8480#L204_accept_S5 [1579] L204_accept_S5-->L205_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 8237#L205_accept_S5 [1204] L205_accept_S5-->L206_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_39) (< v_standard_metadata.ingress_port_39 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[] 8238#L206_accept_S5 [1530] L206_accept_S5-->L207_accept_S5: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 8509#L207_accept_S5 [1596] L207_accept_S5-->L208_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 8523#L208_accept_S5 [1558] L208_accept_S5-->L209_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 8410#L209_accept_S5 [1376] L209_accept_S5-->L210_accept_S5: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 8411#L210_accept_S5 [1668] L210_accept_S5-->L211_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 8113#L211_accept_S5 [1127] L211_accept_S5-->L212_accept_S5: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 8114#L212_accept_S5 [1335] L212_accept_S5-->L213_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 8374#L213_accept_S5 [1385] L213_accept_S5-->L214_accept_S5: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 8420#L214_accept_S5 [1671] L214_accept_S5-->L215_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 8459#L215_accept_S5 [1434] L215_accept_S5-->L216_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 8460#L216_accept_S5 [1614] L216_accept_S5-->L217_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 8486#L217_accept_S5 [1474] L217_accept_S5-->L218_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 8313#L218_accept_S5 [1271] L218_accept_S5-->L219_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_12 524288) (<= 0 v_standard_metadata.deq_qdepth_12))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[] 8314#L219_accept_S5 [1348] L219_accept_S5-->L220_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 8121#L220_accept_S5 [1131] L220_accept_S5-->L221_accept_S5: Formula: (and (< v_standard_metadata.ingress_global_timestamp_17 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_17))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[] 8107#L221_accept_S5 [1123] L221_accept_S5-->L222_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 8108#L222_accept_S5 [1508] L222_accept_S5-->L223_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 8348#L223_accept_S5 [1309] L223_accept_S5-->L224_accept_S5: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 8349#L224_accept_S5 [1547] L224_accept_S5-->L225_accept_S5: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 8421#L225_accept_S5 [1386] L225_accept_S5-->L226_accept_S5: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 8398#L226_accept_S5 [1362] L226_accept_S5-->L227_accept_S5: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 8399#L227_accept_S5 [1523] L227_accept_S5-->L228_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 8505#L228_accept_S5 [1576] L228_accept_S5-->L229_accept_S5: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8529#L229_accept_S5 [1613] L229_accept_S5-->L230_accept_S5: Formula: (= (store v_emit_14 v_hdr.ethernet_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 8507#L230_accept_S5 [1526] L230_accept_S5-->L231_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 8495#L231_accept_S5 [1487] L231_accept_S5-->L232_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 8395#L232_accept_S5 [1359] L232_accept_S5-->L233_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 8396#L233_accept_S5 [1580] L233_accept_S5-->L234_accept_S5: Formula: (and (<= 0 v_hdr.ethernet.etherType_32) (< v_hdr.ethernet.etherType_32 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[] 8530#L234_accept_S5 [1610] L234_accept_S5-->L235_accept_S5: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 8539#L235_accept_S5 [1674] L235_accept_S5-->L236_accept_S5: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 8016#L236_accept_S5 [1080] L236_accept_S5-->L237_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[hdr.topology.identifier] 8017#L237_accept_S5 [1577] L237_accept_S5-->L238_accept_S5: Formula: (and (< v_hdr.topology.identifier_13 4294967296) (<= 0 v_hdr.topology.identifier_13))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 8290#L238_accept_S5 [1248] L238_accept_S5-->L239_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 8291#L239_accept_S5 [1504] L239_accept_S5-->L240_accept_S5: Formula: (and (< v_hdr.topology.port_19 65536) (<= 0 v_hdr.topology.port_19))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 8004#L240_accept_S5 [1076] L240_accept_S5-->L241_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 8006#L241_accept_S5 [1415] L241_accept_S5-->L242_accept_S5: Formula: (and (< v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 8446#L242_accept_S5 [1567] L242_accept_S5-->L243_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 8097#L243_accept_S5 [1117] L243_accept_S5-->L244_accept_S5: Formula: (and (< v_hdr.topology.mac_13 281474976710656) (<= 0 v_hdr.topology.mac_13))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 8098#L244_accept_S5 [1516] L244_accept_S5-->L245_accept_S5: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 8294#L245_accept_S5 [1250] L245_accept_S5-->L246_accept_S5: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_11))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 8295#L246_accept_S5 [1344] L246_accept_S5-->L247_accept_S5: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 8384#L247_accept_S5 [1608] L247_accept_S5-->L248_accept_S5: Formula: (and (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_13) (< v_meta.intrinsic_metadata.egress_global_timestamp_13 281474976710656))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 8538#L248_accept_S5 [1648] L248_accept_S5-->L249_accept_S5: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 8423#L249_accept_S5 [1388] L249_accept_S5-->L250_accept_S5: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 8424#L250_accept_S5 [1490] L250_accept_S5-->L251_accept_S5: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 8496#L251_accept_S5 [1630] L251_accept_S5-->L252_accept_S5: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 8128#L252_accept_S5 [1136] L252_accept_S5-->L253_accept_S5: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 8129#L253_accept_S5 [1492] L253_accept_S5-->L254_accept_S5: Formula: (= v_meta.accepted_26 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 8338#L254_accept_S5 [1299] L254_accept_S5-->L255_accept_S5: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 8339#L255_accept_S5 [1559] L255_accept_S5-->L256_accept_S5: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 8466#L256_accept_S5 [1440] L256_accept_S5-->L257_accept_S5: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 8467#L257_accept_S5 [1515] L257_accept_S5-->L258_accept_S5: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 8134#L258_accept_S5 [1138] L258_accept_S5-->L259_accept_S5: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 8135#L259_accept_S5 [1364] L259_accept_S5-->L260_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 8400#L260_accept_S5 [1611] L260_accept_S5-->L261_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 8540#L261_accept_S5 [1652] L261_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 8058#havocProcedureFINAL_accept_S5 [1098] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8059#havocProcedureEXIT_accept_S5 >[1694] havocProcedureEXIT_accept_S5-->L338-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8145#L338-D66 [1659] L338-D66-->L338_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8095#L338_accept_S5 [1240] L338_accept_S5-->L338_accept_S5-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8281#L338_accept_S5-D18 [1522] L338_accept_S5-D18-->_parser_packetParserENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8077#_parser_packetParserENTRY_accept_S5 [1643] _parser_packetParserENTRY_accept_S5-->_parser_packetParserENTRY_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8076#_parser_packetParserENTRY_accept_S5-D57 [1108] _parser_packetParserENTRY_accept_S5-D57-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8078#startENTRY_accept_S5 [1366] startENTRY_accept_S5-->L428_accept_S5: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8401#L428_accept_S5 [1646] L428_accept_S5-->L428-1_accept_S5: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 8464#L428-1_accept_S5 [1438] L428-1_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8362#startEXIT_accept_S5 >[1767] startEXIT_accept_S5-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8363#_parser_packetParserFINAL-D84 [1543] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8094#_parser_packetParserFINAL_accept_S5 [1116] _parser_packetParserFINAL_accept_S5-->_parser_packetParserEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8096#_parser_packetParserEXIT_accept_S5 >[1788] _parser_packetParserEXIT_accept_S5-->L339-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8340#L339-D72 [1675] L339-D72-->L339_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8245#L339_accept_S5 [1210] L339_accept_S5-->L339_accept_S5-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8246#L339_accept_S5-D51 [1494] L339_accept_S5-D51-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8498#verifyChecksumFINAL_accept_S5 [1533] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8511#verifyChecksumEXIT_accept_S5 >[1747] verifyChecksumEXIT_accept_S5-->L340-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8501#L340-D75 [1512] L340-D75-->L340_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8046#L340_accept_S5 [1568] L340_accept_S5-->L340_accept_S5-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8138#L340_accept_S5-D15 [1141] L340_accept_S5-D15-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8139#ingressENTRY_accept_S5 [1619] ingressENTRY_accept_S5-->L280_accept_S5: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 8541#L280_accept_S5 [1612] L280_accept_S5-->L281_accept_S5: Formula: (= v_meta.accepted_19 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 8372#L281_accept_S5 [1329] L281_accept_S5-->L282_accept_S5: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 8136#L282_accept_S5 [1227] L282_accept_S5-->L282_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8266#L282_accept_S5-D24 [1285] L282_accept_S5-D24-->protect_c_period.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8330#protect_c_period.applyENTRY_accept_S5 [1350] protect_c_period.applyENTRY_accept_S5-->L384_accept_S5: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 8317#L384_accept_S5 [1278] L384_accept_S5-->L384-1_accept_S5: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 8318#L384-1_accept_S5 [1552] L384-1_accept_S5-->protect_c_period.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8353#protect_c_period.applyEXIT_accept_S5 >[1849] protect_c_period.applyEXIT_accept_S5-->L282-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8354#L282-1-D117 [1407] L282-1-D117-->L282-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7990#L282-1_accept_S5 [1575] L282-1_accept_S5-->L282-1_accept_S5-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7989#L282-1_accept_S5-D30 [1068] L282-1_accept_S5-D30-->protect_c_port_config.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7991#protect_c_port_config.applyENTRY_accept_S5 [1145] protect_c_port_config.applyENTRY_accept_S5-->L396_accept_S5: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 7997#L396_accept_S5 [1072] L396_accept_S5-->L396-1_accept_S5: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 7998#L396-1_accept_S5 [1286] L396-1_accept_S5-->protect_c_port_config.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8331#protect_c_port_config.applyEXIT_accept_S5 >[1709] protect_c_port_config.applyEXIT_accept_S5-->L283-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8513#L283-D69 [1588] L283-D69-->L283_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8073#L283_accept_S5 [1105] L283_accept_S5-->L285_accept_S5: Formula: (= v_protect_c_accepted_21 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_21}  AuxVars[]  AssignedVars[protect_c_accepted] 8074#L285_accept_S5 [1503] L285_accept_S5-->L286_accept_S5: Formula: (= v_protect_c_time_13 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_13, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 8279#L286_accept_S5 [1238] L286_accept_S5-->L292_accept_S5: Formula: (not (= v_meta.primary_20 v_standard_metadata.ingress_port_37))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_37, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_37, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 8280#L292_accept_S5 [1557] L292_accept_S5-->L292-1_accept_S5: Formula: (not (= v_standard_metadata.ingress_port_33 v_meta.secondary_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33, meta.secondary=v_meta.secondary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_33, meta.secondary=v_meta.secondary_19}  AuxVars[]  AssignedVars[] 8148#L292-1_accept_S5 [1599] L292-1_accept_S5-->L281-2_accept_S5: Formula: (= v_protect_c_accepted_15 v_meta.accepted_14)  InVars {protect_c_accepted=v_protect_c_accepted_15}  OutVars{protect_c_accepted=v_protect_c_accepted_15, meta.accepted=v_meta.accepted_14}  AuxVars[]  AssignedVars[meta.accepted] 8451#L281-2_accept_S5 [1424] L281-2_accept_S5-->L302_accept_S5: Formula: (not (= v_meta.accepted_21 1))  InVars {meta.accepted=v_meta.accepted_21}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[] 8051#L302_accept_S5 [1092] L302_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8052#ingressEXIT_accept_S5 >[1704] ingressEXIT_accept_S5-->L341-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8282#L341-D123 [1241] L341-D123-->L341_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8268#L341_accept_S5 [1605] L341_accept_S5-->L341_accept_S5-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8336#L341_accept_S5-D39 [1295] L341_accept_S5-D39-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8337#egressFINAL_accept_S5 [1535] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8267#egressEXIT_accept_S5 >[1837] egressEXIT_accept_S5-->L342-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8269#L342-D102 [1604] L342-D102-->L342_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8439#L342_accept_S5 [1486] L342_accept_S5-->L342_accept_S5-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8438#L342_accept_S5-D12 [1404] L342_accept_S5-D12-->createChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8440#createChecksumFINAL_accept_S5 [1544] createChecksumFINAL_accept_S5-->createChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8516#createChecksumEXIT_accept_S5 >[1676] createChecksumEXIT_accept_S5-->L343-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8013#L343-D87 [1079] L343-D87-->L343_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8015#L343_accept_S5 [1268] L343_accept_S5-->L345_accept_S5: Formula: (not v_forward_31)  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 8311#L345_accept_S5 [1465] L345_accept_S5-->L344-1_accept_S5: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 8481#L344-1_accept_S5 [1656] L344-1_accept_S5-->L348_accept_S5: Formula: (let ((.cse0 (= v_meta.primary_24 v_standard_metadata.ingress_port_44))) (or (and (not .cse0) (not v__p4ltl_0_9)) (and v__p4ltl_0_9 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.primary=v_meta.primary_24}  OutVars{_p4ltl_0=v__p4ltl_0_9, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.primary=v_meta.primary_24}  AuxVars[]  AssignedVars[_p4ltl_0] 8535#L348_accept_S5 [1595] L348_accept_S5-->L349_accept_S5: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_16 0) v__p4ltl_free_time_6))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, _p4ltl_free_time=v__p4ltl_free_time_6}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_6, _p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_16}  AuxVars[]  AssignedVars[_p4ltl_1] 8404#L349_accept_S5 [1369] L349_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and v__p4ltl_2_12 .cse0) (and (not .cse0) (not v__p4ltl_2_12))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_2=v__p4ltl_2_12, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_2] 8214#mainFINAL_accept_S5 [1189] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8215#mainEXIT_accept_S5 >[1730] mainEXIT_accept_S5-->L356-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8427#L356-1-D105 [1617] L356-1-D105-->L356-1_accept_S5: Formula: v__p4ltl_2_6  InVars {_p4ltl_2=v__p4ltl_2_6}  OutVars{_p4ltl_2=v__p4ltl_2_6}  AuxVars[]  AssignedVars[] 8470#L356-1_accept_S5 
[2023-02-06 19:09:33,900 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:33,900 INFO  L85        PathProgramCache]: Analyzing trace with hash -1452148048, now seen corresponding path program 1 times
[2023-02-06 19:09:33,900 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:33,900 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1700440238]
[2023-02-06 19:09:33,900 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:33,901 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:33,911 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,935 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:09:33,940 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,957 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:33,959 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,964 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:33,965 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,967 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:33,967 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,968 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:33,968 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,972 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:33,975 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,980 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:33,981 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,985 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:33,986 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,987 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 111
[2023-02-06 19:09:33,988 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,989 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 19:09:33,990 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:33,991 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 134
[2023-02-06 19:09:33,997 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:34,006 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:34,009 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:34,014 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:34,015 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:34,016 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:34,016 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:34,017 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:34,018 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:34,018 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:34,019 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:34,021 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:34,021 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:34,022 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:34,022 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:34,023 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 111
[2023-02-06 19:09:34,024 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:34,024 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 19:09:34,025 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:34,026 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:34,026 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:34,026 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1700440238]
[2023-02-06 19:09:34,026 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1700440238] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:34,026 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:34,026 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [11] imperfect sequences [] total 11
[2023-02-06 19:09:34,026 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [37993757]
[2023-02-06 19:09:34,026 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:34,027 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:34,027 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:34,027 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 11 interpolants.
[2023-02-06 19:09:34,027 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=31, Invalid=79, Unknown=0, NotChecked=0, Total=110
[2023-02-06 19:09:34,028 INFO  L87              Difference]: Start difference. First operand 608 states and 643 transitions. cyclomatic complexity: 38 Second operand  has 11 states, 11 states have (on average 20.272727272727273) internal successors, (223), 4 states have internal predecessors, (223), 3 states have call successors, (21), 8 states have call predecessors, (21), 3 states have return successors, (20), 4 states have call predecessors, (20), 3 states have call successors, (20)
[2023-02-06 19:09:35,940 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:35,940 INFO  L93              Difference]: Finished difference Result 2364 states and 2806 transitions.
[2023-02-06 19:09:35,940 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 43 states. 
[2023-02-06 19:09:35,941 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2364 states and 2806 transitions.
[2023-02-06 19:09:35,952 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2023-02-06 19:09:35,959 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2364 states to 2364 states and 2806 transitions.
[2023-02-06 19:09:35,959 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 790
[2023-02-06 19:09:35,960 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 790
[2023-02-06 19:09:35,960 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2364 states and 2806 transitions.
[2023-02-06 19:09:35,962 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:35,962 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2364 states and 2806 transitions.
[2023-02-06 19:09:35,963 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2364 states and 2806 transitions.
[2023-02-06 19:09:35,973 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2364 to 669.
[2023-02-06 19:09:35,974 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 669 states, 524 states have (on average 1.0744274809160306) internal successors, (563), 523 states have internal predecessors, (563), 68 states have call successors, (68), 68 states have call predecessors, (68), 77 states have return successors, (77), 77 states have call predecessors, (77), 67 states have call successors, (77)
[2023-02-06 19:09:35,974 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 669 states to 669 states and 708 transitions.
[2023-02-06 19:09:35,975 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 669 states and 708 transitions.
[2023-02-06 19:09:35,975 INFO  L399   stractBuchiCegarLoop]: Abstraction has 669 states and 708 transitions.
[2023-02-06 19:09:35,975 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 6 ============
[2023-02-06 19:09:35,975 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 669 states and 708 transitions.
[2023-02-06 19:09:35,976 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:35,976 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:35,976 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:35,977 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:35,977 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:35,979 INFO  L752   eck$LassoCheckResult]: Stem: 11653#ULTIMATE.startENTRY_NONWA [1176] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11777#mainProcedureENTRY_T1_init [1318] mainProcedureENTRY_T1_init-->L356-1_T1_init: Formula: (and (<= 0 v__p4ltl_free_time_5) (< v__p4ltl_free_time_5 281474976710656))  InVars {_p4ltl_free_time=v__p4ltl_free_time_5}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_5}  AuxVars[]  AssignedVars[] 11654#L356-1_T1_init [1466] L356-1_T1_init-->L356_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11787#L356_T1_init [1217] L356_T1_init-->L356_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11840#L356_T1_init-D53 [1416] L356_T1_init-D53-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11579#mainENTRY_T1_init [1536] mainENTRY_T1_init-->mainENTRY_T1_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11874#mainENTRY_T1_init-D8 [1242] mainENTRY_T1_init-D8-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11875#havocProcedureENTRY_T1_init [1420] havocProcedureENTRY_T1_init-->L203_T1_init: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 11843#L203_T1_init [1219] L203_T1_init-->L204_T1_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 11844#L204_T1_init [1658] L204_T1_init-->L205_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 12057#L205_T1_init [1432] L205_T1_init-->L206_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_40) (< v_standard_metadata.ingress_port_40 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[] 11974#L206_T1_init [1340] L206_T1_init-->L207_T1_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11975#L207_T1_init [1529] L207_T1_init-->L208_T1_init: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 12116#L208_T1_init [1564] L208_T1_init-->L209_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 12139#L209_T1_init [1606] L209_T1_init-->L210_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 12058#L210_T1_init [1433] L210_T1_init-->L211_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11961#L211_T1_init [1325] L211_T1_init-->L212_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 11951#L212_T1_init [1316] L212_T1_init-->L213_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 11952#L213_T1_init [1649] L213_T1_init-->L214_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 12047#L214_T1_init [1419] L214_T1_init-->L215_T1_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 12023#L215_T1_init [1389] L215_T1_init-->L216_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 11629#L216_T1_init [1088] L216_T1_init-->L217_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_13) (< v_standard_metadata.deq_timedelta_13 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[] 11630#L217_T1_init [1665] L217_T1_init-->L218_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 12017#L218_T1_init [1384] L218_T1_init-->L219_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 11890#L219_T1_init [1256] L219_T1_init-->L220_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 11891#L220_T1_init [1441] L220_T1_init-->L221_T1_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_15 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_15))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[] 11812#L221_T1_init [1195] L221_T1_init-->L222_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11813#L222_T1_init [1315] L222_T1_init-->L223_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 11950#L223_T1_init [1603] L223_T1_init-->L224_T1_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 12041#L224_T1_init [1410] L224_T1_init-->L225_T1_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 12027#L225_T1_init [1395] L225_T1_init-->L226_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 12028#L226_T1_init [1537] L226_T1_init-->L227_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 12042#L227_T1_init [1411] L227_T1_init-->L228_T1_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 12043#L228_T1_init [1480] L228_T1_init-->L229_T1_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 12097#L229_T1_init [1555] L229_T1_init-->L230_T1_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 12031#L230_T1_init [1397] L230_T1_init-->L231_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 11912#L231_T1_init [1280] L231_T1_init-->L232_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 11913#L232_T1_init [1346] L232_T1_init-->L233_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 11734#L233_T1_init [1146] L233_T1_init-->L234_T1_init: Formula: (and (< v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 11735#L234_T1_init [1593] L234_T1_init-->L235_T1_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 12029#L235_T1_init [1396] L235_T1_init-->L236_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 11634#L236_T1_init [1091] L236_T1_init-->L237_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 11635#L237_T1_init [1113] L237_T1_init-->L238_T1_init: Formula: (and (<= 0 v_hdr.topology.identifier_11) (< v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 11670#L238_T1_init [1587] L238_T1_init-->L239_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 11696#L239_T1_init [1124] L239_T1_init-->L240_T1_init: Formula: (and (< v_hdr.topology.port_20 65536) (<= 0 v_hdr.topology.port_20))  InVars {hdr.topology.port=v_hdr.topology.port_20}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[] 11697#L240_T1_init [1554] L240_T1_init-->L241_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 12135#L241_T1_init [1647] L241_T1_init-->L242_T1_init: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 12110#L242_T1_init [1517] L242_T1_init-->L243_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 12111#L243_T1_init [1562] L243_T1_init-->L244_T1_init: Formula: (and (<= 0 v_hdr.topology.mac_9) (< v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 12137#L244_T1_init [1639] L244_T1_init-->L245_T1_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 12000#L245_T1_init [1367] L245_T1_init-->L246_T1_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_12) (< v_meta.intrinsic_metadata.ingress_global_timestamp_12 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 11986#L246_T1_init [1358] L246_T1_init-->L247_T1_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 11987#L247_T1_init [1513] L247_T1_init-->L248_T1_init: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 12046#L248_T1_init [1418] L248_T1_init-->L249_T1_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 11948#L249_T1_init [1313] L249_T1_init-->L250_T1_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 11933#L250_T1_init [1300] L250_T1_init-->L251_T1_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 11934#L251_T1_init [1399] L251_T1_init-->L252_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 12011#L252_T1_init [1378] L252_T1_init-->L253_T1_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 12012#L253_T1_init [1500] L253_T1_init-->L254_T1_init: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 12096#L254_T1_init [1479] L254_T1_init-->L255_T1_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 11578#L255_T1_init [1069] L255_T1_init-->L256_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 11580#L256_T1_init [1215] L256_T1_init-->L257_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 11836#L257_T1_init [1435] L257_T1_init-->L258_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 11756#L258_T1_init [1162] L258_T1_init-->L259_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 11757#L259_T1_init [1252] L259_T1_init-->L260_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 11650#L260_T1_init [1101] L260_T1_init-->L261_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 11651#L261_T1_init [1463] L261_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 12083#havocProcedureFINAL_T1_init [1653] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11683#havocProcedureEXIT_T1_init >[1713] havocProcedureEXIT_T1_init-->L338-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11684#L338-D65 [1287] L338-D65-->L338_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11916#L338_T1_init [1589] L338_T1_init-->L338_T1_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12141#L338_T1_init-D17 [1574] L338_T1_init-D17-->_parser_packetParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11678#_parser_packetParserENTRY_T1_init [1641] _parser_packetParserENTRY_T1_init-->_parser_packetParserENTRY_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12063#_parser_packetParserENTRY_T1_init-D56 [1437] _parser_packetParserENTRY_T1_init-D56-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11677#startENTRY_T1_init [1115] startENTRY_T1_init-->L428_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11679#L428_T1_init [1158] L428_T1_init-->L428-1_T1_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 11749#L428-1_T1_init [1293] L428-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11926#startEXIT_T1_init >[1720] startEXIT_T1_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11944#_parser_packetParserFINAL-D83 [1311] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11945#_parser_packetParserFINAL_T1_init [1381] _parser_packetParserFINAL_T1_init-->_parser_packetParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11915#_parser_packetParserEXIT_T1_init >[1726] _parser_packetParserEXIT_T1_init-->L339-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11917#L339-D71 [1417] L339-D71-->L339_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11707#L339_T1_init [1408] L339_T1_init-->L339_T1_init-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11706#L339_T1_init-D50 [1130] L339_T1_init-D50-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11708#verifyChecksumFINAL_T1_init [1377] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12010#verifyChecksumEXIT_T1_init >[1697] verifyChecksumEXIT_T1_init-->L340-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11830#L340-D74 [1209] L340-D74-->L340_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11594#L340_T1_init [1661] L340_T1_init-->L340_T1_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12081#L340_T1_init-D14 [1460] L340_T1_init-D14-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11825#ingressENTRY_T1_init [1206] ingressENTRY_T1_init-->L280_T1_init: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 11711#L280_T1_init [1133] L280_T1_init-->L281_T1_init: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 11712#L281_T1_init [1341] L281_T1_init-->L282_T1_init: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 11593#L282_T1_init [1077] L282_T1_init-->L282_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11595#L282_T1_init-D23 [1132] L282_T1_init-D23-->protect_c_period.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11710#protect_c_period.applyENTRY_T1_init [1482] protect_c_period.applyENTRY_T1_init-->L384_T1_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 11878#L384_T1_init [1246] L384_T1_init-->L384-1_T1_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 11822#L384-1_T1_init [1201] L384-1_T1_init-->protect_c_period.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11823#protect_c_period.applyEXIT_T1_init >[1758] protect_c_period.applyEXIT_T1_init-->L282-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11989#L282-1-D116 [1597] L282-1-D116-->L282-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11720#L282-1_T1_init [1412] L282-1_T1_init-->L282-1_T1_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11800#L282-1_T1_init-D29 [1187] L282-1_T1_init-D29-->protect_c_port_config.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11801#protect_c_port_config.applyENTRY_T1_init [1289] protect_c_port_config.applyENTRY_T1_init-->L396_T1_init: Formula: (not (= v_protect_c_port_config.action_run_18 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 11906#L396_T1_init [1273] L396_T1_init-->L396-1_T1_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 11895#L396-1_T1_init [1430] L396-1_T1_init-->protect_c_port_config.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12055#protect_c_port_config.applyEXIT_T1_init >[1759] protect_c_port_config.applyEXIT_T1_init-->L283-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12044#L283-D68 [1413] L283-D68-->L283_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12032#L283_T1_init [1400] L283_T1_init-->L285_T1_init: Formula: (= v_protect_c_accepted_17 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_17}  AuxVars[]  AssignedVars[protect_c_accepted] 11664#L285_T1_init [1110] L285_T1_init-->L286_T1_init: Formula: (= v_protect_c_time_12 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_12, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 11665#L286_T1_init [1264] L286_T1_init-->L288_T1_init: Formula: (= v_meta.primary_17 v_standard_metadata.ingress_port_27)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_27, meta.primary=v_meta.primary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_27, meta.primary=v_meta.primary_17}  AuxVars[]  AssignedVars[] 11795#L288_T1_init [1489] L288_T1_init-->L288_T1_init-D47: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 12079#L288_T1_init-D47 [1454] L288_T1_init-D47-->protect_c_last_primary.writeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11962#protect_c_last_primary.writeENTRY_T1_init [1326] protect_c_last_primary.writeENTRY_T1_init-->protect_c_last_primary.writeFINAL_T1_init: Formula: (= (store v_protect_c_last_primary_20 v_protect_c_last_primary.write_index_2 v_protect_c_last_primary.write_value_2) v_protect_c_last_primary_19)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_2, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_2, protect_c_last_primary=v_protect_c_last_primary_20}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_2, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_2, protect_c_last_primary=v_protect_c_last_primary_19}  AuxVars[]  AssignedVars[protect_c_last_primary] 11963#protect_c_last_primary.writeFINAL_T1_init [1337] protect_c_last_primary.writeFINAL_T1_init-->protect_c_last_primary.writeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11794#protect_c_last_primary.writeEXIT_T1_init >[1769] protect_c_last_primary.writeEXIT_T1_init-->L288-1-D107: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 11796#L288-1-D107 [1279] L288-1-D107-->L288-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11911#L288-1_T1_init [1409] L288-1_T1_init-->L292-1_T1_init: Formula: (= v_protect_c_accepted_18 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_18}  AuxVars[]  AssignedVars[protect_c_accepted] 12040#L292-1_T1_init [1414] L292-1_T1_init-->L281-2_T1_init: Formula: (= v_protect_c_accepted_16 v_meta.accepted_15)  InVars {protect_c_accepted=v_protect_c_accepted_16}  OutVars{protect_c_accepted=v_protect_c_accepted_16, meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[meta.accepted] 12200#L281-2_T1_init [1302] L281-2_T1_init-->L302_T1_init: Formula: (not (= v_meta.accepted_18 1))  InVars {meta.accepted=v_meta.accepted_18}  OutVars{meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[] 12201#L302_T1_init [1650] L302_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12225#ingressEXIT_T1_init >[1691] ingressEXIT_T1_init-->L341-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12224#L341-D122 [1363] L341-D122-->L341_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11622#L341_T1_init [1319] L341_T1_init-->L341_T1_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11621#L341_T1_init-D38 [1086] L341_T1_init-D38-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11623#egressFINAL_T1_init [1573] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12105#egressEXIT_T1_init >[1843] egressEXIT_T1_init-->L342-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12106#L342-D101 [1391] L342-D101-->L342_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11866#L342_T1_init [1392] L342_T1_init-->L342_T1_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11865#L342_T1_init-D11 [1234] L342_T1_init-D11-->createChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11867#createChecksumFINAL_T1_init [1183] createChecksumFINAL_T1_init-->createChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11907#createChecksumEXIT_T1_init >[1790] createChecksumEXIT_T1_init-->L343-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11849#L343-D86 [1224] L343-D86-->L343_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11850#L343_T1_init [1571] L343_T1_init-->L345_T1_init: Formula: (not v_forward_27)  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 12048#L345_T1_init [1425] L345_T1_init-->L344-1_T1_init: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 11814#L344-1_T1_init [1197] L344-1_T1_init-->L348_T1_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_0_10) (not .cse0)) (and v__p4ltl_0_10 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{_p4ltl_0=v__p4ltl_0_10, standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_0] 11815#L348_T1_init [1550] L348_T1_init-->L349_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_time_7 (select v_protect_c_last_primary_17 0)))) (or (and (not v__p4ltl_1_9) (not .cse0)) (and v__p4ltl_1_9 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, _p4ltl_free_time=v__p4ltl_free_time_7}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_7, _p4ltl_1=v__p4ltl_1_9, protect_c_last_primary=v_protect_c_last_primary_17}  AuxVars[]  AssignedVars[_p4ltl_1] 11786#L349_T1_init [1180] L349_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_2_11 .cse0) (and (not v__p4ltl_2_11) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_2=v__p4ltl_2_11, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_2] 11788#mainFINAL_T1_init [1436] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12069#mainEXIT_T1_init >[1857] mainEXIT_T1_init-->L356-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12070#L356-1-D104 [1103] L356-1-D104-->L356-1_T0_S2: Formula: (and v__p4ltl_1_6 v__p4ltl_0_6 v__p4ltl_2_8)  InVars {_p4ltl_2=v__p4ltl_2_8, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[] 12123#L356-1_T0_S2 [1539] L356-1_T0_S2-->L356_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11714#L356_T0_S2 [1622] L356_T0_S2-->L356_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11765#L356_T0_S2-D52 [1167] L356_T0_S2-D52-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11573#mainENTRY_T0_S2 [1178] mainENTRY_T0_S2-->mainENTRY_T0_S2-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11782#mainENTRY_T0_S2-D7 [1657] mainENTRY_T0_S2-D7-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12146#havocProcedureENTRY_T0_S2 [1591] havocProcedureENTRY_T0_S2-->L203_T0_S2: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 12124#L203_T0_S2 [1542] L203_T0_S2-->L204_T0_S2: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 11806#L204_T0_S2 [1192] L204_T0_S2-->L205_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11807#L205_T0_S2 [1284] L205_T0_S2-->L206_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_42) (< v_standard_metadata.ingress_port_42 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[] 11903#L206_T0_S2 [1270] L206_T0_S2-->L207_T0_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11816#L207_T0_S2 [1196] L207_T0_S2-->L208_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11817#L208_T0_S2 [1361] L208_T0_S2-->L209_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 11993#L209_T0_S2 [1586] L209_T0_S2-->L210_T0_S2: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 12145#L210_T0_S2 [1594] L210_T0_S2-->L211_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11581#L211_T0_S2 [1070] L211_T0_S2-->L212_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_13) (< v_standard_metadata.packet_length_13 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_13}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[] 11582#L212_T0_S2 [1100] L212_T0_S2-->L213_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 11646#L213_T0_S2 [1111] L213_T0_S2-->L214_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 11669#L214_T0_S2 [1629] L214_T0_S2-->L215_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 11828#L215_T0_S2 [1208] L215_T0_S2-->L216_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 11829#L216_T0_S2 [1402] L216_T0_S2-->L217_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 12034#L217_T0_S2 [1485] L217_T0_S2-->L218_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11687#L218_T0_S2 [1119] L218_T0_S2-->L219_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 11688#L219_T0_S2 [1179] L219_T0_S2-->L220_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 11785#L220_T0_S2 [1254] L220_T0_S2-->L221_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_18 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_18))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[] 11889#L221_T0_S2 [1534] L221_T0_S2-->L222_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11964#L222_T0_S2 [1327] L222_T0_S2-->L223_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 11965#L223_T0_S2 [1382] L223_T0_S2-->L224_T0_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11841#L224_T0_S2 [1218] L224_T0_S2-->L225_T0_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11842#L225_T0_S2 [1456] L225_T0_S2-->L226_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 11572#L226_T0_S2 [1067] L226_T0_S2-->L227_T0_S2: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 11574#L227_T0_S2 [1074] L227_T0_S2-->L228_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 11586#L228_T0_S2 [1483] L228_T0_S2-->L229_T0_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11887#L229_T0_S2 [1251] L229_T0_S2-->L230_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_4 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 11888#L230_T0_S2 [1640] L230_T0_S2-->L231_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 12138#L231_T0_S2 [1563] L231_T0_S2-->L232_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 12054#L232_T0_S2 [1428] L232_T0_S2-->L233_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 11728#L233_T0_S2 [1143] L233_T0_S2-->L234_T0_S2: Formula: (and (< v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 11729#L234_T0_S2 [1231] L234_T0_S2-->L235_T0_S2: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 11820#L235_T0_S2 [1200] L235_T0_S2-->L236_T0_S2: Formula: (= v_emit_17 (store v_emit_18 v_hdr.topology_2 false))  InVars {emit=v_emit_18, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_17, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 11821#L236_T0_S2 [1458] L236_T0_S2-->L237_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 11918#L237_T0_S2 [1282] L237_T0_S2-->L238_T0_S2: Formula: (and (<= 0 v_hdr.topology.identifier_9) (< v_hdr.topology.identifier_9 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_9}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[] 11919#L238_T0_S2 [1631] L238_T0_S2-->L239_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 12140#L239_T0_S2 [1570] L239_T0_S2-->L240_T0_S2: Formula: (and (<= 0 v_hdr.topology.port_18) (< v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 12074#L240_T0_S2 [1447] L240_T0_S2-->L241_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 12075#L241_T0_S2 [1450] L241_T0_S2-->L242_T0_S2: Formula: (and (<= 0 v_hdr.topology.prefix_12) (< v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 12049#L242_T0_S2 [1422] L242_T0_S2-->L243_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 11876#L243_T0_S2 [1244] L243_T0_S2-->L244_T0_S2: Formula: (and (<= 0 v_hdr.topology.mac_14) (< v_hdr.topology.mac_14 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 11877#L244_T0_S2 [1398] L244_T0_S2-->L245_T0_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 11971#L245_T0_S2 [1336] L245_T0_S2-->L246_T0_S2: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_13))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 11972#L246_T0_S2 [1566] L246_T0_S2-->L247_T0_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 12086#L247_T0_S2 [1471] L247_T0_S2-->L248_T0_S2: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 11743#L248_T0_S2 [1151] L248_T0_S2-->L249_T0_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 11741#L249_T0_S2 [1150] L249_T0_S2-->L250_T0_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 11742#L250_T0_S2 [1626] L250_T0_S2-->L251_T0_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 11851#L251_T0_S2 [1223] L251_T0_S2-->L252_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 11852#L252_T0_S2 [1426] L252_T0_S2-->L253_T0_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 12052#L253_T0_S2 [1502] L253_T0_S2-->L254_T0_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 12082#L254_T0_S2 [1462] L254_T0_S2-->L255_T0_S2: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 11883#L255_T0_S2 [1249] L255_T0_S2-->L256_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 11884#L256_T0_S2 [1521] L256_T0_S2-->L257_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 11780#L257_T0_S2 [1177] L257_T0_S2-->L258_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 11781#L258_T0_S2 [1584] L258_T0_S2-->L259_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 11983#L259_T0_S2 [1356] L259_T0_S2-->L260_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 11879#L260_T0_S2 [1247] L260_T0_S2-->L261_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 11880#L261_T0_S2 [1314] L261_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 11949#havocProcedureFINAL_T0_S2 [1636] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12064#havocProcedureEXIT_T0_S2 >[1677] havocProcedureEXIT_T0_S2-->L338-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11898#L338-D64 [1263] L338-D64-->L338_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11809#L338_T0_S2 [1449] L338_T0_S2-->L338_T0_S2-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12076#L338_T0_S2-D16 [1498] L338_T0_S2-D16-->_parser_packetParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11648#_parser_packetParserENTRY_T0_S2 [1283] _parser_packetParserENTRY_T0_S2-->_parser_packetParserENTRY_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11921#_parser_packetParserENTRY_T0_S2-D55 [1507] _parser_packetParserENTRY_T0_S2-D55-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11647#startENTRY_T0_S2 [1099] startENTRY_T0_S2-->L428_T0_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11649#L428_T0_S2 [1212] L428_T0_S2-->L428-1_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 11835#L428-1_T0_S2 [1401] L428-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12033#startEXIT_T0_S2 >[1805] startEXIT_T0_S2-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11808#_parser_packetParserFINAL-D82 [1193] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11810#_parser_packetParserFINAL_T0_S2 [1431] _parser_packetParserFINAL_T0_S2-->_parser_packetParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12056#_parser_packetParserEXIT_T0_S2 >[1842] _parser_packetParserEXIT_T0_S2-->L339-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12161#L339-D70 [1632] L339-D70-->L339_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11853#L339_T0_S2 [1225] L339_T0_S2-->L339_T0_S2-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11854#L339_T0_S2-D49 [1506] L339_T0_S2-D49-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11953#verifyChecksumFINAL_T0_S2 [1320] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11954#verifyChecksumEXIT_T0_S2 >[1817] verifyChecksumEXIT_T0_S2-->L340-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11863#L340-D73 [1232] L340-D73-->L340_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11610#L340_T0_S2 [1528] L340_T0_S2-->L340_T0_S2-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12117#L340_T0_S2-D13 [1531] L340_T0_S2-D13-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11984#ingressENTRY_T0_S2 [1355] ingressENTRY_T0_S2-->L280_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_27 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 11985#L280_T0_S2 [1509] L280_T0_S2-->L281_T0_S2: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 11939#L281_T0_S2 [1307] L281_T0_S2-->L282_T0_S2: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 11745#L282_T0_S2 [1497] L282_T0_S2-->L282_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11744#L282_T0_S2-D22 [1152] L282_T0_S2-D22-->protect_c_period.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11746#protect_c_period.applyENTRY_T0_S2 [1298] protect_c_period.applyENTRY_T0_S2-->L384_T0_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 11908#L384_T0_S2 [1275] L384_T0_S2-->L384-1_T0_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 11748#L384-1_T0_S2 [1514] L384-1_T0_S2-->protect_c_period.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12109#protect_c_period.applyEXIT_T0_S2 >[1744] protect_c_period.applyEXIT_T0_S2-->L282-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11988#L282-1-D115 [1357] L282-1-D115-->L282-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11624#L282-1_T0_S2 [1085] L282-1_T0_S2-->L282-1_T0_S2-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11625#L282-1_T0_S2-D28 [1168] L282-1_T0_S2-D28-->protect_c_port_config.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11766#protect_c_port_config.applyENTRY_T0_S2 [1667] protect_c_port_config.applyENTRY_T0_S2-->L396_T0_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 12158#L396_T0_S2 [1624] L396_T0_S2-->L396-1_T0_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 11740#L396-1_T0_S2 [1455] L396-1_T0_S2-->protect_c_port_config.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11778#protect_c_port_config.applyEXIT_T0_S2 >[1848] protect_c_port_config.applyEXIT_T0_S2-->L283-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11779#L283-D67 [1306] L283-D67-->L283_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11761#L283_T0_S2 [1165] L283_T0_S2-->L285_T0_S2: Formula: (= v_protect_c_accepted_11 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_11}  AuxVars[]  AssignedVars[protect_c_accepted] 11762#L285_T0_S2 [1372] L285_T0_S2-->L286_T0_S2: Formula: (= v_protect_c_time_20 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_20, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 11767#L286_T0_S2 [1170] L286_T0_S2-->L292_T0_S2: Formula: (not (= v_meta.primary_16 v_standard_metadata.ingress_port_18))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 11769#L292_T0_S2 [1602] L292_T0_S2-->L292-1_T0_S2: Formula: (not (= v_standard_metadata.ingress_port_24 v_meta.secondary_17))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_17}  AuxVars[]  AssignedVars[] 11611#L292-1_T0_S2 [1161] L292-1_T0_S2-->L281-2_T0_S2: Formula: (= v_protect_c_accepted_19 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_19}  OutVars{protect_c_accepted=v_protect_c_accepted_19, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 11758#L281-2_T0_S2 [1453] L281-2_T0_S2-->L302_T0_S2: Formula: (not (= v_meta.accepted_23 1))  InVars {meta.accepted=v_meta.accepted_23}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[] 12078#L302_T0_S2 [1375] L302_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12160#ingressEXIT_T0_S2 >[1820] ingressEXIT_T0_S2-->L341-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11862#L341-D121 [1230] L341-D121-->L341_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11627#L341_T0_S2 [1334] L341_T0_S2-->L341_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11900#L341_T0_S2-D37 [1266] L341_T0_S2-D37-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11626#egressFINAL_T0_S2 [1087] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11628#egressEXIT_T0_S2 >[1684] egressEXIT_T0_S2-->L342-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11713#L342-D100 [1134] L342-D100-->L342_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11715#L342_T0_S2 [1488] L342_T0_S2-->L342_T0_S2-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11980#L342_T0_S2-D10 [1347] L342_T0_S2-D10-->createChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11981#createChecksumFINAL_T0_S2 [1371] createChecksumFINAL_T0_S2-->createChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11970#createChecksumEXIT_T0_S2 >[1794] createChecksumEXIT_T0_S2-->L343-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11763#L343-D85 [1166] L343-D85-->L343_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11764#L343_T0_S2 [1495] L343_T0_S2-->L345_T0_S2: Formula: (not v_forward_29)  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 12053#L345_T0_S2 [1427] L345_T0_S2-->L344-1_T0_S2: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 11927#L344-1_T0_S2 [1294] L344-1_T0_S2-->L348_T0_S2: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_0_11 .cse0) (and (not v__p4ltl_0_11) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{_p4ltl_0=v__p4ltl_0_11, standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_0] 11797#L348_T0_S2 [1185] L348_T0_S2-->L349_T0_S2: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_18 0) v__p4ltl_free_time_8))) (or (and (not .cse0) (not v__p4ltl_1_10)) (and v__p4ltl_1_10 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, _p4ltl_free_time=v__p4ltl_free_time_8}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_8, _p4ltl_1=v__p4ltl_1_10, protect_c_last_primary=v_protect_c_last_primary_18}  AuxVars[]  AssignedVars[_p4ltl_1] 11798#L349_T0_S2 [1421] L349_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_2_13) (and (not v__p4ltl_2_13) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_2=v__p4ltl_2_13, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_2] 11959#mainFINAL_T0_S2 [1324] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11960#mainEXIT_T0_S2 >[1729] mainEXIT_T0_S2-->L356-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12164#L356-1-D103 [1655] L356-1-D103-->L356-1_accept_S5: Formula: (and v__p4ltl_2_10 (not v__p4ltl_1_7) (not v__p4ltl_0_8))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[] 12073#L356-1_accept_S5 
[2023-02-06 19:09:35,980 INFO  L754   eck$LassoCheckResult]: Loop: 12073#L356-1_accept_S5 [1445] L356-1_accept_S5-->L356_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11600#L356_accept_S5 [1592] L356_accept_S5-->L356_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12016#L356_accept_S5-D54 [1383] L356_accept_S5-D54-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11591#mainENTRY_accept_S5 [1317] mainENTRY_accept_S5-->mainENTRY_accept_S5-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11751#mainENTRY_accept_S5-D9 [1156] mainENTRY_accept_S5-D9-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11752#havocProcedureENTRY_accept_S5 [1403] havocProcedureENTRY_accept_S5-->L203_accept_S5: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 12035#L203_accept_S5 [1464] L203_accept_S5-->L204_accept_S5: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 12084#L204_accept_S5 [1579] L204_accept_S5-->L205_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11826#L205_accept_S5 [1204] L205_accept_S5-->L206_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_39) (< v_standard_metadata.ingress_port_39 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[] 11827#L206_accept_S5 [1530] L206_accept_S5-->L207_accept_S5: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 12118#L207_accept_S5 [1596] L207_accept_S5-->L208_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 12136#L208_accept_S5 [1558] L208_accept_S5-->L209_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 12008#L209_accept_S5 [1376] L209_accept_S5-->L210_accept_S5: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 12009#L210_accept_S5 [1668] L210_accept_S5-->L211_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11701#L211_accept_S5 [1127] L211_accept_S5-->L212_accept_S5: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 11702#L212_accept_S5 [1335] L212_accept_S5-->L213_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 11969#L213_accept_S5 [1385] L213_accept_S5-->L214_accept_S5: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 12018#L214_accept_S5 [1671] L214_accept_S5-->L215_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 12061#L215_accept_S5 [1434] L215_accept_S5-->L216_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 12062#L216_accept_S5 [1614] L216_accept_S5-->L217_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 12090#L217_accept_S5 [1474] L217_accept_S5-->L218_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11904#L218_accept_S5 [1271] L218_accept_S5-->L219_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_12 524288) (<= 0 v_standard_metadata.deq_qdepth_12))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[] 11905#L219_accept_S5 [1348] L219_accept_S5-->L220_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 11709#L220_accept_S5 [1131] L220_accept_S5-->L221_accept_S5: Formula: (and (< v_standard_metadata.ingress_global_timestamp_17 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_17))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[] 11694#L221_accept_S5 [1123] L221_accept_S5-->L222_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11695#L222_accept_S5 [1508] L222_accept_S5-->L223_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 11940#L223_accept_S5 [1309] L223_accept_S5-->L224_accept_S5: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11941#L224_accept_S5 [1547] L224_accept_S5-->L225_accept_S5: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 12019#L225_accept_S5 [1386] L225_accept_S5-->L226_accept_S5: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 11994#L226_accept_S5 [1362] L226_accept_S5-->L227_accept_S5: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 11995#L227_accept_S5 [1523] L227_accept_S5-->L228_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 12113#L228_accept_S5 [1576] L228_accept_S5-->L229_accept_S5: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 12142#L229_accept_S5 [1613] L229_accept_S5-->L230_accept_S5: Formula: (= (store v_emit_14 v_hdr.ethernet_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 12115#L230_accept_S5 [1526] L230_accept_S5-->L231_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 12099#L231_accept_S5 [1487] L231_accept_S5-->L232_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 11990#L232_accept_S5 [1359] L232_accept_S5-->L233_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 11991#L233_accept_S5 [1580] L233_accept_S5-->L234_accept_S5: Formula: (and (<= 0 v_hdr.ethernet.etherType_32) (< v_hdr.ethernet.etherType_32 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[] 12143#L234_accept_S5 [1610] L234_accept_S5-->L235_accept_S5: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 12155#L235_accept_S5 [1674] L235_accept_S5-->L236_accept_S5: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 11602#L236_accept_S5 [1080] L236_accept_S5-->L237_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[hdr.topology.identifier] 11603#L237_accept_S5 [1577] L237_accept_S5-->L238_accept_S5: Formula: (and (< v_hdr.topology.identifier_13 4294967296) (<= 0 v_hdr.topology.identifier_13))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 11881#L238_accept_S5 [1248] L238_accept_S5-->L239_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 11882#L239_accept_S5 [1504] L239_accept_S5-->L240_accept_S5: Formula: (and (< v_hdr.topology.port_19 65536) (<= 0 v_hdr.topology.port_19))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 11590#L240_accept_S5 [1076] L240_accept_S5-->L241_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 11592#L241_accept_S5 [1415] L241_accept_S5-->L242_accept_S5: Formula: (and (< v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 12045#L242_accept_S5 [1567] L242_accept_S5-->L243_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 11685#L243_accept_S5 [1117] L243_accept_S5-->L244_accept_S5: Formula: (and (< v_hdr.topology.mac_13 281474976710656) (<= 0 v_hdr.topology.mac_13))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 11686#L244_accept_S5 [1516] L244_accept_S5-->L245_accept_S5: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 11885#L245_accept_S5 [1250] L245_accept_S5-->L246_accept_S5: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_11))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 11886#L246_accept_S5 [1344] L246_accept_S5-->L247_accept_S5: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 11979#L247_accept_S5 [1608] L247_accept_S5-->L248_accept_S5: Formula: (and (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_13) (< v_meta.intrinsic_metadata.egress_global_timestamp_13 281474976710656))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 12154#L248_accept_S5 [1648] L248_accept_S5-->L249_accept_S5: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 12021#L249_accept_S5 [1388] L249_accept_S5-->L250_accept_S5: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 12022#L250_accept_S5 [1490] L250_accept_S5-->L251_accept_S5: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 12100#L251_accept_S5 [1630] L251_accept_S5-->L252_accept_S5: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 11716#L252_accept_S5 [1136] L252_accept_S5-->L253_accept_S5: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 11717#L253_accept_S5 [1492] L253_accept_S5-->L254_accept_S5: Formula: (= v_meta.accepted_26 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 11930#L254_accept_S5 [1299] L254_accept_S5-->L255_accept_S5: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 11931#L255_accept_S5 [1559] L255_accept_S5-->L256_accept_S5: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 12067#L256_accept_S5 [1440] L256_accept_S5-->L257_accept_S5: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 12068#L257_accept_S5 [1515] L257_accept_S5-->L258_accept_S5: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 11722#L258_accept_S5 [1138] L258_accept_S5-->L259_accept_S5: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 11723#L259_accept_S5 [1364] L259_accept_S5-->L260_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 11998#L260_accept_S5 [1611] L260_accept_S5-->L261_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 12156#L261_accept_S5 [1652] L261_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 11644#havocProcedureFINAL_accept_S5 [1098] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11645#havocProcedureEXIT_accept_S5 >[1694] havocProcedureEXIT_accept_S5-->L338-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11733#L338-D66 [1659] L338-D66-->L338_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11681#L338_accept_S5 [1240] L338_accept_S5-->L338_accept_S5-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11872#L338_accept_S5-D18 [1522] L338_accept_S5-D18-->_parser_packetParserENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11662#_parser_packetParserENTRY_accept_S5 [1643] _parser_packetParserENTRY_accept_S5-->_parser_packetParserENTRY_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11661#_parser_packetParserENTRY_accept_S5-D57 [1108] _parser_packetParserENTRY_accept_S5-D57-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11663#startENTRY_accept_S5 [1366] startENTRY_accept_S5-->L428_accept_S5: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11999#L428_accept_S5 [1646] L428_accept_S5-->L428-1_accept_S5: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 12065#L428-1_accept_S5 [1438] L428-1_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11957#startEXIT_accept_S5 >[1767] startEXIT_accept_S5-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11958#_parser_packetParserFINAL-D84 [1543] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11680#_parser_packetParserFINAL_accept_S5 [1116] _parser_packetParserFINAL_accept_S5-->_parser_packetParserEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11682#_parser_packetParserEXIT_accept_S5 >[1788] _parser_packetParserEXIT_accept_S5-->L339-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11932#L339-D72 [1675] L339-D72-->L339_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11833#L339_accept_S5 [1210] L339_accept_S5-->L339_accept_S5-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11834#L339_accept_S5-D51 [1494] L339_accept_S5-D51-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12102#verifyChecksumFINAL_accept_S5 [1533] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12119#verifyChecksumEXIT_accept_S5 >[1747] verifyChecksumEXIT_accept_S5-->L340-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12108#L340-D75 [1512] L340-D75-->L340_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11632#L340_accept_S5 [1568] L340_accept_S5-->L340_accept_S5-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11726#L340_accept_S5-D15 [1141] L340_accept_S5-D15-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11727#ingressENTRY_accept_S5 [1619] ingressENTRY_accept_S5-->L280_accept_S5: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 12157#L280_accept_S5 [1612] L280_accept_S5-->L281_accept_S5: Formula: (= v_meta.accepted_19 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 11967#L281_accept_S5 [1329] L281_accept_S5-->L282_accept_S5: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 11724#L282_accept_S5 [1227] L282_accept_S5-->L282_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11855#L282_accept_S5-D24 [1285] L282_accept_S5-D24-->protect_c_period.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11922#protect_c_period.applyENTRY_accept_S5 [1350] protect_c_period.applyENTRY_accept_S5-->L384_accept_S5: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 11909#L384_accept_S5 [1278] L384_accept_S5-->L384-1_accept_S5: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 11910#L384-1_accept_S5 [1552] L384-1_accept_S5-->protect_c_period.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11946#protect_c_period.applyEXIT_accept_S5 >[1849] protect_c_period.applyEXIT_accept_S5-->L282-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11947#L282-1-D117 [1407] L282-1-D117-->L282-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11576#L282-1_accept_S5 [1575] L282-1_accept_S5-->L282-1_accept_S5-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11575#L282-1_accept_S5-D30 [1068] L282-1_accept_S5-D30-->protect_c_port_config.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11577#protect_c_port_config.applyENTRY_accept_S5 [1145] protect_c_port_config.applyENTRY_accept_S5-->L396_accept_S5: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 11583#L396_accept_S5 [1072] L396_accept_S5-->L396-1_accept_S5: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 11584#L396-1_accept_S5 [1286] L396-1_accept_S5-->protect_c_port_config.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11923#protect_c_port_config.applyEXIT_accept_S5 >[1709] protect_c_port_config.applyEXIT_accept_S5-->L283-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12121#L283-D69 [1588] L283-D69-->L283_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11658#L283_accept_S5 [1105] L283_accept_S5-->L285_accept_S5: Formula: (= v_protect_c_accepted_21 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_21}  AuxVars[]  AssignedVars[protect_c_accepted] 11659#L285_accept_S5 [1503] L285_accept_S5-->L286_accept_S5: Formula: (= v_protect_c_time_13 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_13, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 11870#L286_accept_S5 [1238] L286_accept_S5-->L292_accept_S5: Formula: (not (= v_meta.primary_20 v_standard_metadata.ingress_port_37))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_37, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_37, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 11871#L292_accept_S5 [1557] L292_accept_S5-->L292-1_accept_S5: Formula: (not (= v_standard_metadata.ingress_port_33 v_meta.secondary_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33, meta.secondary=v_meta.secondary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_33, meta.secondary=v_meta.secondary_19}  AuxVars[]  AssignedVars[] 11738#L292-1_accept_S5 [1599] L292-1_accept_S5-->L281-2_accept_S5: Formula: (= v_protect_c_accepted_15 v_meta.accepted_14)  InVars {protect_c_accepted=v_protect_c_accepted_15}  OutVars{protect_c_accepted=v_protect_c_accepted_15, meta.accepted=v_meta.accepted_14}  AuxVars[]  AssignedVars[meta.accepted] 12050#L281-2_accept_S5 [1424] L281-2_accept_S5-->L302_accept_S5: Formula: (not (= v_meta.accepted_21 1))  InVars {meta.accepted=v_meta.accepted_21}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[] 12051#L302_accept_S5 [1092] L302_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12107#ingressEXIT_accept_S5 >[1704] ingressEXIT_accept_S5-->L341-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11873#L341-D123 [1241] L341-D123-->L341_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11857#L341_accept_S5 [1605] L341_accept_S5-->L341_accept_S5-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11928#L341_accept_S5-D39 [1295] L341_accept_S5-D39-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11929#egressFINAL_accept_S5 [1535] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11856#egressEXIT_accept_S5 >[1837] egressEXIT_accept_S5-->L342-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11858#L342-D102 [1604] L342-D102-->L342_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12037#L342_accept_S5 [1486] L342_accept_S5-->L342_accept_S5-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12036#L342_accept_S5-D12 [1404] L342_accept_S5-D12-->createChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12038#createChecksumFINAL_accept_S5 [1544] createChecksumFINAL_accept_S5-->createChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12125#createChecksumEXIT_accept_S5 >[1676] createChecksumEXIT_accept_S5-->L343-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11599#L343-D87 [1079] L343-D87-->L343_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11601#L343_accept_S5 [1268] L343_accept_S5-->L345_accept_S5: Formula: (not v_forward_31)  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 11902#L345_accept_S5 [1465] L345_accept_S5-->L344-1_accept_S5: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 12085#L344-1_accept_S5 [1656] L344-1_accept_S5-->L348_accept_S5: Formula: (let ((.cse0 (= v_meta.primary_24 v_standard_metadata.ingress_port_44))) (or (and (not .cse0) (not v__p4ltl_0_9)) (and v__p4ltl_0_9 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.primary=v_meta.primary_24}  OutVars{_p4ltl_0=v__p4ltl_0_9, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.primary=v_meta.primary_24}  AuxVars[]  AssignedVars[_p4ltl_0] 12149#L348_accept_S5 [1595] L348_accept_S5-->L349_accept_S5: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_16 0) v__p4ltl_free_time_6))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, _p4ltl_free_time=v__p4ltl_free_time_6}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_6, _p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_16}  AuxVars[]  AssignedVars[_p4ltl_1] 12002#L349_accept_S5 [1369] L349_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and v__p4ltl_2_12 .cse0) (and (not .cse0) (not v__p4ltl_2_12))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_2=v__p4ltl_2_12, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_2] 11802#mainFINAL_accept_S5 [1189] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11803#mainEXIT_accept_S5 >[1730] mainEXIT_accept_S5-->L356-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12025#L356-1-D105 [1617] L356-1-D105-->L356-1_accept_S5: Formula: v__p4ltl_2_6  InVars {_p4ltl_2=v__p4ltl_2_6}  OutVars{_p4ltl_2=v__p4ltl_2_6}  AuxVars[]  AssignedVars[] 12073#L356-1_accept_S5 
[2023-02-06 19:09:35,980 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:35,980 INFO  L85        PathProgramCache]: Analyzing trace with hash -990268443, now seen corresponding path program 1 times
[2023-02-06 19:09:35,980 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:35,980 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1705202785]
[2023-02-06 19:09:35,980 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:35,980 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:35,996 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,056 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:09:36,061 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,084 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:36,087 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,093 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:36,094 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,098 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:36,098 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,099 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:36,100 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,107 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:36,109 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,114 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:36,114 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,118 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:36,119 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,122 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-02-06 19:09:36,123 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,124 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 117
[2023-02-06 19:09:36,125 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,125 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 122
[2023-02-06 19:09:36,126 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,127 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 140
[2023-02-06 19:09:36,135 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,156 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:36,161 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,167 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:36,170 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,172 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:36,173 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,175 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:36,176 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,177 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:36,179 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,182 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:36,184 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,185 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:36,186 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,187 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 111
[2023-02-06 19:09:36,189 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,190 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 19:09:36,191 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:36,192 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:36,192 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:36,193 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1705202785]
[2023-02-06 19:09:36,193 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1705202785] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:36,193 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:36,193 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-02-06 19:09:36,193 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1150859198]
[2023-02-06 19:09:36,193 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:36,193 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:36,193 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:36,194 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 14 interpolants.
[2023-02-06 19:09:36,194 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=41, Invalid=141, Unknown=0, NotChecked=0, Total=182
[2023-02-06 19:09:36,194 INFO  L87              Difference]: Start difference. First operand 669 states and 708 transitions. cyclomatic complexity: 42 Second operand  has 14 states, 13 states have (on average 17.46153846153846) internal successors, (227), 6 states have internal predecessors, (227), 3 states have call successors, (22), 9 states have call predecessors, (22), 4 states have return successors, (21), 4 states have call predecessors, (21), 3 states have call successors, (21)
[2023-02-06 19:09:38,039 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:38,039 INFO  L93              Difference]: Finished difference Result 2212 states and 2617 transitions.
[2023-02-06 19:09:38,039 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 76 states. 
[2023-02-06 19:09:38,040 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2212 states and 2617 transitions.
[2023-02-06 19:09:38,047 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 6
[2023-02-06 19:09:38,055 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2212 states to 2212 states and 2617 transitions.
[2023-02-06 19:09:38,055 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 398
[2023-02-06 19:09:38,055 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 398
[2023-02-06 19:09:38,055 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2212 states and 2617 transitions.
[2023-02-06 19:09:38,058 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:38,058 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2212 states and 2617 transitions.
[2023-02-06 19:09:38,059 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2212 states and 2617 transitions.
[2023-02-06 19:09:38,078 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2212 to 961.
[2023-02-06 19:09:38,079 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 961 states, 747 states have (on average 1.0763052208835342) internal successors, (804), 749 states have internal predecessors, (804), 98 states have call successors, (98), 98 states have call predecessors, (98), 116 states have return successors, (117), 113 states have call predecessors, (117), 97 states have call successors, (117)
[2023-02-06 19:09:38,080 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 961 states to 961 states and 1019 transitions.
[2023-02-06 19:09:38,080 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 961 states and 1019 transitions.
[2023-02-06 19:09:38,080 INFO  L399   stractBuchiCegarLoop]: Abstraction has 961 states and 1019 transitions.
[2023-02-06 19:09:38,081 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 7 ============
[2023-02-06 19:09:38,081 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 961 states and 1019 transitions.
[2023-02-06 19:09:38,082 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:38,082 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:38,082 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:38,083 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:38,084 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:38,085 INFO  L752   eck$LassoCheckResult]: Stem: 15240#ULTIMATE.startENTRY_NONWA [1176] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15367#mainProcedureENTRY_T1_init [1318] mainProcedureENTRY_T1_init-->L356-1_T1_init: Formula: (and (<= 0 v__p4ltl_free_time_5) (< v__p4ltl_free_time_5 281474976710656))  InVars {_p4ltl_free_time=v__p4ltl_free_time_5}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_5}  AuxVars[]  AssignedVars[] 15241#L356-1_T1_init [1466] L356-1_T1_init-->L356_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15378#L356_T1_init [1217] L356_T1_init-->L356_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15438#L356_T1_init-D53 [1416] L356_T1_init-D53-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15166#mainENTRY_T1_init [1536] mainENTRY_T1_init-->mainENTRY_T1_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15473#mainENTRY_T1_init-D8 [1242] mainENTRY_T1_init-D8-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15474#havocProcedureENTRY_T1_init [1420] havocProcedureENTRY_T1_init-->L203_T1_init: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 15441#L203_T1_init [1219] L203_T1_init-->L204_T1_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 15442#L204_T1_init [1658] L204_T1_init-->L205_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 15668#L205_T1_init [1432] L205_T1_init-->L206_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_40) (< v_standard_metadata.ingress_port_40 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[] 15581#L206_T1_init [1340] L206_T1_init-->L207_T1_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 15582#L207_T1_init [1529] L207_T1_init-->L208_T1_init: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 15737#L208_T1_init [1564] L208_T1_init-->L209_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 15764#L209_T1_init [1606] L209_T1_init-->L210_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 15669#L210_T1_init [1433] L210_T1_init-->L211_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 15564#L211_T1_init [1325] L211_T1_init-->L212_T1_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 15555#L212_T1_init [1316] L212_T1_init-->L213_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 15556#L213_T1_init [1649] L213_T1_init-->L214_T1_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 15657#L214_T1_init [1419] L214_T1_init-->L215_T1_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 15629#L215_T1_init [1389] L215_T1_init-->L216_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 15216#L216_T1_init [1088] L216_T1_init-->L217_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_13) (< v_standard_metadata.deq_timedelta_13 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[] 15217#L217_T1_init [1665] L217_T1_init-->L218_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 15623#L218_T1_init [1384] L218_T1_init-->L219_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 15489#L219_T1_init [1256] L219_T1_init-->L220_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 15490#L220_T1_init [1441] L220_T1_init-->L221_T1_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_15 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_15))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[] 15408#L221_T1_init [1195] L221_T1_init-->L222_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 15409#L222_T1_init [1315] L222_T1_init-->L223_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 15554#L223_T1_init [1603] L223_T1_init-->L224_T1_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 15651#L224_T1_init [1410] L224_T1_init-->L225_T1_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 15633#L225_T1_init [1395] L225_T1_init-->L226_T1_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 15634#L226_T1_init [1537] L226_T1_init-->L227_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 15652#L227_T1_init [1411] L227_T1_init-->L228_T1_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 15653#L228_T1_init [1480] L228_T1_init-->L229_T1_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 15709#L229_T1_init [1555] L229_T1_init-->L230_T1_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 15639#L230_T1_init [1397] L230_T1_init-->L231_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 15513#L231_T1_init [1280] L231_T1_init-->L232_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 15514#L232_T1_init [1346] L232_T1_init-->L233_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 15320#L233_T1_init [1146] L233_T1_init-->L234_T1_init: Formula: (and (< v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 15321#L234_T1_init [1593] L234_T1_init-->L235_T1_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 15635#L235_T1_init [1396] L235_T1_init-->L236_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 15221#L236_T1_init [1091] L236_T1_init-->L237_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 15222#L237_T1_init [1113] L237_T1_init-->L238_T1_init: Formula: (and (<= 0 v_hdr.topology.identifier_11) (< v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 15257#L238_T1_init [1587] L238_T1_init-->L239_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 15282#L239_T1_init [1124] L239_T1_init-->L240_T1_init: Formula: (and (< v_hdr.topology.port_20 65536) (<= 0 v_hdr.topology.port_20))  InVars {hdr.topology.port=v_hdr.topology.port_20}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[] 15283#L240_T1_init [1554] L240_T1_init-->L241_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 15758#L241_T1_init [1647] L241_T1_init-->L242_T1_init: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 15732#L242_T1_init [1517] L242_T1_init-->L243_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 15733#L243_T1_init [1562] L243_T1_init-->L244_T1_init: Formula: (and (<= 0 v_hdr.topology.mac_9) (< v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 15762#L244_T1_init [1639] L244_T1_init-->L245_T1_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 15605#L245_T1_init [1367] L245_T1_init-->L246_T1_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_12) (< v_meta.intrinsic_metadata.ingress_global_timestamp_12 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 15594#L246_T1_init [1358] L246_T1_init-->L247_T1_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 15595#L247_T1_init [1513] L247_T1_init-->L248_T1_init: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 15656#L248_T1_init [1418] L248_T1_init-->L249_T1_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 15552#L249_T1_init [1313] L249_T1_init-->L250_T1_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 15538#L250_T1_init [1300] L250_T1_init-->L251_T1_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 15539#L251_T1_init [1399] L251_T1_init-->L252_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 15617#L252_T1_init [1378] L252_T1_init-->L253_T1_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 15618#L253_T1_init [1500] L253_T1_init-->L254_T1_init: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 15708#L254_T1_init [1479] L254_T1_init-->L255_T1_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 15165#L255_T1_init [1069] L255_T1_init-->L256_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 15167#L256_T1_init [1215] L256_T1_init-->L257_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 15432#L257_T1_init [1435] L257_T1_init-->L258_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 15343#L258_T1_init [1162] L258_T1_init-->L259_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 15344#L259_T1_init [1252] L259_T1_init-->L260_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 15237#L260_T1_init [1101] L260_T1_init-->L261_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 15238#L261_T1_init [1463] L261_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 15695#havocProcedureFINAL_T1_init [1653] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15270#havocProcedureEXIT_T1_init >[1713] havocProcedureEXIT_T1_init-->L338-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15271#L338-D65 [1287] L338-D65-->L338_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15517#L338_T1_init [1589] L338_T1_init-->L338_T1_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15770#L338_T1_init-D17 [1574] L338_T1_init-D17-->_parser_packetParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15265#_parser_packetParserENTRY_T1_init [1641] _parser_packetParserENTRY_T1_init-->_parser_packetParserENTRY_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15673#_parser_packetParserENTRY_T1_init-D56 [1437] _parser_packetParserENTRY_T1_init-D56-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15264#startENTRY_T1_init [1115] startENTRY_T1_init-->L428_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 15266#L428_T1_init [1158] L428_T1_init-->L428-1_T1_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 15336#L428-1_T1_init [1293] L428-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15528#startEXIT_T1_init >[1720] startEXIT_T1_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15548#_parser_packetParserFINAL-D83 [1311] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15549#_parser_packetParserFINAL_T1_init [1381] _parser_packetParserFINAL_T1_init-->_parser_packetParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15516#_parser_packetParserEXIT_T1_init >[1726] _parser_packetParserEXIT_T1_init-->L339-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15518#L339-D71 [1417] L339-D71-->L339_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15292#L339_T1_init [1408] L339_T1_init-->L339_T1_init-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15291#L339_T1_init-D50 [1130] L339_T1_init-D50-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15293#verifyChecksumFINAL_T1_init [1377] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15616#verifyChecksumEXIT_T1_init >[1697] verifyChecksumEXIT_T1_init-->L340-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15426#L340-D74 [1209] L340-D74-->L340_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15181#L340_T1_init [1661] L340_T1_init-->L340_T1_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15693#L340_T1_init-D14 [1460] L340_T1_init-D14-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15421#ingressENTRY_T1_init [1206] ingressENTRY_T1_init-->L280_T1_init: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 15296#L280_T1_init [1133] L280_T1_init-->L281_T1_init: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 15297#L281_T1_init [1341] L281_T1_init-->L282_T1_init: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 15180#L282_T1_init [1077] L282_T1_init-->L282_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15182#L282_T1_init-D23 [1132] L282_T1_init-D23-->protect_c_period.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15295#protect_c_period.applyENTRY_T1_init [1482] protect_c_period.applyENTRY_T1_init-->L384_T1_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 15477#L384_T1_init [1246] L384_T1_init-->L384-1_T1_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 15418#L384-1_T1_init [1201] L384-1_T1_init-->protect_c_period.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15419#protect_c_period.applyEXIT_T1_init >[1758] protect_c_period.applyEXIT_T1_init-->L282-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15597#L282-1-D116 [1597] L282-1-D116-->L282-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15306#L282-1_T1_init [1412] L282-1_T1_init-->L282-1_T1_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15391#L282-1_T1_init-D29 [1187] L282-1_T1_init-D29-->protect_c_port_config.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15392#protect_c_port_config.applyENTRY_T1_init [1289] protect_c_port_config.applyENTRY_T1_init-->L396_T1_init: Formula: (not (= v_protect_c_port_config.action_run_18 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 15506#L396_T1_init [1273] L396_T1_init-->L396-1_T1_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 15494#L396-1_T1_init [1430] L396-1_T1_init-->protect_c_port_config.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15665#protect_c_port_config.applyEXIT_T1_init >[1759] protect_c_port_config.applyEXIT_T1_init-->L283-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15654#L283-D68 [1413] L283-D68-->L283_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15640#L283_T1_init [1400] L283_T1_init-->L285_T1_init: Formula: (= v_protect_c_accepted_17 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_17}  AuxVars[]  AssignedVars[protect_c_accepted] 15252#L285_T1_init [1110] L285_T1_init-->L286_T1_init: Formula: (= v_protect_c_time_12 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_12, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 15253#L286_T1_init [1264] L286_T1_init-->L288_T1_init: Formula: (= v_meta.primary_17 v_standard_metadata.ingress_port_27)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_27, meta.primary=v_meta.primary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_27, meta.primary=v_meta.primary_17}  AuxVars[]  AssignedVars[] 15386#L288_T1_init [1489] L288_T1_init-->L288_T1_init-D47: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 15690#L288_T1_init-D47 [1454] L288_T1_init-D47-->protect_c_last_primary.writeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15565#protect_c_last_primary.writeENTRY_T1_init [1326] protect_c_last_primary.writeENTRY_T1_init-->protect_c_last_primary.writeFINAL_T1_init: Formula: (= (store v_protect_c_last_primary_20 v_protect_c_last_primary.write_index_2 v_protect_c_last_primary.write_value_2) v_protect_c_last_primary_19)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_2, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_2, protect_c_last_primary=v_protect_c_last_primary_20}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_2, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_2, protect_c_last_primary=v_protect_c_last_primary_19}  AuxVars[]  AssignedVars[protect_c_last_primary] 15566#protect_c_last_primary.writeFINAL_T1_init [1337] protect_c_last_primary.writeFINAL_T1_init-->protect_c_last_primary.writeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15385#protect_c_last_primary.writeEXIT_T1_init >[1769] protect_c_last_primary.writeEXIT_T1_init-->L288-1-D107: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 15387#L288-1-D107 [1279] L288-1-D107-->L288-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15512#L288-1_T1_init [1409] L288-1_T1_init-->L292-1_T1_init: Formula: (= v_protect_c_accepted_18 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_18}  AuxVars[]  AssignedVars[protect_c_accepted] 15650#L292-1_T1_init [1414] L292-1_T1_init-->L281-2_T1_init: Formula: (= v_protect_c_accepted_16 v_meta.accepted_15)  InVars {protect_c_accepted=v_protect_c_accepted_16}  OutVars{protect_c_accepted=v_protect_c_accepted_16, meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[meta.accepted] 16093#L281-2_T1_init [1302] L281-2_T1_init-->L302_T1_init: Formula: (not (= v_meta.accepted_18 1))  InVars {meta.accepted=v_meta.accepted_18}  OutVars{meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[] 16091#L302_T1_init [1650] L302_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16050#ingressEXIT_T1_init >[1691] ingressEXIT_T1_init-->L341-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16049#L341-D122 [1363] L341-D122-->L341_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16038#L341_T1_init [1319] L341_T1_init-->L341_T1_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 16039#L341_T1_init-D38 [1086] L341_T1_init-D38-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16040#egressFINAL_T1_init [1573] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16037#egressEXIT_T1_init >[1843] egressEXIT_T1_init-->L342-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16034#L342-D101 [1391] L342-D101-->L342_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16025#L342_T1_init [1392] L342_T1_init-->L342_T1_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 16026#L342_T1_init-D11 [1234] L342_T1_init-D11-->createChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16027#createChecksumFINAL_T1_init [1183] createChecksumFINAL_T1_init-->createChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16024#createChecksumEXIT_T1_init >[1790] createChecksumEXIT_T1_init-->L343-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16019#L343-D86 [1224] L343-D86-->L343_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16017#L343_T1_init [1571] L343_T1_init-->L345_T1_init: Formula: (not v_forward_27)  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 16014#L345_T1_init [1425] L345_T1_init-->L344-1_T1_init: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 16012#L344-1_T1_init [1197] L344-1_T1_init-->L348_T1_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_0_10) (not .cse0)) (and v__p4ltl_0_10 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{_p4ltl_0=v__p4ltl_0_10, standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_0] 15839#L348_T1_init [1550] L348_T1_init-->L349_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_time_7 (select v_protect_c_last_primary_17 0)))) (or (and (not v__p4ltl_1_9) (not .cse0)) (and v__p4ltl_1_9 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, _p4ltl_free_time=v__p4ltl_free_time_7}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_7, _p4ltl_1=v__p4ltl_1_9, protect_c_last_primary=v_protect_c_last_primary_17}  AuxVars[]  AssignedVars[_p4ltl_1] 15834#L349_T1_init [1180] L349_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_2_11 .cse0) (and (not v__p4ltl_2_11) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_2=v__p4ltl_2_11, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_2] 15832#mainFINAL_T1_init [1436] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15828#mainEXIT_T1_init >[1857] mainEXIT_T1_init-->L356-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15825#L356-1-D104 [1103] L356-1-D104-->L356-1_T0_S2: Formula: (and v__p4ltl_1_6 v__p4ltl_0_6 v__p4ltl_2_8)  InVars {_p4ltl_2=v__p4ltl_2_8, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[] 15813#L356-1_T0_S2 [1539] L356-1_T0_S2-->L356_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15301#L356_T0_S2 [1622] L356_T0_S2-->L356_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15352#L356_T0_S2-D52 [1167] L356_T0_S2-D52-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15353#mainENTRY_T0_S2 [1178] mainENTRY_T0_S2-->mainENTRY_T0_S2-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15857#mainENTRY_T0_S2-D7 [1657] mainENTRY_T0_S2-D7-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15920#havocProcedureENTRY_T0_S2 [1591] havocProcedureENTRY_T0_S2-->L203_T0_S2: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 15919#L203_T0_S2 [1542] L203_T0_S2-->L204_T0_S2: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 15918#L204_T0_S2 [1192] L204_T0_S2-->L205_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 15917#L205_T0_S2 [1284] L205_T0_S2-->L206_T0_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_42) (< v_standard_metadata.ingress_port_42 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[] 15916#L206_T0_S2 [1270] L206_T0_S2-->L207_T0_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 15915#L207_T0_S2 [1196] L207_T0_S2-->L208_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 15914#L208_T0_S2 [1361] L208_T0_S2-->L209_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 15913#L209_T0_S2 [1586] L209_T0_S2-->L210_T0_S2: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 15912#L210_T0_S2 [1594] L210_T0_S2-->L211_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 15911#L211_T0_S2 [1070] L211_T0_S2-->L212_T0_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_13) (< v_standard_metadata.packet_length_13 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_13}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[] 15910#L212_T0_S2 [1100] L212_T0_S2-->L213_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 15909#L213_T0_S2 [1111] L213_T0_S2-->L214_T0_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 15908#L214_T0_S2 [1629] L214_T0_S2-->L215_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 15907#L215_T0_S2 [1208] L215_T0_S2-->L216_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 15906#L216_T0_S2 [1402] L216_T0_S2-->L217_T0_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 15905#L217_T0_S2 [1485] L217_T0_S2-->L218_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 15904#L218_T0_S2 [1119] L218_T0_S2-->L219_T0_S2: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 15903#L219_T0_S2 [1179] L219_T0_S2-->L220_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 15902#L220_T0_S2 [1254] L220_T0_S2-->L221_T0_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_18 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_18))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[] 15901#L221_T0_S2 [1534] L221_T0_S2-->L222_T0_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 15900#L222_T0_S2 [1327] L222_T0_S2-->L223_T0_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 15899#L223_T0_S2 [1382] L223_T0_S2-->L224_T0_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 15898#L224_T0_S2 [1218] L224_T0_S2-->L225_T0_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 15897#L225_T0_S2 [1456] L225_T0_S2-->L226_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 15896#L226_T0_S2 [1067] L226_T0_S2-->L227_T0_S2: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 15895#L227_T0_S2 [1074] L227_T0_S2-->L228_T0_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 15894#L228_T0_S2 [1483] L228_T0_S2-->L229_T0_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 15893#L229_T0_S2 [1251] L229_T0_S2-->L230_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_4 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 15892#L230_T0_S2 [1640] L230_T0_S2-->L231_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 15891#L231_T0_S2 [1563] L231_T0_S2-->L232_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 15890#L232_T0_S2 [1428] L232_T0_S2-->L233_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 15889#L233_T0_S2 [1143] L233_T0_S2-->L234_T0_S2: Formula: (and (< v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 15888#L234_T0_S2 [1231] L234_T0_S2-->L235_T0_S2: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 15887#L235_T0_S2 [1200] L235_T0_S2-->L236_T0_S2: Formula: (= v_emit_17 (store v_emit_18 v_hdr.topology_2 false))  InVars {emit=v_emit_18, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_17, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 15886#L236_T0_S2 [1458] L236_T0_S2-->L237_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 15885#L237_T0_S2 [1282] L237_T0_S2-->L238_T0_S2: Formula: (and (<= 0 v_hdr.topology.identifier_9) (< v_hdr.topology.identifier_9 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_9}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[] 15884#L238_T0_S2 [1631] L238_T0_S2-->L239_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 15883#L239_T0_S2 [1570] L239_T0_S2-->L240_T0_S2: Formula: (and (<= 0 v_hdr.topology.port_18) (< v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 15882#L240_T0_S2 [1447] L240_T0_S2-->L241_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 15881#L241_T0_S2 [1450] L241_T0_S2-->L242_T0_S2: Formula: (and (<= 0 v_hdr.topology.prefix_12) (< v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 15880#L242_T0_S2 [1422] L242_T0_S2-->L243_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 15879#L243_T0_S2 [1244] L243_T0_S2-->L244_T0_S2: Formula: (and (<= 0 v_hdr.topology.mac_14) (< v_hdr.topology.mac_14 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 15878#L244_T0_S2 [1398] L244_T0_S2-->L245_T0_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 15877#L245_T0_S2 [1336] L245_T0_S2-->L246_T0_S2: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_13 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_13))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[] 15876#L246_T0_S2 [1566] L246_T0_S2-->L247_T0_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 15875#L247_T0_S2 [1471] L247_T0_S2-->L248_T0_S2: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 15874#L248_T0_S2 [1151] L248_T0_S2-->L249_T0_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 15873#L249_T0_S2 [1150] L249_T0_S2-->L250_T0_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 15872#L250_T0_S2 [1626] L250_T0_S2-->L251_T0_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 15871#L251_T0_S2 [1223] L251_T0_S2-->L252_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 15870#L252_T0_S2 [1426] L252_T0_S2-->L253_T0_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 15869#L253_T0_S2 [1502] L253_T0_S2-->L254_T0_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 15868#L254_T0_S2 [1462] L254_T0_S2-->L255_T0_S2: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 15867#L255_T0_S2 [1249] L255_T0_S2-->L256_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 15866#L256_T0_S2 [1521] L256_T0_S2-->L257_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 15865#L257_T0_S2 [1177] L257_T0_S2-->L258_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 15864#L258_T0_S2 [1584] L258_T0_S2-->L259_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 15863#L259_T0_S2 [1356] L259_T0_S2-->L260_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 15862#L260_T0_S2 [1247] L260_T0_S2-->L261_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 15861#L261_T0_S2 [1314] L261_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 15807#havocProcedureFINAL_T0_S2 [1636] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15808#havocProcedureEXIT_T0_S2 >[1677] havocProcedureEXIT_T0_S2-->L338-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15497#L338-D64 [1263] L338-D64-->L338_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15498#L338_T0_S2 [1449] L338_T0_S2-->L338_T0_S2-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15856#L338_T0_S2-D16 [1498] L338_T0_S2-D16-->_parser_packetParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15522#_parser_packetParserENTRY_T0_S2 [1283] _parser_packetParserENTRY_T0_S2-->_parser_packetParserENTRY_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15523#_parser_packetParserENTRY_T0_S2-D55 [1507] _parser_packetParserENTRY_T0_S2-D55-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15860#startENTRY_T0_S2 [1099] startENTRY_T0_S2-->L428_T0_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 15859#L428_T0_S2 [1212] L428_T0_S2-->L428-1_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 15858#L428-1_T0_S2 [1401] L428-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15772#startEXIT_T0_S2 >[1805] startEXIT_T0_S2-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15773#_parser_packetParserFINAL-D82 [1193] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15666#_parser_packetParserFINAL_T0_S2 [1431] _parser_packetParserFINAL_T0_S2-->_parser_packetParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15667#_parser_packetParserEXIT_T0_S2 >[1842] _parser_packetParserEXIT_T0_S2-->L339-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15805#L339-D70 [1632] L339-D70-->L339_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15558#L339_T0_S2 [1225] L339_T0_S2-->L339_T0_S2-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15855#L339_T0_S2-D49 [1506] L339_T0_S2-D49-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15557#verifyChecksumFINAL_T0_S2 [1320] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15559#verifyChecksumEXIT_T0_S2 >[1817] verifyChecksumEXIT_T0_S2-->L340-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15461#L340-D73 [1232] L340-D73-->L340_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15462#L340_T0_S2 [1528] L340_T0_S2-->L340_T0_S2-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15854#L340_T0_S2-D13 [1531] L340_T0_S2-D13-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15592#ingressENTRY_T0_S2 [1355] ingressENTRY_T0_S2-->L280_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_27 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 15593#L280_T0_S2 [1509] L280_T0_S2-->L281_T0_S2: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 15544#L281_T0_S2 [1307] L281_T0_S2-->L282_T0_S2: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 15331#L282_T0_S2 [1497] L282_T0_S2-->L282_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15330#L282_T0_S2-D22 [1152] L282_T0_S2-D22-->protect_c_period.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15332#protect_c_period.applyENTRY_T0_S2 [1298] protect_c_period.applyENTRY_T0_S2-->L384_T0_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 15534#L384_T0_S2 [1275] L384_T0_S2-->L384-1_T0_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 15730#L384-1_T0_S2 [1514] L384-1_T0_S2-->protect_c_period.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15731#protect_c_period.applyEXIT_T0_S2 >[1744] protect_c_period.applyEXIT_T0_S2-->L282-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16043#L282-1-D115 [1357] L282-1-D115-->L282-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15355#L282-1_T0_S2 [1085] L282-1_T0_S2-->L282-1_T0_S2-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15354#L282-1_T0_S2-D28 [1168] L282-1_T0_S2-D28-->protect_c_port_config.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15356#protect_c_port_config.applyENTRY_T0_S2 [1667] protect_c_port_config.applyENTRY_T0_S2-->L396_T0_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 15818#L396_T0_S2 [1624] L396_T0_S2-->L396-1_T0_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 16042#L396-1_T0_S2 [1455] L396-1_T0_S2-->protect_c_port_config.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16041#protect_c_port_config.applyEXIT_T0_S2 >[1848] protect_c_port_config.applyEXIT_T0_S2-->L283-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16035#L283-D67 [1306] L283-D67-->L283_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16016#L283_T0_S2 [1165] L283_T0_S2-->L285_T0_S2: Formula: (= v_protect_c_accepted_11 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_11}  AuxVars[]  AssignedVars[protect_c_accepted] 16013#L285_T0_S2 [1372] L285_T0_S2-->L286_T0_S2: Formula: (= v_protect_c_time_20 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_20, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 16011#L286_T0_S2 [1169] L286_T0_S2-->L288_T0_S2: Formula: (= v_meta.primary_15 v_standard_metadata.ingress_port_17)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_17, meta.primary=v_meta.primary_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_17, meta.primary=v_meta.primary_15}  AuxVars[]  AssignedVars[] 15784#L288_T0_S2 [1478] L288_T0_S2-->L288_T0_S2-D46: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 15783#L288_T0_S2-D46 [1598] L288_T0_S2-D46-->protect_c_last_primary.writeENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15785#protect_c_last_primary.writeENTRY_T0_S2 [1380] protect_c_last_primary.writeENTRY_T0_S2-->protect_c_last_primary.writeFINAL_T0_S2: Formula: (= (store v_protect_c_last_primary_22 v_protect_c_last_primary.write_index_3 v_protect_c_last_primary.write_value_3) v_protect_c_last_primary_21)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_3, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_3, protect_c_last_primary=v_protect_c_last_primary_22}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_3, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_3, protect_c_last_primary=v_protect_c_last_primary_21}  AuxVars[]  AssignedVars[protect_c_last_primary] 15786#protect_c_last_primary.writeFINAL_T0_S2 [1600] protect_c_last_primary.writeFINAL_T0_S2-->protect_c_last_primary.writeEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15787#protect_c_last_primary.writeEXIT_T0_S2 >[1719] protect_c_last_primary.writeEXIT_T0_S2-->L288-1-D106: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 16075#L288-1-D106 [1090] L288-1-D106-->L288-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16074#L288-1_T0_S2 [1082] L288-1_T0_S2-->L292-1_T0_S2: Formula: (= v_protect_c_accepted_20 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_20}  AuxVars[]  AssignedVars[protect_c_accepted] 16071#L292-1_T0_S2 [1161] L292-1_T0_S2-->L281-2_T0_S2: Formula: (= v_protect_c_accepted_19 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_19}  OutVars{protect_c_accepted=v_protect_c_accepted_19, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 16060#L281-2_T0_S2 [1453] L281-2_T0_S2-->L302_T0_S2: Formula: (not (= v_meta.accepted_23 1))  InVars {meta.accepted=v_meta.accepted_23}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[] 16058#L302_T0_S2 [1375] L302_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16056#ingressEXIT_T0_S2 >[1820] ingressEXIT_T0_S2-->L341-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16055#L341-D121 [1230] L341-D121-->L341_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15214#L341_T0_S2 [1334] L341_T0_S2-->L341_T0_S2-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15500#L341_T0_S2-D37 [1266] L341_T0_S2-D37-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15213#egressFINAL_T0_S2 [1087] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15215#egressEXIT_T0_S2 >[1684] egressEXIT_T0_S2-->L342-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16053#L342-D100 [1134] L342-D100-->L342_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15588#L342_T0_S2 [1488] L342_T0_S2-->L342_T0_S2-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15587#L342_T0_S2-D10 [1347] L342_T0_S2-D10-->createChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15589#createChecksumFINAL_T0_S2 [1371] createChecksumFINAL_T0_S2-->createChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16052#createChecksumEXIT_T0_S2 >[1794] createChecksumEXIT_T0_S2-->L343-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15350#L343-D85 [1166] L343-D85-->L343_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15351#L343_T0_S2 [1495] L343_T0_S2-->L345_T0_S2: Formula: (not v_forward_29)  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 15662#L345_T0_S2 [1427] L345_T0_S2-->L344-1_T0_S2: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 15529#L344-1_T0_S2 [1294] L344-1_T0_S2-->L348_T0_S2: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_0_11 .cse0) (and (not v__p4ltl_0_11) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{_p4ltl_0=v__p4ltl_0_11, standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_0] 15530#L348_T0_S2 [1185] L348_T0_S2-->L349_T0_S2: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_18 0) v__p4ltl_free_time_8))) (or (and (not .cse0) (not v__p4ltl_1_10)) (and v__p4ltl_1_10 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, _p4ltl_free_time=v__p4ltl_free_time_8}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_8, _p4ltl_1=v__p4ltl_1_10, protect_c_last_primary=v_protect_c_last_primary_18}  AuxVars[]  AssignedVars[_p4ltl_1] 15829#L349_T0_S2 [1421] L349_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_2_13) (and (not v__p4ltl_2_13) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_2=v__p4ltl_2_13, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_2] 15826#mainFINAL_T0_S2 [1324] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15823#mainEXIT_T0_S2 >[1729] mainEXIT_T0_S2-->L356-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15820#L356-1-D103 [1655] L356-1-D103-->L356-1_accept_S5: Formula: (and v__p4ltl_2_10 (not v__p4ltl_1_7) (not v__p4ltl_0_8))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[] 15684#L356-1_accept_S5 
[2023-02-06 19:09:38,086 INFO  L754   eck$LassoCheckResult]: Loop: 15684#L356-1_accept_S5 [1445] L356-1_accept_S5-->L356_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15187#L356_accept_S5 [1592] L356_accept_S5-->L356_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15622#L356_accept_S5-D54 [1383] L356_accept_S5-D54-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15178#mainENTRY_accept_S5 [1317] mainENTRY_accept_S5-->mainENTRY_accept_S5-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15338#mainENTRY_accept_S5-D9 [1156] mainENTRY_accept_S5-D9-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15339#havocProcedureENTRY_accept_S5 [1403] havocProcedureENTRY_accept_S5-->L203_accept_S5: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 15643#L203_accept_S5 [1464] L203_accept_S5-->L204_accept_S5: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 15696#L204_accept_S5 [1579] L204_accept_S5-->L205_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 15422#L205_accept_S5 [1204] L205_accept_S5-->L206_accept_S5: Formula: (and (<= 0 v_standard_metadata.ingress_port_39) (< v_standard_metadata.ingress_port_39 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[] 15423#L206_accept_S5 [1530] L206_accept_S5-->L207_accept_S5: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 15739#L207_accept_S5 [1596] L207_accept_S5-->L208_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 15759#L208_accept_S5 [1558] L208_accept_S5-->L209_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 15614#L209_accept_S5 [1376] L209_accept_S5-->L210_accept_S5: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 15615#L210_accept_S5 [1668] L210_accept_S5-->L211_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 15286#L211_accept_S5 [1127] L211_accept_S5-->L212_accept_S5: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 15287#L212_accept_S5 [1335] L212_accept_S5-->L213_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 15575#L213_accept_S5 [1385] L213_accept_S5-->L214_accept_S5: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 15624#L214_accept_S5 [1671] L214_accept_S5-->L215_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 15671#L215_accept_S5 [1434] L215_accept_S5-->L216_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 15672#L216_accept_S5 [1614] L216_accept_S5-->L217_accept_S5: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 15702#L217_accept_S5 [1474] L217_accept_S5-->L218_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 15504#L218_accept_S5 [1271] L218_accept_S5-->L219_accept_S5: Formula: (and (< v_standard_metadata.deq_qdepth_12 524288) (<= 0 v_standard_metadata.deq_qdepth_12))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[] 15505#L219_accept_S5 [1348] L219_accept_S5-->L220_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 15294#L220_accept_S5 [1131] L220_accept_S5-->L221_accept_S5: Formula: (and (< v_standard_metadata.ingress_global_timestamp_17 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_17))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[] 15280#L221_accept_S5 [1123] L221_accept_S5-->L222_accept_S5: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 15281#L222_accept_S5 [1508] L222_accept_S5-->L223_accept_S5: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 15545#L223_accept_S5 [1309] L223_accept_S5-->L224_accept_S5: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 15546#L224_accept_S5 [1547] L224_accept_S5-->L225_accept_S5: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 15625#L225_accept_S5 [1386] L225_accept_S5-->L226_accept_S5: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 15601#L226_accept_S5 [1362] L226_accept_S5-->L227_accept_S5: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 15602#L227_accept_S5 [1523] L227_accept_S5-->L228_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 15734#L228_accept_S5 [1576] L228_accept_S5-->L229_accept_S5: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 15771#L229_accept_S5 [1613] L229_accept_S5-->L230_accept_S5: Formula: (= (store v_emit_14 v_hdr.ethernet_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 15736#L230_accept_S5 [1526] L230_accept_S5-->L231_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 15713#L231_accept_S5 [1487] L231_accept_S5-->L232_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 15598#L232_accept_S5 [1359] L232_accept_S5-->L233_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 15599#L233_accept_S5 [1580] L233_accept_S5-->L234_accept_S5: Formula: (and (<= 0 v_hdr.ethernet.etherType_32) (< v_hdr.ethernet.etherType_32 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[] 15774#L234_accept_S5 [1610] L234_accept_S5-->L235_accept_S5: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 15793#L235_accept_S5 [1674] L235_accept_S5-->L236_accept_S5: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 15189#L236_accept_S5 [1080] L236_accept_S5-->L237_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[hdr.topology.identifier] 15190#L237_accept_S5 [1577] L237_accept_S5-->L238_accept_S5: Formula: (and (< v_hdr.topology.identifier_13 4294967296) (<= 0 v_hdr.topology.identifier_13))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 15480#L238_accept_S5 [1248] L238_accept_S5-->L239_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 15481#L239_accept_S5 [1504] L239_accept_S5-->L240_accept_S5: Formula: (and (< v_hdr.topology.port_19 65536) (<= 0 v_hdr.topology.port_19))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 15177#L240_accept_S5 [1076] L240_accept_S5-->L241_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 15179#L241_accept_S5 [1415] L241_accept_S5-->L242_accept_S5: Formula: (and (< v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 15655#L242_accept_S5 [1567] L242_accept_S5-->L243_accept_S5: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 15272#L243_accept_S5 [1117] L243_accept_S5-->L244_accept_S5: Formula: (and (< v_hdr.topology.mac_13 281474976710656) (<= 0 v_hdr.topology.mac_13))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 15273#L244_accept_S5 [1516] L244_accept_S5-->L245_accept_S5: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 15484#L245_accept_S5 [1250] L245_accept_S5-->L246_accept_S5: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_11))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 15485#L246_accept_S5 [1344] L246_accept_S5-->L247_accept_S5: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 15586#L247_accept_S5 [1608] L247_accept_S5-->L248_accept_S5: Formula: (and (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_13) (< v_meta.intrinsic_metadata.egress_global_timestamp_13 281474976710656))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 15792#L248_accept_S5 [1648] L248_accept_S5-->L249_accept_S5: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 15627#L249_accept_S5 [1388] L249_accept_S5-->L250_accept_S5: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 15628#L250_accept_S5 [1490] L250_accept_S5-->L251_accept_S5: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 15715#L251_accept_S5 [1630] L251_accept_S5-->L252_accept_S5: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 15302#L252_accept_S5 [1136] L252_accept_S5-->L253_accept_S5: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 15303#L253_accept_S5 [1492] L253_accept_S5-->L254_accept_S5: Formula: (= v_meta.accepted_26 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 15535#L254_accept_S5 [1299] L254_accept_S5-->L255_accept_S5: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 15536#L255_accept_S5 [1559] L255_accept_S5-->L256_accept_S5: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 15679#L256_accept_S5 [1440] L256_accept_S5-->L257_accept_S5: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 15680#L257_accept_S5 [1515] L257_accept_S5-->L258_accept_S5: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 15308#L258_accept_S5 [1138] L258_accept_S5-->L259_accept_S5: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 15309#L259_accept_S5 [1364] L259_accept_S5-->L260_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 15603#L260_accept_S5 [1611] L260_accept_S5-->L261_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 15794#L261_accept_S5 [1652] L261_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 15231#havocProcedureFINAL_accept_S5 [1098] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15232#havocProcedureEXIT_accept_S5 >[1694] havocProcedureEXIT_accept_S5-->L338-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15319#L338-D66 [1659] L338-D66-->L338_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15268#L338_accept_S5 [1240] L338_accept_S5-->L338_accept_S5-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15471#L338_accept_S5-D18 [1522] L338_accept_S5-D18-->_parser_packetParserENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15250#_parser_packetParserENTRY_accept_S5 [1643] _parser_packetParserENTRY_accept_S5-->_parser_packetParserENTRY_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15249#_parser_packetParserENTRY_accept_S5-D57 [1108] _parser_packetParserENTRY_accept_S5-D57-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15251#startENTRY_accept_S5 [1366] startENTRY_accept_S5-->L428_accept_S5: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 15604#L428_accept_S5 [1646] L428_accept_S5-->L428-1_accept_S5: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 15676#L428-1_accept_S5 [1438] L428-1_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15560#startEXIT_accept_S5 >[1767] startEXIT_accept_S5-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15561#_parser_packetParserFINAL-D84 [1543] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15267#_parser_packetParserFINAL_accept_S5 [1116] _parser_packetParserFINAL_accept_S5-->_parser_packetParserEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15269#_parser_packetParserEXIT_accept_S5 >[1788] _parser_packetParserEXIT_accept_S5-->L339-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15537#L339-D72 [1675] L339-D72-->L339_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15429#L339_accept_S5 [1210] L339_accept_S5-->L339_accept_S5-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15430#L339_accept_S5-D51 [1494] L339_accept_S5-D51-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15718#verifyChecksumFINAL_accept_S5 [1533] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15741#verifyChecksumEXIT_accept_S5 >[1747] verifyChecksumEXIT_accept_S5-->L340-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15729#L340-D75 [1512] L340-D75-->L340_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15219#L340_accept_S5 [1568] L340_accept_S5-->L340_accept_S5-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15312#L340_accept_S5-D15 [1141] L340_accept_S5-D15-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15313#ingressENTRY_accept_S5 [1619] ingressENTRY_accept_S5-->L280_accept_S5: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 15795#L280_accept_S5 [1612] L280_accept_S5-->L281_accept_S5: Formula: (= v_meta.accepted_19 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 15571#L281_accept_S5 [1329] L281_accept_S5-->L282_accept_S5: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 15310#L282_accept_S5 [1227] L282_accept_S5-->L282_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15452#L282_accept_S5-D24 [1285] L282_accept_S5-D24-->protect_c_period.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15524#protect_c_period.applyENTRY_accept_S5 [1350] protect_c_period.applyENTRY_accept_S5-->L384_accept_S5: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 15510#L384_accept_S5 [1278] L384_accept_S5-->L384-1_accept_S5: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 15511#L384-1_accept_S5 [1552] L384-1_accept_S5-->protect_c_period.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15550#protect_c_period.applyEXIT_accept_S5 >[1849] protect_c_period.applyEXIT_accept_S5-->L282-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15551#L282-1-D117 [1407] L282-1-D117-->L282-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15163#L282-1_accept_S5 [1575] L282-1_accept_S5-->L282-1_accept_S5-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15162#L282-1_accept_S5-D30 [1068] L282-1_accept_S5-D30-->protect_c_port_config.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15164#protect_c_port_config.applyENTRY_accept_S5 [1145] protect_c_port_config.applyENTRY_accept_S5-->L396_accept_S5: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 15170#L396_accept_S5 [1072] L396_accept_S5-->L396-1_accept_S5: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 15171#L396-1_accept_S5 [1286] L396-1_accept_S5-->protect_c_port_config.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15525#protect_c_port_config.applyEXIT_accept_S5 >[1709] protect_c_port_config.applyEXIT_accept_S5-->L283-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15745#L283-D69 [1588] L283-D69-->L283_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15245#L283_accept_S5 [1105] L283_accept_S5-->L285_accept_S5: Formula: (= v_protect_c_accepted_21 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_21}  AuxVars[]  AssignedVars[protect_c_accepted] 15246#L285_accept_S5 [1503] L285_accept_S5-->L286_accept_S5: Formula: (= v_protect_c_time_13 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_13, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 15469#L286_accept_S5 [1238] L286_accept_S5-->L292_accept_S5: Formula: (not (= v_meta.primary_20 v_standard_metadata.ingress_port_37))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_37, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_37, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 15470#L292_accept_S5 [1557] L292_accept_S5-->L292-1_accept_S5: Formula: (not (= v_standard_metadata.ingress_port_33 v_meta.secondary_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33, meta.secondary=v_meta.secondary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_33, meta.secondary=v_meta.secondary_19}  AuxVars[]  AssignedVars[] 15324#L292-1_accept_S5 [1599] L292-1_accept_S5-->L281-2_accept_S5: Formula: (= v_protect_c_accepted_15 v_meta.accepted_14)  InVars {protect_c_accepted=v_protect_c_accepted_15}  OutVars{protect_c_accepted=v_protect_c_accepted_15, meta.accepted=v_meta.accepted_14}  AuxVars[]  AssignedVars[meta.accepted] 15660#L281-2_accept_S5 [1424] L281-2_accept_S5-->L302_accept_S5: Formula: (not (= v_meta.accepted_21 1))  InVars {meta.accepted=v_meta.accepted_21}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[] 15224#L302_accept_S5 [1092] L302_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15225#ingressEXIT_accept_S5 >[1704] ingressEXIT_accept_S5-->L341-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15472#L341-D123 [1241] L341-D123-->L341_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15454#L341_accept_S5 [1605] L341_accept_S5-->L341_accept_S5-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15789#L341_accept_S5-D39 [1295] L341_accept_S5-D39-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15742#egressFINAL_accept_S5 [1535] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15453#egressEXIT_accept_S5 >[1837] egressEXIT_accept_S5-->L342-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15455#L342-D102 [1604] L342-D102-->L342_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15711#L342_accept_S5 [1486] L342_accept_S5-->L342_accept_S5-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15712#L342_accept_S5-D12 [1404] L342_accept_S5-D12-->createChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16002#createChecksumFINAL_accept_S5 [1544] createChecksumFINAL_accept_S5-->createChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15778#createChecksumEXIT_accept_S5 >[1676] createChecksumEXIT_accept_S5-->L343-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15186#L343-D87 [1079] L343-D87-->L343_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15188#L343_accept_S5 [1268] L343_accept_S5-->L345_accept_S5: Formula: (not v_forward_31)  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 15502#L345_accept_S5 [1465] L345_accept_S5-->L344-1_accept_S5: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 15697#L344-1_accept_S5 [1656] L344-1_accept_S5-->L348_accept_S5: Formula: (let ((.cse0 (= v_meta.primary_24 v_standard_metadata.ingress_port_44))) (or (and (not .cse0) (not v__p4ltl_0_9)) (and v__p4ltl_0_9 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.primary=v_meta.primary_24}  OutVars{_p4ltl_0=v__p4ltl_0_9, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.primary=v_meta.primary_24}  AuxVars[]  AssignedVars[_p4ltl_0] 15782#L348_accept_S5 [1595] L348_accept_S5-->L349_accept_S5: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_16 0) v__p4ltl_free_time_6))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, _p4ltl_free_time=v__p4ltl_free_time_6}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_6, _p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_16}  AuxVars[]  AssignedVars[_p4ltl_1] 15607#L349_accept_S5 [1369] L349_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and v__p4ltl_2_12 .cse0) (and (not .cse0) (not v__p4ltl_2_12))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_2=v__p4ltl_2_12, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_2] 15396#mainFINAL_accept_S5 [1189] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15397#mainEXIT_accept_S5 >[1730] mainEXIT_accept_S5-->L356-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15631#L356-1-D105 [1617] L356-1-D105-->L356-1_accept_S5: Formula: v__p4ltl_2_6  InVars {_p4ltl_2=v__p4ltl_2_6}  OutVars{_p4ltl_2=v__p4ltl_2_6}  AuxVars[]  AssignedVars[] 15684#L356-1_accept_S5 
[2023-02-06 19:09:38,087 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:38,087 INFO  L85        PathProgramCache]: Analyzing trace with hash -1327446421, now seen corresponding path program 1 times
[2023-02-06 19:09:38,087 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:38,087 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [691516455]
[2023-02-06 19:09:38,087 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:38,087 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:38,102 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,139 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:09:38,144 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,160 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:38,163 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,169 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:38,170 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,173 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:38,174 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,175 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:38,176 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,180 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:38,181 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,184 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:38,184 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,186 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:38,187 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,189 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-02-06 19:09:38,190 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,190 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 117
[2023-02-06 19:09:38,191 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,192 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 122
[2023-02-06 19:09:38,192 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,193 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 140
[2023-02-06 19:09:38,200 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,210 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:38,212 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,215 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:38,216 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,216 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:38,217 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,218 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:38,218 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,219 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:38,221 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,223 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:38,223 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,224 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:38,224 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,225 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-02-06 19:09:38,225 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,226 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 117
[2023-02-06 19:09:38,226 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,227 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 122
[2023-02-06 19:09:38,227 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:38,228 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:38,228 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:38,228 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [691516455]
[2023-02-06 19:09:38,228 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [691516455] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:38,228 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:38,229 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [11] imperfect sequences [] total 11
[2023-02-06 19:09:38,229 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1359496239]
[2023-02-06 19:09:38,229 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:38,229 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:38,229 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:38,230 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-02-06 19:09:38,230 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=35, Invalid=97, Unknown=0, NotChecked=0, Total=132
[2023-02-06 19:09:38,230 INFO  L87              Difference]: Start difference. First operand 961 states and 1019 transitions. cyclomatic complexity: 62 Second operand  has 12 states, 11 states have (on average 21.0) internal successors, (231), 4 states have internal predecessors, (231), 2 states have call successors, (23), 9 states have call predecessors, (23), 3 states have return successors, (22), 3 states have call predecessors, (22), 2 states have call successors, (22)
[2023-02-06 19:09:39,540 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:39,540 INFO  L93              Difference]: Finished difference Result 1570 states and 1858 transitions.
[2023-02-06 19:09:39,541 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 52 states. 
[2023-02-06 19:09:39,541 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1570 states and 1858 transitions.
[2023-02-06 19:09:39,545 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-02-06 19:09:39,545 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1570 states to 0 states and 0 transitions.
[2023-02-06 19:09:39,545 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 0
[2023-02-06 19:09:39,545 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 0
[2023-02-06 19:09:39,546 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 0 states and 0 transitions.
[2023-02-06 19:09:39,546 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:39,546 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 19:09:39,546 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 19:09:39,546 INFO  L399   stractBuchiCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 19:09:39,546 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 8 ============
[2023-02-06 19:09:39,546 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 0 states and 0 transitions.
[2023-02-06 19:09:39,546 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-02-06 19:09:39,546 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is true
[2023-02-06 19:09:39,550 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 06.02 07:09:39 BasicIcfg
[2023-02-06 19:09:39,550 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2023-02-06 19:09:39,551 INFO  L158              Benchmark]: Toolchain (without parser) took 11146.58ms. Allocated memory was 54.5MB in the beginning and 600.8MB in the end (delta: 546.3MB). Free memory was 38.2MB in the beginning and 504.4MB in the end (delta: -466.3MB). Peak memory consumption was 80.0MB. Max. memory is 4.3GB.
[2023-02-06 19:09:39,551 INFO  L158              Benchmark]: Boogie PL CUP Parser took 0.12ms. Allocated memory is still 54.5MB. Free memory was 40.2MB in the beginning and 40.1MB in the end (delta: 71.5kB). There was no memory consumed. Max. memory is 4.3GB.
[2023-02-06 19:09:39,551 INFO  L158              Benchmark]: Boogie Preprocessor took 34.53ms. Allocated memory is still 54.5MB. Free memory was 38.1MB in the beginning and 35.5MB in the end (delta: 2.6MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
[2023-02-06 19:09:39,551 INFO  L158              Benchmark]: ThufvSpecLang took 25.30ms. Allocated memory is still 54.5MB. Free memory was 35.5MB in the beginning and 33.4MB in the end (delta: 2.1MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
[2023-02-06 19:09:39,551 INFO  L158              Benchmark]: RCFGBuilder took 238.84ms. Allocated memory is still 54.5MB. Free memory was 33.4MB in the beginning and 24.9MB in the end (delta: 8.5MB). Peak memory consumption was 8.4MB. Max. memory is 4.3GB.
[2023-02-06 19:09:39,552 INFO  L158              Benchmark]: ThufvLTL2Aut took 38.57ms. Allocated memory is still 54.5MB. Free memory was 24.9MB in the beginning and 21.9MB in the end (delta: 3.0MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
[2023-02-06 19:09:39,552 INFO  L158              Benchmark]: Büchi Program Product took 236.09ms. Allocated memory was 54.5MB in the beginning and 80.7MB in the end (delta: 26.2MB). Free memory was 21.9MB in the beginning and 43.2MB in the end (delta: -21.3MB). Peak memory consumption was 7.2MB. Max. memory is 4.3GB.
[2023-02-06 19:09:39,552 INFO  L158              Benchmark]: BlockEncodingV2 took 85.17ms. Allocated memory is still 80.7MB. Free memory was 43.2MB in the beginning and 42.6MB in the end (delta: 542.6kB). Peak memory consumption was 9.4MB. Max. memory is 4.3GB.
[2023-02-06 19:09:39,552 INFO  L158              Benchmark]: BuchiAutomizer took 10484.38ms. Allocated memory was 80.7MB in the beginning and 600.8MB in the end (delta: 520.1MB). Free memory was 42.6MB in the beginning and 504.4MB in the end (delta: -461.8MB). Peak memory consumption was 58.8MB. Max. memory is 4.3GB.
[2023-02-06 19:09:39,553 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    619 locations, 791 edges
  - StatisticsResult: Encoded RCFG
    608 locations, 775 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * Boogie PL CUP Parser took 0.12ms. Allocated memory is still 54.5MB. Free memory was 40.2MB in the beginning and 40.1MB in the end (delta: 71.5kB). There was no memory consumed. Max. memory is 4.3GB.
 * Boogie Preprocessor took 34.53ms. Allocated memory is still 54.5MB. Free memory was 38.1MB in the beginning and 35.5MB in the end (delta: 2.6MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
 * ThufvSpecLang took 25.30ms. Allocated memory is still 54.5MB. Free memory was 35.5MB in the beginning and 33.4MB in the end (delta: 2.1MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
 * RCFGBuilder took 238.84ms. Allocated memory is still 54.5MB. Free memory was 33.4MB in the beginning and 24.9MB in the end (delta: 8.5MB). Peak memory consumption was 8.4MB. Max. memory is 4.3GB.
 * ThufvLTL2Aut took 38.57ms. Allocated memory is still 54.5MB. Free memory was 24.9MB in the beginning and 21.9MB in the end (delta: 3.0MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
 * Büchi Program Product took 236.09ms. Allocated memory was 54.5MB in the beginning and 80.7MB in the end (delta: 26.2MB). Free memory was 21.9MB in the beginning and 43.2MB in the end (delta: -21.3MB). Peak memory consumption was 7.2MB. Max. memory is 4.3GB.
 * BlockEncodingV2 took 85.17ms. Allocated memory is still 80.7MB. Free memory was 43.2MB in the beginning and 42.6MB in the end (delta: 542.6kB). Peak memory consumption was 9.4MB. Max. memory is 4.3GB.
 * BuchiAutomizer took 10484.38ms. Allocated memory was 80.7MB in the beginning and 600.8MB in the end (delta: 520.1MB). Free memory was 42.6MB in the beginning and 504.4MB in the end (delta: -461.8MB). Peak memory consumption was 58.8MB. Max. memory is 4.3GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    3 locations, 5 edges
  - StatisticsResult: Initial RCFG
    168 locations, 204 edges
  - StatisticsResult: BuchiProgram size
    619 locations, 791 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 7 terminating modules (7 trivial, 0 deterministic, 0 nondeterministic). 7 modules have a trivial ranking function, the largest among these consists of 14 locations.
  - StatisticsResult: Timing statistics
    BüchiAutomizer plugin needed 10.4s and 8 iterations.  TraceHistogramMax:1. Analysis of lassos took 1.3s. Construction of modules took 6.2s. Büchi inclusion checks took 2.5s. Highest rank in rank-based complementation 0. Minimization of det autom 7. Minimization of nondet autom 0. Automata minimization 0.1s AutomataMinimizationTime, 6 MinimizatonAttempts, 3525 StatesRemovedByMinimization, 6 NontrivialMinimizations. Non-live state removal took 0.0s Buchi closure took 0.0s. Biggest automaton had -1 states and ocurred in iteration -1.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 0 mSolverCounterUnknown, 16830 SdHoareTripleChecker+Valid, 6.9s IncrementalHoareTripleChecker+Time, 0 mSdLazyCounter, 16705 mSDsluCounter, 9489 SdHoareTripleChecker+Invalid, 6.2s Time, 0 mProtectedAction, 0 SdHoareTripleChecker+Unchecked, 0 IncrementalHoareTripleChecker+Unchecked, 4883 mSDsCounter, 5835 IncrementalHoareTripleChecker+Valid, 0 mProtectedPredicate, 18496 IncrementalHoareTripleChecker+Invalid, 24331 SdHoareTripleChecker+Unknown, 0 mSolverCounterNotChecked, 5835 mSolverCounterUnsat, 4606 mSDtfsCounter, 18496 mSolverCounterSat, 0.1s SdHoareTripleChecker+Time, 0 IncrementalHoareTripleChecker+Unknown	LassoAnalysisResults: nont0 unkn0 SFLI0 SFLT0 conc0 concLT0 SILN0 SILU7 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	InitialAbstractionConstructionTime: 0.0s
  - AllSpecificationsHoldResult: All specifications hold
    Buchi Automizer proved that the LTL property !(( []((_p4ltl_2 == true)) )) || ( ( [](( (_p4ltl_1 == true && _p4ltl_0 == true) ==> ( X(( ( []((_p4ltl_1 == true)) ) || ( (_p4ltl_1 == true) U (_p4ltl_0 == true) ) )) ) )) )) holds
RESULT: Ultimate proved your program to be correct!
Received shutdown request...
