<stg><name>scaled_fixed2ieee</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:0  %prescale_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %prescale)

]]></Node>
<StgValue><ssdm name="prescale_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader.preheader:1  %in_V_read = call i63 @_ssdm_op_Read.ap_auto.i63(i63 %in_V)

]]></Node>
<StgValue><ssdm name="in_V_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
.preheader.preheader:2  %out_bits_V = alloca [4 x i32], align 4

]]></Node>
<StgValue><ssdm name="out_bits_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
.preheader.preheader:3  %c = alloca [4 x i32], align 16

]]></Node>
<StgValue><ssdm name="c"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %i = phi i2 [ %i_5, %0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1  %exitcond6 = icmp eq i2 %i, -1

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %i_5 = add i2 %i, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond6, label %1, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="2">
<![CDATA[
:0  %tmp = zext i2 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %out_bits_V_addr_1 = getelementptr [4 x i32]* %out_bits_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="out_bits_V_addr_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="2">
<![CDATA[
:19  %p_Val2_s = load i32* %out_bits_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="63">
<![CDATA[
:0  %tmp_82 = trunc i63 %in_V_read to i15

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %out_bits_V_addr = getelementptr [4 x i32]* %out_bits_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="out_bits_V_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="15" op_2_bw="17">
<![CDATA[
:2  %tmp_83 = call i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 %tmp_82, i17 -65536)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([4 x i32]* %out_bits_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="4">
<![CDATA[
:4  call void @_ssdm_op_Write.bram.i32(i32* %out_bits_V_addr, i32 %tmp_83, i4 -4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:1  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %Hi_assign = sub i6 -2, %tmp_s

]]></Node>
<StgValue><ssdm name="Hi_assign"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %Lo_assign = sub i6 -17, %tmp_s

]]></Node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_84 = icmp ugt i6 %Lo_assign, %Hi_assign

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_85 = call i63 @llvm.part.select.i63(i63 %in_V_read, i32 62, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %tmp_86 = sub i6 %Lo_assign, %Hi_assign

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %tmp_87 = sub i6 -2, %Lo_assign

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %tmp_88 = sub i6 %Hi_assign, %Lo_assign

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:9  %tmp_89 = select i1 %tmp_84, i6 %tmp_86, i6 %tmp_88

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
:10  %tmp_90 = select i1 %tmp_84, i63 %tmp_85, i63 %in_V_read

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:11  %tmp_91 = select i1 %tmp_84, i6 %tmp_87, i6 %Lo_assign

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12  %tmp_92 = sub i6 -2, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="63" op_0_bw="6">
<![CDATA[
:13  %tmp_93 = zext i6 %tmp_91 to i63

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="63" op_0_bw="6">
<![CDATA[
:14  %tmp_94 = zext i6 %tmp_92 to i63

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:15  %tmp_95 = lshr i63 %tmp_90, %tmp_93

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:16  %tmp_96 = lshr i63 -1, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:17  %p_Result_s = and i63 %tmp_95, %tmp_96

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="2">
<![CDATA[
:19  %p_Val2_s = load i32* %out_bits_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="63">
<![CDATA[
:20  %tmp_98 = trunc i63 %p_Result_s to i16

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
:21  %tmp_61 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %tmp_98, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="32">
<![CDATA[
:22  %p_Result_4 = call i32 @_ssdm_op_PartSet.i32.i32.i17.i32.i32(i32 %p_Val2_s, i17 %tmp_61, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="4">
<![CDATA[
:23  call void @_ssdm_op_Write.bram.i32(i32* %out_bits_V_addr_1, i32 %p_Result_4, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i1 = phi i3 [ 0, %1 ], [ %i_6, %3 ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond = icmp eq i3 %i1, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_6 = add i3 %i1, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_62 = zext i3 %i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %out_bits_V_addr_2 = getelementptr [4 x i32]* %out_bits_V, i64 0, i64 %tmp_62

]]></Node>
<StgValue><ssdm name="out_bits_V_addr_2"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="2">
<![CDATA[
:2  %p_Val2_35 = load i32* %out_bits_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader:0  br label %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="59" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="2">
<![CDATA[
:2  %p_Val2_35 = load i32* %out_bits_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %p_Result_39 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_35, i32 31, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_39"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:4  %tmp_i = call i32 @llvm.cttz.i32(i32 %p_Result_39, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %c_addr = getelementptr inbounds [4 x i32]* %c, i64 0, i64 %tmp_62

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:6  store i32 %tmp_i, i32* %c_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  %p_s = phi i63 [ %r_V_36, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ], [ %in_V_read, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %shift = phi i32 [ %shift_2, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ], [ 0, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader ]

]]></Node>
<StgValue><ssdm name="shift"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  %i2 = phi i3 [ %i_7, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ], [ 0, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %i2, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:4  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5  %i_7 = add i3 %i2, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  br i1 %tmp_99, label %.loopexit_ifconv, label %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit:0  %tmp_64 = zext i3 %i2 to i64

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit:1  %c_addr_1 = getelementptr inbounds [4 x i32]* %c, i64 0, i64 %tmp_64

]]></Node>
<StgValue><ssdm name="c_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit:2  %c_load = load i32* %c_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="75" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit:2  %c_load = load i32* %c_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit:3  %shift_2 = add nsw i32 %c_load, %shift

]]></Node>
<StgValue><ssdm name="shift_2"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit:4  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %c_load, i32 31)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit:5  %tmp_65 = sub nsw i32 0, %c_load

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit:6  %ush = select i1 %isNeg, i32 %tmp_65, i32 %c_load

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="63" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit:7  %tmp_66 = zext i32 %ush to i63

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit:8  %r_V = ashr i63 %p_s, %tmp_66

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit:9  %r_V_8 = shl i63 %p_s, %tmp_66

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit:10  %r_V_36 = select i1 %isNeg, i63 %r_V, i63 %r_V_8

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit:11  %tmp_67 = icmp eq i32 %c_load, 16

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit:12  br i1 %tmp_67, label %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, label %.loopexit_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="63" op_0_bw="63" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:0  %p_Val2_9_in = phi i63 [ %p_s, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %r_V_36, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ]

]]></Node>
<StgValue><ssdm name="p_Val2_9_in"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:1  %shift_1 = phi i32 [ %shift, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %shift_2, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ]

]]></Node>
<StgValue><ssdm name="shift_1"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit_ifconv:2  %tmp_68 = sub i12 1023, %prescale_read

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="12">
<![CDATA[
.loopexit_ifconv:3  %tmp_82_cast = sext i12 %tmp_68 to i32

]]></Node>
<StgValue><ssdm name="tmp_82_cast"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:4  %newexp = sub i32 %tmp_82_cast, %shift_1

]]></Node>
<StgValue><ssdm name="newexp"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit_ifconv:5  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %newexp, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.loopexit_ifconv:6  %tmp_69 = icmp eq i63 %in_V_read, 0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit_ifconv:7  %or_cond = or i1 %tmp_101, %tmp_69

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:8  %tmp_102 = trunc i32 %newexp to i11

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="52" op_0_bw="52" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit_ifconv:9  %phitmp1 = call i52 @_ssdm_op_PartSelect.i52.i63.i32.i32(i63 %p_Val2_9_in, i32 10, i32 61)

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
.loopexit_ifconv:10  %significand_V = select i1 %or_cond, i52 0, i52 %phitmp1

]]></Node>
<StgValue><ssdm name="significand_V"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.loopexit_ifconv:11  %out_exp_V = select i1 %or_cond, i11 0, i11 %tmp_102

]]></Node>
<StgValue><ssdm name="out_exp_V"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
.loopexit_ifconv:12  %p_Result_40 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp_V, i52 %significand_V)

]]></Node>
<StgValue><ssdm name="p_Result_40"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64">
<![CDATA[
.loopexit_ifconv:13  %result_write_assign = bitcast i64 %p_Result_40 to double

]]></Node>
<StgValue><ssdm name="result_write_assign"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="64">
<![CDATA[
.loopexit_ifconv:14  ret double %result_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="113" name="in_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_V"/></StgValue>
</port>
<port id="114" name="prescale" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="prescale"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="116" from="_ssdm_op_Read.ap_auto.i12" to="prescale_read" fromId="115" toId="8">
</dataflow>
<dataflow id="117" from="prescale" to="prescale_read" fromId="114" toId="8">
</dataflow>
<dataflow id="119" from="_ssdm_op_Read.ap_auto.i63" to="in_V_read" fromId="118" toId="9">
</dataflow>
<dataflow id="120" from="in_V" to="in_V_read" fromId="113" toId="9">
</dataflow>
<dataflow id="122" from="StgValue_121" to="out_bits_V" fromId="121" toId="10">
</dataflow>
<dataflow id="123" from="StgValue_121" to="c" fromId="121" toId="11">
</dataflow>
<dataflow id="124" from="i_5" to="i" fromId="16" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="125" from="StgValue_49" to="i" fromId="49" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="127" from="StgValue_126" to="i" fromId="126" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="128" from="StgValue_12" to="i" fromId="12" toId="13">
</dataflow>
<dataflow id="129" from="i" to="exitcond6" fromId="13" toId="14">
</dataflow>
<dataflow id="131" from="StgValue_130" to="exitcond6" fromId="130" toId="14">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="132" toId="15">
</dataflow>
<dataflow id="135" from="StgValue_134" to="empty" fromId="134" toId="15">
</dataflow>
<dataflow id="136" from="StgValue_134" to="empty" fromId="134" toId="15">
</dataflow>
<dataflow id="137" from="StgValue_134" to="empty" fromId="134" toId="15">
</dataflow>
<dataflow id="138" from="i" to="i_5" fromId="13" toId="16">
</dataflow>
<dataflow id="140" from="StgValue_139" to="i_5" fromId="139" toId="16">
</dataflow>
<dataflow id="141" from="exitcond6" to="StgValue_17" fromId="14" toId="17">
</dataflow>
<dataflow id="142" from="i" to="tmp" fromId="13" toId="18">
</dataflow>
<dataflow id="143" from="out_bits_V" to="out_bits_V_addr_1" fromId="10" toId="19">
</dataflow>
<dataflow id="145" from="StgValue_144" to="out_bits_V_addr_1" fromId="144" toId="19">
</dataflow>
<dataflow id="146" from="tmp" to="out_bits_V_addr_1" fromId="18" toId="19">
</dataflow>
<dataflow id="147" from="out_bits_V_addr_1" to="p_Val2_s" fromId="19" toId="20">
</dataflow>
<dataflow id="148" from="in_V_read" to="tmp_82" fromId="9" toId="21">
</dataflow>
<dataflow id="149" from="out_bits_V" to="out_bits_V_addr" fromId="10" toId="22">
</dataflow>
<dataflow id="150" from="StgValue_144" to="out_bits_V_addr" fromId="144" toId="22">
</dataflow>
<dataflow id="151" from="StgValue_134" to="out_bits_V_addr" fromId="134" toId="22">
</dataflow>
<dataflow id="153" from="_ssdm_op_BitConcatenate.i32.i15.i17" to="tmp_83" fromId="152" toId="23">
</dataflow>
<dataflow id="154" from="tmp_82" to="tmp_83" fromId="21" toId="23">
</dataflow>
<dataflow id="156" from="StgValue_155" to="tmp_83" fromId="155" toId="23">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecBRAMWithByteEnable" to="StgValue_24" fromId="157" toId="24">
</dataflow>
<dataflow id="159" from="out_bits_V" to="StgValue_24" fromId="10" toId="24">
</dataflow>
<dataflow id="161" from="_ssdm_op_Write.bram.i32" to="StgValue_25" fromId="160" toId="25">
</dataflow>
<dataflow id="162" from="out_bits_V_addr" to="StgValue_25" fromId="22" toId="25">
</dataflow>
<dataflow id="163" from="tmp_83" to="StgValue_25" fromId="23" toId="25">
</dataflow>
<dataflow id="165" from="StgValue_164" to="StgValue_25" fromId="164" toId="25">
</dataflow>
<dataflow id="167" from="_ssdm_op_BitConcatenate.i6.i2.i4" to="tmp_s" fromId="166" toId="27">
</dataflow>
<dataflow id="168" from="i" to="tmp_s" fromId="13" toId="27">
</dataflow>
<dataflow id="170" from="StgValue_169" to="tmp_s" fromId="169" toId="27">
</dataflow>
<dataflow id="172" from="StgValue_171" to="Hi_assign" fromId="171" toId="28">
</dataflow>
<dataflow id="173" from="tmp_s" to="Hi_assign" fromId="27" toId="28">
</dataflow>
<dataflow id="175" from="StgValue_174" to="Lo_assign" fromId="174" toId="29">
</dataflow>
<dataflow id="176" from="tmp_s" to="Lo_assign" fromId="27" toId="29">
</dataflow>
<dataflow id="177" from="Lo_assign" to="tmp_84" fromId="29" toId="30">
</dataflow>
<dataflow id="178" from="Hi_assign" to="tmp_84" fromId="28" toId="30">
</dataflow>
<dataflow id="180" from="llvm.part.select.i63" to="tmp_85" fromId="179" toId="31">
</dataflow>
<dataflow id="181" from="in_V_read" to="tmp_85" fromId="9" toId="31">
</dataflow>
<dataflow id="183" from="StgValue_182" to="tmp_85" fromId="182" toId="31">
</dataflow>
<dataflow id="185" from="StgValue_184" to="tmp_85" fromId="184" toId="31">
</dataflow>
<dataflow id="186" from="Lo_assign" to="tmp_86" fromId="29" toId="32">
</dataflow>
<dataflow id="187" from="Hi_assign" to="tmp_86" fromId="28" toId="32">
</dataflow>
<dataflow id="188" from="StgValue_171" to="tmp_87" fromId="171" toId="33">
</dataflow>
<dataflow id="189" from="Lo_assign" to="tmp_87" fromId="29" toId="33">
</dataflow>
<dataflow id="190" from="Hi_assign" to="tmp_88" fromId="28" toId="34">
</dataflow>
<dataflow id="191" from="Lo_assign" to="tmp_88" fromId="29" toId="34">
</dataflow>
<dataflow id="192" from="tmp_84" to="tmp_89" fromId="30" toId="35">
</dataflow>
<dataflow id="193" from="tmp_86" to="tmp_89" fromId="32" toId="35">
</dataflow>
<dataflow id="194" from="tmp_88" to="tmp_89" fromId="34" toId="35">
</dataflow>
<dataflow id="195" from="tmp_84" to="tmp_90" fromId="30" toId="36">
</dataflow>
<dataflow id="196" from="tmp_85" to="tmp_90" fromId="31" toId="36">
</dataflow>
<dataflow id="197" from="in_V_read" to="tmp_90" fromId="9" toId="36">
</dataflow>
<dataflow id="198" from="tmp_84" to="tmp_91" fromId="30" toId="37">
</dataflow>
<dataflow id="199" from="tmp_87" to="tmp_91" fromId="33" toId="37">
</dataflow>
<dataflow id="200" from="Lo_assign" to="tmp_91" fromId="29" toId="37">
</dataflow>
<dataflow id="201" from="StgValue_171" to="tmp_92" fromId="171" toId="38">
</dataflow>
<dataflow id="202" from="tmp_89" to="tmp_92" fromId="35" toId="38">
</dataflow>
<dataflow id="203" from="tmp_91" to="tmp_93" fromId="37" toId="39">
</dataflow>
<dataflow id="204" from="tmp_92" to="tmp_94" fromId="38" toId="40">
</dataflow>
<dataflow id="205" from="tmp_90" to="tmp_95" fromId="36" toId="41">
</dataflow>
<dataflow id="206" from="tmp_93" to="tmp_95" fromId="39" toId="41">
</dataflow>
<dataflow id="208" from="StgValue_207" to="tmp_96" fromId="207" toId="42">
</dataflow>
<dataflow id="209" from="tmp_94" to="tmp_96" fromId="40" toId="42">
</dataflow>
<dataflow id="210" from="tmp_95" to="p_Result_s" fromId="41" toId="43">
</dataflow>
<dataflow id="211" from="tmp_96" to="p_Result_s" fromId="42" toId="43">
</dataflow>
<dataflow id="212" from="out_bits_V_addr_1" to="p_Val2_s" fromId="19" toId="44">
</dataflow>
<dataflow id="213" from="p_Result_s" to="tmp_98" fromId="43" toId="45">
</dataflow>
<dataflow id="215" from="_ssdm_op_BitConcatenate.i17.i16.i1" to="tmp_61" fromId="214" toId="46">
</dataflow>
<dataflow id="216" from="tmp_98" to="tmp_61" fromId="45" toId="46">
</dataflow>
<dataflow id="218" from="StgValue_217" to="tmp_61" fromId="217" toId="46">
</dataflow>
<dataflow id="220" from="_ssdm_op_PartSet.i32.i32.i17.i32.i32" to="p_Result_4" fromId="219" toId="47">
</dataflow>
<dataflow id="221" from="p_Val2_s" to="p_Result_4" fromId="44" toId="47">
</dataflow>
<dataflow id="222" from="tmp_61" to="p_Result_4" fromId="46" toId="47">
</dataflow>
<dataflow id="224" from="StgValue_223" to="p_Result_4" fromId="223" toId="47">
</dataflow>
<dataflow id="226" from="StgValue_225" to="p_Result_4" fromId="225" toId="47">
</dataflow>
<dataflow id="227" from="_ssdm_op_Write.bram.i32" to="StgValue_48" fromId="160" toId="48">
</dataflow>
<dataflow id="228" from="out_bits_V_addr_1" to="StgValue_48" fromId="19" toId="48">
</dataflow>
<dataflow id="229" from="p_Result_4" to="StgValue_48" fromId="47" toId="48">
</dataflow>
<dataflow id="231" from="StgValue_230" to="StgValue_48" fromId="230" toId="48">
</dataflow>
<dataflow id="233" from="StgValue_232" to="i1" fromId="232" toId="50">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="234" from="StgValue_26" to="i1" fromId="26" toId="50">
</dataflow>
<dataflow id="235" from="i_6" to="i1" fromId="53" toId="50">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="236" from="StgValue_64" to="i1" fromId="64" toId="50">
<BackEdge/>
</dataflow>
<dataflow id="237" from="i1" to="exitcond" fromId="50" toId="51">
</dataflow>
<dataflow id="239" from="StgValue_238" to="exitcond" fromId="238" toId="51">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecLoopTripCount" to="empty_63" fromId="132" toId="52">
</dataflow>
<dataflow id="242" from="StgValue_241" to="empty_63" fromId="241" toId="52">
</dataflow>
<dataflow id="243" from="StgValue_241" to="empty_63" fromId="241" toId="52">
</dataflow>
<dataflow id="244" from="StgValue_241" to="empty_63" fromId="241" toId="52">
</dataflow>
<dataflow id="245" from="i1" to="i_6" fromId="50" toId="53">
</dataflow>
<dataflow id="247" from="StgValue_246" to="i_6" fromId="246" toId="53">
</dataflow>
<dataflow id="248" from="exitcond" to="StgValue_54" fromId="51" toId="54">
</dataflow>
<dataflow id="249" from="i1" to="tmp_62" fromId="50" toId="55">
</dataflow>
<dataflow id="250" from="out_bits_V" to="out_bits_V_addr_2" fromId="10" toId="56">
</dataflow>
<dataflow id="251" from="StgValue_144" to="out_bits_V_addr_2" fromId="144" toId="56">
</dataflow>
<dataflow id="252" from="tmp_62" to="out_bits_V_addr_2" fromId="55" toId="56">
</dataflow>
<dataflow id="253" from="out_bits_V_addr_2" to="p_Val2_35" fromId="56" toId="57">
</dataflow>
<dataflow id="254" from="out_bits_V_addr_2" to="p_Val2_35" fromId="56" toId="59">
</dataflow>
<dataflow id="256" from="_ssdm_op_PartSelect.i32.i32.i32.i32" to="p_Result_39" fromId="255" toId="60">
</dataflow>
<dataflow id="257" from="p_Val2_35" to="p_Result_39" fromId="59" toId="60">
</dataflow>
<dataflow id="258" from="StgValue_225" to="p_Result_39" fromId="225" toId="60">
</dataflow>
<dataflow id="259" from="StgValue_184" to="p_Result_39" fromId="184" toId="60">
</dataflow>
<dataflow id="261" from="llvm.cttz.i32" to="tmp_i" fromId="260" toId="61">
</dataflow>
<dataflow id="262" from="p_Result_39" to="tmp_i" fromId="60" toId="61">
</dataflow>
<dataflow id="263" from="StgValue_217" to="tmp_i" fromId="217" toId="61">
</dataflow>
<dataflow id="264" from="c" to="c_addr" fromId="11" toId="62">
</dataflow>
<dataflow id="265" from="StgValue_144" to="c_addr" fromId="144" toId="62">
</dataflow>
<dataflow id="266" from="tmp_62" to="c_addr" fromId="55" toId="62">
</dataflow>
<dataflow id="267" from="tmp_i" to="StgValue_63" fromId="61" toId="63">
</dataflow>
<dataflow id="268" from="c_addr" to="StgValue_63" fromId="62" toId="63">
</dataflow>
<dataflow id="269" from="r_V_36" to="p_s" fromId="83" toId="65">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="270" from="StgValue_85" to="p_s" fromId="85" toId="65">
<BackEdge/>
</dataflow>
<dataflow id="271" from="in_V_read" to="p_s" fromId="9" toId="65">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="272" from="StgValue_58" to="p_s" fromId="58" toId="65">
</dataflow>
<dataflow id="273" from="shift_2" to="shift" fromId="76" toId="66">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="274" from="StgValue_85" to="shift" fromId="85" toId="66">
<BackEdge/>
</dataflow>
<dataflow id="275" from="StgValue_184" to="shift" fromId="184" toId="66">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="276" from="StgValue_58" to="shift" fromId="58" toId="66">
</dataflow>
<dataflow id="277" from="i_7" to="i2" fromId="70" toId="67">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="278" from="StgValue_85" to="i2" fromId="85" toId="67">
<BackEdge/>
</dataflow>
<dataflow id="279" from="StgValue_232" to="i2" fromId="232" toId="67">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="280" from="StgValue_58" to="i2" fromId="58" toId="67">
</dataflow>
<dataflow id="282" from="_ssdm_op_BitSelect.i1.i3.i32" to="tmp_99" fromId="281" toId="68">
</dataflow>
<dataflow id="283" from="i2" to="tmp_99" fromId="67" toId="68">
</dataflow>
<dataflow id="285" from="StgValue_284" to="tmp_99" fromId="284" toId="68">
</dataflow>
<dataflow id="286" from="_ssdm_op_SpecLoopTripCount" to="empty_64" fromId="132" toId="69">
</dataflow>
<dataflow id="287" from="StgValue_121" to="empty_64" fromId="121" toId="69">
</dataflow>
<dataflow id="288" from="StgValue_241" to="empty_64" fromId="241" toId="69">
</dataflow>
<dataflow id="290" from="StgValue_289" to="empty_64" fromId="289" toId="69">
</dataflow>
<dataflow id="291" from="i2" to="i_7" fromId="67" toId="70">
</dataflow>
<dataflow id="292" from="StgValue_246" to="i_7" fromId="246" toId="70">
</dataflow>
<dataflow id="293" from="tmp_99" to="StgValue_71" fromId="68" toId="71">
</dataflow>
<dataflow id="294" from="i2" to="tmp_64" fromId="67" toId="72">
</dataflow>
<dataflow id="295" from="c" to="c_addr_1" fromId="11" toId="73">
</dataflow>
<dataflow id="296" from="StgValue_144" to="c_addr_1" fromId="144" toId="73">
</dataflow>
<dataflow id="297" from="tmp_64" to="c_addr_1" fromId="72" toId="73">
</dataflow>
<dataflow id="298" from="c_addr_1" to="c_load" fromId="73" toId="74">
</dataflow>
<dataflow id="299" from="c_addr_1" to="c_load" fromId="73" toId="75">
</dataflow>
<dataflow id="300" from="c_load" to="shift_2" fromId="75" toId="76">
</dataflow>
<dataflow id="301" from="shift" to="shift_2" fromId="66" toId="76">
</dataflow>
<dataflow id="303" from="_ssdm_op_BitSelect.i1.i32.i32" to="isNeg" fromId="302" toId="77">
</dataflow>
<dataflow id="304" from="c_load" to="isNeg" fromId="75" toId="77">
</dataflow>
<dataflow id="305" from="StgValue_225" to="isNeg" fromId="225" toId="77">
</dataflow>
<dataflow id="306" from="StgValue_184" to="tmp_65" fromId="184" toId="78">
</dataflow>
<dataflow id="307" from="c_load" to="tmp_65" fromId="75" toId="78">
</dataflow>
<dataflow id="308" from="isNeg" to="ush" fromId="77" toId="79">
</dataflow>
<dataflow id="309" from="tmp_65" to="ush" fromId="78" toId="79">
</dataflow>
<dataflow id="310" from="c_load" to="ush" fromId="75" toId="79">
</dataflow>
<dataflow id="311" from="ush" to="tmp_66" fromId="79" toId="80">
</dataflow>
<dataflow id="312" from="p_s" to="r_V" fromId="65" toId="81">
</dataflow>
<dataflow id="313" from="tmp_66" to="r_V" fromId="80" toId="81">
</dataflow>
<dataflow id="314" from="p_s" to="r_V_8" fromId="65" toId="82">
</dataflow>
<dataflow id="315" from="tmp_66" to="r_V_8" fromId="80" toId="82">
</dataflow>
<dataflow id="316" from="isNeg" to="r_V_36" fromId="77" toId="83">
</dataflow>
<dataflow id="317" from="r_V" to="r_V_36" fromId="81" toId="83">
</dataflow>
<dataflow id="318" from="r_V_8" to="r_V_36" fromId="82" toId="83">
</dataflow>
<dataflow id="319" from="c_load" to="tmp_67" fromId="75" toId="84">
</dataflow>
<dataflow id="321" from="StgValue_320" to="tmp_67" fromId="320" toId="84">
</dataflow>
<dataflow id="322" from="tmp_67" to="StgValue_85" fromId="84" toId="85">
</dataflow>
<dataflow id="323" from="p_s" to="p_Val2_9_in" fromId="65" toId="86">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="324" from="StgValue_71" to="p_Val2_9_in" fromId="71" toId="86">
</dataflow>
<dataflow id="325" from="r_V_36" to="p_Val2_9_in" fromId="83" toId="86">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
<literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="326" from="StgValue_85" to="p_Val2_9_in" fromId="85" toId="86">
</dataflow>
<dataflow id="327" from="shift" to="shift_1" fromId="66" toId="87">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="328" from="StgValue_71" to="shift_1" fromId="71" toId="87">
</dataflow>
<dataflow id="329" from="shift_2" to="shift_1" fromId="76" toId="87">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
<literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="330" from="StgValue_85" to="shift_1" fromId="85" toId="87">
</dataflow>
<dataflow id="332" from="StgValue_331" to="tmp_68" fromId="331" toId="88">
</dataflow>
<dataflow id="333" from="prescale_read" to="tmp_68" fromId="8" toId="88">
</dataflow>
<dataflow id="334" from="tmp_68" to="tmp_82_cast" fromId="88" toId="89">
</dataflow>
<dataflow id="335" from="tmp_82_cast" to="newexp" fromId="89" toId="90">
</dataflow>
<dataflow id="336" from="shift_1" to="newexp" fromId="87" toId="90">
</dataflow>
<dataflow id="337" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_101" fromId="302" toId="91">
</dataflow>
<dataflow id="338" from="newexp" to="tmp_101" fromId="90" toId="91">
</dataflow>
<dataflow id="339" from="StgValue_225" to="tmp_101" fromId="225" toId="91">
</dataflow>
<dataflow id="340" from="in_V_read" to="tmp_69" fromId="9" toId="92">
</dataflow>
<dataflow id="342" from="StgValue_341" to="tmp_69" fromId="341" toId="92">
</dataflow>
<dataflow id="343" from="tmp_101" to="or_cond" fromId="91" toId="93">
</dataflow>
<dataflow id="344" from="tmp_69" to="or_cond" fromId="92" toId="93">
</dataflow>
<dataflow id="345" from="newexp" to="tmp_102" fromId="90" toId="94">
</dataflow>
<dataflow id="347" from="_ssdm_op_PartSelect.i52.i63.i32.i32" to="phitmp1" fromId="346" toId="95">
</dataflow>
<dataflow id="348" from="p_Val2_9_in" to="phitmp1" fromId="86" toId="95">
</dataflow>
<dataflow id="350" from="StgValue_349" to="phitmp1" fromId="349" toId="95">
</dataflow>
<dataflow id="352" from="StgValue_351" to="phitmp1" fromId="351" toId="95">
</dataflow>
<dataflow id="353" from="or_cond" to="significand_V" fromId="93" toId="96">
</dataflow>
<dataflow id="355" from="StgValue_354" to="significand_V" fromId="354" toId="96">
</dataflow>
<dataflow id="356" from="phitmp1" to="significand_V" fromId="95" toId="96">
</dataflow>
<dataflow id="357" from="or_cond" to="out_exp_V" fromId="93" toId="97">
</dataflow>
<dataflow id="359" from="StgValue_358" to="out_exp_V" fromId="358" toId="97">
</dataflow>
<dataflow id="360" from="tmp_102" to="out_exp_V" fromId="94" toId="97">
</dataflow>
<dataflow id="362" from="_ssdm_op_BitConcatenate.i64.i1.i11.i52" to="p_Result_40" fromId="361" toId="98">
</dataflow>
<dataflow id="364" from="StgValue_363" to="p_Result_40" fromId="363" toId="98">
</dataflow>
<dataflow id="365" from="out_exp_V" to="p_Result_40" fromId="97" toId="98">
</dataflow>
<dataflow id="366" from="significand_V" to="p_Result_40" fromId="96" toId="98">
</dataflow>
<dataflow id="367" from="p_Result_40" to="result_write_assign" fromId="98" toId="99">
</dataflow>
<dataflow id="368" from="result_write_assign" to="StgValue_100" fromId="99" toId="100">
</dataflow>
<dataflow id="369" from="exitcond6" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="370" from="exitcond" to="StgValue_4" fromId="51" toId="4">
</dataflow>
<dataflow id="371" from="tmp_99" to="StgValue_6" fromId="68" toId="6">
</dataflow>
<dataflow id="372" from="tmp_99" to="StgValue_7" fromId="68" toId="7">
</dataflow>
<dataflow id="373" from="tmp_67" to="StgValue_7" fromId="84" toId="7">
</dataflow>
</dataflows>


</stg>
