NET "clk" TNM_NET = "clk";
TIMESPEC "TS_clk" = PERIOD "clk" 10 ns HIGH 50 %;
#PACE: Start of Constraints generated by PACE

#PACE: Start of PACE I/O Pin Assignments
NET "blue[0]"  LOC = "D15"  ; 
NET "blue[1]"  LOC = "E15"  ; 
NET "blue[2]"  LOC = "H15"  ; 
NET "blue[3]"  LOC = "J15"  ; 
NET "blue[4]"  LOC = "C13"  ; 
NET "blue[5]"  LOC = "D13"  ; 
NET "blue[6]"  LOC = "D14"  ; 
NET "blue[7]"  LOC = "E14"  ; 
NET "clk"  LOC = "AJ15"  ; 
NET "green[0]"  LOC = "G10"  ; 
NET "green[1]"  LOC = "E10"  ; 
NET "green[2]"  LOC = "D10"  ; 
NET "green[3]"  LOC = "D8"  ; 
NET "green[4]"  LOC = "C8"  ; 
NET "green[5]"  LOC = "H11"  ; 
NET "green[6]"  LOC = "G11"  ; 
NET "green[7]"  LOC = "E11"  ; 
NET "hsync"  LOC = "B8"  ; 
NET "pixel_clk"  LOC = "H12"  ; 
NET "ps2_clk"  LOC = "Ad6"  ; 
NET "ps2_clk_key"  LOC = "AG2"  ;
NET "ps2_data"  LOC = "Ad5"  ; 
NET "ps2_data_key"  LOC = "AG1"  ;
NET "red[0]"  LOC = "G8"  ; 
NET "red[1]"  LOC = "H9"  ; 
NET "red[2]"  LOC = "G9"  ; 
NET "red[3]"  LOC = "F9"  ; 
NET "red[4]"  LOC = "F10"  ; 
NET "red[5]"  LOC = "D7"  ; 
NET "red[6]"  LOC = "C7"  ; 
NET "red[7]"  LOC = "H10"  ; 
NET "reset_n"  LOC = "AG5"  ; 
NET "vga_blank_z"  LOC = "A8"  ; 
NET "vga_comp_synch"  LOC = "G12"  ; 
NET "vsync"  LOC = "D11"  ; 

#PACE: Start of PACE Area Constraints

#PACE: Start of PACE Prohibit Constraints

#PACE: End of Constraints generated by PACE
