<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Trng Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Trng Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_l21___t_r_n_g.html">True Random Generator</a><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo;  &#124; <a class="el" href="group___s_a_m3_x_a___t_r_n_g.html">True Random Number Generator</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>TRNG hardware registers.  
 <a href="struct_trng.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2trng_8h_source.html">trng.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a9cfcd682a2ea9822800f58ffce6cf3b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_r_n_g___c_t_r_l_a___type.html">TRNG_CTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_trng.html#a9cfcd682a2ea9822800f58ffce6cf3b5">CTRLA</a></td></tr>
<tr class="memdesc:a9cfcd682a2ea9822800f58ffce6cf3b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 8) Control A.  <a href="#a9cfcd682a2ea9822800f58ffce6cf3b5">More...</a><br /></td></tr>
<tr class="separator:a9cfcd682a2ea9822800f58ffce6cf3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf913e5f065495ef736361f6866c2b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_trng.html#a0bf913e5f065495ef736361f6866c2b3">Reserved1</a> [0x3]</td></tr>
<tr class="separator:a0bf913e5f065495ef736361f6866c2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a416fe04df4e3d9c90c2df58ed1e27a4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_r_n_g___e_v_c_t_r_l___type.html">TRNG_EVCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_trng.html#a416fe04df4e3d9c90c2df58ed1e27a4e">EVCTRL</a></td></tr>
<tr class="memdesc:a416fe04df4e3d9c90c2df58ed1e27a4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 8) Event Control.  <a href="#a416fe04df4e3d9c90c2df58ed1e27a4e">More...</a><br /></td></tr>
<tr class="separator:a416fe04df4e3d9c90c2df58ed1e27a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512f5fb5ac6fa6a33d614ee5a018dfd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_trng.html#a512f5fb5ac6fa6a33d614ee5a018dfd3">Reserved2</a> [0x3]</td></tr>
<tr class="separator:a512f5fb5ac6fa6a33d614ee5a018dfd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4e22cb273389265d92d049e596a45c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_r_n_g___i_n_t_e_n_c_l_r___type.html">TRNG_INTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_trng.html#a1d4e22cb273389265d92d049e596a45c">INTENCLR</a></td></tr>
<tr class="memdesc:a1d4e22cb273389265d92d049e596a45c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 8) Interrupt Enable Clear.  <a href="#a1d4e22cb273389265d92d049e596a45c">More...</a><br /></td></tr>
<tr class="separator:a1d4e22cb273389265d92d049e596a45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae572c8f847c54fd0e48eb2696cb3689d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_r_n_g___i_n_t_e_n_s_e_t___type.html">TRNG_INTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_trng.html#ae572c8f847c54fd0e48eb2696cb3689d">INTENSET</a></td></tr>
<tr class="memdesc:ae572c8f847c54fd0e48eb2696cb3689d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x09 (R/W 8) Interrupt Enable Set.  <a href="#ae572c8f847c54fd0e48eb2696cb3689d">More...</a><br /></td></tr>
<tr class="separator:ae572c8f847c54fd0e48eb2696cb3689d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89290f04873cec56e1c2d14380f5dd2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_r_n_g___i_n_t_f_l_a_g___type.html">TRNG_INTFLAG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_trng.html#a89290f04873cec56e1c2d14380f5dd2d">INTFLAG</a></td></tr>
<tr class="memdesc:a89290f04873cec56e1c2d14380f5dd2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0A (R/W 8) Interrupt Flag Status and Clear.  <a href="#a89290f04873cec56e1c2d14380f5dd2d">More...</a><br /></td></tr>
<tr class="separator:a89290f04873cec56e1c2d14380f5dd2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac87c6089f6ee9ec946ce3968c9d9c741"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_trng.html#ac87c6089f6ee9ec946ce3968c9d9c741">Reserved3</a> [0x15]</td></tr>
<tr class="separator:ac87c6089f6ee9ec946ce3968c9d9c741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cd47294700bf8caf8aa2401e0cfec62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_t_r_n_g___d_a_t_a___type.html">TRNG_DATA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_trng.html#a6cd47294700bf8caf8aa2401e0cfec62">DATA</a></td></tr>
<tr class="memdesc:a6cd47294700bf8caf8aa2401e0cfec62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/ 32) Output Data.  <a href="#a6cd47294700bf8caf8aa2401e0cfec62">More...</a><br /></td></tr>
<tr class="separator:a6cd47294700bf8caf8aa2401e0cfec62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab31c409a5394f3502bbfab26196e2bd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_trng.html#ab31c409a5394f3502bbfab26196e2bd2">TRNG_CR</a></td></tr>
<tr class="memdesc:ab31c409a5394f3502bbfab26196e2bd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_trng.html" title="TRNG hardware registers. ">Trng</a> Offset: 0x00) Control Register  <a href="#ab31c409a5394f3502bbfab26196e2bd2">More...</a><br /></td></tr>
<tr class="separator:ab31c409a5394f3502bbfab26196e2bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a120637b5a5ec2330f2f0165852737b0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_trng.html#a120637b5a5ec2330f2f0165852737b0b">Reserved1</a> [3]</td></tr>
<tr class="separator:a120637b5a5ec2330f2f0165852737b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16cc494376a96461d230e3f5ed57a593"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_trng.html#a16cc494376a96461d230e3f5ed57a593">TRNG_IER</a></td></tr>
<tr class="memdesc:a16cc494376a96461d230e3f5ed57a593"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_trng.html" title="TRNG hardware registers. ">Trng</a> Offset: 0x10) Interrupt Enable Register  <a href="#a16cc494376a96461d230e3f5ed57a593">More...</a><br /></td></tr>
<tr class="separator:a16cc494376a96461d230e3f5ed57a593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b980be3581bf4ee1b672efd34b626d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_trng.html#a83b980be3581bf4ee1b672efd34b626d">TRNG_IDR</a></td></tr>
<tr class="memdesc:a83b980be3581bf4ee1b672efd34b626d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_trng.html" title="TRNG hardware registers. ">Trng</a> Offset: 0x14) Interrupt Disable Register  <a href="#a83b980be3581bf4ee1b672efd34b626d">More...</a><br /></td></tr>
<tr class="separator:a83b980be3581bf4ee1b672efd34b626d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43cbed942cbe6d184191ba2a5b5ae462"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_trng.html#a43cbed942cbe6d184191ba2a5b5ae462">TRNG_IMR</a></td></tr>
<tr class="memdesc:a43cbed942cbe6d184191ba2a5b5ae462"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_trng.html" title="TRNG hardware registers. ">Trng</a> Offset: 0x18) Interrupt Mask Register  <a href="#a43cbed942cbe6d184191ba2a5b5ae462">More...</a><br /></td></tr>
<tr class="separator:a43cbed942cbe6d184191ba2a5b5ae462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affca94deb8d5289b77fa927d2e379e9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_trng.html#affca94deb8d5289b77fa927d2e379e9d">TRNG_ISR</a></td></tr>
<tr class="memdesc:affca94deb8d5289b77fa927d2e379e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_trng.html" title="TRNG hardware registers. ">Trng</a> Offset: 0x1C) Interrupt Status Register  <a href="#affca94deb8d5289b77fa927d2e379e9d">More...</a><br /></td></tr>
<tr class="separator:affca94deb8d5289b77fa927d2e379e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3ce45d1102ab55dc31cd834befb698"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_trng.html#a2e3ce45d1102ab55dc31cd834befb698">Reserved2</a> [12]</td></tr>
<tr class="separator:a2e3ce45d1102ab55dc31cd834befb698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1bacc831150f007a07c7b19747bed30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_trng.html#ae1bacc831150f007a07c7b19747bed30">TRNG_ODATA</a></td></tr>
<tr class="memdesc:ae1bacc831150f007a07c7b19747bed30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_trng.html" title="TRNG hardware registers. ">Trng</a> Offset: 0x50) Output Data Register  <a href="#ae1bacc831150f007a07c7b19747bed30">More...</a><br /></td></tr>
<tr class="separator:ae1bacc831150f007a07c7b19747bed30"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>TRNG hardware registers. </p>
<p><a class="el" href="struct_trng.html" title="TRNG hardware registers. ">Trng</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component_2trng_8h_source.html#l00171">171</a> of file <a class="el" href="component_2trng_8h_source.html">trng.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a9cfcd682a2ea9822800f58ffce6cf3b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cfcd682a2ea9822800f58ffce6cf3b5">&#9670;&nbsp;</a></span>CTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_r_n_g___c_t_r_l_a___type.html">TRNG_CTRLA_Type</a> CTRLA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 (R/W 8) Control A. </p>

<p class="definition">Definition at line <a class="el" href="component_2trng_8h_source.html#l00172">172</a> of file <a class="el" href="component_2trng_8h_source.html">trng.h</a>.</p>

</div>
</div>
<a id="a6cd47294700bf8caf8aa2401e0cfec62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cd47294700bf8caf8aa2401e0cfec62">&#9670;&nbsp;</a></span>DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_t_r_n_g___d_a_t_a___type.html">TRNG_DATA_Type</a> DATA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x20 (R/ 32) Output Data. </p>

<p class="definition">Definition at line <a class="el" href="component_2trng_8h_source.html#l00180">180</a> of file <a class="el" href="component_2trng_8h_source.html">trng.h</a>.</p>

</div>
</div>
<a id="a416fe04df4e3d9c90c2df58ed1e27a4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a416fe04df4e3d9c90c2df58ed1e27a4e">&#9670;&nbsp;</a></span>EVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_r_n_g___e_v_c_t_r_l___type.html">TRNG_EVCTRL_Type</a> EVCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x04 (R/W 8) Event Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2trng_8h_source.html#l00174">174</a> of file <a class="el" href="component_2trng_8h_source.html">trng.h</a>.</p>

</div>
</div>
<a id="a1d4e22cb273389265d92d049e596a45c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d4e22cb273389265d92d049e596a45c">&#9670;&nbsp;</a></span>INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_r_n_g___i_n_t_e_n_c_l_r___type.html">TRNG_INTENCLR_Type</a> INTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x08 (R/W 8) Interrupt Enable Clear. </p>

<p class="definition">Definition at line <a class="el" href="component_2trng_8h_source.html#l00176">176</a> of file <a class="el" href="component_2trng_8h_source.html">trng.h</a>.</p>

</div>
</div>
<a id="ae572c8f847c54fd0e48eb2696cb3689d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae572c8f847c54fd0e48eb2696cb3689d">&#9670;&nbsp;</a></span>INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_r_n_g___i_n_t_e_n_s_e_t___type.html">TRNG_INTENSET_Type</a> INTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x09 (R/W 8) Interrupt Enable Set. </p>

<p class="definition">Definition at line <a class="el" href="component_2trng_8h_source.html#l00177">177</a> of file <a class="el" href="component_2trng_8h_source.html">trng.h</a>.</p>

</div>
</div>
<a id="a89290f04873cec56e1c2d14380f5dd2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89290f04873cec56e1c2d14380f5dd2d">&#9670;&nbsp;</a></span>INTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_r_n_g___i_n_t_f_l_a_g___type.html">TRNG_INTFLAG_Type</a> INTFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0A (R/W 8) Interrupt Flag Status and Clear. </p>

<p class="definition">Definition at line <a class="el" href="component_2trng_8h_source.html#l00178">178</a> of file <a class="el" href="component_2trng_8h_source.html">trng.h</a>.</p>

</div>
</div>
<a id="a120637b5a5ec2330f2f0165852737b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a120637b5a5ec2330f2f0165852737b0b">&#9670;&nbsp;</a></span>Reserved1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__trng_8h_source.html#l00048">48</a> of file <a class="el" href="component__trng_8h_source.html">component_trng.h</a>.</p>

</div>
</div>
<a id="a0bf913e5f065495ef736361f6866c2b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bf913e5f065495ef736361f6866c2b3">&#9670;&nbsp;</a></span>Reserved1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2trng_8h_source.html#l00173">173</a> of file <a class="el" href="component_2trng_8h_source.html">trng.h</a>.</p>

</div>
</div>
<a id="a2e3ce45d1102ab55dc31cd834befb698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e3ce45d1102ab55dc31cd834befb698">&#9670;&nbsp;</a></span>Reserved2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__trng_8h_source.html#l00053">53</a> of file <a class="el" href="component__trng_8h_source.html">component_trng.h</a>.</p>

</div>
</div>
<a id="a512f5fb5ac6fa6a33d614ee5a018dfd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512f5fb5ac6fa6a33d614ee5a018dfd3">&#9670;&nbsp;</a></span>Reserved2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2trng_8h_source.html#l00175">175</a> of file <a class="el" href="component_2trng_8h_source.html">trng.h</a>.</p>

</div>
</div>
<a id="ac87c6089f6ee9ec946ce3968c9d9c741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac87c6089f6ee9ec946ce3968c9d9c741">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2trng_8h_source.html#l00179">179</a> of file <a class="el" href="component_2trng_8h_source.html">trng.h</a>.</p>

</div>
</div>
<a id="ab31c409a5394f3502bbfab26196e2bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab31c409a5394f3502bbfab26196e2bd2">&#9670;&nbsp;</a></span>TRNG_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> TRNG_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_trng.html" title="TRNG hardware registers. ">Trng</a> Offset: 0x00) Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__trng_8h_source.html#l00047">47</a> of file <a class="el" href="component__trng_8h_source.html">component_trng.h</a>.</p>

</div>
</div>
<a id="a83b980be3581bf4ee1b672efd34b626d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83b980be3581bf4ee1b672efd34b626d">&#9670;&nbsp;</a></span>TRNG_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> TRNG_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_trng.html" title="TRNG hardware registers. ">Trng</a> Offset: 0x14) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__trng_8h_source.html#l00050">50</a> of file <a class="el" href="component__trng_8h_source.html">component_trng.h</a>.</p>

</div>
</div>
<a id="a16cc494376a96461d230e3f5ed57a593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16cc494376a96461d230e3f5ed57a593">&#9670;&nbsp;</a></span>TRNG_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> TRNG_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_trng.html" title="TRNG hardware registers. ">Trng</a> Offset: 0x10) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__trng_8h_source.html#l00049">49</a> of file <a class="el" href="component__trng_8h_source.html">component_trng.h</a>.</p>

</div>
</div>
<a id="a43cbed942cbe6d184191ba2a5b5ae462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43cbed942cbe6d184191ba2a5b5ae462">&#9670;&nbsp;</a></span>TRNG_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> TRNG_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_trng.html" title="TRNG hardware registers. ">Trng</a> Offset: 0x18) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__trng_8h_source.html#l00051">51</a> of file <a class="el" href="component__trng_8h_source.html">component_trng.h</a>.</p>

</div>
</div>
<a id="affca94deb8d5289b77fa927d2e379e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affca94deb8d5289b77fa927d2e379e9d">&#9670;&nbsp;</a></span>TRNG_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> TRNG_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_trng.html" title="TRNG hardware registers. ">Trng</a> Offset: 0x1C) Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__trng_8h_source.html#l00052">52</a> of file <a class="el" href="component__trng_8h_source.html">component_trng.h</a>.</p>

</div>
</div>
<a id="ae1bacc831150f007a07c7b19747bed30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1bacc831150f007a07c7b19747bed30">&#9670;&nbsp;</a></span>TRNG_ODATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> TRNG_ODATA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_trng.html" title="TRNG hardware registers. ">Trng</a> Offset: 0x50) Output Data Register </p>

<p class="definition">Definition at line <a class="el" href="component__trng_8h_source.html#l00054">54</a> of file <a class="el" href="component__trng_8h_source.html">component_trng.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>cpu/sam0_common/include/cmsis/saml21/include/component/<a class="el" href="component_2trng_8h_source.html">trng.h</a></li>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__trng_8h_source.html">component_trng.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:22 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
