# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lista_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lukas/Documents/UFBA/Projeto\ de\ Circuitos\ integrados\ digitais/Lista\ dia\ 9 {C:/Users/lukas/Documents/UFBA/Projeto de Circuitos integrados digitais/Lista dia 9/receiver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:59 on Jun 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lukas/Documents/UFBA/Projeto de Circuitos integrados digitais/Lista dia 9" C:/Users/lukas/Documents/UFBA/Projeto de Circuitos integrados digitais/Lista dia 9/receiver.v 
# -- Compiling module receiver
# 
# Top level modules:
# 	receiver
# End time: 22:09:59 on Jun 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.receiver
# vsim work.receiver 
# Start time: 22:10:03 on Jun 17,2021
# Loading work.receiver
add wave -position insertpoint sim:/receiver/*
force -freeze sim:/receiver/Clock 1 0, 0 {50 ps} -r 100
force -freeze sim:/receiver/Reset 1 0
run
force -freeze sim:/receiver/Reset 0 0
force -freeze sim:/receiver/Req 1 0, 0 {100 ps} -r 200
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/lukas/Documents/UFBA/Projeto de Circuitos integrados digitais/Lista dia 9/simulation/modelsim/Receiverwave.do}
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/receiver/Reset 1 0 -cancel 100
run
run
run
run
run
# End time: 22:14:24 on Jun 17,2021, Elapsed time: 0:04:21
# Errors: 0, Warnings: 0
