#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct  9 16:35:59 2023
# Process ID: 18076
# Current directory: D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7320 D:\000Mygit\001CourseWare\004IntegratedSystemDesign\Lab\lab2\002PRJ\ChanghongLi_lab2\ChanghongLi_lab2.xpr
# Log file: D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/vivado.log
# Journal file: D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 787.195 ; gain = 169.543
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim/xsim.dir/lab2_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  9 16:44:53 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 886.797 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 889.797 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 889.797 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 889.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 889.797 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 889.797 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 889.797 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 889.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 896.043 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 900.484 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 902.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 902.680 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 902.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 907.250 ; gain = 4.570
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 907.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 907.250 ; gain = 0.000
run 10 ms
     -200000              0              0              1           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 910.461 ; gain = 3.211
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} 79
run 10 ms
Stopped at time : 10001002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 79
step
Stopped at time : 10001002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 96
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} -line 79
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} 81
run all
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              1           0           0           1
     -200000              0              0              0           0           1           1
     -200000              0              0              1           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 910.461 ; gain = 0.000
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} 83
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} 95
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
begin to record
this is a display test
     -200000              0              0              1           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 910.461 ; gain = 0.000
step
Stopped at time : 10000001 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" Line 36
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} 46
run all
Stopped at time : 10200 us : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 46
step
Stopped at time : 10200 us : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 47
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} -line 46
run all
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              1           0           0           1
     -200000              0              0              0           0           1           1
     -200000              0              0              1           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              1           0           0           1
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 910.848 ; gain = 0.000
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} 96
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
begin to record
this is a display test
Stopped at time : 300 us : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 96
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} 98
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} -line 96
run all
Stopped at time : 1800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 98
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} 86
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 83 in file 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 95 in file 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 98 in file 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 86 in file 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv' not restored because it is no longer a breakable line.
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 914.918 ; gain = 0.000
run all
     -200000              0              0              1           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
     -200000              0              0              0           0           0           1
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 914.918 ; gain = 0.000
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} 99
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ms
begin to record
this is a display test
Stopped at time : 1800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 99
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} -line 81
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} 82
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 918.391 ; gain = 0.000
run 2 ms
Stopped at time : 1800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 99
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 918.391 ; gain = 0.000
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv} 88
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv} 87
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
begin to record
this is a display test
Stopped at time : 1200 us : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" Line 87
step
Stopped at time : 1200 us : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" Line 34
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} 79
run all
Stopped at time : 1200 us : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" Line 88
run all
Stopped at time : 1200 us : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 79
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 82 in file 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv' not restored because it is no longer a breakable line.
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 918.391 ; gain = 0.000
run all
Stopped at time : 300 us : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 79
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} -line 79
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} 81
run all
Stopped at time : 300 us : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 81
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} 84
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} -line 81
run all
Stopped at time : 300 us : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 99
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} -line 99
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} 101
run all
Stopped at time : 1200 us : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" Line 87
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv} -line 87
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv} -line 88
run all
Stopped at time : 1200 us : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 84
run all
Stopped at time : 1800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 101
step
Stopped at time : 1800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 102
step
Stopped at time : 1800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 103
step
Stopped at time : 1800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 104
step
Stopped at time : 1800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 105
step
Stopped at time : 1800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 139
step
Stopped at time : 1800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 141
step
Stopped at time : 1800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 142
step
Stopped at time : 1800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 150
run all
     -200001              0              0              1           0           0           1
Stopped at time : 2700 us : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 84
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} -line 84
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} -line 101
run all
     -200001              0              0              1           0           0           1
     -200001              0              0              1           0           0           1
     -200001              0              0              1           0           0           1
     -200001              0              0              1           0           0           1
     -200001              0              0              1           0           0           1
     -200000              1              0              0           1           0           1
     -200000              1              0              0           1           0           1
     -200000              1              0              0           1           0           1
     -200000              1              0              0           1           0           1
     -200000              1              0              0           1           0           1
     -200000              1              0              0           1           0           1
     -200001              0              0              1           0           0           1
     -200001              0              0              1           0           0           1
     -200001              0              0              1           0           0           1
     -200001              0              0              1           0           0           1
     -200001              0              0              1           0           0           1
     -200001              0              0              1           0           0           1
     -200000              1              0              0           1           0           1
     -200000              1              0              0           1           0           1
     -200000              1              0              0           1           0           1
     -200000              1              0              0           1           0           1
     -200000              1              0              0           1           0           1
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 918.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 918.391 ; gain = 0.000
run all
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              0              1              0           0           1           0
0              0              1              0           0           1           0
0              0              1              0           0           1           0
The test is done
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:50 . Memory (MB): peak = 918.391 ; gain = 0.000
run all
0              0              1              0           0           1           0
run: Time (s): cpu = 00:01:42 ; elapsed = 00:02:25 . Memory (MB): peak = 980.355 ; gain = 0.801
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
begin to record
this is a display test
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              0              1              0           0           1           0
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1014.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
inc_exp   dec_exp   hold_exp  inc       dec       hold      pass
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.211 ; gain = 0.000
run all
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              0              0              0           0           1           1
0              0              0              0           0           1           1
0              0              0              0           0           1           1
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1014.211 ; gain = 0.000
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv} 140
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv} 168
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
begin to record
inc_exp   dec_exp   hold_exp  inc       dec       hold      pass
this is a display test
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
Stopped at time : 18600 us : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" Line 140
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1014.211 ; gain = 0.000
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv} 141
run all
Stopped at time : 19200 us : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" Line 141
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 140 in file 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 168 in file 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 141 in file 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv' not restored because it is no longer a breakable line.
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
inc_exp   dec_exp   hold_exp  inc       dec       hold      pass
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.211 ; gain = 0.000
run all
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
The test is done
run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 1014.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
inc_exp   dec_exp   hold_exp  inc       dec       hold      pass
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
inc_exp   dec_exp   hold_exp  inc       dec       hold      pass
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.211 ; gain = 0.000
run all
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              0              1              0           0           1           0
run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 1014.211 ; gain = 0.000
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} 78
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} -line 78
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} 84
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} 101
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
inc_exp   dec_exp   hold_exp  inc       dec       hold      pass
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.211 ; gain = 0.000
run all
Stopped at time : 2100 us : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 84
run all
Stopped at time : 2700002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 101
run all
1              0              0              1           0           0           1
Stopped at time : 3600 us : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 84
run all
Stopped at time : 4200002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 101
run all
0              1              0              0           1           0           1
Stopped at time : 7200002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 84
run all
Stopped at time : 7800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 101
step
Stopped at time : 7800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 102
step
Stopped at time : 7800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 103
step
Stopped at time : 7800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 104
step
Stopped at time : 7800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 105
step
Stopped at time : 7800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 140
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
inc_exp   dec_exp   hold_exp  inc       dec       hold      pass
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.574 ; gain = 0.000
run all
Stopped at time : 2100 us : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 84
run all
Stopped at time : 2700002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 101
run all
1              0              0              1           0           0           1
Stopped at time : 3600 us : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 84
run all
Stopped at time : 4200002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 101
run all
0              1              0              0           1           0           1
Stopped at time : 7200002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 84
run all
Stopped at time : 7800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 101
step
Stopped at time : 7800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 102
step
Stopped at time : 7800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 103
step
Stopped at time : 7800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 104
step
Stopped at time : 7800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 105
step
Stopped at time : 7800002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 139
run all
0              0              1              0           0           1           1
Stopped at time : 33300002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 84
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1016.574 ; gain = 0.000
run all
Stopped at time : 33900002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 101
step
Stopped at time : 33900002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 102
step
Stopped at time : 33900002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 103
step
Stopped at time : 33900002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 104
step
Stopped at time : 33900002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 105
run all
0              0              1              0           0           1           1
Stopped at time : 38100002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 84
step
Stopped at time : 38100002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 86
run all
Stopped at time : 38700002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 101
run all
0              0              1              0           0           1           1
Stopped at time : 42600002 ns : File "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" Line 84
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} -line 84
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv} -line 101
run all
The test is done
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
inc_exp   dec_exp   hold_exp  inc       dec       hold      pass
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.574 ; gain = 0.000
run all
1              0              0              1           0           0           1
0              1              0              0           1           0           1
0              0              1              0           0           1           1
0              0              1              0           0           1           1
0              0              1              0           0           1           1
The test is done
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 1016.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
inc_exp   dec_exp   hold_exp  inc       dec       hold      pass
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.574 ; gain = 0.000
run all
begin the forward test
begin the enter test
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
begin the exit test
1              0              0              1           0           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
begin the backward test
begin the reach_low test
0              1              0              0           1           0           1
begin the reach_max test
0              0              1              0           0           1           1
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1016.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
inc_exp   dec_exp   hold_exp  inc       dec       hold      pass
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.574 ; gain = 0.000
run all
begin the forward test
begin the enter test
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
begin the exit test
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
begin the backward test
begin the reach_low test
begin the reach_max test
0              0              1              0           0           1           1
0              0              1              0           0           1           1
begin the exit_fail test
0              0              1              0           0           1           1
begin the enter_fail test
0              0              1              0           0           1           1
The test is done
run: Time (s): cpu = 00:00:40 ; elapsed = 00:01:10 . Memory (MB): peak = 1016.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
begin to record
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.348 ; gain = 0.000
run all
inc_exp   dec_exp   hold_exp  inc       dec       hold      pass
begin the forward test
begin the enter test
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
begin the exit test
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
begin the backward test
begin the reach_low test
0              0              1              0           0           1           1
begin the reach_max test
0              0              1              0           0           1           1
begin the exit_fail test
0              0              1              0           0           1           1
begin the enter_fail test
0              0              1              0           0           1           1
The test is done
run: Time (s): cpu = 00:00:52 ; elapsed = 00:01:22 . Memory (MB): peak = 1017.348 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fc5d0c7a96a44841b0f93b3ff8ae4044 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_top_tb_behav xil_defaultlib.lab2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stim_gen
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.lab1_top
Compiling module xil_defaultlib.lab2_top_tb
WARNING: [XSIM 43-3373] "D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv" Line 90. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_top_tb_behav -key {Behavioral:sim_1:Functional:lab2_top_tb} -tclbatch {lab2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
this is a display test
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.348 ; gain = 0.000
run all
*******The Test begin*******
inc_exp   dec_exp   hold_exp  inc       dec       hold      pass
begin the forward test
begin the enter test
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
1              0              0              1           0           0           1
begin the exit test
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
0              1              0              0           1           0           1
begin the backward test
begin the reach_low test
0              0              1              0           0           1           1
begin the reach_max test
0              0              1              0           0           1           1
begin the exit_fail test
0              0              1              0           0           1           1
begin the enter_fail test
0              0              1              0           0           1           1
*******The Test is done*******
run: Time (s): cpu = 00:00:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1017.348 ; gain = 0.000
set_property top lab1_top [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  9 23:33:32 2023...
