{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 14:20:15 2016 " "Info: Processing started: Mon Dec 05 14:20:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off transmult -c transmult " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off transmult -c transmult" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg8bit " "Info: Found entity 1: reg8bit" {  } { { "reg8bit.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/reg8bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mac.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Info: Found entity 1: mac" {  } { { "mac.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mac.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmult.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file transmult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 transmult " "Info: Found entity 1: transmult" {  } { { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult1 " "Info: Found entity 1: mult1" {  } { { "mult1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mult1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dff1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff1 " "Info: Found entity 1: dff1" {  } { { "dff1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dff1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder1.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder1 " "Info: Found entity 1: adder1" {  } { { "adder1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/adder1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_MUX " "Info: Found entity 1: REG_MUX" {  } { { "REG_MUX.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/REG_MUX.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_input_selector.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mac_input_selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_input_selector " "Info: Found entity 1: mac_input_selector" {  } { { "mac_input_selector.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mac_input_selector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.v(25) " "Warning (10268): Verilog HDL information at controller.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file matrix_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_register " "Info: Found entity 1: matrix_register" {  } { { "matrix_register.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/matrix_register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "feedback_gate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file feedback_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 feedback_gate " "Info: Found entity 1: feedback_gate" {  } { { "feedback_gate.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/feedback_gate.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mult1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_MULT1 " "Info: Found entity 1: LPM_MULT1" {  } { { "LPM_MULT1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/LPM_MULT1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcfilter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dcfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfilter " "Info: Found entity 1: dcfilter" {  } { { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file output_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_register " "Info: Found entity 1: output_register" {  } { { "output_register.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/output_register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "from_pos_half_cycle_buffer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file from_pos_half_cycle_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 from_pos_half_cycle_buffer " "Info: Found entity 1: from_pos_half_cycle_buffer" {  } { { "from_pos_half_cycle_buffer.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/from_pos_half_cycle_buffer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "dout packed from_pos_half_cycle_buffer.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at from_pos_half_cycle_buffer.v(5): data type declaration for \"dout\" declares packed dimensions but the port declaration declaration does not" {  } { { "from_pos_half_cycle_buffer.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/from_pos_half_cycle_buffer.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "dout from_pos_half_cycle_buffer.v(7) " "Info (10499): HDL info at from_pos_half_cycle_buffer.v(7): see declaration for object \"dout\"" {  } { { "from_pos_half_cycle_buffer.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/from_pos_half_cycle_buffer.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "transmult " "Info: Elaborating entity \"transmult\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst2 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst2\"" {  } { { "transmult.bdf" "inst2" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 304 248 448 560 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_register output_register:inst1 " "Info: Elaborating entity \"output_register\" for hierarchy \"output_register:inst1\"" {  } { { "transmult.bdf" "inst1" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -96 1640 1832 96 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac mac:mac1 " "Info: Elaborating entity \"mac\" for hierarchy \"mac:mac1\"" {  } { { "transmult.bdf" "mac1" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -96 1104 1304 32 "mac1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "feedback_gate mac:mac1\|feedback_gate:inst1 " "Info: Elaborating entity \"feedback_gate\" for hierarchy \"mac:mac1\|feedback_gate:inst1\"" {  } { { "mac.bdf" "inst1" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mac.bdf" { { 72 792 968 168 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder1 mac:mac1\|adder1:inst2 " "Info: Elaborating entity \"adder1\" for hierarchy \"mac:mac1\|adder1:inst2\"" {  } { { "mac.bdf" "inst2" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mac.bdf" { { 48 552 712 144 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "adder1.v" "lpm_add_sub_component" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/adder1.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "adder1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/adder1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "adder1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/adder1.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addcore mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder " "Info: Elaborating entity \"addcore\" for hierarchy \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\"" {  } { { "lpm_add_sub.tdf" "adder" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\", which is child of megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "adder1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/adder1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\"" {  } { { "addcore.tdf" "oflow_node" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "adder1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/adder1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\"" {  } { { "addcore.tdf" "result_node" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "adder1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/adder1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "result_ext_latency_ffs" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "adder1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/adder1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "carry_ext_latency_ffs" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"mac:mac1\|adder1:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "adder1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/adder1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfilter mac:mac1\|dcfilter:inst3 " "Info: Elaborating entity \"dcfilter\" for hierarchy \"mac:mac1\|dcfilter:inst3\"" {  } { { "mac.bdf" "inst3" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mac.bdf" { { 56 352 528 152 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult1 mac:mac1\|mult1:inst " "Info: Elaborating entity \"mult1\" for hierarchy \"mac:mac1\|mult1:inst\"" {  } { { "mac.bdf" "inst" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mac.bdf" { { 32 160 328 128 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult1.v" "lpm_mult_component" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mult1.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mult1.v" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Info: Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Info: Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Info: Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Info: Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mult1.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mult1.v" 58 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o0n.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_o0n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o0n " "Info: Found entity 1: mult_o0n" {  } { { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_o0n mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated " "Info: Elaborating entity \"mult_o0n\" for hierarchy \"mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_input_selector mac_input_selector:inst11 " "Info: Elaborating entity \"mac_input_selector\" for hierarchy \"mac_input_selector:inst11\"" {  } { { "transmult.bdf" "inst11" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -96 648 840 224 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_MUX mac_input_selector:inst11\|REG_MUX:mac1_input_a " "Info: Elaborating entity \"REG_MUX\" for hierarchy \"mac_input_selector:inst11\|REG_MUX:mac1_input_a\"" {  } { { "mac_input_selector.bdf" "mac1_input_a" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/mac_input_selector.bdf" { { -376 360 504 -136 "mac1_input_a" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mac_input_selector:inst11\|REG_MUX:mac1_input_a\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"mac_input_selector:inst11\|REG_MUX:mac1_input_a\|lpm_mux:lpm_mux_component\"" {  } { { "REG_MUX.v" "lpm_mux_component" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/REG_MUX.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mac_input_selector:inst11\|REG_MUX:mac1_input_a\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"mac_input_selector:inst11\|REG_MUX:mac1_input_a\|lpm_mux:lpm_mux_component\"" {  } { { "REG_MUX.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/REG_MUX.v" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mac_input_selector:inst11\|REG_MUX:mac1_input_a\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"mac_input_selector:inst11\|REG_MUX:mac1_input_a\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 12 " "Info: Parameter \"lpm_size\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Info: Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "REG_MUX.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/REG_MUX.v" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ugc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ugc " "Info: Found entity 1: mux_ugc" {  } { { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ugc mac_input_selector:inst11\|REG_MUX:mac1_input_a\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated " "Info: Elaborating entity \"mux_ugc\" for hierarchy \"mac_input_selector:inst11\|REG_MUX:mac1_input_a\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_register matrix_register:inst " "Info: Elaborating entity \"matrix_register\" for hierarchy \"matrix_register:inst\"" {  } { { "transmult.bdf" "inst" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -96 336 504 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8bit matrix_register:inst\|reg8bit:a11 " "Info: Elaborating entity \"reg8bit\" for hierarchy \"matrix_register:inst\|reg8bit:a11\"" {  } { { "matrix_register.v" "a11" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/matrix_register.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "from_pos_half_cycle_buffer from_pos_half_cycle_buffer:inst3 " "Info: Elaborating entity \"from_pos_half_cycle_buffer\" for hierarchy \"from_pos_half_cycle_buffer:inst3\"" {  } { { "transmult.bdf" "inst3" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 192 1248 1392 288 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "292 " "Info: Ignored 292 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "292 " "Info: Ignored 292 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "220 " "Info: Ignored 220 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "220 " "Info: Ignored 220 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.map.smsg " "Info: Generated suppressed messages file C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1113 " "Info: Implemented 1113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Info: Implemented 47 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1055 " "Info: Implemented 1055 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 14:20:21 2016 " "Info: Processing ended: Mon Dec 05 14:20:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 14:20:22 2016 " "Info: Processing started: Mon Dec 05 14:20:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off transmult -c transmult " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off transmult -c transmult" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "transmult EP1C3T100A8 " "Info: Selected device EP1C3T100A8 for design \"transmult\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100C8 " "Info: Device EP1C3T100C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Info: Pin ~nCSO~ is reserved at location 6" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 1485 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Info: Pin ~ASDO~ is reserved at location 17" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 1486 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "Critical Warning: No exact pin location assignment(s) for 58 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[5\] " "Info: Pin counter\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { counter[5] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 472 464 640 488 "counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 511 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[4\] " "Info: Pin counter\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { counter[4] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 472 464 640 488 "counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 512 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[3\] " "Info: Pin counter\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { counter[3] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 472 464 640 488 "counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 513 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[2\] " "Info: Pin counter\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { counter[2] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 472 464 640 488 "counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 514 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[1\] " "Info: Pin counter\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { counter[1] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 472 464 640 488 "counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 515 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[0\] " "Info: Pin counter\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { counter[0] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 472 464 640 488 "counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 516 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[15\] " "Info: Pin dout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[15] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 517 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[14\] " "Info: Pin dout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[14] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 518 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[13\] " "Info: Pin dout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[13] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 519 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[12\] " "Info: Pin dout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[12] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 520 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[11\] " "Info: Pin dout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[11] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 521 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[10\] " "Info: Pin dout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[10] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 522 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[9\] " "Info: Pin dout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[9] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 523 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[8\] " "Info: Pin dout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[8] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 524 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[7\] " "Info: Pin dout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[7] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 525 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[6\] " "Info: Pin dout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[6] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 526 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[5\] " "Info: Pin dout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[5] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 527 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[4\] " "Info: Pin dout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[4] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 528 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[3\] " "Info: Pin dout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[3] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 529 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[2\] " "Info: Pin dout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[2] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 530 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[1\] " "Info: Pin dout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[1] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 531 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[0\] " "Info: Pin dout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[0] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 532 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1_sel\[2\] " "Info: Pin mac1_sel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1_sel[2] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 168 1736 1912 184 "mac1_sel\[2..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1_sel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 541 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1_sel\[1\] " "Info: Pin mac1_sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1_sel[1] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 168 1736 1912 184 "mac1_sel\[2..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1_sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 542 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1_sel\[0\] " "Info: Pin mac1_sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1_sel[0] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 168 1736 1912 184 "mac1_sel\[2..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1_sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 543 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[15\] " "Info: Pin mac1out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[15] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 544 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[14\] " "Info: Pin mac1out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[14] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 545 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[13\] " "Info: Pin mac1out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[13] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 546 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[12\] " "Info: Pin mac1out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[12] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 547 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[11\] " "Info: Pin mac1out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[11] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[10\] " "Info: Pin mac1out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[10] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[9\] " "Info: Pin mac1out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[9] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 550 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[8\] " "Info: Pin mac1out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[8] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 551 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[7\] " "Info: Pin mac1out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[7] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 552 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[6\] " "Info: Pin mac1out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[6] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[5\] " "Info: Pin mac1out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[5] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 554 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[4\] " "Info: Pin mac1out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[4] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 555 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[3\] " "Info: Pin mac1out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[3] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 556 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[2\] " "Info: Pin mac1out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[2] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 557 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[1\] " "Info: Pin mac1out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[1] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 558 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[0\] " "Info: Pin mac1out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[0] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 559 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_counter\[5\] " "Info: Pin output_counter\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { output_counter[5] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 504 472 648 520 "output_counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 560 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_counter\[4\] " "Info: Pin output_counter\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { output_counter[4] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 504 472 648 520 "output_counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 561 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_counter\[3\] " "Info: Pin output_counter\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { output_counter[3] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 504 472 648 520 "output_counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 562 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_counter\[2\] " "Info: Pin output_counter\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { output_counter[2] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 504 472 648 520 "output_counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 563 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_counter\[1\] " "Info: Pin output_counter\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { output_counter[1] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 504 472 648 520 "output_counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 564 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_counter\[0\] " "Info: Pin output_counter\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { output_counter[0] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 504 472 648 520 "output_counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_counter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 565 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { clk } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 566 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { reset } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 120 -96 72 136 "reset" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 568 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cf_load " "Info: Pin cf_load not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { cf_load } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 344 -88 80 360 "cf_load" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cf_load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 567 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[0\] " "Info: Pin din\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { din[0] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 540 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[1\] " "Info: Pin din\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { din[1] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 539 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[7\] " "Info: Pin din\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { din[7] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 533 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[6\] " "Info: Pin din\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { din[6] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 534 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[5\] " "Info: Pin din\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { din[5] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 535 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[4\] " "Info: Pin din\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { din[4] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 536 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[3\] " "Info: Pin din\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { din[3] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 537 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[2\] " "Info: Pin din\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { din[2] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 538 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 10 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 10" {  } { { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "reset Global clock in PIN 66 " "Info: Automatically promoted signal \"reset\" to use Global clock in PIN 66" {  } { { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 120 -96 72 136 "reset" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "56 unused 3.3V 9 47 0 " "Info: Number of I/O pins in group: 56 (unused VREF, 3.3V VCCIO, 9 input, 47 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 11 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 17 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 16 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 17 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.979 ns register register " "Info: Estimated most critical path is register to register delay of 14.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|mac1b_sel\[0\] 1 REG LAB_X17_Y10 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y10; Fanout = 33; REG Node = 'controller:inst2\|mac1b_sel\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|mac1b_sel[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.442 ns) 1.406 ns mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~38 2 COMB LAB_X21_Y10 1 " "Info: 2: + IC(0.964 ns) + CELL(0.442 ns) = 1.406 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~38'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { controller:inst2|mac1b_sel[0] mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~38 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.114 ns) 2.113 ns mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~39 3 COMB LAB_X21_Y10 1 " "Info: 3: + IC(0.593 ns) + CELL(0.114 ns) = 2.113 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~39'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~38 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~39 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(0.114 ns) 3.736 ns mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~40 4 COMB LAB_X12_Y10 1 " "Info: 4: + IC(1.509 ns) + CELL(0.114 ns) = 3.736 ns; Loc. = LAB_X12_Y10; Fanout = 1; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~40'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~39 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~40 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.590 ns) 5.140 ns mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\] 5 COMB LAB_X12_Y8 1 " "Info: 5: + IC(0.814 ns) + CELL(0.590 ns) = 5.140 ns; Loc. = LAB_X12_Y8; Fanout = 1; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~40 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0] } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.442 ns) 6.115 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|cs2a\[0\] 6 COMB LAB_X12_Y8 9 " "Info: 6: + IC(0.533 ns) + CELL(0.442 ns) = 6.115 ns; Loc. = LAB_X12_Y8; Fanout = 9; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|cs2a\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[0] } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.442 ns) 7.519 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|le3a\[8\] 7 COMB LAB_X12_Y6 3 " "Info: 7: + IC(0.962 ns) + CELL(0.442 ns) = 7.519 ns; Loc. = LAB_X12_Y6; Fanout = 3; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|le3a\[8\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[0] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le3a[8] } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.423 ns) 9.206 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[1\]~27 8 COMB LAB_X11_Y7 2 " "Info: 8: + IC(1.264 ns) + CELL(0.423 ns) = 9.206 ns; Loc. = LAB_X11_Y7; Fanout = 2; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[1\]~27'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le3a[8] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 9.284 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[2\]~22 9 COMB LAB_X11_Y7 2 " "Info: 9: + IC(0.000 ns) + CELL(0.078 ns) = 9.284 ns; Loc. = LAB_X11_Y7; Fanout = 2; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[2\]~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~22 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.271 ns) 9.555 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[3\]~17 10 COMB LAB_X11_Y7 3 " "Info: 10: + IC(0.000 ns) + CELL(0.271 ns) = 9.555 ns; Loc. = LAB_X11_Y7; Fanout = 3; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[3\]~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~22 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[3]~17 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 10.234 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[6\]~0 11 COMB LAB_X11_Y7 3 " "Info: 11: + IC(0.000 ns) + CELL(0.679 ns) = 10.234 ns; Loc. = LAB_X11_Y7; Fanout = 3; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[6\]~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[3]~17 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[6]~0 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.432 ns) 11.909 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_2~12COUT1_84 12 COMB LAB_X11_Y5 2 " "Info: 12: + IC(1.243 ns) + CELL(0.432 ns) = 11.909 ns; Loc. = LAB_X11_Y5; Fanout = 2; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_2~12COUT1_84'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[6]~0 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~12COUT1_84 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 12.517 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_2~5 13 COMB LAB_X11_Y5 3 " "Info: 13: + IC(0.000 ns) + CELL(0.608 ns) = 12.517 ns; Loc. = LAB_X11_Y5; Fanout = 3; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_2~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~12COUT1_84 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.432 ns) 14.192 ns mac:mac1\|dcfilter:inst3\|addin\[14\]~3COUT1_68 14 COMB LAB_X12_Y3 1 " "Info: 14: + IC(1.243 ns) + CELL(0.432 ns) = 14.192 ns; Loc. = LAB_X12_Y3; Fanout = 1; COMB Node = 'mac:mac1\|dcfilter:inst3\|addin\[14\]~3COUT1_68'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~5 mac:mac1|dcfilter:inst3|addin[14]~3COUT1_68 } "NODE_NAME" } } { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 14.979 ns mac:mac1\|dcfilter:inst3\|addin\[15\] 15 REG LAB_X12_Y3 2 " "Info: 15: + IC(0.000 ns) + CELL(0.787 ns) = 14.979 ns; Loc. = LAB_X12_Y3; Fanout = 2; REG Node = 'mac:mac1\|dcfilter:inst3\|addin\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { mac:mac1|dcfilter:inst3|addin[14]~3COUT1_68 mac:mac1|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.854 ns ( 39.08 % ) " "Info: Total cell delay = 5.854 ns ( 39.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.125 ns ( 60.92 % ) " "Info: Total interconnect delay = 9.125 ns ( 60.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.979 ns" { controller:inst2|mac1b_sel[0] mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~38 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~39 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~40 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[0] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le3a[8] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~22 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[3]~17 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[6]~0 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~12COUT1_84 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~5 mac:mac1|dcfilter:inst3|addin[14]~3COUT1_68 mac:mac1|dcfilter:inst3|addin[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Info: Average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 19% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 14:20:25 2016 " "Info: Processing ended: Mon Dec 05 14:20:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 14:20:26 2016 " "Info: Processing started: Mon Dec 05 14:20:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off transmult -c transmult " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off transmult -c transmult" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 14:20:27 2016 " "Info: Processing ended: Mon Dec 05 14:20:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 14:20:28 2016 " "Info: Processing started: Mon Dec 05 14:20:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off transmult -c transmult --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off transmult -c transmult --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register controller:inst2\|mac1b_sel\[1\] register mac:mac1\|dcfilter:inst3\|addin\[15\] 30.36 MHz 32.938 ns Internal " "Info: Clock \"clk\" has Internal fmax of 30.36 MHz between source register \"controller:inst2\|mac1b_sel\[1\]\" and destination register \"mac:mac1\|dcfilter:inst3\|addin\[15\]\" (period= 32.938 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.156 ns + Longest register register " "Info: + Longest register to register delay is 16.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|mac1b_sel\[1\] 1 REG LC_X17_Y10_N4 44 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y10_N4; Fanout = 44; REG Node = 'controller:inst2\|mac1b_sel\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|mac1b_sel[1] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.246 ns) + CELL(0.114 ns) 2.360 ns mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~17 2 COMB LC_X15_Y8_N2 1 " "Info: 2: + IC(2.246 ns) + CELL(0.114 ns) = 2.360 ns; Loc. = LC_X15_Y8_N2; Fanout = 1; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.360 ns" { controller:inst2|mac1b_sel[1] mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~17 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.442 ns) 3.881 ns mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~18 3 COMB LC_X15_Y8_N3 4 " "Info: 3: + IC(1.079 ns) + CELL(0.442 ns) = 3.881 ns; Loc. = LC_X15_Y8_N3; Fanout = 4; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~18'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~17 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~18 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.292 ns) 5.453 ns mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~47 4 COMB LC_X12_Y8_N7 2 " "Info: 4: + IC(1.280 ns) + CELL(0.292 ns) = 5.453 ns; Loc. = LC_X12_Y8_N7; Fanout = 2; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~47'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~18 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~47 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.575 ns) 6.459 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|cs2a\[0\]~COUTCOUT1_13 5 COMB LC_X12_Y8_N0 2 " "Info: 5: + IC(0.431 ns) + CELL(0.575 ns) = 6.459 ns; Loc. = LC_X12_Y8_N0; Fanout = 2; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|cs2a\[0\]~COUTCOUT1_13'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~47 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[0]~COUTCOUT1_13 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 7.067 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|cs2a\[1\] 6 COMB LC_X12_Y8_N1 9 " "Info: 6: + IC(0.000 ns) + CELL(0.608 ns) = 7.067 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|cs2a\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[0]~COUTCOUT1_13 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[1] } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.292 ns) 8.673 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|le4a\[5\] 7 COMB LC_X11_Y7_N9 3 " "Info: 7: + IC(1.314 ns) + CELL(0.292 ns) = 8.673 ns; Loc. = LC_X11_Y7_N9; Fanout = 3; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|le4a\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[1] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le4a[5] } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 43 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.423 ns) 10.175 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[0\]~32 8 COMB LC_X11_Y7_N1 2 " "Info: 8: + IC(1.079 ns) + CELL(0.423 ns) = 10.175 ns; Loc. = LC_X11_Y7_N1; Fanout = 2; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[0\]~32'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le4a[5] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[0]~32 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 10.253 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[1\]~27 9 COMB LC_X11_Y7_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.078 ns) = 10.253 ns; Loc. = LC_X11_Y7_N2; Fanout = 2; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[1\]~27'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[0]~32 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 10.331 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[2\]~22 10 COMB LC_X11_Y7_N3 2 " "Info: 10: + IC(0.000 ns) + CELL(0.078 ns) = 10.331 ns; Loc. = LC_X11_Y7_N3; Fanout = 2; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[2\]~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~22 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 10.509 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[3\]~17 11 COMB LC_X11_Y7_N4 3 " "Info: 11: + IC(0.000 ns) + CELL(0.178 ns) = 10.509 ns; Loc. = LC_X11_Y7_N4; Fanout = 3; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[3\]~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~22 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[3]~17 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 11.130 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[6\]~0 12 COMB LC_X11_Y7_N7 3 " "Info: 12: + IC(0.000 ns) + CELL(0.621 ns) = 11.130 ns; Loc. = LC_X11_Y7_N7; Fanout = 3; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[6\]~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[3]~17 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[6]~0 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.575 ns) 12.964 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_2~12COUT1_84 13 COMB LC_X11_Y5_N3 2 " "Info: 13: + IC(1.259 ns) + CELL(0.575 ns) = 12.964 ns; Loc. = LC_X11_Y5_N3; Fanout = 2; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_2~12COUT1_84'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[6]~0 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~12COUT1_84 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 13.572 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_2~5 14 COMB LC_X11_Y5_N4 3 " "Info: 14: + IC(0.000 ns) + CELL(0.608 ns) = 13.572 ns; Loc. = LC_X11_Y5_N4; Fanout = 3; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_2~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~12COUT1_84 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.575 ns) 15.369 ns mac:mac1\|dcfilter:inst3\|addin\[14\]~3COUT1_68 15 COMB LC_X12_Y3_N6 1 " "Info: 15: + IC(1.222 ns) + CELL(0.575 ns) = 15.369 ns; Loc. = LC_X12_Y3_N6; Fanout = 1; COMB Node = 'mac:mac1\|dcfilter:inst3\|addin\[14\]~3COUT1_68'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~5 mac:mac1|dcfilter:inst3|addin[14]~3COUT1_68 } "NODE_NAME" } } { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 16.156 ns mac:mac1\|dcfilter:inst3\|addin\[15\] 16 REG LC_X12_Y3_N7 2 " "Info: 16: + IC(0.000 ns) + CELL(0.787 ns) = 16.156 ns; Loc. = LC_X12_Y3_N7; Fanout = 2; REG Node = 'mac:mac1\|dcfilter:inst3\|addin\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { mac:mac1|dcfilter:inst3|addin[14]~3COUT1_68 mac:mac1|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.246 ns ( 38.66 % ) " "Info: Total cell delay = 6.246 ns ( 38.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.910 ns ( 61.34 % ) " "Info: Total interconnect delay = 9.910 ns ( 61.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.156 ns" { controller:inst2|mac1b_sel[1] mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~17 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~18 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~47 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[0]~COUTCOUT1_13 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[1] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le4a[5] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[0]~32 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~22 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[3]~17 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[6]~0 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~12COUT1_84 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~5 mac:mac1|dcfilter:inst3|addin[14]~3COUT1_68 mac:mac1|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "16.156 ns" { controller:inst2|mac1b_sel[1] {} mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~17 {} mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~18 {} mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~47 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[0]~COUTCOUT1_13 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[1] {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le4a[5] {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[0]~32 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~22 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[3]~17 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[6]~0 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~12COUT1_84 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~5 {} mac:mac1|dcfilter:inst3|addin[14]~3COUT1_68 {} mac:mac1|dcfilter:inst3|addin[15] {} } { 0.000ns 2.246ns 1.079ns 1.280ns 0.431ns 0.000ns 1.314ns 1.079ns 0.000ns 0.000ns 0.000ns 0.000ns 1.259ns 0.000ns 1.222ns 0.000ns } { 0.000ns 0.114ns 0.442ns 0.292ns 0.575ns 0.608ns 0.292ns 0.423ns 0.078ns 0.078ns 0.178ns 0.621ns 0.575ns 0.608ns 0.575ns 0.787ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.052 ns - Smallest " "Info: - Smallest clock skew is -0.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.730 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 429 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 429; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.711 ns) 2.730 ns mac:mac1\|dcfilter:inst3\|addin\[15\] 2 REG LC_X12_Y3_N7 2 " "Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X12_Y3_N7; Fanout = 2; REG Node = 'mac:mac1\|dcfilter:inst3\|addin\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { clk mac:mac1|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.85 % ) " "Info: Total cell delay = 2.180 ns ( 79.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.550 ns ( 20.15 % ) " "Info: Total interconnect delay = 0.550 ns ( 20.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clk mac:mac1|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { clk {} clk~out0 {} mac:mac1|dcfilter:inst3|addin[15] {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.782 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 429 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 429; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns controller:inst2\|mac1b_sel\[1\] 2 REG LC_X17_Y10_N4 44 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X17_Y10_N4; Fanout = 44; REG Node = 'controller:inst2\|mac1b_sel\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk controller:inst2|mac1b_sel[1] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk controller:inst2|mac1b_sel[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} controller:inst2|mac1b_sel[1] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clk mac:mac1|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { clk {} clk~out0 {} mac:mac1|dcfilter:inst3|addin[15] {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk controller:inst2|mac1b_sel[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} controller:inst2|mac1b_sel[1] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 -1 0 } } { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.156 ns" { controller:inst2|mac1b_sel[1] mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~17 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~18 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~47 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[0]~COUTCOUT1_13 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[1] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le4a[5] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[0]~32 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~22 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[3]~17 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[6]~0 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~12COUT1_84 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~5 mac:mac1|dcfilter:inst3|addin[14]~3COUT1_68 mac:mac1|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "16.156 ns" { controller:inst2|mac1b_sel[1] {} mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~17 {} mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~18 {} mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~47 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[0]~COUTCOUT1_13 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[1] {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le4a[5] {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[0]~32 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~22 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[3]~17 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[6]~0 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~12COUT1_84 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~5 {} mac:mac1|dcfilter:inst3|addin[14]~3COUT1_68 {} mac:mac1|dcfilter:inst3|addin[15] {} } { 0.000ns 2.246ns 1.079ns 1.280ns 0.431ns 0.000ns 1.314ns 1.079ns 0.000ns 0.000ns 0.000ns 0.000ns 1.259ns 0.000ns 1.222ns 0.000ns } { 0.000ns 0.114ns 0.442ns 0.292ns 0.575ns 0.608ns 0.292ns 0.423ns 0.078ns 0.078ns 0.178ns 0.621ns 0.575ns 0.608ns 0.575ns 0.787ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clk mac:mac1|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { clk {} clk~out0 {} mac:mac1|dcfilter:inst3|addin[15] {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk controller:inst2|mac1b_sel[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} controller:inst2|mac1b_sel[1] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "controller:inst2\|output_counter\[5\] cf_load clk 7.589 ns register " "Info: tsu for register \"controller:inst2\|output_counter\[5\]\" (data pin = \"cf_load\", clock pin = \"clk\") is 7.589 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.334 ns + Longest pin register " "Info: + Longest pin to register delay is 10.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns cf_load 1 PIN PIN_50 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_50; Fanout = 2; PIN Node = 'cf_load'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cf_load } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 344 -88 80 360 "cf_load" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.270 ns) + CELL(0.114 ns) 7.859 ns controller:inst2\|output_counter\[5\]~12 2 COMB LC_X22_Y9_N9 6 " "Info: 2: + IC(6.270 ns) + CELL(0.114 ns) = 7.859 ns; Loc. = LC_X22_Y9_N9; Fanout = 6; COMB Node = 'controller:inst2\|output_counter\[5\]~12'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.384 ns" { cf_load controller:inst2|output_counter[5]~12 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.608 ns) + CELL(0.867 ns) 10.334 ns controller:inst2\|output_counter\[5\] 3 REG LC_X19_Y12_N6 11 " "Info: 3: + IC(1.608 ns) + CELL(0.867 ns) = 10.334 ns; Loc. = LC_X19_Y12_N6; Fanout = 11; REG Node = 'controller:inst2\|output_counter\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { controller:inst2|output_counter[5]~12 controller:inst2|output_counter[5] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.456 ns ( 23.77 % ) " "Info: Total cell delay = 2.456 ns ( 23.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.878 ns ( 76.23 % ) " "Info: Total interconnect delay = 7.878 ns ( 76.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.334 ns" { cf_load controller:inst2|output_counter[5]~12 controller:inst2|output_counter[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.334 ns" { cf_load {} cf_load~out0 {} controller:inst2|output_counter[5]~12 {} controller:inst2|output_counter[5] {} } { 0.000ns 0.000ns 6.270ns 1.608ns } { 0.000ns 1.475ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.782 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 429 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 429; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns controller:inst2\|output_counter\[5\] 2 REG LC_X19_Y12_N6 11 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X19_Y12_N6; Fanout = 11; REG Node = 'controller:inst2\|output_counter\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk controller:inst2|output_counter[5] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk controller:inst2|output_counter[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} controller:inst2|output_counter[5] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.334 ns" { cf_load controller:inst2|output_counter[5]~12 controller:inst2|output_counter[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.334 ns" { cf_load {} cf_load~out0 {} controller:inst2|output_counter[5]~12 {} controller:inst2|output_counter[5] {} } { 0.000ns 0.000ns 6.270ns 1.608ns } { 0.000ns 1.475ns 0.114ns 0.867ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk controller:inst2|output_counter[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} controller:inst2|output_counter[5] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mac1out\[1\] mac:mac1\|feedback_gate:inst1\|dout\[1\] 8.894 ns register " "Info: tco from clock \"clk\" to destination pin \"mac1out\[1\]\" through register \"mac:mac1\|feedback_gate:inst1\|dout\[1\]\" is 8.894 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.743 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 429 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 429; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns mac:mac1\|feedback_gate:inst1\|dout\[1\] 2 REG LC_X17_Y5_N3 6 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X17_Y5_N3; Fanout = 6; REG Node = 'mac:mac1\|feedback_gate:inst1\|dout\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clk mac:mac1|feedback_gate:inst1|dout[1] } "NODE_NAME" } } { "feedback_gate.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/feedback_gate.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk mac:mac1|feedback_gate:inst1|dout[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~out0 {} mac:mac1|feedback_gate:inst1|dout[1] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "feedback_gate.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/feedback_gate.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.927 ns + Longest register pin " "Info: + Longest register to pin delay is 5.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mac:mac1\|feedback_gate:inst1\|dout\[1\] 1 REG LC_X17_Y5_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y5_N3; Fanout = 6; REG Node = 'mac:mac1\|feedback_gate:inst1\|dout\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac:mac1|feedback_gate:inst1|dout[1] } "NODE_NAME" } } { "feedback_gate.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/feedback_gate.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.819 ns) + CELL(2.108 ns) 5.927 ns mac1out\[1\] 2 PIN PIN_79 0 " "Info: 2: + IC(3.819 ns) + CELL(2.108 ns) = 5.927 ns; Loc. = PIN_79; Fanout = 0; PIN Node = 'mac1out\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.927 ns" { mac:mac1|feedback_gate:inst1|dout[1] mac1out[1] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 35.57 % ) " "Info: Total cell delay = 2.108 ns ( 35.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.819 ns ( 64.43 % ) " "Info: Total interconnect delay = 3.819 ns ( 64.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.927 ns" { mac:mac1|feedback_gate:inst1|dout[1] mac1out[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.927 ns" { mac:mac1|feedback_gate:inst1|dout[1] {} mac1out[1] {} } { 0.000ns 3.819ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk mac:mac1|feedback_gate:inst1|dout[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~out0 {} mac:mac1|feedback_gate:inst1|dout[1] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.927 ns" { mac:mac1|feedback_gate:inst1|dout[1] mac1out[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.927 ns" { mac:mac1|feedback_gate:inst1|dout[1] {} mac1out[1] {} } { 0.000ns 3.819ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "matrix_register:inst\|reg8bit:a14\|dout\[6\] din\[6\] clk -3.954 ns register " "Info: th for register \"matrix_register:inst\|reg8bit:a14\|dout\[6\]\" (data pin = \"din\[6\]\", clock pin = \"clk\") is -3.954 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.782 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 429 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 429; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns matrix_register:inst\|reg8bit:a14\|dout\[6\] 2 REG LC_X20_Y11_N5 4 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X20_Y11_N5; Fanout = 4; REG Node = 'matrix_register:inst\|reg8bit:a14\|dout\[6\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk matrix_register:inst|reg8bit:a14|dout[6] } "NODE_NAME" } } { "reg8bit.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/reg8bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk matrix_register:inst|reg8bit:a14|dout[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} matrix_register:inst|reg8bit:a14|dout[6] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "reg8bit.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/reg8bit.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.751 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns din\[6\] 1 PIN PIN_84 12 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_84; Fanout = 12; PIN Node = 'din\[6\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[6] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.161 ns) + CELL(0.115 ns) 6.751 ns matrix_register:inst\|reg8bit:a14\|dout\[6\] 2 REG LC_X20_Y11_N5 4 " "Info: 2: + IC(5.161 ns) + CELL(0.115 ns) = 6.751 ns; Loc. = LC_X20_Y11_N5; Fanout = 4; REG Node = 'matrix_register:inst\|reg8bit:a14\|dout\[6\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.276 ns" { din[6] matrix_register:inst|reg8bit:a14|dout[6] } "NODE_NAME" } } { "reg8bit.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/reg8bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 23.55 % ) " "Info: Total cell delay = 1.590 ns ( 23.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.161 ns ( 76.45 % ) " "Info: Total interconnect delay = 5.161 ns ( 76.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.751 ns" { din[6] matrix_register:inst|reg8bit:a14|dout[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.751 ns" { din[6] {} din[6]~out0 {} matrix_register:inst|reg8bit:a14|dout[6] {} } { 0.000ns 0.000ns 5.161ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk matrix_register:inst|reg8bit:a14|dout[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} matrix_register:inst|reg8bit:a14|dout[6] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.751 ns" { din[6] matrix_register:inst|reg8bit:a14|dout[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.751 ns" { din[6] {} din[6]~out0 {} matrix_register:inst|reg8bit:a14|dout[6] {} } { 0.000ns 0.000ns 5.161ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 14:20:28 2016 " "Info: Processing ended: Mon Dec 05 14:20:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
