Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec 27 19:48:24 2019
| Host         : ZIQIAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1539 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.037        0.000                      0                 7559        0.016        0.000                      0                 7559        3.000        0.000                       0                  1545  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
EXCLK                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.037        0.000                      0                 7496        0.093        0.000                      0                 7496        3.750        0.000                       0                  1541  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.038        0.000                      0                 7496        0.093        0.000                      0                 7496        3.750        0.000                       0                  1541  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.037        0.000                      0                 7496        0.016        0.000                      0                 7496  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.037        0.000                      0                 7496        0.016        0.000                      0                 7496  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          6.522        0.000                      0                   63        0.488        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          6.522        0.000                      0                   63        0.411        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        6.522        0.000                      0                   63        0.411        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        6.523        0.000                      0                   63        0.488        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 2.571ns (29.995%)  route 6.000ns (70.005%))
  Logic Levels:           9  (CARRY4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 7.911 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.612    -2.407    cpu0/id_ex0/clk_out1
    SLICE_X2Y78          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518    -1.889 r  cpu0/id_ex0/ex_reg1_reg[5]/Q
                         net (fo=21, routed)          1.441    -0.448    cpu0/id_ex0/ex_reg1_i[5]
    SLICE_X5Y93          LUT6 (Prop_lut6_I2_O)        0.124    -0.324 r  cpu0/id_ex0/FSM_sequential_state[3]_i_105/O
                         net (fo=1, routed)           0.000    -0.324    cpu0/id_ex0/FSM_sequential_state[3]_i_105_n_1
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.226 r  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/FSM_sequential_state_reg[3]_i_62_n_1
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     0.340    cpu0/id_ex0/FSM_sequential_state_reg[3]_i_31_n_1
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.568 f  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.893     1.461    cpu0/id_ex0/ex0/data0
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.339     1.800 r  cpu0/id_ex0/id_pc[31]_i_11/O
                         net (fo=1, routed)           0.436     2.236    cpu0/id_ex0/id_pc[31]_i_11_n_1
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.326     2.562 f  cpu0/id_ex0/id_pc[31]_i_5/O
                         net (fo=2, routed)           0.815     3.377    cpu0/id_ex0/id_inst_reg[0]_1
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     3.501 r  cpu0/id_ex0/id_pc[31]_i_2/O
                         net (fo=66, routed)          1.128     4.628    cpu0/if0/E[0]
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.752 r  cpu0/if0/if_addr[17]_i_3/O
                         net (fo=1, routed)           0.435     5.187    cpu0/if0/if_addr[17]_i_3_n_1
    SLICE_X32Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.311 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.854     6.165    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X28Y71         FDRE                                         r  cpu0/if0/if_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.425     7.911    cpu0/if0/clk_out1
    SLICE_X28Y71         FDRE                                         r  cpu0/if0/if_addr_reg[0]/C
                         clock pessimism             -0.427     7.484    
                         clock uncertainty           -0.077     7.407    
    SLICE_X28Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.202    cpu0/if0/if_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 2.571ns (29.995%)  route 6.000ns (70.005%))
  Logic Levels:           9  (CARRY4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 7.911 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.612    -2.407    cpu0/id_ex0/clk_out1
    SLICE_X2Y78          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518    -1.889 r  cpu0/id_ex0/ex_reg1_reg[5]/Q
                         net (fo=21, routed)          1.441    -0.448    cpu0/id_ex0/ex_reg1_i[5]
    SLICE_X5Y93          LUT6 (Prop_lut6_I2_O)        0.124    -0.324 r  cpu0/id_ex0/FSM_sequential_state[3]_i_105/O
                         net (fo=1, routed)           0.000    -0.324    cpu0/id_ex0/FSM_sequential_state[3]_i_105_n_1
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.226 r  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/FSM_sequential_state_reg[3]_i_62_n_1
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     0.340    cpu0/id_ex0/FSM_sequential_state_reg[3]_i_31_n_1
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.568 f  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.893     1.461    cpu0/id_ex0/ex0/data0
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.339     1.800 r  cpu0/id_ex0/id_pc[31]_i_11/O
                         net (fo=1, routed)           0.436     2.236    cpu0/id_ex0/id_pc[31]_i_11_n_1
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.326     2.562 f  cpu0/id_ex0/id_pc[31]_i_5/O
                         net (fo=2, routed)           0.815     3.377    cpu0/id_ex0/id_inst_reg[0]_1
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     3.501 r  cpu0/id_ex0/id_pc[31]_i_2/O
                         net (fo=66, routed)          1.128     4.628    cpu0/if0/E[0]
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.752 r  cpu0/if0/if_addr[17]_i_3/O
                         net (fo=1, routed)           0.435     5.187    cpu0/if0/if_addr[17]_i_3_n_1
    SLICE_X32Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.311 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.854     6.165    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X28Y71         FDRE                                         r  cpu0/if0/if_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.425     7.911    cpu0/if0/clk_out1
    SLICE_X28Y71         FDRE                                         r  cpu0/if0/if_addr_reg[6]/C
                         clock pessimism             -0.427     7.484    
                         clock uncertainty           -0.077     7.407    
    SLICE_X28Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.202    cpu0/if0/if_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 1.516ns (18.542%)  route 6.660ns (81.458%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.271     5.705    cpu0/if0/SR[0]
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.420     7.906    cpu0/if0/clk_out1
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[12]/C
                         clock pessimism             -0.427     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.631     6.771    cpu0/if0/if_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 1.516ns (18.542%)  route 6.660ns (81.458%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.271     5.705    cpu0/if0/SR[0]
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.420     7.906    cpu0/if0/clk_out1
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[13]/C
                         clock pessimism             -0.427     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.631     6.771    cpu0/if0/if_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 1.516ns (18.542%)  route 6.660ns (81.458%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.271     5.705    cpu0/if0/SR[0]
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.420     7.906    cpu0/if0/clk_out1
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[15]/C
                         clock pessimism             -0.427     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.631     6.771    cpu0/if0/if_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 1.516ns (18.542%)  route 6.660ns (81.458%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.271     5.705    cpu0/if0/SR[0]
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.420     7.906    cpu0/if0/clk_out1
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[16]/C
                         clock pessimism             -0.427     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.631     6.771    cpu0/if0/if_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.170ns  (logic 1.516ns (18.555%)  route 6.654ns (81.445%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 7.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.265     5.699    cpu0/if0/SR[0]
    SLICE_X33Y74         FDRE                                         r  cpu0/if0/if_addr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.418     7.904    cpu0/if0/clk_out1
    SLICE_X33Y74         FDRE                                         r  cpu0/if0/if_addr_reg[17]/C
                         clock pessimism             -0.427     7.477    
                         clock uncertainty           -0.077     7.400    
    SLICE_X33Y74         FDRE (Setup_fdre_C_R)       -0.631     6.769    cpu0/if0/if_addr_reg[17]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.113ns  (logic 1.516ns (18.685%)  route 6.597ns (81.315%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 7.909 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.208     5.642    cpu0/if0/SR[0]
    SLICE_X28Y72         FDRE                                         r  cpu0/if0/if_inst_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.423     7.909    cpu0/if0/clk_out1
    SLICE_X28Y72         FDRE                                         r  cpu0/if0/if_inst_reg[20]/C
                         clock pessimism             -0.427     7.482    
                         clock uncertainty           -0.077     7.405    
    SLICE_X28Y72         FDRE (Setup_fdre_C_R)       -0.631     6.774    cpu0/if0/if_inst_reg[20]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.113ns  (logic 1.516ns (18.685%)  route 6.597ns (81.315%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 7.909 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.208     5.642    cpu0/if0/SR[0]
    SLICE_X28Y72         FDRE                                         r  cpu0/if0/if_inst_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.423     7.909    cpu0/if0/clk_out1
    SLICE_X28Y72         FDRE                                         r  cpu0/if0/if_inst_reg[22]/C
                         clock pessimism             -0.427     7.482    
                         clock uncertainty           -0.077     7.405    
    SLICE_X28Y72         FDRE (Setup_fdre_C_R)       -0.631     6.774    cpu0/if0/if_inst_reg[22]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/inst_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.109ns  (logic 1.516ns (18.695%)  route 6.593ns (81.305%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 7.909 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.204     5.638    cpu0/if0/SR[0]
    SLICE_X29Y72         FDRE                                         r  cpu0/if0/inst_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.423     7.909    cpu0/if0/clk_out1
    SLICE_X29Y72         FDRE                                         r  cpu0/if0/inst_reg[16]/C
                         clock pessimism             -0.427     7.482    
                         clock uncertainty           -0.077     7.405    
    SLICE_X29Y72         FDRE (Setup_fdre_C_R)       -0.631     6.774    cpu0/if0/inst_reg[16]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                  1.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_27_29/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    cpu0/if0/clk_out1
    SLICE_X15Y82         FDRE                                         r  cpu0/if0/wdata_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  cpu0/if0/wdata_o_reg[29]/Q
                         net (fo=2, routed)           0.109    -0.321    cpu0/icache0/cache_data_reg_0_63_27_29/DIC
    SLICE_X12Y81         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.824    -0.344    cpu0/icache0/cache_data_reg_0_63_27_29/WCLK
    SLICE_X12Y81         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMC/CLK
                         clock pessimism             -0.214    -0.558    
    SLICE_X12Y81         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.414    cpu0/icache0/cache_data_reg_0_63_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_21_23/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.221%)  route 0.140ns (49.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.549    -0.580    cpu0/if0/clk_out1
    SLICE_X29Y73         FDRE                                         r  cpu0/if0/wdata_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  cpu0/if0/wdata_o_reg[23]/Q
                         net (fo=2, routed)           0.140    -0.300    cpu0/icache0/cache_data_reg_64_127_21_23/DIC
    SLICE_X14Y73         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_21_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.818    -0.350    cpu0/icache0/cache_data_reg_64_127_21_23/WCLK
    SLICE_X14Y73         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_21_23/RAMC/CLK
                         clock pessimism             -0.194    -0.544    
    SLICE_X14Y73         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.400    cpu0/icache0/cache_data_reg_64_127_21_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.214    -0.549    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.239    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.214    -0.549    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.239    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.214    -0.549    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.239    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.214    -0.549    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.239    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.214    -0.549    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.239    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.214    -0.549    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.239    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD/CLK
                         clock pessimism             -0.214    -0.549    
    SLICE_X12Y93         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.239    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD_D1/CLK
                         clock pessimism             -0.214    -0.549    
    SLICE_X12Y93         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.239    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3     ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5     ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13    ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16    ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8     ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9     ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7     ram0/ram_bram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11    ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10    ram0/ram_bram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12    ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y55    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y55    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y55    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y55    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y56    hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y56    hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y56    hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y56    hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y56    hci0/io_in_fifo/q_data_array_reg_192_255_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y56    hci0/io_in_fifo/q_data_array_reg_192_255_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y57    hci0/io_in_fifo/q_data_array_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y60    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y60    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y60    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y60    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y60    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y60    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y60    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y60    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y58    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 2.571ns (29.995%)  route 6.000ns (70.005%))
  Logic Levels:           9  (CARRY4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 7.911 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.612    -2.407    cpu0/id_ex0/clk_out1
    SLICE_X2Y78          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518    -1.889 r  cpu0/id_ex0/ex_reg1_reg[5]/Q
                         net (fo=21, routed)          1.441    -0.448    cpu0/id_ex0/ex_reg1_i[5]
    SLICE_X5Y93          LUT6 (Prop_lut6_I2_O)        0.124    -0.324 r  cpu0/id_ex0/FSM_sequential_state[3]_i_105/O
                         net (fo=1, routed)           0.000    -0.324    cpu0/id_ex0/FSM_sequential_state[3]_i_105_n_1
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.226 r  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/FSM_sequential_state_reg[3]_i_62_n_1
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     0.340    cpu0/id_ex0/FSM_sequential_state_reg[3]_i_31_n_1
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.568 f  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.893     1.461    cpu0/id_ex0/ex0/data0
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.339     1.800 r  cpu0/id_ex0/id_pc[31]_i_11/O
                         net (fo=1, routed)           0.436     2.236    cpu0/id_ex0/id_pc[31]_i_11_n_1
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.326     2.562 f  cpu0/id_ex0/id_pc[31]_i_5/O
                         net (fo=2, routed)           0.815     3.377    cpu0/id_ex0/id_inst_reg[0]_1
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     3.501 r  cpu0/id_ex0/id_pc[31]_i_2/O
                         net (fo=66, routed)          1.128     4.628    cpu0/if0/E[0]
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.752 r  cpu0/if0/if_addr[17]_i_3/O
                         net (fo=1, routed)           0.435     5.187    cpu0/if0/if_addr[17]_i_3_n_1
    SLICE_X32Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.311 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.854     6.165    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X28Y71         FDRE                                         r  cpu0/if0/if_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.425     7.911    cpu0/if0/clk_out1
    SLICE_X28Y71         FDRE                                         r  cpu0/if0/if_addr_reg[0]/C
                         clock pessimism             -0.427     7.484    
                         clock uncertainty           -0.077     7.408    
    SLICE_X28Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.203    cpu0/if0/if_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.203    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 2.571ns (29.995%)  route 6.000ns (70.005%))
  Logic Levels:           9  (CARRY4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 7.911 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.612    -2.407    cpu0/id_ex0/clk_out1
    SLICE_X2Y78          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518    -1.889 r  cpu0/id_ex0/ex_reg1_reg[5]/Q
                         net (fo=21, routed)          1.441    -0.448    cpu0/id_ex0/ex_reg1_i[5]
    SLICE_X5Y93          LUT6 (Prop_lut6_I2_O)        0.124    -0.324 r  cpu0/id_ex0/FSM_sequential_state[3]_i_105/O
                         net (fo=1, routed)           0.000    -0.324    cpu0/id_ex0/FSM_sequential_state[3]_i_105_n_1
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.226 r  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/FSM_sequential_state_reg[3]_i_62_n_1
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     0.340    cpu0/id_ex0/FSM_sequential_state_reg[3]_i_31_n_1
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.568 f  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.893     1.461    cpu0/id_ex0/ex0/data0
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.339     1.800 r  cpu0/id_ex0/id_pc[31]_i_11/O
                         net (fo=1, routed)           0.436     2.236    cpu0/id_ex0/id_pc[31]_i_11_n_1
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.326     2.562 f  cpu0/id_ex0/id_pc[31]_i_5/O
                         net (fo=2, routed)           0.815     3.377    cpu0/id_ex0/id_inst_reg[0]_1
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     3.501 r  cpu0/id_ex0/id_pc[31]_i_2/O
                         net (fo=66, routed)          1.128     4.628    cpu0/if0/E[0]
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.752 r  cpu0/if0/if_addr[17]_i_3/O
                         net (fo=1, routed)           0.435     5.187    cpu0/if0/if_addr[17]_i_3_n_1
    SLICE_X32Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.311 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.854     6.165    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X28Y71         FDRE                                         r  cpu0/if0/if_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.425     7.911    cpu0/if0/clk_out1
    SLICE_X28Y71         FDRE                                         r  cpu0/if0/if_addr_reg[6]/C
                         clock pessimism             -0.427     7.484    
                         clock uncertainty           -0.077     7.408    
    SLICE_X28Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.203    cpu0/if0/if_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.203    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 1.516ns (18.542%)  route 6.660ns (81.458%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.271     5.705    cpu0/if0/SR[0]
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.420     7.906    cpu0/if0/clk_out1
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[12]/C
                         clock pessimism             -0.427     7.479    
                         clock uncertainty           -0.077     7.403    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.631     6.772    cpu0/if0/if_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          6.772    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 1.516ns (18.542%)  route 6.660ns (81.458%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.271     5.705    cpu0/if0/SR[0]
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.420     7.906    cpu0/if0/clk_out1
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[13]/C
                         clock pessimism             -0.427     7.479    
                         clock uncertainty           -0.077     7.403    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.631     6.772    cpu0/if0/if_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          6.772    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 1.516ns (18.542%)  route 6.660ns (81.458%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.271     5.705    cpu0/if0/SR[0]
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.420     7.906    cpu0/if0/clk_out1
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[15]/C
                         clock pessimism             -0.427     7.479    
                         clock uncertainty           -0.077     7.403    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.631     6.772    cpu0/if0/if_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          6.772    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 1.516ns (18.542%)  route 6.660ns (81.458%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.271     5.705    cpu0/if0/SR[0]
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.420     7.906    cpu0/if0/clk_out1
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[16]/C
                         clock pessimism             -0.427     7.479    
                         clock uncertainty           -0.077     7.403    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.631     6.772    cpu0/if0/if_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          6.772    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.170ns  (logic 1.516ns (18.555%)  route 6.654ns (81.445%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 7.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.265     5.699    cpu0/if0/SR[0]
    SLICE_X33Y74         FDRE                                         r  cpu0/if0/if_addr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.418     7.904    cpu0/if0/clk_out1
    SLICE_X33Y74         FDRE                                         r  cpu0/if0/if_addr_reg[17]/C
                         clock pessimism             -0.427     7.477    
                         clock uncertainty           -0.077     7.401    
    SLICE_X33Y74         FDRE (Setup_fdre_C_R)       -0.631     6.770    cpu0/if0/if_addr_reg[17]
  -------------------------------------------------------------------
                         required time                          6.770    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.113ns  (logic 1.516ns (18.685%)  route 6.597ns (81.315%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 7.909 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.208     5.642    cpu0/if0/SR[0]
    SLICE_X28Y72         FDRE                                         r  cpu0/if0/if_inst_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.423     7.909    cpu0/if0/clk_out1
    SLICE_X28Y72         FDRE                                         r  cpu0/if0/if_inst_reg[20]/C
                         clock pessimism             -0.427     7.482    
                         clock uncertainty           -0.077     7.406    
    SLICE_X28Y72         FDRE (Setup_fdre_C_R)       -0.631     6.775    cpu0/if0/if_inst_reg[20]
  -------------------------------------------------------------------
                         required time                          6.775    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.113ns  (logic 1.516ns (18.685%)  route 6.597ns (81.315%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 7.909 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.208     5.642    cpu0/if0/SR[0]
    SLICE_X28Y72         FDRE                                         r  cpu0/if0/if_inst_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.423     7.909    cpu0/if0/clk_out1
    SLICE_X28Y72         FDRE                                         r  cpu0/if0/if_inst_reg[22]/C
                         clock pessimism             -0.427     7.482    
                         clock uncertainty           -0.077     7.406    
    SLICE_X28Y72         FDRE (Setup_fdre_C_R)       -0.631     6.775    cpu0/if0/if_inst_reg[22]
  -------------------------------------------------------------------
                         required time                          6.775    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/inst_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.109ns  (logic 1.516ns (18.695%)  route 6.593ns (81.305%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 7.909 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.204     5.638    cpu0/if0/SR[0]
    SLICE_X29Y72         FDRE                                         r  cpu0/if0/inst_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.423     7.909    cpu0/if0/clk_out1
    SLICE_X29Y72         FDRE                                         r  cpu0/if0/inst_reg[16]/C
                         clock pessimism             -0.427     7.482    
                         clock uncertainty           -0.077     7.406    
    SLICE_X29Y72         FDRE (Setup_fdre_C_R)       -0.631     6.775    cpu0/if0/inst_reg[16]
  -------------------------------------------------------------------
                         required time                          6.775    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                  1.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_27_29/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    cpu0/if0/clk_out1
    SLICE_X15Y82         FDRE                                         r  cpu0/if0/wdata_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  cpu0/if0/wdata_o_reg[29]/Q
                         net (fo=2, routed)           0.109    -0.321    cpu0/icache0/cache_data_reg_0_63_27_29/DIC
    SLICE_X12Y81         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.824    -0.344    cpu0/icache0/cache_data_reg_0_63_27_29/WCLK
    SLICE_X12Y81         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMC/CLK
                         clock pessimism             -0.214    -0.558    
    SLICE_X12Y81         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.414    cpu0/icache0/cache_data_reg_0_63_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_21_23/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.221%)  route 0.140ns (49.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.549    -0.580    cpu0/if0/clk_out1
    SLICE_X29Y73         FDRE                                         r  cpu0/if0/wdata_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  cpu0/if0/wdata_o_reg[23]/Q
                         net (fo=2, routed)           0.140    -0.300    cpu0/icache0/cache_data_reg_64_127_21_23/DIC
    SLICE_X14Y73         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_21_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.818    -0.350    cpu0/icache0/cache_data_reg_64_127_21_23/WCLK
    SLICE_X14Y73         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_21_23/RAMC/CLK
                         clock pessimism             -0.194    -0.544    
    SLICE_X14Y73         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.400    cpu0/icache0/cache_data_reg_64_127_21_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.214    -0.549    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.239    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.214    -0.549    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.239    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.214    -0.549    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.239    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.214    -0.549    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.239    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.214    -0.549    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.239    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.214    -0.549    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.239    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD/CLK
                         clock pessimism             -0.214    -0.549    
    SLICE_X12Y93         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.239    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD_D1/CLK
                         clock pessimism             -0.214    -0.549    
    SLICE_X12Y93         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.239    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3     ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5     ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13    ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16    ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8     ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9     ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7     ram0/ram_bram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11    ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10    ram0/ram_bram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12    ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y55    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y55    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y55    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y55    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y56    hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y56    hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y56    hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y56    hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y56    hci0/io_in_fifo/q_data_array_reg_192_255_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y56    hci0/io_in_fifo/q_data_array_reg_192_255_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y57    hci0/io_in_fifo/q_data_array_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y60    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y60    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y60    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y60    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y60    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y60    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y60    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y60    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y58    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 2.571ns (29.995%)  route 6.000ns (70.005%))
  Logic Levels:           9  (CARRY4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 7.911 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.612    -2.407    cpu0/id_ex0/clk_out1
    SLICE_X2Y78          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518    -1.889 r  cpu0/id_ex0/ex_reg1_reg[5]/Q
                         net (fo=21, routed)          1.441    -0.448    cpu0/id_ex0/ex_reg1_i[5]
    SLICE_X5Y93          LUT6 (Prop_lut6_I2_O)        0.124    -0.324 r  cpu0/id_ex0/FSM_sequential_state[3]_i_105/O
                         net (fo=1, routed)           0.000    -0.324    cpu0/id_ex0/FSM_sequential_state[3]_i_105_n_1
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.226 r  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/FSM_sequential_state_reg[3]_i_62_n_1
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     0.340    cpu0/id_ex0/FSM_sequential_state_reg[3]_i_31_n_1
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.568 f  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.893     1.461    cpu0/id_ex0/ex0/data0
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.339     1.800 r  cpu0/id_ex0/id_pc[31]_i_11/O
                         net (fo=1, routed)           0.436     2.236    cpu0/id_ex0/id_pc[31]_i_11_n_1
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.326     2.562 f  cpu0/id_ex0/id_pc[31]_i_5/O
                         net (fo=2, routed)           0.815     3.377    cpu0/id_ex0/id_inst_reg[0]_1
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     3.501 r  cpu0/id_ex0/id_pc[31]_i_2/O
                         net (fo=66, routed)          1.128     4.628    cpu0/if0/E[0]
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.752 r  cpu0/if0/if_addr[17]_i_3/O
                         net (fo=1, routed)           0.435     5.187    cpu0/if0/if_addr[17]_i_3_n_1
    SLICE_X32Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.311 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.854     6.165    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X28Y71         FDRE                                         r  cpu0/if0/if_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.425     7.911    cpu0/if0/clk_out1
    SLICE_X28Y71         FDRE                                         r  cpu0/if0/if_addr_reg[0]/C
                         clock pessimism             -0.427     7.484    
                         clock uncertainty           -0.077     7.407    
    SLICE_X28Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.202    cpu0/if0/if_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 2.571ns (29.995%)  route 6.000ns (70.005%))
  Logic Levels:           9  (CARRY4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 7.911 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.612    -2.407    cpu0/id_ex0/clk_out1
    SLICE_X2Y78          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518    -1.889 r  cpu0/id_ex0/ex_reg1_reg[5]/Q
                         net (fo=21, routed)          1.441    -0.448    cpu0/id_ex0/ex_reg1_i[5]
    SLICE_X5Y93          LUT6 (Prop_lut6_I2_O)        0.124    -0.324 r  cpu0/id_ex0/FSM_sequential_state[3]_i_105/O
                         net (fo=1, routed)           0.000    -0.324    cpu0/id_ex0/FSM_sequential_state[3]_i_105_n_1
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.226 r  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/FSM_sequential_state_reg[3]_i_62_n_1
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     0.340    cpu0/id_ex0/FSM_sequential_state_reg[3]_i_31_n_1
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.568 f  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.893     1.461    cpu0/id_ex0/ex0/data0
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.339     1.800 r  cpu0/id_ex0/id_pc[31]_i_11/O
                         net (fo=1, routed)           0.436     2.236    cpu0/id_ex0/id_pc[31]_i_11_n_1
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.326     2.562 f  cpu0/id_ex0/id_pc[31]_i_5/O
                         net (fo=2, routed)           0.815     3.377    cpu0/id_ex0/id_inst_reg[0]_1
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     3.501 r  cpu0/id_ex0/id_pc[31]_i_2/O
                         net (fo=66, routed)          1.128     4.628    cpu0/if0/E[0]
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.752 r  cpu0/if0/if_addr[17]_i_3/O
                         net (fo=1, routed)           0.435     5.187    cpu0/if0/if_addr[17]_i_3_n_1
    SLICE_X32Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.311 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.854     6.165    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X28Y71         FDRE                                         r  cpu0/if0/if_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.425     7.911    cpu0/if0/clk_out1
    SLICE_X28Y71         FDRE                                         r  cpu0/if0/if_addr_reg[6]/C
                         clock pessimism             -0.427     7.484    
                         clock uncertainty           -0.077     7.407    
    SLICE_X28Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.202    cpu0/if0/if_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 1.516ns (18.542%)  route 6.660ns (81.458%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.271     5.705    cpu0/if0/SR[0]
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.420     7.906    cpu0/if0/clk_out1
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[12]/C
                         clock pessimism             -0.427     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.631     6.771    cpu0/if0/if_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 1.516ns (18.542%)  route 6.660ns (81.458%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.271     5.705    cpu0/if0/SR[0]
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.420     7.906    cpu0/if0/clk_out1
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[13]/C
                         clock pessimism             -0.427     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.631     6.771    cpu0/if0/if_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 1.516ns (18.542%)  route 6.660ns (81.458%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.271     5.705    cpu0/if0/SR[0]
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.420     7.906    cpu0/if0/clk_out1
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[15]/C
                         clock pessimism             -0.427     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.631     6.771    cpu0/if0/if_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 1.516ns (18.542%)  route 6.660ns (81.458%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.271     5.705    cpu0/if0/SR[0]
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.420     7.906    cpu0/if0/clk_out1
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[16]/C
                         clock pessimism             -0.427     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.631     6.771    cpu0/if0/if_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.170ns  (logic 1.516ns (18.555%)  route 6.654ns (81.445%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 7.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.265     5.699    cpu0/if0/SR[0]
    SLICE_X33Y74         FDRE                                         r  cpu0/if0/if_addr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.418     7.904    cpu0/if0/clk_out1
    SLICE_X33Y74         FDRE                                         r  cpu0/if0/if_addr_reg[17]/C
                         clock pessimism             -0.427     7.477    
                         clock uncertainty           -0.077     7.400    
    SLICE_X33Y74         FDRE (Setup_fdre_C_R)       -0.631     6.769    cpu0/if0/if_addr_reg[17]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.113ns  (logic 1.516ns (18.685%)  route 6.597ns (81.315%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 7.909 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.208     5.642    cpu0/if0/SR[0]
    SLICE_X28Y72         FDRE                                         r  cpu0/if0/if_inst_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.423     7.909    cpu0/if0/clk_out1
    SLICE_X28Y72         FDRE                                         r  cpu0/if0/if_inst_reg[20]/C
                         clock pessimism             -0.427     7.482    
                         clock uncertainty           -0.077     7.405    
    SLICE_X28Y72         FDRE (Setup_fdre_C_R)       -0.631     6.774    cpu0/if0/if_inst_reg[20]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.113ns  (logic 1.516ns (18.685%)  route 6.597ns (81.315%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 7.909 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.208     5.642    cpu0/if0/SR[0]
    SLICE_X28Y72         FDRE                                         r  cpu0/if0/if_inst_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.423     7.909    cpu0/if0/clk_out1
    SLICE_X28Y72         FDRE                                         r  cpu0/if0/if_inst_reg[22]/C
                         clock pessimism             -0.427     7.482    
                         clock uncertainty           -0.077     7.405    
    SLICE_X28Y72         FDRE (Setup_fdre_C_R)       -0.631     6.774    cpu0/if0/if_inst_reg[22]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/inst_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.109ns  (logic 1.516ns (18.695%)  route 6.593ns (81.305%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 7.909 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.204     5.638    cpu0/if0/SR[0]
    SLICE_X29Y72         FDRE                                         r  cpu0/if0/inst_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.423     7.909    cpu0/if0/clk_out1
    SLICE_X29Y72         FDRE                                         r  cpu0/if0/inst_reg[16]/C
                         clock pessimism             -0.427     7.482    
                         clock uncertainty           -0.077     7.405    
    SLICE_X29Y72         FDRE (Setup_fdre_C_R)       -0.631     6.774    cpu0/if0/inst_reg[16]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                  1.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_27_29/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    cpu0/if0/clk_out1
    SLICE_X15Y82         FDRE                                         r  cpu0/if0/wdata_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  cpu0/if0/wdata_o_reg[29]/Q
                         net (fo=2, routed)           0.109    -0.321    cpu0/icache0/cache_data_reg_0_63_27_29/DIC
    SLICE_X12Y81         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.824    -0.344    cpu0/icache0/cache_data_reg_0_63_27_29/WCLK
    SLICE_X12Y81         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMC/CLK
                         clock pessimism             -0.214    -0.558    
                         clock uncertainty            0.077    -0.481    
    SLICE_X12Y81         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.337    cpu0/icache0/cache_data_reg_0_63_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_21_23/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.221%)  route 0.140ns (49.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.549    -0.580    cpu0/if0/clk_out1
    SLICE_X29Y73         FDRE                                         r  cpu0/if0/wdata_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  cpu0/if0/wdata_o_reg[23]/Q
                         net (fo=2, routed)           0.140    -0.300    cpu0/icache0/cache_data_reg_64_127_21_23/DIC
    SLICE_X14Y73         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_21_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.818    -0.350    cpu0/icache0/cache_data_reg_64_127_21_23/WCLK
    SLICE_X14Y73         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_21_23/RAMC/CLK
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X14Y73         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.323    cpu0/icache0/cache_data_reg_64_127_21_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.077    -0.472    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.162    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.077    -0.472    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.162    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.077    -0.472    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.162    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.077    -0.472    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.162    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.077    -0.472    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.162    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.077    -0.472    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.162    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD/CLK
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.077    -0.472    
    SLICE_X12Y93         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.162    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD_D1/CLK
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.077    -0.472    
    SLICE_X12Y93         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.162    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.027    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 2.571ns (29.995%)  route 6.000ns (70.005%))
  Logic Levels:           9  (CARRY4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 7.911 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.612    -2.407    cpu0/id_ex0/clk_out1
    SLICE_X2Y78          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518    -1.889 r  cpu0/id_ex0/ex_reg1_reg[5]/Q
                         net (fo=21, routed)          1.441    -0.448    cpu0/id_ex0/ex_reg1_i[5]
    SLICE_X5Y93          LUT6 (Prop_lut6_I2_O)        0.124    -0.324 r  cpu0/id_ex0/FSM_sequential_state[3]_i_105/O
                         net (fo=1, routed)           0.000    -0.324    cpu0/id_ex0/FSM_sequential_state[3]_i_105_n_1
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.226 r  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/FSM_sequential_state_reg[3]_i_62_n_1
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     0.340    cpu0/id_ex0/FSM_sequential_state_reg[3]_i_31_n_1
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.568 f  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.893     1.461    cpu0/id_ex0/ex0/data0
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.339     1.800 r  cpu0/id_ex0/id_pc[31]_i_11/O
                         net (fo=1, routed)           0.436     2.236    cpu0/id_ex0/id_pc[31]_i_11_n_1
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.326     2.562 f  cpu0/id_ex0/id_pc[31]_i_5/O
                         net (fo=2, routed)           0.815     3.377    cpu0/id_ex0/id_inst_reg[0]_1
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     3.501 r  cpu0/id_ex0/id_pc[31]_i_2/O
                         net (fo=66, routed)          1.128     4.628    cpu0/if0/E[0]
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.752 r  cpu0/if0/if_addr[17]_i_3/O
                         net (fo=1, routed)           0.435     5.187    cpu0/if0/if_addr[17]_i_3_n_1
    SLICE_X32Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.311 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.854     6.165    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X28Y71         FDRE                                         r  cpu0/if0/if_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.425     7.911    cpu0/if0/clk_out1
    SLICE_X28Y71         FDRE                                         r  cpu0/if0/if_addr_reg[0]/C
                         clock pessimism             -0.427     7.484    
                         clock uncertainty           -0.077     7.407    
    SLICE_X28Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.202    cpu0/if0/if_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 2.571ns (29.995%)  route 6.000ns (70.005%))
  Logic Levels:           9  (CARRY4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 7.911 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.612    -2.407    cpu0/id_ex0/clk_out1
    SLICE_X2Y78          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518    -1.889 r  cpu0/id_ex0/ex_reg1_reg[5]/Q
                         net (fo=21, routed)          1.441    -0.448    cpu0/id_ex0/ex_reg1_i[5]
    SLICE_X5Y93          LUT6 (Prop_lut6_I2_O)        0.124    -0.324 r  cpu0/id_ex0/FSM_sequential_state[3]_i_105/O
                         net (fo=1, routed)           0.000    -0.324    cpu0/id_ex0/FSM_sequential_state[3]_i_105_n_1
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.226 r  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/FSM_sequential_state_reg[3]_i_62_n_1
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     0.340    cpu0/id_ex0/FSM_sequential_state_reg[3]_i_31_n_1
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.568 f  cpu0/id_ex0/FSM_sequential_state_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.893     1.461    cpu0/id_ex0/ex0/data0
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.339     1.800 r  cpu0/id_ex0/id_pc[31]_i_11/O
                         net (fo=1, routed)           0.436     2.236    cpu0/id_ex0/id_pc[31]_i_11_n_1
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.326     2.562 f  cpu0/id_ex0/id_pc[31]_i_5/O
                         net (fo=2, routed)           0.815     3.377    cpu0/id_ex0/id_inst_reg[0]_1
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     3.501 r  cpu0/id_ex0/id_pc[31]_i_2/O
                         net (fo=66, routed)          1.128     4.628    cpu0/if0/E[0]
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.752 r  cpu0/if0/if_addr[17]_i_3/O
                         net (fo=1, routed)           0.435     5.187    cpu0/if0/if_addr[17]_i_3_n_1
    SLICE_X32Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.311 r  cpu0/if0/if_addr[17]_i_1/O
                         net (fo=18, routed)          0.854     6.165    cpu0/if0/if_addr[17]_i_1_n_1
    SLICE_X28Y71         FDRE                                         r  cpu0/if0/if_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.425     7.911    cpu0/if0/clk_out1
    SLICE_X28Y71         FDRE                                         r  cpu0/if0/if_addr_reg[6]/C
                         clock pessimism             -0.427     7.484    
                         clock uncertainty           -0.077     7.407    
    SLICE_X28Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.202    cpu0/if0/if_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 1.516ns (18.542%)  route 6.660ns (81.458%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.271     5.705    cpu0/if0/SR[0]
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.420     7.906    cpu0/if0/clk_out1
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[12]/C
                         clock pessimism             -0.427     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.631     6.771    cpu0/if0/if_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 1.516ns (18.542%)  route 6.660ns (81.458%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.271     5.705    cpu0/if0/SR[0]
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.420     7.906    cpu0/if0/clk_out1
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[13]/C
                         clock pessimism             -0.427     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.631     6.771    cpu0/if0/if_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 1.516ns (18.542%)  route 6.660ns (81.458%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.271     5.705    cpu0/if0/SR[0]
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.420     7.906    cpu0/if0/clk_out1
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[15]/C
                         clock pessimism             -0.427     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.631     6.771    cpu0/if0/if_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 1.516ns (18.542%)  route 6.660ns (81.458%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 7.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.271     5.705    cpu0/if0/SR[0]
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.420     7.906    cpu0/if0/clk_out1
    SLICE_X33Y73         FDRE                                         r  cpu0/if0/if_addr_reg[16]/C
                         clock pessimism             -0.427     7.479    
                         clock uncertainty           -0.077     7.402    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.631     6.771    cpu0/if0/if_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_addr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.170ns  (logic 1.516ns (18.555%)  route 6.654ns (81.445%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 7.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.265     5.699    cpu0/if0/SR[0]
    SLICE_X33Y74         FDRE                                         r  cpu0/if0/if_addr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.418     7.904    cpu0/if0/clk_out1
    SLICE_X33Y74         FDRE                                         r  cpu0/if0/if_addr_reg[17]/C
                         clock pessimism             -0.427     7.477    
                         clock uncertainty           -0.077     7.400    
    SLICE_X33Y74         FDRE (Setup_fdre_C_R)       -0.631     6.769    cpu0/if0/if_addr_reg[17]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.113ns  (logic 1.516ns (18.685%)  route 6.597ns (81.315%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 7.909 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.208     5.642    cpu0/if0/SR[0]
    SLICE_X28Y72         FDRE                                         r  cpu0/if0/if_inst_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.423     7.909    cpu0/if0/clk_out1
    SLICE_X28Y72         FDRE                                         r  cpu0/if0/if_inst_reg[20]/C
                         clock pessimism             -0.427     7.482    
                         clock uncertainty           -0.077     7.405    
    SLICE_X28Y72         FDRE (Setup_fdre_C_R)       -0.631     6.774    cpu0/if0/if_inst_reg[20]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.113ns  (logic 1.516ns (18.685%)  route 6.597ns (81.315%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 7.909 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.208     5.642    cpu0/if0/SR[0]
    SLICE_X28Y72         FDRE                                         r  cpu0/if0/if_inst_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.423     7.909    cpu0/if0/clk_out1
    SLICE_X28Y72         FDRE                                         r  cpu0/if0/if_inst_reg[22]/C
                         clock pessimism             -0.427     7.482    
                         clock uncertainty           -0.077     7.405    
    SLICE_X28Y72         FDRE (Setup_fdre_C_R)       -0.631     6.774    cpu0/if0/if_inst_reg[22]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/inst_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.109ns  (logic 1.516ns (18.695%)  route 6.593ns (81.305%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 7.909 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.852    -0.101    cpu0/id_ex0/rst
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     0.049 r  cpu0/id_ex0/reg1_o_reg[31]_i_9/O
                         net (fo=2, routed)           1.054     1.103    cpu0/id_ex0/ex_wreg_o
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.326     1.429 r  cpu0/id_ex0/reg1_o_reg[31]_i_3/O
                         net (fo=33, routed)          0.517     1.947    cpu0/id_ex0/ex_reg1_reg[0]_0
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.071 r  cpu0/id_ex0/id_pc[31]_i_16/O
                         net (fo=1, routed)           0.403     2.474    cpu0/ex_mem0/ex_wreg_reg
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124     2.598 f  cpu0/ex_mem0/id_pc[31]_i_6/O
                         net (fo=4, routed)           0.454     3.051    cpu0/ctrl0/rst_reg
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.124     3.175 f  cpu0/ctrl0/FSM_sequential_state[3]_i_4/O
                         net (fo=18, routed)          1.109     4.284    cpu0/ex_mem0/stall_sign[0]
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.150     4.434 r  cpu0/ex_mem0/FSM_sequential_state[3]_i_1/O
                         net (fo=78, routed)          1.204     5.638    cpu0/if0/SR[0]
    SLICE_X29Y72         FDRE                                         r  cpu0/if0/inst_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.423     7.909    cpu0/if0/clk_out1
    SLICE_X29Y72         FDRE                                         r  cpu0/if0/inst_reg[16]/C
                         clock pessimism             -0.427     7.482    
                         clock uncertainty           -0.077     7.405    
    SLICE_X29Y72         FDRE (Setup_fdre_C_R)       -0.631     6.774    cpu0/if0/inst_reg[16]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                  1.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_27_29/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    cpu0/if0/clk_out1
    SLICE_X15Y82         FDRE                                         r  cpu0/if0/wdata_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  cpu0/if0/wdata_o_reg[29]/Q
                         net (fo=2, routed)           0.109    -0.321    cpu0/icache0/cache_data_reg_0_63_27_29/DIC
    SLICE_X12Y81         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.824    -0.344    cpu0/icache0/cache_data_reg_0_63_27_29/WCLK
    SLICE_X12Y81         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMC/CLK
                         clock pessimism             -0.214    -0.558    
                         clock uncertainty            0.077    -0.481    
    SLICE_X12Y81         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.337    cpu0/icache0/cache_data_reg_0_63_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_21_23/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.221%)  route 0.140ns (49.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.549    -0.580    cpu0/if0/clk_out1
    SLICE_X29Y73         FDRE                                         r  cpu0/if0/wdata_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  cpu0/if0/wdata_o_reg[23]/Q
                         net (fo=2, routed)           0.140    -0.300    cpu0/icache0/cache_data_reg_64_127_21_23/DIC
    SLICE_X14Y73         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_21_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.818    -0.350    cpu0/icache0/cache_data_reg_64_127_21_23/WCLK
    SLICE_X14Y73         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_21_23/RAMC/CLK
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X14Y73         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.323    cpu0/icache0/cache_data_reg_64_127_21_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.077    -0.472    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.162    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.077    -0.472    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.162    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.077    -0.472    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.162    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.077    -0.472    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.162    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.077    -0.472    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.162    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.077    -0.472    
    SLICE_X12Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.162    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD/CLK
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.077    -0.472    
    SLICE_X12Y93         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.162    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.563    -0.566    cpu0/mem_wb0/clk_out1
    SLICE_X13Y91         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.291    -0.134    cpu0/regfile0/regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X12Y93         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.833    -0.335    cpu0/regfile0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y93         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD_D1/CLK
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.077    -0.472    
    SLICE_X12Y93         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.162    cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.027    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.518ns (17.937%)  route 2.370ns (82.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.370     0.417    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.434     7.920    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.498     7.422    
                         clock uncertainty           -0.077     7.344    
    SLICE_X43Y61         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.518ns (20.580%)  route 1.999ns (79.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.999     0.046    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X48Y67         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.433     7.919    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X48Y67         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X48Y67         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.518ns (20.580%)  route 1.999ns (79.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.999     0.046    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X48Y67         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.433     7.919    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X48Y67         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X48Y67         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  6.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.377%)  route 0.263ns (61.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.263    -0.144    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.822    -0.346    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism             -0.194    -0.540    
    SLICE_X28Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.632    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.377%)  route 0.263ns (61.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.263    -0.144    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.822    -0.346    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism             -0.194    -0.540    
    SLICE_X28Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.632    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.164ns (23.673%)  route 0.529ns (76.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.529     0.121    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.034    -0.312    
    SLICE_X37Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.530    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.518ns (17.937%)  route 2.370ns (82.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.370     0.417    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.434     7.920    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.498     7.422    
                         clock uncertainty           -0.077     7.344    
    SLICE_X43Y61         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.518ns (20.580%)  route 1.999ns (79.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.999     0.046    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X48Y67         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.433     7.919    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X48Y67         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X48Y67         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.518ns (20.580%)  route 1.999ns (79.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.999     0.046    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X48Y67         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.433     7.919    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X48Y67         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X48Y67         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  6.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.377%)  route 0.263ns (61.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.263    -0.144    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.822    -0.346    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism             -0.194    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X28Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.555    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.377%)  route 0.263ns (61.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.263    -0.144    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.822    -0.346    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism             -0.194    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X28Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.555    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.164ns (23.673%)  route 0.529ns (76.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.529     0.121    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.077    -0.235    
    SLICE_X37Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.327    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.077    -0.235    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.327    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.077    -0.235    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.327    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.077    -0.235    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.327    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.077    -0.235    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.327    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.077    -0.235    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.327    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.077    -0.235    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.327    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.077    -0.235    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.327    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.453    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.518ns (17.937%)  route 2.370ns (82.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.370     0.417    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.434     7.920    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.498     7.422    
                         clock uncertainty           -0.077     7.344    
    SLICE_X43Y61         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.518ns (20.580%)  route 1.999ns (79.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.999     0.046    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X48Y67         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.433     7.919    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X48Y67         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X48Y67         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.518ns (20.580%)  route 1.999ns (79.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.999     0.046    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X48Y67         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.433     7.919    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X48Y67         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X48Y67         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  6.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.377%)  route 0.263ns (61.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.263    -0.144    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.822    -0.346    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism             -0.194    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X28Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.555    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.377%)  route 0.263ns (61.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.263    -0.144    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.822    -0.346    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism             -0.194    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X28Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.555    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.164ns (23.673%)  route 0.529ns (76.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.529     0.121    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.077    -0.235    
    SLICE_X37Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.327    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.077    -0.235    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.327    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.077    -0.235    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.327    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.077    -0.235    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.327    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.077    -0.235    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.327    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.077    -0.235    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.327    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.077    -0.235    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.327    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism              0.034    -0.312    
                         clock uncertainty            0.077    -0.235    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.327    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.453    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.518ns (17.937%)  route 2.370ns (82.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.370     0.417    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y61         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.434     7.920    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y61         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.498     7.422    
                         clock uncertainty           -0.077     7.345    
    SLICE_X43Y61         FDCE (Recov_fdce_C_CLR)     -0.405     6.940    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  6.523    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.346    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.941    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.941    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.346    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.941    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.941    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.346    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.941    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.941    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.346    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.941    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.941    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.346    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.941    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.941    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.346    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.941    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.941    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.518ns (18.840%)  route 2.231ns (81.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         2.231     0.279    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X43Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.435     7.921    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X43Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     7.423    
                         clock uncertainty           -0.077     7.346    
    SLICE_X43Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.941    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.941    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.893ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.518ns (20.580%)  route 1.999ns (79.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.999     0.046    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X48Y67         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.433     7.919    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X48Y67         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.344    
    SLICE_X48Y67         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  6.893    

Slack (MET) :             6.893ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.518ns (20.580%)  route 1.999ns (79.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.548    -2.471    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.518    -1.953 f  rst_reg/Q
                         net (fo=760, routed)         1.999     0.046    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X48Y67         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        1.433     7.919    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X48Y67         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.344    
    SLICE_X48Y67         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  6.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.377%)  route 0.263ns (61.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.263    -0.144    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.822    -0.346    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism             -0.194    -0.540    
    SLICE_X28Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.632    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.377%)  route 0.263ns (61.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.263    -0.144    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y67         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.822    -0.346    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y67         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism             -0.194    -0.540    
    SLICE_X28Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.632    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.164ns (23.673%)  route 0.529ns (76.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.529     0.121    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.034    -0.312    
    SLICE_X37Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.164ns (23.525%)  route 0.533ns (76.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.558    -0.571    clk
    SLICE_X14Y67         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.407 f  rst_reg/Q
                         net (fo=760, routed)         0.533     0.126    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y67         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1539, routed)        0.821    -0.347    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y67         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.530    





