Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Oct 14 13:40:24 2021
| Host         : DESKTOP-DDE21EA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.237        0.000                      0                  102        0.142        0.000                      0                  102        3.000        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       12.237        0.000                      0                  102        0.142        0.000                      0                  102       11.969        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.237ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.449ns  (logic 7.985ns (64.144%)  route 4.464ns (35.856%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 23.511 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.717    -0.823    vga_driver/CLK
    SLICE_X77Y95         FDRE                                         r  vga_driver/pixel_col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  vga_driver/pixel_col_reg[3]/Q
                         net (fo=2, routed)           0.785     0.418    vga_driver/pixel_col_reg[10]_0[3]
    SLICE_X77Y95         LUT2 (Prop_lut2_I0_O)        0.124     0.542 r  vga_driver/i__carry_i_1/O
                         net (fo=1, routed)           0.000     0.542    add_ball/red2_1[3]
    SLICE_X77Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.943 r  add_ball/red3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.943    add_ball/red3_inferred__0/i__carry_n_0
    SLICE_X77Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.057 r  add_ball/red3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.057    add_ball/red3_inferred__0/i__carry__0_n_0
    SLICE_X77Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.370 r  add_ball/red3_inferred__0/i__carry__1/O[3]
                         net (fo=7, routed)           0.797     2.167    add_ball/red3_inferred__0/i__carry__1_n_4
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.033     6.200 r  add_ball/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     6.202    add_ball/red2_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     7.720 f  add_ball/red1/P[2]
                         net (fo=2, routed)           1.329     9.049    add_ball/red1_n_103
    SLICE_X79Y98         LUT2 (Prop_lut2_I1_O)        0.124     9.173 r  add_ball/_carry_i_7/O
                         net (fo=1, routed)           0.000     9.173    add_ball/_carry_i_7_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.723 r  add_ball/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.723    add_ball/_carry_n_0
    SLICE_X79Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.837 r  add_ball/_carry__0/CO[3]
                         net (fo=1, routed)           0.001     9.838    add_ball/_carry__0_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.952 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           0.755    10.707    vga_driver/CO[0]
    SLICE_X79Y97         LUT6 (Prop_lut6_I0_O)        0.124    10.831 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.795    11.626    vga_driver/red_out0
    SLICE_X84Y105        FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.594    23.511    vga_driver/CLK
    SLICE_X84Y105        FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.480    23.992    
                         clock uncertainty           -0.084    23.908    
    SLICE_X84Y105        FDRE (Setup_fdre_C_D)       -0.045    23.863    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         23.863    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                 12.237    

Slack (MET) :             12.251ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.449ns  (logic 7.985ns (64.144%)  route 4.464ns (35.856%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 23.511 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.717    -0.823    vga_driver/CLK
    SLICE_X77Y95         FDRE                                         r  vga_driver/pixel_col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  vga_driver/pixel_col_reg[3]/Q
                         net (fo=2, routed)           0.785     0.418    vga_driver/pixel_col_reg[10]_0[3]
    SLICE_X77Y95         LUT2 (Prop_lut2_I0_O)        0.124     0.542 r  vga_driver/i__carry_i_1/O
                         net (fo=1, routed)           0.000     0.542    add_ball/red2_1[3]
    SLICE_X77Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.943 r  add_ball/red3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.943    add_ball/red3_inferred__0/i__carry_n_0
    SLICE_X77Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.057 r  add_ball/red3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.057    add_ball/red3_inferred__0/i__carry__0_n_0
    SLICE_X77Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.370 r  add_ball/red3_inferred__0/i__carry__1/O[3]
                         net (fo=7, routed)           0.797     2.167    add_ball/red3_inferred__0/i__carry__1_n_4
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.033     6.200 r  add_ball/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     6.202    add_ball/red2_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     7.720 f  add_ball/red1/P[2]
                         net (fo=2, routed)           1.329     9.049    add_ball/red1_n_103
    SLICE_X79Y98         LUT2 (Prop_lut2_I1_O)        0.124     9.173 r  add_ball/_carry_i_7/O
                         net (fo=1, routed)           0.000     9.173    add_ball/_carry_i_7_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.723 r  add_ball/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.723    add_ball/_carry_n_0
    SLICE_X79Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.837 r  add_ball/_carry__0/CO[3]
                         net (fo=1, routed)           0.001     9.838    add_ball/_carry__0_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.952 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           0.755    10.707    vga_driver/CO[0]
    SLICE_X79Y97         LUT6 (Prop_lut6_I0_O)        0.124    10.831 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.795    11.626    vga_driver/red_out0
    SLICE_X84Y105        FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.594    23.511    vga_driver/CLK
    SLICE_X84Y105        FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.480    23.992    
                         clock uncertainty           -0.084    23.908    
    SLICE_X84Y105        FDRE (Setup_fdre_C_D)       -0.031    23.877    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                         23.877    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                 12.251    

Slack (MET) :             20.190ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.890ns (21.735%)  route 3.205ns (78.265%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 23.518 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.725    -0.815    vga_driver/CLK
    SLICE_X80Y97         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.297 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=7, routed)           1.435     1.138    vga_driver/Q[10]
    SLICE_X80Y97         LUT3 (Prop_lut3_I2_O)        0.124     1.262 f  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.436     1.698    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X78Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.822 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.644     2.466    vga_driver/eqOp
    SLICE_X78Y97         LUT6 (Prop_lut6_I1_O)        0.124     2.590 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.690     3.280    vga_driver/v_cnt0
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.600    23.518    vga_driver/CLK
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.559    24.078    
                         clock uncertainty           -0.084    23.994    
    SLICE_X78Y94         FDRE (Setup_fdre_C_R)       -0.524    23.470    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         23.470    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                 20.190    

Slack (MET) :             20.190ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.890ns (21.735%)  route 3.205ns (78.265%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 23.518 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.725    -0.815    vga_driver/CLK
    SLICE_X80Y97         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.297 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=7, routed)           1.435     1.138    vga_driver/Q[10]
    SLICE_X80Y97         LUT3 (Prop_lut3_I2_O)        0.124     1.262 f  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.436     1.698    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X78Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.822 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.644     2.466    vga_driver/eqOp
    SLICE_X78Y97         LUT6 (Prop_lut6_I1_O)        0.124     2.590 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.690     3.280    vga_driver/v_cnt0
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.600    23.518    vga_driver/CLK
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.559    24.078    
                         clock uncertainty           -0.084    23.994    
    SLICE_X78Y94         FDRE (Setup_fdre_C_R)       -0.524    23.470    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         23.470    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                 20.190    

Slack (MET) :             20.190ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.890ns (21.735%)  route 3.205ns (78.265%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 23.518 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.725    -0.815    vga_driver/CLK
    SLICE_X80Y97         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.297 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=7, routed)           1.435     1.138    vga_driver/Q[10]
    SLICE_X80Y97         LUT3 (Prop_lut3_I2_O)        0.124     1.262 f  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.436     1.698    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X78Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.822 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.644     2.466    vga_driver/eqOp
    SLICE_X78Y97         LUT6 (Prop_lut6_I1_O)        0.124     2.590 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.690     3.280    vga_driver/v_cnt0
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.600    23.518    vga_driver/CLK
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.559    24.078    
                         clock uncertainty           -0.084    23.994    
    SLICE_X78Y94         FDRE (Setup_fdre_C_R)       -0.524    23.470    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         23.470    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                 20.190    

Slack (MET) :             20.285ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.890ns (21.735%)  route 3.205ns (78.265%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 23.518 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.725    -0.815    vga_driver/CLK
    SLICE_X80Y97         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.297 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=7, routed)           1.435     1.138    vga_driver/Q[10]
    SLICE_X80Y97         LUT3 (Prop_lut3_I2_O)        0.124     1.262 f  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.436     1.698    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X78Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.822 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.644     2.466    vga_driver/eqOp
    SLICE_X78Y97         LUT6 (Prop_lut6_I1_O)        0.124     2.590 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.690     3.280    vga_driver/v_cnt0
    SLICE_X79Y94         FDRE                                         r  vga_driver/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.600    23.518    vga_driver/CLK
    SLICE_X79Y94         FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.559    24.078    
                         clock uncertainty           -0.084    23.994    
    SLICE_X79Y94         FDRE (Setup_fdre_C_R)       -0.429    23.565    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         23.565    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                 20.285    

Slack (MET) :             20.285ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.890ns (21.735%)  route 3.205ns (78.265%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 23.518 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.725    -0.815    vga_driver/CLK
    SLICE_X80Y97         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.297 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=7, routed)           1.435     1.138    vga_driver/Q[10]
    SLICE_X80Y97         LUT3 (Prop_lut3_I2_O)        0.124     1.262 f  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.436     1.698    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X78Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.822 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.644     2.466    vga_driver/eqOp
    SLICE_X78Y97         LUT6 (Prop_lut6_I1_O)        0.124     2.590 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.690     3.280    vga_driver/v_cnt0
    SLICE_X79Y94         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.600    23.518    vga_driver/CLK
    SLICE_X79Y94         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.559    24.078    
                         clock uncertainty           -0.084    23.994    
    SLICE_X79Y94         FDRE (Setup_fdre_C_R)       -0.429    23.565    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         23.565    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                 20.285    

Slack (MET) :             20.285ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.890ns (21.735%)  route 3.205ns (78.265%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 23.518 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.725    -0.815    vga_driver/CLK
    SLICE_X80Y97         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.297 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=7, routed)           1.435     1.138    vga_driver/Q[10]
    SLICE_X80Y97         LUT3 (Prop_lut3_I2_O)        0.124     1.262 f  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.436     1.698    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X78Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.822 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.644     2.466    vga_driver/eqOp
    SLICE_X78Y97         LUT6 (Prop_lut6_I1_O)        0.124     2.590 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.690     3.280    vga_driver/v_cnt0
    SLICE_X79Y94         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.600    23.518    vga_driver/CLK
    SLICE_X79Y94         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.559    24.078    
                         clock uncertainty           -0.084    23.994    
    SLICE_X79Y94         FDRE (Setup_fdre_C_R)       -0.429    23.565    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         23.565    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                 20.285    

Slack (MET) :             20.387ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.285%)  route 3.104ns (77.715%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 23.519 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.725    -0.815    vga_driver/CLK
    SLICE_X80Y97         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.297 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=7, routed)           1.435     1.138    vga_driver/Q[10]
    SLICE_X80Y97         LUT3 (Prop_lut3_I2_O)        0.124     1.262 f  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.436     1.698    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X78Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.822 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.644     2.466    vga_driver/eqOp
    SLICE_X78Y97         LUT6 (Prop_lut6_I1_O)        0.124     2.590 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.589     3.179    vga_driver/v_cnt0
    SLICE_X79Y97         FDRE                                         r  vga_driver/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.601    23.519    vga_driver/CLK
    SLICE_X79Y97         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.559    24.079    
                         clock uncertainty           -0.084    23.995    
    SLICE_X79Y97         FDRE (Setup_fdre_C_R)       -0.429    23.566    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         23.566    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                 20.387    

Slack (MET) :             20.387ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.285%)  route 3.104ns (77.715%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 23.519 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.725    -0.815    vga_driver/CLK
    SLICE_X80Y97         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.297 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=7, routed)           1.435     1.138    vga_driver/Q[10]
    SLICE_X80Y97         LUT3 (Prop_lut3_I2_O)        0.124     1.262 f  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.436     1.698    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X78Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.822 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.644     2.466    vga_driver/eqOp
    SLICE_X78Y97         LUT6 (Prop_lut6_I1_O)        0.124     2.590 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.589     3.179    vga_driver/v_cnt0
    SLICE_X79Y97         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.601    23.519    vga_driver/CLK
    SLICE_X79Y97         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.559    24.079    
                         clock uncertainty           -0.084    23.995    
    SLICE_X79Y97         FDRE (Setup_fdre_C_R)       -0.429    23.566    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         23.566    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                 20.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.276%)  route 0.090ns (32.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.600    -0.564    vga_driver/CLK
    SLICE_X79Y94         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=10, routed)          0.090    -0.333    vga_driver/v_cnt_reg[10]_0[5]
    SLICE_X78Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.288 r  vga_driver/v_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.288    vga_driver/plusOp__0[8]
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.872    -0.801    vga_driver/CLK
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X78Y94         FDRE (Hold_fdre_C_D)         0.121    -0.430    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.212ns (64.332%)  route 0.118ns (35.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.601    -0.563    vga_driver/CLK
    SLICE_X78Y97         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.118    -0.282    vga_driver/v_cnt_reg[10]_0[0]
    SLICE_X79Y97         LUT4 (Prop_lut4_I1_O)        0.048    -0.234 r  vga_driver/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    vga_driver/plusOp__0[3]
    SLICE_X79Y97         FDRE                                         r  vga_driver/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.873    -0.800    vga_driver/CLK
    SLICE_X79Y97         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X79Y97         FDRE (Hold_fdre_C_D)         0.107    -0.443    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.601    -0.563    vga_driver/CLK
    SLICE_X78Y97         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.118    -0.282    vga_driver/v_cnt_reg[10]_0[0]
    SLICE_X79Y97         LUT3 (Prop_lut3_I1_O)        0.045    -0.237 r  vga_driver/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    vga_driver/plusOp__0[2]
    SLICE_X79Y97         FDRE                                         r  vga_driver/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.873    -0.800    vga_driver/CLK
    SLICE_X79Y97         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X79Y97         FDRE (Hold_fdre_C_D)         0.091    -0.459    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.589%)  route 0.175ns (48.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.602    -0.562    vga_driver/CLK
    SLICE_X81Y95         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=10, routed)          0.175    -0.247    vga_driver/Q[8]
    SLICE_X80Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.202 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    vga_driver/plusOp[9]
    SLICE_X80Y95         FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.874    -0.799    vga_driver/CLK
    SLICE_X80Y95         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism              0.250    -0.549    
    SLICE_X80Y95         FDRE (Hold_fdre_C_D)         0.121    -0.428    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.188%)  route 0.104ns (29.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.600    -0.564    vga_driver/CLK
    SLICE_X78Y96         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.148    -0.416 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.104    -0.312    vga_driver/Q[2]
    SLICE_X78Y96         LUT6 (Prop_lut6_I3_O)        0.098    -0.214 r  vga_driver/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    vga_driver/plusOp[5]
    SLICE_X78Y96         FDRE                                         r  vga_driver/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.872    -0.801    vga_driver/CLK
    SLICE_X78Y96         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X78Y96         FDRE (Hold_fdre_C_D)         0.120    -0.444    vga_driver/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            add_ball/red2/D[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.298%)  route 0.357ns (71.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.602    -0.562    vga_driver/CLK
    SLICE_X81Y95         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          0.357    -0.064    add_ball/Q[0]
    DSP48_X2Y38          DSP48E1                                      r  add_ball/red2/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.961    -0.712    add_ball/clk_out1
    DSP48_X2Y38          DSP48E1                                      r  add_ball/red2/CLK
                         clock pessimism              0.275    -0.437    
    DSP48_X2Y38          DSP48E1 (Hold_dsp48e1_CLK_D[0])
                                                      0.133    -0.304    add_ball/red2
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.339%)  route 0.156ns (45.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.600    -0.564    vga_driver/CLK
    SLICE_X79Y94         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=10, routed)          0.156    -0.267    vga_driver/v_cnt_reg[10]_0[4]
    SLICE_X79Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.222 r  vga_driver/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    vga_driver/plusOp__0[5]
    SLICE_X79Y94         FDRE                                         r  vga_driver/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.872    -0.801    vga_driver/CLK
    SLICE_X79Y94         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X79Y94         FDRE (Hold_fdre_C_D)         0.092    -0.472    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.602    -0.562    vga_driver/CLK
    SLICE_X81Y95         FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=10, routed)          0.179    -0.242    vga_driver/Q[1]
    SLICE_X81Y95         LUT4 (Prop_lut4_I1_O)        0.042    -0.200 r  vga_driver/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    vga_driver/plusOp[3]
    SLICE_X81Y95         FDRE                                         r  vga_driver/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.874    -0.799    vga_driver/CLK
    SLICE_X81Y95         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
                         clock pessimism              0.237    -0.562    
    SLICE_X81Y95         FDRE (Hold_fdre_C_D)         0.107    -0.455    vga_driver/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/blue_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.785%)  route 0.187ns (47.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.600    -0.564    vga_driver/CLK
    SLICE_X78Y96         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.400 f  vga_driver/h_cnt_reg[5]/Q
                         net (fo=14, routed)          0.187    -0.213    vga_driver/Q[5]
    SLICE_X81Y97         LUT6 (Prop_lut6_I4_O)        0.045    -0.168 r  vga_driver/blue_out_i_1/O
                         net (fo=1, routed)           0.000    -0.168    vga_driver/p_3_in
    SLICE_X81Y97         FDRE                                         r  vga_driver/blue_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.875    -0.798    vga_driver/CLK
    SLICE_X81Y97         FDRE                                         r  vga_driver/blue_out_reg/C
                         clock pessimism              0.275    -0.523    
    SLICE_X81Y97         FDRE (Hold_fdre_C_D)         0.091    -0.432    vga_driver/blue_out_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.791%)  route 0.195ns (48.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.601    -0.563    vga_driver/CLK
    SLICE_X78Y98         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.399 f  vga_driver/v_cnt_reg[10]/Q
                         net (fo=8, routed)           0.195    -0.205    vga_driver/v_cnt_reg[10]_0[10]
    SLICE_X78Y97         LUT6 (Prop_lut6_I4_O)        0.045    -0.160 r  vga_driver/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    vga_driver/v_cnt[0]_i_1_n_0
    SLICE_X78Y97         FDRE                                         r  vga_driver/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.873    -0.800    vga_driver/CLK
    SLICE_X78Y97         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X78Y97         FDRE (Hold_fdre_C_D)         0.120    -0.427    vga_driver/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y16   clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X81Y97     vga_driver/blue_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X81Y95     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X80Y97     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X81Y95     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X78Y96     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X81Y95     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X80Y95     vga_driver/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X78Y96     vga_driver/h_cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y97     vga_driver/blue_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y97     vga_driver/blue_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y95     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y95     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X80Y97     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X80Y97     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y95     vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y95     vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X78Y96     vga_driver/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X78Y96     vga_driver/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y97     vga_driver/blue_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y97     vga_driver/blue_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y95     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y95     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X80Y97     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X80Y97     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y95     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y95     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X78Y96     vga_driver/h_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X78Y96     vga_driver/h_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



