`timescale 1 ps / 1ps
module module_0 (
    input logic [1 : id_1] id_2 = id_1,
    id_3,
    id_4,
    id_5,
    input id_6,
    id_7
);
  logic id_8 (
      .id_2(id_7),
      id_5,
      .id_7(id_1[id_6] & ~(id_4)),
      .id_7(id_3),
      .id_6(id_5),
      .id_6(id_5[1]),
      1 & id_5
  );
  id_9 id_10 (
      .id_4((id_4)),
      .id_8(1),
      .id_4(id_9)
  );
  logic id_11;
  id_12 id_13 (
      .id_5 (id_10),
      id_10,
      .id_10(1),
      .id_8 ((id_11)),
      .id_10(1'b0),
      .id_3 (id_9),
      .id_4 (1)
  );
  logic id_14;
  id_15 id_16;
  logic [1 : id_6[id_10[id_14  &  1]]] id_17;
  id_18 id_19 (
      .id_15(id_14[1'd0]),
      .id_5 (id_4[id_6*1'd0]),
      .id_3 (id_5 & 1),
      .id_16(id_18),
      .id_17(id_17)
  );
  id_20 id_21;
  id_22 id_23 (
      .id_1 (id_3),
      .id_18(id_16 - 1)
  );
  id_24 id_25 (
      id_12,
      .id_24(id_9)
  );
  id_26 id_27 (
      .id_1 ((1)),
      .id_19(id_4)
  );
  id_28 id_29 (
      .id_9 (1),
      .id_28(1),
      .id_27(id_11)
  );
  logic id_30;
  logic id_31;
  logic id_32 (
      .id_4 (id_25),
      id_16,
      .id_23(id_2),
      .id_31(~id_31),
      .id_31(id_4),
      .id_25(id_2),
      1'b0
  );
  assign id_31 = 1 + id_2;
  logic id_33;
  always @(posedge id_12 or posedge id_10) begin
    if (1'h0) begin
      if (1)
        if (1)
          if (id_31)
            if (1) begin
              if (id_27)
                if (1) begin
                  if (id_13 == 1) begin
                    id_26 = 1'd0;
                  end
                end else if (id_34) begin
                  id_34 <= {id_34};
                end
            end
    end else begin
      id_35[1] <= ~id_35;
    end
  end
  id_36 id_37 (
      .id_38(~id_38),
      .id_36(1'b0),
      .id_36(id_38),
      .id_38(id_36)
  );
  id_39 id_40 (
      .id_37(id_36),
      .id_38(id_39[1+:id_39]),
      .id_36((id_36)),
      id_41[id_39],
      .id_37(id_36 | 1),
      .id_38(id_36[id_39 : 1])
  );
  logic id_42 (
      .id_39(id_36),
      1
  );
  id_43 id_44;
  assign id_42 = id_37;
  id_45 id_46 (
      .id_39(~id_38),
      .id_40(id_36)
  );
  logic id_47 (
      .id_43(id_36),
      id_43
  );
  id_48 id_49 (
      .id_46(id_46),
      .id_38(id_46)
  );
  id_50 id_51 (
      .id_40(id_50),
      .id_48(1)
  );
endmodule
