#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Jan 31 10:02:56 2023
# Process ID: 9044
# Current directory: D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/synth_1
# Command line: vivado.exe -log DMA_LOOP_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DMA_LOOP_wrapper.tcl
# Log file: D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/synth_1/DMA_LOOP_wrapper.vds
# Journal file: D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/synth_1\vivado.jou
# Running On: DESKTOP-Q1EFAHP, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 8328 MB
#-----------------------------------------------------------
source DMA_LOOP_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Z_MILIANKE_FPGA/0_origin/ip_repo/m_axi_lite_dma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Z_MILIANKE_FPGA/0_origin/ip_repo/M_AXI_FULL_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/32761/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Z_MILIANKE_FPGA/0_origin/ip_repo/m_axi_lite_dma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Z_MILIANKE_FPGA/0_origin/ip_repo/M_AXI_FULL_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/32761/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Z_MILIANKE_FPGA/0_origin/ip_repo/m_axi_lite_dma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Z_MILIANKE_FPGA/0_origin/ip_repo/M_AXI_FULL_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/32761/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'vid_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'vid_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'vid_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'vid_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'vid_rst_n'.
WARNING: [IP_Flow 19-3157] Bus Interface 'vid_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'vid_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'vid_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Z_MILIANKE_FPGA/0_origin/ip_repo/m_axi_lite_dma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Z_MILIANKE_FPGA/0_origin/ip_repo/M_AXI_FULL_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/32761/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'M_AXI_ARESETN'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Z_MILIANKE_FPGA/0_origin/ip_repo/m_axi_lite_dma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Z_MILIANKE_FPGA/0_origin/ip_repo/M_AXI_FULL_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/32761/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rd_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'wr_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rd_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'wr_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rd_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'wr_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'rd_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rd_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'wr_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'wr_rst_n'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rd_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rd_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'wr_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'wr_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'rd_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'rd_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'wr_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'wr_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Z_MILIANKE_FPGA/0_origin/ip_repo/m_axi_lite_dma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Z_MILIANKE_FPGA/0_origin/ip_repo/M_AXI_FULL_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/32761/AppData/Roaming/Xilinx/ip_repo'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.066 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/utils_1/imports/synth_1/PL_BRAM_WR.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/utils_1/imports/synth_1/PL_BRAM_WR.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top DMA_LOOP_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6052
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'PL_BRAM_WR' with formal parameter declaration list [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/PL_BRAM_WR.v:55]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'DATA_GEN' with formal parameter declaration list [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/DATA_GEN.v:37]
WARNING: [Synth 8-6901] identifier 'cnt' is used before its declaration [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/RGB565_888.v:40]
WARNING: [Synth 8-6901] identifier 'data_o_reg' is used before its declaration [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/RGB565_888.v:41]
WARNING: [Synth 8-6901] identifier 'empty' is used before its declaration [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/VID_AXIS.v:45]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'M_AXI_LITE' with formal parameter declaration list [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/M_AXI_LITE.v:103]
WARNING: [Synth 8-9187] begin/end is required for generate-for in this mode of verilog [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3cb1/hdl/vio_v3_0_syn_rfs.v:1365]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1413.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DMA_LOOP_wrapper' [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/hdl/DMA_LOOP_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'DMA_LOOP' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:12]
INFO: [Synth 8-6157] synthesizing module 'DMA_LOOP_DATA_GEN_0_0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_DATA_GEN_0_0/synth/DMA_LOOP_DATA_GEN_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'DATA_GEN' [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/DATA_GEN.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DATA_GEN' (0#1) [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/DATA_GEN.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DMA_LOOP_DATA_GEN_0_0' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_DATA_GEN_0_0/synth/DMA_LOOP_DATA_GEN_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'DMA_LOOP_M_AXI_LITE_0_0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_M_AXI_LITE_0_0/synth/DMA_LOOP_M_AXI_LITE_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'M_AXI_LITE' [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/M_AXI_LITE.v:23]
INFO: [Synth 8-6155] done synthesizing module 'M_AXI_LITE' (0#1) [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/M_AXI_LITE.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DMA_LOOP_M_AXI_LITE_0_0' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_M_AXI_LITE_0_0/synth/DMA_LOOP_M_AXI_LITE_0_0.v:53]
WARNING: [Synth 8-7071] port 'start_dma' of module 'DMA_LOOP_M_AXI_LITE_0_0' is unconnected for instance 'M_AXI_LITE_0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:102]
WARNING: [Synth 8-7071] port 'M_AXI_AWPROT' of module 'DMA_LOOP_M_AXI_LITE_0_0' is unconnected for instance 'M_AXI_LITE_0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:102]
WARNING: [Synth 8-7071] port 'M_AXI_WSTRB' of module 'DMA_LOOP_M_AXI_LITE_0_0' is unconnected for instance 'M_AXI_LITE_0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:102]
WARNING: [Synth 8-7071] port 'M_AXI_ARPROT' of module 'DMA_LOOP_M_AXI_LITE_0_0' is unconnected for instance 'M_AXI_LITE_0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:102]
WARNING: [Synth 8-7023] instance 'M_AXI_LITE_0' of module 'DMA_LOOP_M_AXI_LITE_0_0' has 24 connections declared, but only 20 given [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:102]
INFO: [Synth 8-6157] synthesizing module 'DMA_LOOP_PL_BRAM_WR_0_0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_PL_BRAM_WR_0_0/synth/DMA_LOOP_PL_BRAM_WR_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'PL_BRAM_WR' [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/PL_BRAM_WR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PL_BRAM_WR' (0#1) [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/PL_BRAM_WR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DMA_LOOP_PL_BRAM_WR_0_0' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_PL_BRAM_WR_0_0/synth/DMA_LOOP_PL_BRAM_WR_0_0.v:53]
WARNING: [Synth 8-7071] port 'wr_clk' of module 'DMA_LOOP_PL_BRAM_WR_0_0' is unconnected for instance 'PL_BRAM_WR' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:123]
WARNING: [Synth 8-7071] port 'wr_addr' of module 'DMA_LOOP_PL_BRAM_WR_0_0' is unconnected for instance 'PL_BRAM_WR' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:123]
WARNING: [Synth 8-7071] port 'wr_en' of module 'DMA_LOOP_PL_BRAM_WR_0_0' is unconnected for instance 'PL_BRAM_WR' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:123]
WARNING: [Synth 8-7071] port 'wr_data' of module 'DMA_LOOP_PL_BRAM_WR_0_0' is unconnected for instance 'PL_BRAM_WR' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:123]
WARNING: [Synth 8-7071] port 'wr_we' of module 'DMA_LOOP_PL_BRAM_WR_0_0' is unconnected for instance 'PL_BRAM_WR' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:123]
WARNING: [Synth 8-7071] port 'wr_rst_n' of module 'DMA_LOOP_PL_BRAM_WR_0_0' is unconnected for instance 'PL_BRAM_WR' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:123]
WARNING: [Synth 8-7071] port 'rd_we' of module 'DMA_LOOP_PL_BRAM_WR_0_0' is unconnected for instance 'PL_BRAM_WR' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:123]
WARNING: [Synth 8-7071] port 'rd_rst_n' of module 'DMA_LOOP_PL_BRAM_WR_0_0' is unconnected for instance 'PL_BRAM_WR' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:123]
WARNING: [Synth 8-7023] instance 'PL_BRAM_WR' of module 'DMA_LOOP_PL_BRAM_WR_0_0' has 20 connections declared, but only 12 given [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:123]
INFO: [Synth 8-6157] synthesizing module 'DMA_LOOP_RGB565_888_0_0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_RGB565_888_0_0/synth/DMA_LOOP_RGB565_888_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'RGB565_888' [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/RGB565_888.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RGB565_888' (0#1) [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/RGB565_888.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DMA_LOOP_RGB565_888_0_0' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_RGB565_888_0_0/synth/DMA_LOOP_RGB565_888_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'DMA_LOOP_VID_AXIS_0_0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_VID_AXIS_0_0/synth/DMA_LOOP_VID_AXIS_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VID_AXIS' [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/VID_AXIS.v:23]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 2kx18 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 32765 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 32764 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter C_RD_DEPTH bound to: 32768 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 15 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter C_WR_DEPTH bound to: 32768 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 15 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_7' declared at 'd:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/ip/fifo_generator_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_7' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:545]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:75]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_generator_0' is unconnected for instance 'u_fifo_generator_0' [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/VID_AXIS.v:82]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_generator_0' is unconnected for instance 'u_fifo_generator_0' [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/VID_AXIS.v:82]
WARNING: [Synth 8-7023] instance 'u_fifo_generator_0' of module 'fifo_generator_0' has 11 connections declared, but only 9 given [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/VID_AXIS.v:82]
INFO: [Synth 8-6155] done synthesizing module 'VID_AXIS' (0#1) [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/VID_AXIS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DMA_LOOP_VID_AXIS_0_0' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_VID_AXIS_0_0/synth/DMA_LOOP_VID_AXIS_0_0.v:53]
WARNING: [Synth 8-7071] port 'm_axis_tuser' of module 'DMA_LOOP_VID_AXIS_0_0' is unconnected for instance 'VID_AXIS_0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:146]
WARNING: [Synth 8-7023] instance 'VID_AXIS_0' of module 'DMA_LOOP_VID_AXIS_0_0' has 14 connections declared, but only 13 given [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:146]
INFO: [Synth 8-638] synthesizing module 'DMA_LOOP_axi_bram_ctrl_0_0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_axi_bram_ctrl_0_0/synth/DMA_LOOP_axi_bram_ctrl_0_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 16384 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'd:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31357' bound to instance 'U0' of component 'axi_bram_ctrl' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_axi_bram_ctrl_0_0/synth/DMA_LOOP_axi_bram_ctrl_0_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-638] synthesizing module 'full_axi' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
WARNING: [Synth 8-6774] Null subtype or type declaration found [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-3919] null assignment ignored [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24126]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27823' bound to instance 'Data_Exists_DFF' of component 'FDR' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27823]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27823]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:66487' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:66487]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:66487]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:110336' bound to instance 'XORCY_I' of component 'XORCY' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:110336]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:110336]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836' bound to instance 'FDRE_I' of component 'FDRE' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:66487' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:110336' bound to instance 'XORCY_I' of component 'XORCY' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836' bound to instance 'FDRE_I' of component 'FDRE' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:66487' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:110336' bound to instance 'XORCY_I' of component 'XORCY' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836' bound to instance 'FDRE_I' of component 'FDRE' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:66487' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:110336' bound to instance 'XORCY_I' of component 'XORCY' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836' bound to instance 'FDRE_I' of component 'FDRE' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105998' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105998]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105998]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30020]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-256] done synthesizing module 'DMA_LOOP_axi_bram_ctrl_0_0' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_axi_bram_ctrl_0_0/synth/DMA_LOOP_axi_bram_ctrl_0_0.vhd:104]
WARNING: [Synth 8-7071] port 's_axi_arready' of module 'DMA_LOOP_axi_bram_ctrl_0_0' is unconnected for instance 'axi_bram_ctrl' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:160]
WARNING: [Synth 8-7071] port 's_axi_rdata' of module 'DMA_LOOP_axi_bram_ctrl_0_0' is unconnected for instance 'axi_bram_ctrl' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:160]
WARNING: [Synth 8-7071] port 's_axi_rresp' of module 'DMA_LOOP_axi_bram_ctrl_0_0' is unconnected for instance 'axi_bram_ctrl' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:160]
WARNING: [Synth 8-7071] port 's_axi_rlast' of module 'DMA_LOOP_axi_bram_ctrl_0_0' is unconnected for instance 'axi_bram_ctrl' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:160]
WARNING: [Synth 8-7071] port 's_axi_rvalid' of module 'DMA_LOOP_axi_bram_ctrl_0_0' is unconnected for instance 'axi_bram_ctrl' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:160]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl' of module 'DMA_LOOP_axi_bram_ctrl_0_0' has 40 connections declared, but only 35 given [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:160]
INFO: [Synth 8-638] synthesizing module 'DMA_LOOP_axi_dma_0_1' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_axi_dma_0_1/synth/DMA_LOOP_axi_dma_0_1.vhd:107]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'd:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:21833' bound to instance 'U0' of component 'axi_dma' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_axi_dma_0_1/synth/DMA_LOOP_axi_dma_0_1.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:55439]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_omit_wrap' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:53209]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_omit_wrap' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:53209]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_dre' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:36563]
INFO: [Synth 8-226] default block is never used [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:41821]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:29950]
INFO: [Synth 8-226] default block is never used [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:29966]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:29950]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:30097]
INFO: [Synth 8-226] default block is never used [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:30113]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:30097]
INFO: [Synth 8-226] default block is never used [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:42049]
INFO: [Synth 8-226] default block is never used [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:42096]
INFO: [Synth 8-226] default block is never used [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:42143]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_dre' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:36563]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 13 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 13 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (0#1) [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:55439]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-256] done synthesizing module 'DMA_LOOP_axi_dma_0_1' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_axi_dma_0_1/synth/DMA_LOOP_axi_dma_0_1.vhd:107]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'DMA_LOOP_axi_dma_0_1' is unconnected for instance 'axi_dma_0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:196]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'DMA_LOOP_axi_dma_0_1' is unconnected for instance 'axi_dma_0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:196]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'DMA_LOOP_axi_dma_0_1' is unconnected for instance 'axi_dma_0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:196]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'DMA_LOOP_axi_dma_0_1' has 43 connections declared, but only 40 given [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:196]
INFO: [Synth 8-638] synthesizing module 'DMA_LOOP_blk_mem_gen_0_0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_blk_mem_gen_0_0/synth/DMA_LOOP_blk_mem_gen_0_0.vhd:78]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at 'd:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/ip/fifo_generator_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_blk_mem_gen_0_0/synth/DMA_LOOP_blk_mem_gen_0_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'DMA_LOOP_blk_mem_gen_0_0' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_blk_mem_gen_0_0/synth/DMA_LOOP_blk_mem_gen_0_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'DMA_LOOP_c_shift_ram_0_0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_c_shift_ram_0_0/synth/DMA_LOOP_c_shift_ram_0_0.vhd:67]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 10 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_14' declared at 'd:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/2598/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_14' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_c_shift_ram_0_0/synth/DMA_LOOP_c_shift_ram_0_0.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'DMA_LOOP_c_shift_ram_0_0' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_c_shift_ram_0_0/synth/DMA_LOOP_c_shift_ram_0_0.vhd:67]
INFO: [Synth 8-6157] synthesizing module 'DMA_LOOP_vio_0_0' [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_vio_0_0/synth/DMA_LOOP_vio_0_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'DMA_LOOP_vio_0_0' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_vio_0_0/synth/DMA_LOOP_vio_0_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'DMA_LOOP' (0#1) [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:12]
INFO: [Synth 8-6155] done synthesizing module 'DMA_LOOP_wrapper' (0#1) [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/hdl/DMA_LOOP_wrapper.v:12]
WARNING: [Synth 8-6014] Unused sequential element start_single_read_reg was removed.  [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/M_AXI_LITE.v:381]
WARNING: [Synth 8-3848] Net M_AXI_BREADY in module/entity M_AXI_LITE does not have driver. [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/M_AXI_LITE.v:74]
WARNING: [Synth 8-3848] Net M_AXI_ARADDR in module/entity M_AXI_LITE does not have driver. [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/M_AXI_LITE.v:76]
WARNING: [Synth 8-3848] Net M_AXI_ARPROT in module/entity M_AXI_LITE does not have driver. [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/M_AXI_LITE.v:80]
WARNING: [Synth 8-3848] Net M_AXI_ARVALID in module/entity M_AXI_LITE does not have driver. [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/M_AXI_LITE.v:83]
WARNING: [Synth 8-3848] Net M_AXI_RREADY in module/entity M_AXI_LITE does not have driver. [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/M_AXI_LITE.v:94]
WARNING: [Synth 8-3848] Net wr_rst_n in module/entity PL_BRAM_WR does not have driver. [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/PL_BRAM_WR.v:43]
WARNING: [Synth 8-3848] Net rd_rst_n in module/entity PL_BRAM_WR does not have driver. [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/PL_BRAM_WR.v:51]
WARNING: [Synth 8-6014] Unused sequential element vid_vs_r1_reg was removed.  [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/VID_AXIS.v:66]
WARNING: [Synth 8-6014] Unused sequential element vid_vs_r2_reg was removed.  [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/VID_AXIS.v:67]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25318]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25596]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arsize_pipe_max_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15506]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15998]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.no_ar_ack_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:19903]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21244]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:2160]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:2162]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:2315]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:3058]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:5644]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:5645]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:20695]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:26374]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:26578]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:27034]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:27579]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:28078]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:28171]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:28172]
WARNING: [Synth 8-6014] Unused sequential element sig_flush_reg_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:37078]
WARNING: [Synth 8-6014] Unused sequential element GEN_DELAY_REG[3].sig_delay_data_reg_reg[3] was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:37395]
WARNING: [Synth 8-6014] Unused sequential element GEN_INCLUDE_DRE.lsig_pushreg_empty_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:47765]
WARNING: [Synth 8-6014] Unused sequential element GEN_INCLUDE_DRE.lsig_pullreg_full_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:47821]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:968]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:968]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:16965]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/1bb8/hdl/axi_datamover_v5_1_vh_rfs.vhd:16970]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22023]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22049]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tuser in module/entity axi_dma does not have driver. [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22094]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tid in module/entity axi_dma does not have driver. [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22095]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tdest in module/entity axi_dma does not have driver. [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22096]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22739]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22732]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22712]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:22641]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity DMA_LOOP_vio_0_0 does not have driver. [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_vio_0_0/synth/DMA_LOOP_vio_0_0.v:71]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:256]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'VID_AXIS_0'. This will prevent further optimization [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/synth/DMA_LOOP.v:146]
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_22_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_22_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_22_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_22_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[13] in module vio_v3_0_22_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[12] in module vio_v3_0_22_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[11] in module vio_v3_0_22_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[10] in module vio_v3_0_22_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[9] in module vio_v3_0_22_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[8] in module vio_v3_0_22_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_22_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in0[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in1[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in2[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in3[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in4[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in5[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in6[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in7[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in8[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in9[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in10[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in11[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in12[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in13[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in14[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in15[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in16[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in17[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in18[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in19[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in20[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in21[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in22[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in23[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in24[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in25[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in26[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in27[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in28[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in29[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in30[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in31[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in32[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in33[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in34[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in35[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in36[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in37[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in38[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in39[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in40[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in41[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in42[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in43[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in44[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in45[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in46[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in47[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in48[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in49[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in50[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in51[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in52[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in53[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in54[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in55[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in56[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in57[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in58[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in59[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in60[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in61[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in62[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in63[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in64[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in65[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in66[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in67[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in68[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in69[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in70[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in71[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in72[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in73[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in74[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in75[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in76[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in77[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in78[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in79[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in80[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in81[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in82[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in83[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in84[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in85[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in86[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in87[0] in module vio_v3_0_22_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in88[0] in module vio_v3_0_22_vio is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1859.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'DMA_LOOP_i/VID_AXIS_0/inst/u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'DMA_LOOP_i/VID_AXIS_0/inst/u_fifo_generator_0/U0'
Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_axi_dma_0_1/DMA_LOOP_axi_dma_0_1.xdc] for cell 'DMA_LOOP_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_axi_dma_0_1/DMA_LOOP_axi_dma_0_1.xdc] for cell 'DMA_LOOP_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_axi_dma_0_1/DMA_LOOP_axi_dma_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DMA_LOOP_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DMA_LOOP_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_vio_0_0/DMA_LOOP_vio_0_0.xdc] for cell 'DMA_LOOP_i/vio_0'
Finished Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_vio_0_0/DMA_LOOP_vio_0_0.xdc] for cell 'DMA_LOOP_i/vio_0'
Parsing XDC File [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DMA_LOOP_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DMA_LOOP_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'DMA_LOOP_i/VID_AXIS_0/inst/u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'DMA_LOOP_i/VID_AXIS_0/inst/u_fifo_generator_0/U0'
Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_axi_dma_0_1/DMA_LOOP_axi_dma_0_1_clocks.xdc] for cell 'DMA_LOOP_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ip/DMA_LOOP_axi_dma_0_1/DMA_LOOP_axi_dma_0_1_clocks.xdc] for cell 'DMA_LOOP_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DMA_LOOP_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DMA_LOOP_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DMA_LOOP_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DMA_LOOP_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DMA_LOOP_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DMA_LOOP_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 8 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1859.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDR => FDRE: 13 instances
  MUXCY_L => MUXCY: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1859.930 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/VID_AXIS_0/inst/u_fifo_generator_0/U0. (constraint file  D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/axi_dma_0/U0. (constraint file  D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/VID_AXIS_0/inst/u_fifo_generator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/blk_mem_gen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/axi_bram_ctrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/PL_BRAM_WR. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/c_shift_ram_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/DATA_GEN. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/vio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/RGB565_888_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/VID_AXIS_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/M_AXI_LITE_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/VID_AXIS_0/inst/u_fifo_generator_0/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/VID_AXIS_0/inst/u_fifo_generator_0/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/VID_AXIS_0/inst/u_fifo_generator_0/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/VID_AXIS_0/inst/u_fifo_generator_0/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/VID_AXIS_0/inst/u_fifo_generator_0/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/VID_AXIS_0/inst/u_fifo_generator_0/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_LOOP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/utils_1/imports/synth_1/PL_BRAM_WR.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'M_AXI_LITE'
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
              INIT_WRITE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'M_AXI_LITE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg' and it is trimmed from '153' to '75' bits. [d:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/ipshared/7b0b/hdl/axi_dma_v7_1_vh_rfs.vhd:12176]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs_reg[1]) is unused and will be removed from module DMA_LOOP_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module DMA_LOOP_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module DMA_LOOP_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module DMA_LOOP_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module DMA_LOOP_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module DMA_LOOP_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg[2]) is unused and will be removed from module DMA_LOOP_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg[1]) is unused and will be removed from module DMA_LOOP_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_dma.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:36 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    65|
|3     |LUT1     |    71|
|4     |LUT2     |   198|
|5     |LUT3     |   357|
|6     |LUT4     |   268|
|7     |LUT5     |   205|
|8     |LUT6     |   360|
|9     |MUXCY    |    32|
|10    |MUXF7    |    27|
|11    |RAM32M   |     2|
|12    |RAM32X1D |     1|
|13    |RAMB18E1 |     1|
|14    |RAMB36E1 |    48|
|18    |SRL16E   |   101|
|19    |FDCE     |    49|
|20    |FDR      |     8|
|21    |FDRE     |  1766|
|22    |FDSE     |    73|
|23    |IBUF     |     4|
|24    |OBUF     |    32|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 1859.930 ; gain = 446.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1368 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:01:35 . Memory (MB): peak = 1859.930 ; gain = 446.863
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 1859.930 ; gain = 446.863
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1859.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 184 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: DMA_LOOP_i/vio_0 UUID: 3ebb72ce-5fbf-5116-9ce9-ed96b5603e8c 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1859.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

Synth Design complete, checksum: dd8301b2
INFO: [Common 17-83] Releasing license: Synthesis
410 Infos, 267 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:48 . Memory (MB): peak = 1859.930 ; gain = 446.863
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.runs/synth_1/DMA_LOOP_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DMA_LOOP_wrapper_utilization_synth.rpt -pb DMA_LOOP_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 31 10:05:05 2023...
