
LoRaWAN_End_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a550  08000138  08000138  00010138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fa0  0801a688  0801a688  0002a688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b628  0801b628  000301c8  2**0
                  CONTENTS
  4 .ARM          00000008  0801b628  0801b628  0002b628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b630  0801b630  000301c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801b630  0801b630  0002b630  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0801b638  0801b638  0002b638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001c8  20000000  0801b640  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000016c0  200001c8  0801b808  000301c8  2**2
                  ALLOC
 10 RAM1_region   00000000  20001888  20001888  000301c8  2**0
                  CONTENTS
 11 RAM2_region   00000000  20008000  20008000  000301c8  2**0
                  CONTENTS
 12 ._user_heap_stack 00000a00  20001888  20001888  00031888  2**0
                  ALLOC
 13 .ARM.attributes 0000002a  00000000  00000000  000301c8  2**0
                  CONTENTS, READONLY
 14 .debug_info   0006388d  00000000  00000000  000301f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000ad61  00000000  00000000  00093a7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000030e8  00000000  00000000  0009e7e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00002d18  00000000  00000000  000a18c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002afd9  00000000  00000000  000a45e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00038c1e  00000000  00000000  000cf5b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e439d  00000000  00000000  001081d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  001ec574  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000c8c4  00000000  00000000  001ec5c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	; (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	; (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	200001c8 	.word	0x200001c8
 8000154:	00000000 	.word	0x00000000
 8000158:	0801a670 	.word	0x0801a670

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	; (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	; (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	; (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	200001cc 	.word	0x200001cc
 8000174:	0801a670 	.word	0x0801a670

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_drsub>:
 8000188:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800018c:	e002      	b.n	8000194 <__adddf3>
 800018e:	bf00      	nop

08000190 <__aeabi_dsub>:
 8000190:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000194 <__adddf3>:
 8000194:	b530      	push	{r4, r5, lr}
 8000196:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800019a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800019e:	ea94 0f05 	teq	r4, r5
 80001a2:	bf08      	it	eq
 80001a4:	ea90 0f02 	teqeq	r0, r2
 80001a8:	bf1f      	itttt	ne
 80001aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001ba:	f000 80e2 	beq.w	8000382 <__adddf3+0x1ee>
 80001be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001c6:	bfb8      	it	lt
 80001c8:	426d      	neglt	r5, r5
 80001ca:	dd0c      	ble.n	80001e6 <__adddf3+0x52>
 80001cc:	442c      	add	r4, r5
 80001ce:	ea80 0202 	eor.w	r2, r0, r2
 80001d2:	ea81 0303 	eor.w	r3, r1, r3
 80001d6:	ea82 0000 	eor.w	r0, r2, r0
 80001da:	ea83 0101 	eor.w	r1, r3, r1
 80001de:	ea80 0202 	eor.w	r2, r0, r2
 80001e2:	ea81 0303 	eor.w	r3, r1, r3
 80001e6:	2d36      	cmp	r5, #54	; 0x36
 80001e8:	bf88      	it	hi
 80001ea:	bd30      	pophi	{r4, r5, pc}
 80001ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x70>
 80001fe:	4240      	negs	r0, r0
 8000200:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000204:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000208:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800020c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000210:	d002      	beq.n	8000218 <__adddf3+0x84>
 8000212:	4252      	negs	r2, r2
 8000214:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000218:	ea94 0f05 	teq	r4, r5
 800021c:	f000 80a7 	beq.w	800036e <__adddf3+0x1da>
 8000220:	f1a4 0401 	sub.w	r4, r4, #1
 8000224:	f1d5 0e20 	rsbs	lr, r5, #32
 8000228:	db0d      	blt.n	8000246 <__adddf3+0xb2>
 800022a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800022e:	fa22 f205 	lsr.w	r2, r2, r5
 8000232:	1880      	adds	r0, r0, r2
 8000234:	f141 0100 	adc.w	r1, r1, #0
 8000238:	fa03 f20e 	lsl.w	r2, r3, lr
 800023c:	1880      	adds	r0, r0, r2
 800023e:	fa43 f305 	asr.w	r3, r3, r5
 8000242:	4159      	adcs	r1, r3
 8000244:	e00e      	b.n	8000264 <__adddf3+0xd0>
 8000246:	f1a5 0520 	sub.w	r5, r5, #32
 800024a:	f10e 0e20 	add.w	lr, lr, #32
 800024e:	2a01      	cmp	r2, #1
 8000250:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000254:	bf28      	it	cs
 8000256:	f04c 0c02 	orrcs.w	ip, ip, #2
 800025a:	fa43 f305 	asr.w	r3, r3, r5
 800025e:	18c0      	adds	r0, r0, r3
 8000260:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000264:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000268:	d507      	bpl.n	800027a <__adddf3+0xe6>
 800026a:	f04f 0e00 	mov.w	lr, #0
 800026e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000272:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000276:	eb6e 0101 	sbc.w	r1, lr, r1
 800027a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800027e:	d31b      	bcc.n	80002b8 <__adddf3+0x124>
 8000280:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000284:	d30c      	bcc.n	80002a0 <__adddf3+0x10c>
 8000286:	0849      	lsrs	r1, r1, #1
 8000288:	ea5f 0030 	movs.w	r0, r0, rrx
 800028c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000290:	f104 0401 	add.w	r4, r4, #1
 8000294:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000298:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800029c:	f080 809a 	bcs.w	80003d4 <__adddf3+0x240>
 80002a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002a4:	bf08      	it	eq
 80002a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002aa:	f150 0000 	adcs.w	r0, r0, #0
 80002ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002b2:	ea41 0105 	orr.w	r1, r1, r5
 80002b6:	bd30      	pop	{r4, r5, pc}
 80002b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002bc:	4140      	adcs	r0, r0
 80002be:	eb41 0101 	adc.w	r1, r1, r1
 80002c2:	3c01      	subs	r4, #1
 80002c4:	bf28      	it	cs
 80002c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002ca:	d2e9      	bcs.n	80002a0 <__adddf3+0x10c>
 80002cc:	f091 0f00 	teq	r1, #0
 80002d0:	bf04      	itt	eq
 80002d2:	4601      	moveq	r1, r0
 80002d4:	2000      	moveq	r0, #0
 80002d6:	fab1 f381 	clz	r3, r1
 80002da:	bf08      	it	eq
 80002dc:	3320      	addeq	r3, #32
 80002de:	f1a3 030b 	sub.w	r3, r3, #11
 80002e2:	f1b3 0220 	subs.w	r2, r3, #32
 80002e6:	da0c      	bge.n	8000302 <__adddf3+0x16e>
 80002e8:	320c      	adds	r2, #12
 80002ea:	dd08      	ble.n	80002fe <__adddf3+0x16a>
 80002ec:	f102 0c14 	add.w	ip, r2, #20
 80002f0:	f1c2 020c 	rsb	r2, r2, #12
 80002f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f8:	fa21 f102 	lsr.w	r1, r1, r2
 80002fc:	e00c      	b.n	8000318 <__adddf3+0x184>
 80002fe:	f102 0214 	add.w	r2, r2, #20
 8000302:	bfd8      	it	le
 8000304:	f1c2 0c20 	rsble	ip, r2, #32
 8000308:	fa01 f102 	lsl.w	r1, r1, r2
 800030c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000310:	bfdc      	itt	le
 8000312:	ea41 010c 	orrle.w	r1, r1, ip
 8000316:	4090      	lslle	r0, r2
 8000318:	1ae4      	subs	r4, r4, r3
 800031a:	bfa2      	ittt	ge
 800031c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000320:	4329      	orrge	r1, r5
 8000322:	bd30      	popge	{r4, r5, pc}
 8000324:	ea6f 0404 	mvn.w	r4, r4
 8000328:	3c1f      	subs	r4, #31
 800032a:	da1c      	bge.n	8000366 <__adddf3+0x1d2>
 800032c:	340c      	adds	r4, #12
 800032e:	dc0e      	bgt.n	800034e <__adddf3+0x1ba>
 8000330:	f104 0414 	add.w	r4, r4, #20
 8000334:	f1c4 0220 	rsb	r2, r4, #32
 8000338:	fa20 f004 	lsr.w	r0, r0, r4
 800033c:	fa01 f302 	lsl.w	r3, r1, r2
 8000340:	ea40 0003 	orr.w	r0, r0, r3
 8000344:	fa21 f304 	lsr.w	r3, r1, r4
 8000348:	ea45 0103 	orr.w	r1, r5, r3
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	f1c4 040c 	rsb	r4, r4, #12
 8000352:	f1c4 0220 	rsb	r2, r4, #32
 8000356:	fa20 f002 	lsr.w	r0, r0, r2
 800035a:	fa01 f304 	lsl.w	r3, r1, r4
 800035e:	ea40 0003 	orr.w	r0, r0, r3
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	fa21 f004 	lsr.w	r0, r1, r4
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	f094 0f00 	teq	r4, #0
 8000372:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000376:	bf06      	itte	eq
 8000378:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800037c:	3401      	addeq	r4, #1
 800037e:	3d01      	subne	r5, #1
 8000380:	e74e      	b.n	8000220 <__adddf3+0x8c>
 8000382:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000386:	bf18      	it	ne
 8000388:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800038c:	d029      	beq.n	80003e2 <__adddf3+0x24e>
 800038e:	ea94 0f05 	teq	r4, r5
 8000392:	bf08      	it	eq
 8000394:	ea90 0f02 	teqeq	r0, r2
 8000398:	d005      	beq.n	80003a6 <__adddf3+0x212>
 800039a:	ea54 0c00 	orrs.w	ip, r4, r0
 800039e:	bf04      	itt	eq
 80003a0:	4619      	moveq	r1, r3
 80003a2:	4610      	moveq	r0, r2
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea91 0f03 	teq	r1, r3
 80003aa:	bf1e      	ittt	ne
 80003ac:	2100      	movne	r1, #0
 80003ae:	2000      	movne	r0, #0
 80003b0:	bd30      	popne	{r4, r5, pc}
 80003b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003b6:	d105      	bne.n	80003c4 <__adddf3+0x230>
 80003b8:	0040      	lsls	r0, r0, #1
 80003ba:	4149      	adcs	r1, r1
 80003bc:	bf28      	it	cs
 80003be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c8:	bf3c      	itt	cc
 80003ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ce:	bd30      	popcc	{r4, r5, pc}
 80003d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003dc:	f04f 0000 	mov.w	r0, #0
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf1a      	itte	ne
 80003e8:	4619      	movne	r1, r3
 80003ea:	4610      	movne	r0, r2
 80003ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f0:	bf1c      	itt	ne
 80003f2:	460b      	movne	r3, r1
 80003f4:	4602      	movne	r2, r0
 80003f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003fa:	bf06      	itte	eq
 80003fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000400:	ea91 0f03 	teqeq	r1, r3
 8000404:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	bf00      	nop

0800040c <__aeabi_ui2d>:
 800040c:	f090 0f00 	teq	r0, #0
 8000410:	bf04      	itt	eq
 8000412:	2100      	moveq	r1, #0
 8000414:	4770      	bxeq	lr
 8000416:	b530      	push	{r4, r5, lr}
 8000418:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800041c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000420:	f04f 0500 	mov.w	r5, #0
 8000424:	f04f 0100 	mov.w	r1, #0
 8000428:	e750      	b.n	80002cc <__adddf3+0x138>
 800042a:	bf00      	nop

0800042c <__aeabi_i2d>:
 800042c:	f090 0f00 	teq	r0, #0
 8000430:	bf04      	itt	eq
 8000432:	2100      	moveq	r1, #0
 8000434:	4770      	bxeq	lr
 8000436:	b530      	push	{r4, r5, lr}
 8000438:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800043c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000440:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000444:	bf48      	it	mi
 8000446:	4240      	negmi	r0, r0
 8000448:	f04f 0100 	mov.w	r1, #0
 800044c:	e73e      	b.n	80002cc <__adddf3+0x138>
 800044e:	bf00      	nop

08000450 <__aeabi_f2d>:
 8000450:	0042      	lsls	r2, r0, #1
 8000452:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000456:	ea4f 0131 	mov.w	r1, r1, rrx
 800045a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800045e:	bf1f      	itttt	ne
 8000460:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000464:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000468:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800046c:	4770      	bxne	lr
 800046e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000472:	bf08      	it	eq
 8000474:	4770      	bxeq	lr
 8000476:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800047a:	bf04      	itt	eq
 800047c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000490:	e71c      	b.n	80002cc <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_ul2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f04f 0500 	mov.w	r5, #0
 80004a2:	e00a      	b.n	80004ba <__aeabi_l2d+0x16>

080004a4 <__aeabi_l2d>:
 80004a4:	ea50 0201 	orrs.w	r2, r0, r1
 80004a8:	bf08      	it	eq
 80004aa:	4770      	bxeq	lr
 80004ac:	b530      	push	{r4, r5, lr}
 80004ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004b2:	d502      	bpl.n	80004ba <__aeabi_l2d+0x16>
 80004b4:	4240      	negs	r0, r0
 80004b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004c6:	f43f aed8 	beq.w	800027a <__adddf3+0xe6>
 80004ca:	f04f 0203 	mov.w	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004e2:	f1c2 0320 	rsb	r3, r2, #32
 80004e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ea:	fa20 f002 	lsr.w	r0, r0, r2
 80004ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80004f2:	ea40 000e 	orr.w	r0, r0, lr
 80004f6:	fa21 f102 	lsr.w	r1, r1, r2
 80004fa:	4414      	add	r4, r2
 80004fc:	e6bd      	b.n	800027a <__adddf3+0xe6>
 80004fe:	bf00      	nop

08000500 <__gedf2>:
 8000500:	f04f 3cff 	mov.w	ip, #4294967295
 8000504:	e006      	b.n	8000514 <__cmpdf2+0x4>
 8000506:	bf00      	nop

08000508 <__ledf2>:
 8000508:	f04f 0c01 	mov.w	ip, #1
 800050c:	e002      	b.n	8000514 <__cmpdf2+0x4>
 800050e:	bf00      	nop

08000510 <__cmpdf2>:
 8000510:	f04f 0c01 	mov.w	ip, #1
 8000514:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000518:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800051c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000520:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000524:	bf18      	it	ne
 8000526:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800052a:	d01b      	beq.n	8000564 <__cmpdf2+0x54>
 800052c:	b001      	add	sp, #4
 800052e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000532:	bf0c      	ite	eq
 8000534:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000538:	ea91 0f03 	teqne	r1, r3
 800053c:	bf02      	ittt	eq
 800053e:	ea90 0f02 	teqeq	r0, r2
 8000542:	2000      	moveq	r0, #0
 8000544:	4770      	bxeq	lr
 8000546:	f110 0f00 	cmn.w	r0, #0
 800054a:	ea91 0f03 	teq	r1, r3
 800054e:	bf58      	it	pl
 8000550:	4299      	cmppl	r1, r3
 8000552:	bf08      	it	eq
 8000554:	4290      	cmpeq	r0, r2
 8000556:	bf2c      	ite	cs
 8000558:	17d8      	asrcs	r0, r3, #31
 800055a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800055e:	f040 0001 	orr.w	r0, r0, #1
 8000562:	4770      	bx	lr
 8000564:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000568:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800056c:	d102      	bne.n	8000574 <__cmpdf2+0x64>
 800056e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000572:	d107      	bne.n	8000584 <__cmpdf2+0x74>
 8000574:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000578:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800057c:	d1d6      	bne.n	800052c <__cmpdf2+0x1c>
 800057e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000582:	d0d3      	beq.n	800052c <__cmpdf2+0x1c>
 8000584:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <__aeabi_cdrcmple>:
 800058c:	4684      	mov	ip, r0
 800058e:	4610      	mov	r0, r2
 8000590:	4662      	mov	r2, ip
 8000592:	468c      	mov	ip, r1
 8000594:	4619      	mov	r1, r3
 8000596:	4663      	mov	r3, ip
 8000598:	e000      	b.n	800059c <__aeabi_cdcmpeq>
 800059a:	bf00      	nop

0800059c <__aeabi_cdcmpeq>:
 800059c:	b501      	push	{r0, lr}
 800059e:	f7ff ffb7 	bl	8000510 <__cmpdf2>
 80005a2:	2800      	cmp	r0, #0
 80005a4:	bf48      	it	mi
 80005a6:	f110 0f00 	cmnmi.w	r0, #0
 80005aa:	bd01      	pop	{r0, pc}

080005ac <__aeabi_dcmpeq>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff fff4 	bl	800059c <__aeabi_cdcmpeq>
 80005b4:	bf0c      	ite	eq
 80005b6:	2001      	moveq	r0, #1
 80005b8:	2000      	movne	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_dcmplt>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffea 	bl	800059c <__aeabi_cdcmpeq>
 80005c8:	bf34      	ite	cc
 80005ca:	2001      	movcc	r0, #1
 80005cc:	2000      	movcs	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_dcmple>:
 80005d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005d8:	f7ff ffe0 	bl	800059c <__aeabi_cdcmpeq>
 80005dc:	bf94      	ite	ls
 80005de:	2001      	movls	r0, #1
 80005e0:	2000      	movhi	r0, #0
 80005e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005e6:	bf00      	nop

080005e8 <__aeabi_dcmpge>:
 80005e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005ec:	f7ff ffce 	bl	800058c <__aeabi_cdrcmple>
 80005f0:	bf94      	ite	ls
 80005f2:	2001      	movls	r0, #1
 80005f4:	2000      	movhi	r0, #0
 80005f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fa:	bf00      	nop

080005fc <__aeabi_dcmpgt>:
 80005fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000600:	f7ff ffc4 	bl	800058c <__aeabi_cdrcmple>
 8000604:	bf34      	ite	cc
 8000606:	2001      	movcc	r0, #1
 8000608:	2000      	movcs	r0, #0
 800060a:	f85d fb08 	ldr.w	pc, [sp], #8
 800060e:	bf00      	nop

08000610 <__aeabi_d2iz>:
 8000610:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000614:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000618:	d215      	bcs.n	8000646 <__aeabi_d2iz+0x36>
 800061a:	d511      	bpl.n	8000640 <__aeabi_d2iz+0x30>
 800061c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000620:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000624:	d912      	bls.n	800064c <__aeabi_d2iz+0x3c>
 8000626:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800062a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800062e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000632:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000636:	fa23 f002 	lsr.w	r0, r3, r2
 800063a:	bf18      	it	ne
 800063c:	4240      	negne	r0, r0
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800064a:	d105      	bne.n	8000658 <__aeabi_d2iz+0x48>
 800064c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000650:	bf08      	it	eq
 8000652:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000656:	4770      	bx	lr
 8000658:	f04f 0000 	mov.w	r0, #0
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop

08000660 <__aeabi_frsub>:
 8000660:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000664:	e002      	b.n	800066c <__addsf3>
 8000666:	bf00      	nop

08000668 <__aeabi_fsub>:
 8000668:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800066c <__addsf3>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	bf1f      	itttt	ne
 8000670:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000674:	ea92 0f03 	teqne	r2, r3
 8000678:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800067c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000680:	d06a      	beq.n	8000758 <__addsf3+0xec>
 8000682:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000686:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800068a:	bfc1      	itttt	gt
 800068c:	18d2      	addgt	r2, r2, r3
 800068e:	4041      	eorgt	r1, r0
 8000690:	4048      	eorgt	r0, r1
 8000692:	4041      	eorgt	r1, r0
 8000694:	bfb8      	it	lt
 8000696:	425b      	neglt	r3, r3
 8000698:	2b19      	cmp	r3, #25
 800069a:	bf88      	it	hi
 800069c:	4770      	bxhi	lr
 800069e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80006a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006a6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80006aa:	bf18      	it	ne
 80006ac:	4240      	negne	r0, r0
 80006ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80006b2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80006b6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80006ba:	bf18      	it	ne
 80006bc:	4249      	negne	r1, r1
 80006be:	ea92 0f03 	teq	r2, r3
 80006c2:	d03f      	beq.n	8000744 <__addsf3+0xd8>
 80006c4:	f1a2 0201 	sub.w	r2, r2, #1
 80006c8:	fa41 fc03 	asr.w	ip, r1, r3
 80006cc:	eb10 000c 	adds.w	r0, r0, ip
 80006d0:	f1c3 0320 	rsb	r3, r3, #32
 80006d4:	fa01 f103 	lsl.w	r1, r1, r3
 80006d8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80006dc:	d502      	bpl.n	80006e4 <__addsf3+0x78>
 80006de:	4249      	negs	r1, r1
 80006e0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006e4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80006e8:	d313      	bcc.n	8000712 <__addsf3+0xa6>
 80006ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006ee:	d306      	bcc.n	80006fe <__addsf3+0x92>
 80006f0:	0840      	lsrs	r0, r0, #1
 80006f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006f6:	f102 0201 	add.w	r2, r2, #1
 80006fa:	2afe      	cmp	r2, #254	; 0xfe
 80006fc:	d251      	bcs.n	80007a2 <__addsf3+0x136>
 80006fe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000702:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000706:	bf08      	it	eq
 8000708:	f020 0001 	biceq.w	r0, r0, #1
 800070c:	ea40 0003 	orr.w	r0, r0, r3
 8000710:	4770      	bx	lr
 8000712:	0049      	lsls	r1, r1, #1
 8000714:	eb40 0000 	adc.w	r0, r0, r0
 8000718:	3a01      	subs	r2, #1
 800071a:	bf28      	it	cs
 800071c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000720:	d2ed      	bcs.n	80006fe <__addsf3+0x92>
 8000722:	fab0 fc80 	clz	ip, r0
 8000726:	f1ac 0c08 	sub.w	ip, ip, #8
 800072a:	ebb2 020c 	subs.w	r2, r2, ip
 800072e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000732:	bfaa      	itet	ge
 8000734:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000738:	4252      	neglt	r2, r2
 800073a:	4318      	orrge	r0, r3
 800073c:	bfbc      	itt	lt
 800073e:	40d0      	lsrlt	r0, r2
 8000740:	4318      	orrlt	r0, r3
 8000742:	4770      	bx	lr
 8000744:	f092 0f00 	teq	r2, #0
 8000748:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800074c:	bf06      	itte	eq
 800074e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000752:	3201      	addeq	r2, #1
 8000754:	3b01      	subne	r3, #1
 8000756:	e7b5      	b.n	80006c4 <__addsf3+0x58>
 8000758:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800075c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000760:	bf18      	it	ne
 8000762:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000766:	d021      	beq.n	80007ac <__addsf3+0x140>
 8000768:	ea92 0f03 	teq	r2, r3
 800076c:	d004      	beq.n	8000778 <__addsf3+0x10c>
 800076e:	f092 0f00 	teq	r2, #0
 8000772:	bf08      	it	eq
 8000774:	4608      	moveq	r0, r1
 8000776:	4770      	bx	lr
 8000778:	ea90 0f01 	teq	r0, r1
 800077c:	bf1c      	itt	ne
 800077e:	2000      	movne	r0, #0
 8000780:	4770      	bxne	lr
 8000782:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000786:	d104      	bne.n	8000792 <__addsf3+0x126>
 8000788:	0040      	lsls	r0, r0, #1
 800078a:	bf28      	it	cs
 800078c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000790:	4770      	bx	lr
 8000792:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000796:	bf3c      	itt	cc
 8000798:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800079c:	4770      	bxcc	lr
 800079e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80007a2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80007a6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007aa:	4770      	bx	lr
 80007ac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80007b0:	bf16      	itet	ne
 80007b2:	4608      	movne	r0, r1
 80007b4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80007b8:	4601      	movne	r1, r0
 80007ba:	0242      	lsls	r2, r0, #9
 80007bc:	bf06      	itte	eq
 80007be:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80007c2:	ea90 0f01 	teqeq	r0, r1
 80007c6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80007ca:	4770      	bx	lr

080007cc <__aeabi_ui2f>:
 80007cc:	f04f 0300 	mov.w	r3, #0
 80007d0:	e004      	b.n	80007dc <__aeabi_i2f+0x8>
 80007d2:	bf00      	nop

080007d4 <__aeabi_i2f>:
 80007d4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80007d8:	bf48      	it	mi
 80007da:	4240      	negmi	r0, r0
 80007dc:	ea5f 0c00 	movs.w	ip, r0
 80007e0:	bf08      	it	eq
 80007e2:	4770      	bxeq	lr
 80007e4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80007e8:	4601      	mov	r1, r0
 80007ea:	f04f 0000 	mov.w	r0, #0
 80007ee:	e01c      	b.n	800082a <__aeabi_l2f+0x2a>

080007f0 <__aeabi_ul2f>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	f04f 0300 	mov.w	r3, #0
 80007fc:	e00a      	b.n	8000814 <__aeabi_l2f+0x14>
 80007fe:	bf00      	nop

08000800 <__aeabi_l2f>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800080c:	d502      	bpl.n	8000814 <__aeabi_l2f+0x14>
 800080e:	4240      	negs	r0, r0
 8000810:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000814:	ea5f 0c01 	movs.w	ip, r1
 8000818:	bf02      	ittt	eq
 800081a:	4684      	moveq	ip, r0
 800081c:	4601      	moveq	r1, r0
 800081e:	2000      	moveq	r0, #0
 8000820:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000824:	bf08      	it	eq
 8000826:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800082a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800082e:	fabc f28c 	clz	r2, ip
 8000832:	3a08      	subs	r2, #8
 8000834:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000838:	db10      	blt.n	800085c <__aeabi_l2f+0x5c>
 800083a:	fa01 fc02 	lsl.w	ip, r1, r2
 800083e:	4463      	add	r3, ip
 8000840:	fa00 fc02 	lsl.w	ip, r0, r2
 8000844:	f1c2 0220 	rsb	r2, r2, #32
 8000848:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800084c:	fa20 f202 	lsr.w	r2, r0, r2
 8000850:	eb43 0002 	adc.w	r0, r3, r2
 8000854:	bf08      	it	eq
 8000856:	f020 0001 	biceq.w	r0, r0, #1
 800085a:	4770      	bx	lr
 800085c:	f102 0220 	add.w	r2, r2, #32
 8000860:	fa01 fc02 	lsl.w	ip, r1, r2
 8000864:	f1c2 0220 	rsb	r2, r2, #32
 8000868:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800086c:	fa21 f202 	lsr.w	r2, r1, r2
 8000870:	eb43 0002 	adc.w	r0, r3, r2
 8000874:	bf08      	it	eq
 8000876:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800087a:	4770      	bx	lr

0800087c <__aeabi_uldivmod>:
 800087c:	b953      	cbnz	r3, 8000894 <__aeabi_uldivmod+0x18>
 800087e:	b94a      	cbnz	r2, 8000894 <__aeabi_uldivmod+0x18>
 8000880:	2900      	cmp	r1, #0
 8000882:	bf08      	it	eq
 8000884:	2800      	cmpeq	r0, #0
 8000886:	bf1c      	itt	ne
 8000888:	f04f 31ff 	movne.w	r1, #4294967295
 800088c:	f04f 30ff 	movne.w	r0, #4294967295
 8000890:	f000 b96c 	b.w	8000b6c <__aeabi_idiv0>
 8000894:	f1ad 0c08 	sub.w	ip, sp, #8
 8000898:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800089c:	f000 f806 	bl	80008ac <__udivmoddi4>
 80008a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008a8:	b004      	add	sp, #16
 80008aa:	4770      	bx	lr

080008ac <__udivmoddi4>:
 80008ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008b0:	9e08      	ldr	r6, [sp, #32]
 80008b2:	460d      	mov	r5, r1
 80008b4:	4604      	mov	r4, r0
 80008b6:	468e      	mov	lr, r1
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	f040 8082 	bne.w	80009c2 <__udivmoddi4+0x116>
 80008be:	428a      	cmp	r2, r1
 80008c0:	4617      	mov	r7, r2
 80008c2:	d946      	bls.n	8000952 <__udivmoddi4+0xa6>
 80008c4:	fab2 f282 	clz	r2, r2
 80008c8:	b14a      	cbz	r2, 80008de <__udivmoddi4+0x32>
 80008ca:	f1c2 0120 	rsb	r1, r2, #32
 80008ce:	fa05 f302 	lsl.w	r3, r5, r2
 80008d2:	fa20 f101 	lsr.w	r1, r0, r1
 80008d6:	4097      	lsls	r7, r2
 80008d8:	ea41 0e03 	orr.w	lr, r1, r3
 80008dc:	4094      	lsls	r4, r2
 80008de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80008e2:	0c23      	lsrs	r3, r4, #16
 80008e4:	fbbe fcf8 	udiv	ip, lr, r8
 80008e8:	b2b9      	uxth	r1, r7
 80008ea:	fb08 ee1c 	mls	lr, r8, ip, lr
 80008ee:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80008f2:	fb0c f001 	mul.w	r0, ip, r1
 80008f6:	4298      	cmp	r0, r3
 80008f8:	d90a      	bls.n	8000910 <__udivmoddi4+0x64>
 80008fa:	18fb      	adds	r3, r7, r3
 80008fc:	f10c 35ff 	add.w	r5, ip, #4294967295
 8000900:	f080 8116 	bcs.w	8000b30 <__udivmoddi4+0x284>
 8000904:	4298      	cmp	r0, r3
 8000906:	f240 8113 	bls.w	8000b30 <__udivmoddi4+0x284>
 800090a:	f1ac 0c02 	sub.w	ip, ip, #2
 800090e:	443b      	add	r3, r7
 8000910:	1a1b      	subs	r3, r3, r0
 8000912:	b2a4      	uxth	r4, r4
 8000914:	fbb3 f0f8 	udiv	r0, r3, r8
 8000918:	fb08 3310 	mls	r3, r8, r0, r3
 800091c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000920:	fb00 f101 	mul.w	r1, r0, r1
 8000924:	42a1      	cmp	r1, r4
 8000926:	d909      	bls.n	800093c <__udivmoddi4+0x90>
 8000928:	193c      	adds	r4, r7, r4
 800092a:	f100 33ff 	add.w	r3, r0, #4294967295
 800092e:	f080 8101 	bcs.w	8000b34 <__udivmoddi4+0x288>
 8000932:	42a1      	cmp	r1, r4
 8000934:	f240 80fe 	bls.w	8000b34 <__udivmoddi4+0x288>
 8000938:	3802      	subs	r0, #2
 800093a:	443c      	add	r4, r7
 800093c:	1a64      	subs	r4, r4, r1
 800093e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000942:	2100      	movs	r1, #0
 8000944:	b11e      	cbz	r6, 800094e <__udivmoddi4+0xa2>
 8000946:	40d4      	lsrs	r4, r2
 8000948:	2300      	movs	r3, #0
 800094a:	e9c6 4300 	strd	r4, r3, [r6]
 800094e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000952:	b902      	cbnz	r2, 8000956 <__udivmoddi4+0xaa>
 8000954:	deff      	udf	#255	; 0xff
 8000956:	fab2 f282 	clz	r2, r2
 800095a:	2a00      	cmp	r2, #0
 800095c:	d14f      	bne.n	80009fe <__udivmoddi4+0x152>
 800095e:	1bcb      	subs	r3, r1, r7
 8000960:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000964:	fa1f f887 	uxth.w	r8, r7
 8000968:	2101      	movs	r1, #1
 800096a:	fbb3 fcfe 	udiv	ip, r3, lr
 800096e:	0c25      	lsrs	r5, r4, #16
 8000970:	fb0e 331c 	mls	r3, lr, ip, r3
 8000974:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000978:	fb08 f30c 	mul.w	r3, r8, ip
 800097c:	42ab      	cmp	r3, r5
 800097e:	d907      	bls.n	8000990 <__udivmoddi4+0xe4>
 8000980:	197d      	adds	r5, r7, r5
 8000982:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000986:	d202      	bcs.n	800098e <__udivmoddi4+0xe2>
 8000988:	42ab      	cmp	r3, r5
 800098a:	f200 80e7 	bhi.w	8000b5c <__udivmoddi4+0x2b0>
 800098e:	4684      	mov	ip, r0
 8000990:	1aed      	subs	r5, r5, r3
 8000992:	b2a3      	uxth	r3, r4
 8000994:	fbb5 f0fe 	udiv	r0, r5, lr
 8000998:	fb0e 5510 	mls	r5, lr, r0, r5
 800099c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80009a0:	fb08 f800 	mul.w	r8, r8, r0
 80009a4:	45a0      	cmp	r8, r4
 80009a6:	d907      	bls.n	80009b8 <__udivmoddi4+0x10c>
 80009a8:	193c      	adds	r4, r7, r4
 80009aa:	f100 33ff 	add.w	r3, r0, #4294967295
 80009ae:	d202      	bcs.n	80009b6 <__udivmoddi4+0x10a>
 80009b0:	45a0      	cmp	r8, r4
 80009b2:	f200 80d7 	bhi.w	8000b64 <__udivmoddi4+0x2b8>
 80009b6:	4618      	mov	r0, r3
 80009b8:	eba4 0408 	sub.w	r4, r4, r8
 80009bc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80009c0:	e7c0      	b.n	8000944 <__udivmoddi4+0x98>
 80009c2:	428b      	cmp	r3, r1
 80009c4:	d908      	bls.n	80009d8 <__udivmoddi4+0x12c>
 80009c6:	2e00      	cmp	r6, #0
 80009c8:	f000 80af 	beq.w	8000b2a <__udivmoddi4+0x27e>
 80009cc:	2100      	movs	r1, #0
 80009ce:	e9c6 0500 	strd	r0, r5, [r6]
 80009d2:	4608      	mov	r0, r1
 80009d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009d8:	fab3 f183 	clz	r1, r3
 80009dc:	2900      	cmp	r1, #0
 80009de:	d14b      	bne.n	8000a78 <__udivmoddi4+0x1cc>
 80009e0:	42ab      	cmp	r3, r5
 80009e2:	d302      	bcc.n	80009ea <__udivmoddi4+0x13e>
 80009e4:	4282      	cmp	r2, r0
 80009e6:	f200 80b7 	bhi.w	8000b58 <__udivmoddi4+0x2ac>
 80009ea:	1a84      	subs	r4, r0, r2
 80009ec:	eb65 0303 	sbc.w	r3, r5, r3
 80009f0:	2001      	movs	r0, #1
 80009f2:	469e      	mov	lr, r3
 80009f4:	2e00      	cmp	r6, #0
 80009f6:	d0aa      	beq.n	800094e <__udivmoddi4+0xa2>
 80009f8:	e9c6 4e00 	strd	r4, lr, [r6]
 80009fc:	e7a7      	b.n	800094e <__udivmoddi4+0xa2>
 80009fe:	f1c2 0c20 	rsb	ip, r2, #32
 8000a02:	fa01 f302 	lsl.w	r3, r1, r2
 8000a06:	4097      	lsls	r7, r2
 8000a08:	fa20 f00c 	lsr.w	r0, r0, ip
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	fa21 fc0c 	lsr.w	ip, r1, ip
 8000a14:	4318      	orrs	r0, r3
 8000a16:	fbbc f1fe 	udiv	r1, ip, lr
 8000a1a:	0c05      	lsrs	r5, r0, #16
 8000a1c:	fb0e cc11 	mls	ip, lr, r1, ip
 8000a20:	fa1f f887 	uxth.w	r8, r7
 8000a24:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000a28:	fb01 f308 	mul.w	r3, r1, r8
 8000a2c:	42ab      	cmp	r3, r5
 8000a2e:	fa04 f402 	lsl.w	r4, r4, r2
 8000a32:	d909      	bls.n	8000a48 <__udivmoddi4+0x19c>
 8000a34:	197d      	adds	r5, r7, r5
 8000a36:	f101 3cff 	add.w	ip, r1, #4294967295
 8000a3a:	f080 808b 	bcs.w	8000b54 <__udivmoddi4+0x2a8>
 8000a3e:	42ab      	cmp	r3, r5
 8000a40:	f240 8088 	bls.w	8000b54 <__udivmoddi4+0x2a8>
 8000a44:	3902      	subs	r1, #2
 8000a46:	443d      	add	r5, r7
 8000a48:	1aeb      	subs	r3, r5, r3
 8000a4a:	b285      	uxth	r5, r0
 8000a4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000a54:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000a58:	fb00 f308 	mul.w	r3, r0, r8
 8000a5c:	42ab      	cmp	r3, r5
 8000a5e:	d907      	bls.n	8000a70 <__udivmoddi4+0x1c4>
 8000a60:	197d      	adds	r5, r7, r5
 8000a62:	f100 3cff 	add.w	ip, r0, #4294967295
 8000a66:	d271      	bcs.n	8000b4c <__udivmoddi4+0x2a0>
 8000a68:	42ab      	cmp	r3, r5
 8000a6a:	d96f      	bls.n	8000b4c <__udivmoddi4+0x2a0>
 8000a6c:	3802      	subs	r0, #2
 8000a6e:	443d      	add	r5, r7
 8000a70:	1aeb      	subs	r3, r5, r3
 8000a72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a76:	e778      	b.n	800096a <__udivmoddi4+0xbe>
 8000a78:	f1c1 0c20 	rsb	ip, r1, #32
 8000a7c:	408b      	lsls	r3, r1
 8000a7e:	fa22 f70c 	lsr.w	r7, r2, ip
 8000a82:	431f      	orrs	r7, r3
 8000a84:	fa20 f40c 	lsr.w	r4, r0, ip
 8000a88:	fa05 f301 	lsl.w	r3, r5, r1
 8000a8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a90:	fa25 f50c 	lsr.w	r5, r5, ip
 8000a94:	431c      	orrs	r4, r3
 8000a96:	0c23      	lsrs	r3, r4, #16
 8000a98:	fbb5 f9fe 	udiv	r9, r5, lr
 8000a9c:	fa1f f887 	uxth.w	r8, r7
 8000aa0:	fb0e 5519 	mls	r5, lr, r9, r5
 8000aa4:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 8000aa8:	fb09 fa08 	mul.w	sl, r9, r8
 8000aac:	45aa      	cmp	sl, r5
 8000aae:	fa02 f201 	lsl.w	r2, r2, r1
 8000ab2:	fa00 f301 	lsl.w	r3, r0, r1
 8000ab6:	d908      	bls.n	8000aca <__udivmoddi4+0x21e>
 8000ab8:	197d      	adds	r5, r7, r5
 8000aba:	f109 30ff 	add.w	r0, r9, #4294967295
 8000abe:	d247      	bcs.n	8000b50 <__udivmoddi4+0x2a4>
 8000ac0:	45aa      	cmp	sl, r5
 8000ac2:	d945      	bls.n	8000b50 <__udivmoddi4+0x2a4>
 8000ac4:	f1a9 0902 	sub.w	r9, r9, #2
 8000ac8:	443d      	add	r5, r7
 8000aca:	eba5 050a 	sub.w	r5, r5, sl
 8000ace:	b2a4      	uxth	r4, r4
 8000ad0:	fbb5 f0fe 	udiv	r0, r5, lr
 8000ad4:	fb0e 5510 	mls	r5, lr, r0, r5
 8000ad8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000adc:	fb00 f808 	mul.w	r8, r0, r8
 8000ae0:	45a0      	cmp	r8, r4
 8000ae2:	d907      	bls.n	8000af4 <__udivmoddi4+0x248>
 8000ae4:	193c      	adds	r4, r7, r4
 8000ae6:	f100 35ff 	add.w	r5, r0, #4294967295
 8000aea:	d22d      	bcs.n	8000b48 <__udivmoddi4+0x29c>
 8000aec:	45a0      	cmp	r8, r4
 8000aee:	d92b      	bls.n	8000b48 <__udivmoddi4+0x29c>
 8000af0:	3802      	subs	r0, #2
 8000af2:	443c      	add	r4, r7
 8000af4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000af8:	eba4 0408 	sub.w	r4, r4, r8
 8000afc:	fba0 8902 	umull	r8, r9, r0, r2
 8000b00:	454c      	cmp	r4, r9
 8000b02:	46c6      	mov	lr, r8
 8000b04:	464d      	mov	r5, r9
 8000b06:	d319      	bcc.n	8000b3c <__udivmoddi4+0x290>
 8000b08:	d016      	beq.n	8000b38 <__udivmoddi4+0x28c>
 8000b0a:	b15e      	cbz	r6, 8000b24 <__udivmoddi4+0x278>
 8000b0c:	ebb3 020e 	subs.w	r2, r3, lr
 8000b10:	eb64 0405 	sbc.w	r4, r4, r5
 8000b14:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000b18:	40ca      	lsrs	r2, r1
 8000b1a:	ea4c 0202 	orr.w	r2, ip, r2
 8000b1e:	40cc      	lsrs	r4, r1
 8000b20:	e9c6 2400 	strd	r2, r4, [r6]
 8000b24:	2100      	movs	r1, #0
 8000b26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b2a:	4631      	mov	r1, r6
 8000b2c:	4630      	mov	r0, r6
 8000b2e:	e70e      	b.n	800094e <__udivmoddi4+0xa2>
 8000b30:	46ac      	mov	ip, r5
 8000b32:	e6ed      	b.n	8000910 <__udivmoddi4+0x64>
 8000b34:	4618      	mov	r0, r3
 8000b36:	e701      	b.n	800093c <__udivmoddi4+0x90>
 8000b38:	4543      	cmp	r3, r8
 8000b3a:	d2e6      	bcs.n	8000b0a <__udivmoddi4+0x25e>
 8000b3c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000b40:	eb69 0507 	sbc.w	r5, r9, r7
 8000b44:	3801      	subs	r0, #1
 8000b46:	e7e0      	b.n	8000b0a <__udivmoddi4+0x25e>
 8000b48:	4628      	mov	r0, r5
 8000b4a:	e7d3      	b.n	8000af4 <__udivmoddi4+0x248>
 8000b4c:	4660      	mov	r0, ip
 8000b4e:	e78f      	b.n	8000a70 <__udivmoddi4+0x1c4>
 8000b50:	4681      	mov	r9, r0
 8000b52:	e7ba      	b.n	8000aca <__udivmoddi4+0x21e>
 8000b54:	4661      	mov	r1, ip
 8000b56:	e777      	b.n	8000a48 <__udivmoddi4+0x19c>
 8000b58:	4608      	mov	r0, r1
 8000b5a:	e74b      	b.n	80009f4 <__udivmoddi4+0x148>
 8000b5c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b60:	443d      	add	r5, r7
 8000b62:	e715      	b.n	8000990 <__udivmoddi4+0xe4>
 8000b64:	3802      	subs	r0, #2
 8000b66:	443c      	add	r4, r7
 8000b68:	e726      	b.n	80009b8 <__udivmoddi4+0x10c>
 8000b6a:	bf00      	nop

08000b6c <__aeabi_idiv0>:
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop

08000b70 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 8000b74:	f001 f8c4 	bl	8001d00 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 8000b78:	f000 f80a 	bl	8000b90 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 8000b7c:	bf00      	nop
 8000b7e:	bd80      	pop	{r7, pc}

08000b80 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8000b84:	f04f 30ff 	mov.w	r0, #4294967295
 8000b88:	f018 fd5a 	bl	8019640 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 8000b8c:	bf00      	nop
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af04      	add	r7, sp, #16
  BSP_LED_Init(LED_BLUE);
  BSP_LED_Init(LED_GREEN);
  BSP_LED_Init(LED_RED);
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
#elif defined(MX_BOARD_PSEUDODRIVER)
  SYS_LED_Init(SYS_LED_BLUE);
 8000b96:	2002      	movs	r0, #2
 8000b98:	f000 fce0 	bl	800155c <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_GREEN);
 8000b9c:	2001      	movs	r0, #1
 8000b9e:	f000 fcdd 	bl	800155c <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_RED);
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	f000 fcda 	bl	800155c <SYS_LED_Init>
  SYS_PB_Init(SYS_BUTTON2, SYS_BUTTON_MODE_EXTI);
 8000ba8:	2101      	movs	r1, #1
 8000baa:	2002      	movs	r0, #2
 8000bac:	f000 fd5e 	bl	800166c <SYS_PB_Init>
#else
#error user to provide its board code or to call his board driver functions
#endif  /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

  /* Get LoRa APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APP_VERSION:        V%X.%X.%X\r\n",
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	9302      	str	r3, [sp, #8]
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	9301      	str	r3, [sp, #4]
 8000bb8:	2301      	movs	r3, #1
 8000bba:	9300      	str	r3, [sp, #0]
 8000bbc:	4b3f      	ldr	r3, [pc, #252]	; (8000cbc <LoRaWAN_Init+0x12c>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	2002      	movs	r0, #2
 8000bc4:	f018 f9e6 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW LoraWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION: V%X.%X.%X\r\n",
 8000bc8:	2301      	movs	r3, #1
 8000bca:	9302      	str	r3, [sp, #8]
 8000bcc:	2302      	movs	r3, #2
 8000bce:	9301      	str	r3, [sp, #4]
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	9300      	str	r3, [sp, #0]
 8000bd4:	4b3a      	ldr	r3, [pc, #232]	; (8000cc0 <LoRaWAN_Init+0x130>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	2100      	movs	r1, #0
 8000bda:	2002      	movs	r0, #2
 8000bdc:	f018 f9da 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:   V%X.%X.%X\r\n",
 8000be0:	2301      	movs	r3, #1
 8000be2:	9302      	str	r3, [sp, #8]
 8000be4:	2306      	movs	r3, #6
 8000be6:	9301      	str	r3, [sp, #4]
 8000be8:	2300      	movs	r3, #0
 8000bea:	9300      	str	r3, [sp, #0]
 8000bec:	4b35      	ldr	r3, [pc, #212]	; (8000cc4 <LoRaWAN_Init+0x134>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	2002      	movs	r0, #2
 8000bf4:	f018 f9ce 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB2_SHIFT));

  UTIL_TIMER_Create(&TxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	9300      	str	r3, [sp, #0]
 8000bfc:	4b32      	ldr	r3, [pc, #200]	; (8000cc8 <LoRaWAN_Init+0x138>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	f04f 31ff 	mov.w	r1, #4294967295
 8000c04:	4831      	ldr	r0, [pc, #196]	; (8000ccc <LoRaWAN_Init+0x13c>)
 8000c06:	f018 ff99 	bl	8019b3c <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	9300      	str	r3, [sp, #0]
 8000c0e:	4b30      	ldr	r3, [pc, #192]	; (8000cd0 <LoRaWAN_Init+0x140>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	f04f 31ff 	mov.w	r1, #4294967295
 8000c16:	482f      	ldr	r0, [pc, #188]	; (8000cd4 <LoRaWAN_Init+0x144>)
 8000c18:	f018 ff90 	bl	8019b3c <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, 0xFFFFFFFFU, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	9300      	str	r3, [sp, #0]
 8000c20:	4b2d      	ldr	r3, [pc, #180]	; (8000cd8 <LoRaWAN_Init+0x148>)
 8000c22:	2201      	movs	r2, #1
 8000c24:	f04f 31ff 	mov.w	r1, #4294967295
 8000c28:	482c      	ldr	r0, [pc, #176]	; (8000cdc <LoRaWAN_Init+0x14c>)
 8000c2a:	f018 ff87 	bl	8019b3c <UTIL_TIMER_Create>
  UTIL_TIMER_SetPeriod(&TxLedTimer, 500);
 8000c2e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000c32:	4826      	ldr	r0, [pc, #152]	; (8000ccc <LoRaWAN_Init+0x13c>)
 8000c34:	f019 f896 	bl	8019d64 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&RxLedTimer, 500);
 8000c38:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000c3c:	4825      	ldr	r0, [pc, #148]	; (8000cd4 <LoRaWAN_Init+0x144>)
 8000c3e:	f019 f891 	bl	8019d64 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&JoinLedTimer, 500);
 8000c42:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000c46:	4825      	ldr	r0, [pc, #148]	; (8000cdc <LoRaWAN_Init+0x14c>)
 8000c48:	f019 f88c 	bl	8019d64 <UTIL_TIMER_SetPeriod>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 8000c4c:	4a24      	ldr	r2, [pc, #144]	; (8000ce0 <LoRaWAN_Init+0x150>)
 8000c4e:	2100      	movs	r1, #0
 8000c50:	2001      	movs	r0, #1
 8000c52:	f018 fdd9 	bl	8019808 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 8000c56:	4a23      	ldr	r2, [pc, #140]	; (8000ce4 <LoRaWAN_Init+0x154>)
 8000c58:	2100      	movs	r1, #0
 8000c5a:	2002      	movs	r0, #2
 8000c5c:	f018 fdd4 	bl	8019808 <UTIL_SEQ_RegTask>
  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 8000c60:	f000 fa86 	bl	8001170 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks);
 8000c64:	4820      	ldr	r0, [pc, #128]	; (8000ce8 <LoRaWAN_Init+0x158>)
 8000c66:	f009 fd85 	bl	800a774 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 8000c6a:	4820      	ldr	r0, [pc, #128]	; (8000cec <LoRaWAN_Init+0x15c>)
 8000c6c:	f009 fdc8 	bl	800a800 <LmHandlerConfigure>

  UTIL_TIMER_Start(&JoinLedTimer);
 8000c70:	481a      	ldr	r0, [pc, #104]	; (8000cdc <LoRaWAN_Init+0x14c>)
 8000c72:	f018 ff99 	bl	8019ba8 <UTIL_TIMER_Start>

  LmHandlerJoin(ActivationType);
 8000c76:	4b1e      	ldr	r3, [pc, #120]	; (8000cf0 <LoRaWAN_Init+0x160>)
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f009 ff2c 	bl	800aad8 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 8000c80:	4b1c      	ldr	r3, [pc, #112]	; (8000cf4 <LoRaWAN_Init+0x164>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d111      	bne.n	8000cac <LoRaWAN_Init+0x11c>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer,  0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 8000c88:	2300      	movs	r3, #0
 8000c8a:	9300      	str	r3, [sp, #0]
 8000c8c:	4b1a      	ldr	r3, [pc, #104]	; (8000cf8 <LoRaWAN_Init+0x168>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	f04f 31ff 	mov.w	r1, #4294967295
 8000c94:	4819      	ldr	r0, [pc, #100]	; (8000cfc <LoRaWAN_Init+0x16c>)
 8000c96:	f018 ff51 	bl	8019b3c <UTIL_TIMER_Create>
    UTIL_TIMER_SetPeriod(&TxTimer,  APP_TX_DUTYCYCLE);
 8000c9a:	f242 7110 	movw	r1, #10000	; 0x2710
 8000c9e:	4817      	ldr	r0, [pc, #92]	; (8000cfc <LoRaWAN_Init+0x16c>)
 8000ca0:	f019 f860 	bl	8019d64 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 8000ca4:	4815      	ldr	r0, [pc, #84]	; (8000cfc <LoRaWAN_Init+0x16c>)
 8000ca6:	f018 ff7f 	bl	8019ba8 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 8000caa:	e003      	b.n	8000cb4 <LoRaWAN_Init+0x124>
    SYS_PB_Init(SYS_BUTTON1, SYS_BUTTON_MODE_EXTI);
 8000cac:	2101      	movs	r1, #1
 8000cae:	2000      	movs	r0, #0
 8000cb0:	f000 fcdc 	bl	800166c <SYS_PB_Init>
}
 8000cb4:	bf00      	nop
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	0801a688 	.word	0x0801a688
 8000cc0:	0801a6a8 	.word	0x0801a6a8
 8000cc4:	0801a6c8 	.word	0x0801a6c8
 8000cc8:	08000f95 	.word	0x08000f95
 8000ccc:	200002f4 	.word	0x200002f4
 8000cd0:	08000fab 	.word	0x08000fab
 8000cd4:	2000030c 	.word	0x2000030c
 8000cd8:	08000fc1 	.word	0x08000fc1
 8000cdc:	20000324 	.word	0x20000324
 8000ce0:	0800aa31 	.word	0x0800aa31
 8000ce4:	08000e7d 	.word	0x08000e7d
 8000ce8:	2000000c 	.word	0x2000000c
 8000cec:	20000024 	.word	0x20000024
 8000cf0:	20000008 	.word	0x20000008
 8000cf4:	200002da 	.word	0x200002da
 8000cf8:	08000f71 	.word	0x08000f71
 8000cfc:	200002dc 	.word	0x200002dc

08000d00 <HAL_GPIO_EXTI_Callback>:
/* Calling BSP_PB_Callback() from here it shortcuts the BSP. */
/* If users wants to go through the BSP, it can remove BSP_PB_Callback() from here */
/* and add a call to BSP_PB_IRQHandler() in the USER CODE SESSION of the */
/* correspondent EXTIn_IRQHandler() in the stm32wlxx_it.c */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	4603      	mov	r3, r0
 8000d08:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_1 */

  /* USER CODE END HAL_GPIO_EXTI_Callback_1 */
  switch (GPIO_Pin)
 8000d0a:	88fb      	ldrh	r3, [r7, #6]
 8000d0c:	2b01      	cmp	r3, #1
 8000d0e:	d002      	beq.n	8000d16 <HAL_GPIO_EXTI_Callback+0x16>
 8000d10:	2b02      	cmp	r3, #2
 8000d12:	d005      	beq.n	8000d20 <HAL_GPIO_EXTI_Callback+0x20>

    /* USER CODE END EXTI_Callback_Switch_case */
    default:
    /* USER CODE BEGIN EXTI_Callback_Switch_default */
    /* USER CODE END EXTI_Callback_Switch_default */
      break;
 8000d14:	e005      	b.n	8000d22 <HAL_GPIO_EXTI_Callback+0x22>
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 8000d16:	2100      	movs	r1, #0
 8000d18:	2002      	movs	r0, #2
 8000d1a:	f018 fd97 	bl	801984c <UTIL_SEQ_SetTask>
      break;
 8000d1e:	e000      	b.n	8000d22 <HAL_GPIO_EXTI_Callback+0x22>
      break;
 8000d20:	bf00      	nop
  }
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_Last */

  /* USER CODE END HAL_GPIO_EXTI_Callback_Last */
}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
	...

08000d2c <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 8000d2c:	b5b0      	push	{r4, r5, r7, lr}
 8000d2e:	b088      	sub	sp, #32
 8000d30:	af06      	add	r7, sp, #24
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */

  /* USER CODE END OnRxData_1 */
  if ((appData != NULL) && (params != NULL))
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	f000 8085 	beq.w	8000e48 <OnRxData+0x11c>
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	f000 8081 	beq.w	8000e48 <OnRxData+0x11c>
  {
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_BLUE) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_BLUE) ;
 8000d46:	2002      	movs	r0, #2
 8000d48:	f000 fc42 	bl	80015d0 <SYS_LED_On>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&RxLedTimer);
 8000d4c:	4842      	ldr	r0, [pc, #264]	; (8000e58 <OnRxData+0x12c>)
 8000d4e:	f018 ff2b 	bl	8019ba8 <UTIL_TIMER_Start>

    static const char *slotStrings[] = { "1", "2", "C", "C Multicast", "B Ping-Slot", "B Multicast Ping-Slot" };

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== Reply from AS ==========\r\n");
 8000d52:	4b42      	ldr	r3, [pc, #264]	; (8000e5c <OnRxData+0x130>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	2100      	movs	r1, #0
 8000d58:	2002      	movs	r0, #2
 8000d5a:	f018 f91b 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "###### D/L FRAME:%04d | SLOT:%s | PORT:%d | DR:%d | RSSI:%d | SNR:%d\r\n",
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	689b      	ldr	r3, [r3, #8]
 8000d62:	683a      	ldr	r2, [r7, #0]
 8000d64:	f992 200c 	ldrsb.w	r2, [r2, #12]
 8000d68:	4611      	mov	r1, r2
 8000d6a:	4a3d      	ldr	r2, [pc, #244]	; (8000e60 <OnRxData+0x134>)
 8000d6c:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8000d70:	6879      	ldr	r1, [r7, #4]
 8000d72:	7809      	ldrb	r1, [r1, #0]
 8000d74:	4608      	mov	r0, r1
 8000d76:	6839      	ldr	r1, [r7, #0]
 8000d78:	f991 1002 	ldrsb.w	r1, [r1, #2]
 8000d7c:	460c      	mov	r4, r1
 8000d7e:	6839      	ldr	r1, [r7, #0]
 8000d80:	f991 1003 	ldrsb.w	r1, [r1, #3]
 8000d84:	460d      	mov	r5, r1
 8000d86:	6839      	ldr	r1, [r7, #0]
 8000d88:	f991 1004 	ldrsb.w	r1, [r1, #4]
 8000d8c:	9105      	str	r1, [sp, #20]
 8000d8e:	9504      	str	r5, [sp, #16]
 8000d90:	9403      	str	r4, [sp, #12]
 8000d92:	9002      	str	r0, [sp, #8]
 8000d94:	9201      	str	r2, [sp, #4]
 8000d96:	9300      	str	r3, [sp, #0]
 8000d98:	4b32      	ldr	r3, [pc, #200]	; (8000e64 <OnRxData+0x138>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	2002      	movs	r0, #2
 8000da0:	f018 f8f8 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
            params->DownlinkCounter, slotStrings[params->RxSlot], appData->Port, params->Datarate, params->Rssi, params->Snr);
    switch (appData->Port)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	2b02      	cmp	r3, #2
 8000daa:	d033      	beq.n	8000e14 <OnRxData+0xe8>
 8000dac:	2b03      	cmp	r3, #3
 8000dae:	d14d      	bne.n	8000e4c <OnRxData+0x120>
    {
      case LORAWAN_SWITCH_CLASS_PORT:
        /*this port switches the class*/
        if (appData->BufferSize == 1)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	785b      	ldrb	r3, [r3, #1]
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d129      	bne.n	8000e0c <OnRxData+0xe0>
        {
          switch (appData->Buffer[0])
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	2b02      	cmp	r3, #2
 8000dc0:	d01a      	beq.n	8000df8 <OnRxData+0xcc>
 8000dc2:	2b02      	cmp	r3, #2
 8000dc4:	dc24      	bgt.n	8000e10 <OnRxData+0xe4>
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d002      	beq.n	8000dd0 <OnRxData+0xa4>
 8000dca:	2b01      	cmp	r3, #1
 8000dcc:	d00a      	beq.n	8000de4 <OnRxData+0xb8>
            	APP_LOG(TS_OFF, VLEVEL_M, "\r\nChanging to class C\r\n");
              LmHandlerRequestClass(CLASS_C);
              break;
            }
            default:
              break;
 8000dce:	e01f      	b.n	8000e10 <OnRxData+0xe4>
            	APP_LOG(TS_OFF, VLEVEL_M, "\r\nChanging to class A\r\n");
 8000dd0:	4b25      	ldr	r3, [pc, #148]	; (8000e68 <OnRxData+0x13c>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	2002      	movs	r0, #2
 8000dd8:	f018 f8dc 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
              LmHandlerRequestClass(CLASS_A);
 8000ddc:	2000      	movs	r0, #0
 8000dde:	f009 ffe3 	bl	800ada8 <LmHandlerRequestClass>
              break;
 8000de2:	e016      	b.n	8000e12 <OnRxData+0xe6>
            	APP_LOG(TS_OFF, VLEVEL_M, "\r\nChanging to class B\r\n");
 8000de4:	4b21      	ldr	r3, [pc, #132]	; (8000e6c <OnRxData+0x140>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	2100      	movs	r1, #0
 8000dea:	2002      	movs	r0, #2
 8000dec:	f018 f8d2 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
              LmHandlerRequestClass(CLASS_B);
 8000df0:	2001      	movs	r0, #1
 8000df2:	f009 ffd9 	bl	800ada8 <LmHandlerRequestClass>
              break;
 8000df6:	e00c      	b.n	8000e12 <OnRxData+0xe6>
            	APP_LOG(TS_OFF, VLEVEL_M, "\r\nChanging to class C\r\n");
 8000df8:	4b1d      	ldr	r3, [pc, #116]	; (8000e70 <OnRxData+0x144>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	2002      	movs	r0, #2
 8000e00:	f018 f8c8 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
              LmHandlerRequestClass(CLASS_C);
 8000e04:	2002      	movs	r0, #2
 8000e06:	f009 ffcf 	bl	800ada8 <LmHandlerRequestClass>
              break;
 8000e0a:	e002      	b.n	8000e12 <OnRxData+0xe6>
          }
        }
 8000e0c:	bf00      	nop
 8000e0e:	e01e      	b.n	8000e4e <OnRxData+0x122>
              break;
 8000e10:	bf00      	nop
        break;
 8000e12:	e01c      	b.n	8000e4e <OnRxData+0x122>
      case LORAWAN_USER_APP_PORT:
    	//ACTIVATE SENSORS HERE!!!
    	  APP_LOG(TS_OFF, VLEVEL_M, "\r\nReceived buffer size %d\r\n",appData->BufferSize);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	785b      	ldrb	r3, [r3, #1]
 8000e18:	9300      	str	r3, [sp, #0]
 8000e1a:	4b16      	ldr	r3, [pc, #88]	; (8000e74 <OnRxData+0x148>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	2100      	movs	r1, #0
 8000e20:	2002      	movs	r0, #2
 8000e22:	f018 f8b7 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>

    	  APP_LOG(TS_OFF, VLEVEL_M, "\r\nAplication requested to put actuator %d to %d value\r\n",appData->Buffer[0], appData->Buffer[2]);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	3302      	adds	r3, #2
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	9301      	str	r3, [sp, #4]
 8000e38:	9200      	str	r2, [sp, #0]
 8000e3a:	4b0f      	ldr	r3, [pc, #60]	; (8000e78 <OnRxData+0x14c>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	2100      	movs	r1, #0
 8000e40:	2002      	movs	r0, #2
 8000e42:	f018 f8a7 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
    	  //if(appData->Buffer[0])

        break;
 8000e46:	e002      	b.n	8000e4e <OnRxData+0x122>
    /* USER CODE BEGIN OnRxData_Switch_default */

    /* USER CODE END OnRxData_Switch_default */
        break;
    }
  }
 8000e48:	bf00      	nop
 8000e4a:	e000      	b.n	8000e4e <OnRxData+0x122>
        break;
 8000e4c:	bf00      	nop

  /* USER CODE BEGIN OnRxData_2 */

  /* USER CODE END OnRxData_2 */
}
 8000e4e:	bf00      	nop
 8000e50:	3708      	adds	r7, #8
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bdb0      	pop	{r4, r5, r7, pc}
 8000e56:	bf00      	nop
 8000e58:	2000030c 	.word	0x2000030c
 8000e5c:	0801a6e8 	.word	0x0801a6e8
 8000e60:	2000002c 	.word	0x2000002c
 8000e64:	0801a718 	.word	0x0801a718
 8000e68:	0801a760 	.word	0x0801a760
 8000e6c:	0801a778 	.word	0x0801a778
 8000e70:	0801a790 	.word	0x0801a790
 8000e74:	0801a7a8 	.word	0x0801a7a8
 8000e78:	0801a7c4 	.word	0x0801a7c4

08000e7c <SendTxData>:

static void SendTxData(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b086      	sub	sp, #24
 8000e80:	af02      	add	r7, sp, #8
  int16_t temperature = 0;
 8000e82:	2300      	movs	r3, #0
 8000e84:	81fb      	strh	r3, [r7, #14]
  UTIL_TIMER_Time_t nextTxIn = 0;
 8000e86:	2300      	movs	r3, #0
 8000e88:	603b      	str	r3, [r7, #0]

  uint32_t i = 0;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	60bb      	str	r3, [r7, #8]

  temperature = (SYS_GetTemperatureLevel() >> 8);
 8000e8e:	f000 fa59 	bl	8001344 <SYS_GetTemperatureLevel>
 8000e92:	4603      	mov	r3, r0
 8000e94:	121b      	asrs	r3, r3, #8
 8000e96:	81fb      	strh	r3, [r7, #14]
  AppData.Port = LORAWAN_USER_APP_PORT;
 8000e98:	4b30      	ldr	r3, [pc, #192]	; (8000f5c <SendTxData+0xe0>)
 8000e9a:	2202      	movs	r2, #2
 8000e9c:	701a      	strb	r2, [r3, #0]
  //Example values for sending temperature data
  uint8_t sensorPort = 1;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	71fb      	strb	r3, [r7, #7]
  uint8_t sensorType = 5;
 8000ea2:	2305      	movs	r3, #5
 8000ea4:	71bb      	strb	r3, [r7, #6]
  uint16_t data = (temperature*10)+2732; //temperature is x grades celsius x 10 +2732
 8000ea6:	89fb      	ldrh	r3, [r7, #14]
 8000ea8:	461a      	mov	r2, r3
 8000eaa:	0092      	lsls	r2, r2, #2
 8000eac:	4413      	add	r3, r2
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	b29b      	uxth	r3, r3
 8000eb2:	f603 23ac 	addw	r3, r3, #2732	; 0xaac
 8000eb6:	80bb      	strh	r3, [r7, #4]


  AppData.Buffer[i++] = sensorPort;
 8000eb8:	4b28      	ldr	r3, [pc, #160]	; (8000f5c <SendTxData+0xe0>)
 8000eba:	685a      	ldr	r2, [r3, #4]
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	1c59      	adds	r1, r3, #1
 8000ec0:	60b9      	str	r1, [r7, #8]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	79fa      	ldrb	r2, [r7, #7]
 8000ec6:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = sensorType;
 8000ec8:	4b24      	ldr	r3, [pc, #144]	; (8000f5c <SendTxData+0xe0>)
 8000eca:	685a      	ldr	r2, [r3, #4]
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	1c59      	adds	r1, r3, #1
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	4413      	add	r3, r2
 8000ed4:	79ba      	ldrb	r2, [r7, #6]
 8000ed6:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((data >> 8) & 0xFF);
 8000ed8:	88bb      	ldrh	r3, [r7, #4]
 8000eda:	0a1b      	lsrs	r3, r3, #8
 8000edc:	b298      	uxth	r0, r3
 8000ede:	4b1f      	ldr	r3, [pc, #124]	; (8000f5c <SendTxData+0xe0>)
 8000ee0:	685a      	ldr	r2, [r3, #4]
 8000ee2:	68bb      	ldr	r3, [r7, #8]
 8000ee4:	1c59      	adds	r1, r3, #1
 8000ee6:	60b9      	str	r1, [r7, #8]
 8000ee8:	4413      	add	r3, r2
 8000eea:	b2c2      	uxtb	r2, r0
 8000eec:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(data & 0xFF);
 8000eee:	4b1b      	ldr	r3, [pc, #108]	; (8000f5c <SendTxData+0xe0>)
 8000ef0:	685a      	ldr	r2, [r3, #4]
 8000ef2:	68bb      	ldr	r3, [r7, #8]
 8000ef4:	1c59      	adds	r1, r3, #1
 8000ef6:	60b9      	str	r1, [r7, #8]
 8000ef8:	4413      	add	r3, r2
 8000efa:	88ba      	ldrh	r2, [r7, #4]
 8000efc:	b2d2      	uxtb	r2, r2
 8000efe:	701a      	strb	r2, [r3, #0]
  AppData.BufferSize = i;
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	b2da      	uxtb	r2, r3
 8000f04:	4b15      	ldr	r3, [pc, #84]	; (8000f5c <SendTxData+0xe0>)
 8000f06:	705a      	strb	r2, [r3, #1]

  if (LORAMAC_HANDLER_SUCCESS == LmHandlerSend(&AppData, LORAWAN_DEFAULT_CONFIRMED_MSG_STATE, &nextTxIn, false))
 8000f08:	463a      	mov	r2, r7
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	4813      	ldr	r0, [pc, #76]	; (8000f5c <SendTxData+0xe0>)
 8000f10:	f009 fe5c 	bl	800abcc <LmHandlerSend>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d106      	bne.n	8000f28 <SendTxData+0xac>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 8000f1a:	4b11      	ldr	r3, [pc, #68]	; (8000f60 <SendTxData+0xe4>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	2100      	movs	r1, #0
 8000f20:	2001      	movs	r0, #1
 8000f22:	f018 f837 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
	  APP_LOG(TS_ON, VLEVEL_L, "Unknow error on SendTXData\r\n");
  }
  /* USER CODE BEGIN SendTxData_2 */

  /* USER CODE END SendTxData_2 */
}
 8000f26:	e015      	b.n	8000f54 <SendTxData+0xd8>
  else if (nextTxIn > 0)
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d00c      	beq.n	8000f48 <SendTxData+0xcc>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	4a0c      	ldr	r2, [pc, #48]	; (8000f64 <SendTxData+0xe8>)
 8000f32:	fba2 2303 	umull	r2, r3, r2, r3
 8000f36:	099b      	lsrs	r3, r3, #6
 8000f38:	9300      	str	r3, [sp, #0]
 8000f3a:	4b0b      	ldr	r3, [pc, #44]	; (8000f68 <SendTxData+0xec>)
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	2100      	movs	r1, #0
 8000f40:	2001      	movs	r0, #1
 8000f42:	f018 f827 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
}
 8000f46:	e005      	b.n	8000f54 <SendTxData+0xd8>
	  APP_LOG(TS_ON, VLEVEL_L, "Unknow error on SendTXData\r\n");
 8000f48:	4b08      	ldr	r3, [pc, #32]	; (8000f6c <SendTxData+0xf0>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	2001      	movs	r0, #1
 8000f50:	f018 f820 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
}
 8000f54:	bf00      	nop
 8000f56:	3710      	adds	r7, #16
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	20000000 	.word	0x20000000
 8000f60:	0801a7fc 	.word	0x0801a7fc
 8000f64:	10624dd3 	.word	0x10624dd3
 8000f68:	0801a80c 	.word	0x0801a80c
 8000f6c:	0801a82c 	.word	0x0801a82c

08000f70 <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 8000f78:	2100      	movs	r1, #0
 8000f7a:	2002      	movs	r0, #2
 8000f7c:	f018 fc66 	bl	801984c <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 8000f80:	4803      	ldr	r0, [pc, #12]	; (8000f90 <OnTxTimerEvent+0x20>)
 8000f82:	f018 fe11 	bl	8019ba8 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 8000f86:	bf00      	nop
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	200002dc 	.word	0x200002dc

08000f94 <OnTxTimerLedEvent>:

static void OnTxTimerLedEvent(void *context)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]

  /* USER CODE END OnTxTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_GREEN) ;
#else
  SYS_LED_Off(SYS_LED_GREEN) ;
 8000f9c:	2001      	movs	r0, #1
 8000f9e:	f000 fb31 	bl	8001604 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnTxTimerLedEvent_2 */

  /* USER CODE END OnTxTimerLedEvent_2 */
}
 8000fa2:	bf00      	nop
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}

08000faa <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 8000faa:	b580      	push	{r7, lr}
 8000fac:	b082      	sub	sp, #8
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	6078      	str	r0, [r7, #4]

  /* USER CODE END OnRxTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_BLUE) ;
#else
  SYS_LED_Off(SYS_LED_BLUE) ;
 8000fb2:	2002      	movs	r0, #2
 8000fb4:	f000 fb26 	bl	8001604 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnRxTimerLedEvent_2 */

  /* USER CODE END OnRxTimerLedEvent_2 */
}
 8000fb8:	bf00      	nop
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}

08000fc0 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]

  /* USER CODE END OnJoinTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Toggle(LED_RED) ;
#else
  SYS_LED_Toggle(SYS_LED_RED) ;
 8000fc8:	2000      	movs	r0, #0
 8000fca:	f000 fb35 	bl	8001638 <SYS_LED_Toggle>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnJoinTimerLedEvent_2 */

  /* USER CODE END OnJoinTimerLedEvent_2 */
}
 8000fce:	bf00      	nop
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
	...

08000fd8 <OnTxData>:

static void OnTxData(LmHandlerTxParams_t *params)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af04      	add	r7, sp, #16
 8000fde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */

  /* USER CODE END OnTxData_1 */
  if ((params != NULL) && (params->IsMcpsConfirm != 0))
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d044      	beq.n	8001070 <OnTxData+0x98>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d040      	beq.n	8001070 <OnTxData+0x98>
  {
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_GREEN) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_GREEN) ;
 8000fee:	2001      	movs	r0, #1
 8000ff0:	f000 faee 	bl	80015d0 <SYS_LED_On>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&TxLedTimer);
 8000ff4:	4820      	ldr	r0, [pc, #128]	; (8001078 <OnTxData+0xa0>)
 8000ff6:	f018 fdd7 	bl	8019ba8 <UTIL_TIMER_Start>

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== TxData =============\r\n");
 8000ffa:	4b20      	ldr	r3, [pc, #128]	; (800107c <OnTxData+0xa4>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	2100      	movs	r1, #0
 8001000:	2002      	movs	r0, #2
 8001002:	f017 ffc7 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	687a      	ldr	r2, [r7, #4]
 800100c:	7b12      	ldrb	r2, [r2, #12]
 800100e:	4611      	mov	r1, r2
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8001016:	4610      	mov	r0, r2
 8001018:	687a      	ldr	r2, [r7, #4]
 800101a:	f992 2014 	ldrsb.w	r2, [r2, #20]
 800101e:	9203      	str	r2, [sp, #12]
 8001020:	9002      	str	r0, [sp, #8]
 8001022:	9101      	str	r1, [sp, #4]
 8001024:	9300      	str	r3, [sp, #0]
 8001026:	4b16      	ldr	r3, [pc, #88]	; (8001080 <OnTxData+0xa8>)
 8001028:	2200      	movs	r2, #0
 800102a:	2100      	movs	r1, #0
 800102c:	2003      	movs	r0, #3
 800102e:	f017 ffb1 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
            params->AppData.Port, params->Datarate, params->TxPower);

    APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 8001032:	4b14      	ldr	r3, [pc, #80]	; (8001084 <OnTxData+0xac>)
 8001034:	2200      	movs	r2, #0
 8001036:	2100      	movs	r1, #0
 8001038:	2003      	movs	r0, #3
 800103a:	f017 ffab 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
    if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	789b      	ldrb	r3, [r3, #2]
 8001042:	2b01      	cmp	r3, #1
 8001044:	d10e      	bne.n	8001064 <OnTxData+0x8c>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	78db      	ldrb	r3, [r3, #3]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <OnTxData+0x7a>
 800104e:	4b0e      	ldr	r3, [pc, #56]	; (8001088 <OnTxData+0xb0>)
 8001050:	e000      	b.n	8001054 <OnTxData+0x7c>
 8001052:	4b0e      	ldr	r3, [pc, #56]	; (800108c <OnTxData+0xb4>)
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	4b0e      	ldr	r3, [pc, #56]	; (8001090 <OnTxData+0xb8>)
 8001058:	2200      	movs	r2, #0
 800105a:	2100      	movs	r1, #0
 800105c:	2003      	movs	r0, #3
 800105e:	f017 ff99 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN OnTxData_2 */

  /* USER CODE END OnTxData_2 */
}
 8001062:	e005      	b.n	8001070 <OnTxData+0x98>
      APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 8001064:	4b0b      	ldr	r3, [pc, #44]	; (8001094 <OnTxData+0xbc>)
 8001066:	2200      	movs	r2, #0
 8001068:	2100      	movs	r1, #0
 800106a:	2003      	movs	r0, #3
 800106c:	f017 ff92 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
}
 8001070:	bf00      	nop
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	200002f4 	.word	0x200002f4
 800107c:	0801a84c 	.word	0x0801a84c
 8001080:	0801a878 	.word	0x0801a878
 8001084:	0801a8ac 	.word	0x0801a8ac
 8001088:	0801a8bc 	.word	0x0801a8bc
 800108c:	0801a8c0 	.word	0x0801a8c0
 8001090:	0801a8c8 	.word	0x0801a8c8
 8001094:	0801a8dc 	.word	0x0801a8dc

08001098 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
	  if (joinParams != NULL)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d044      	beq.n	8001130 <OnJoinRequest+0x98>
	  {
	    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d11d      	bne.n	80010ec <OnJoinRequest+0x54>
	    {
	      UTIL_TIMER_Stop(&JoinLedTimer);
 80010b0:	4821      	ldr	r0, [pc, #132]	; (8001138 <OnJoinRequest+0xa0>)
 80010b2:	f018 fde7 	bl	8019c84 <UTIL_TIMER_Stop>

	#if defined(USE_BSP_DRIVER)
	      BSP_LED_Off(LED_RED) ;
	#elif defined(MX_BOARD_PSEUDODRIVER)
	      SYS_LED_Off(SYS_LED_RED) ;
 80010b6:	2000      	movs	r0, #0
 80010b8:	f000 faa4 	bl	8001604 <SYS_LED_Off>
	#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

	      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 80010bc:	4b1f      	ldr	r3, [pc, #124]	; (800113c <OnJoinRequest+0xa4>)
 80010be:	2200      	movs	r2, #0
 80010c0:	2100      	movs	r1, #0
 80010c2:	2002      	movs	r0, #2
 80010c4:	f017 ff66 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
	      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	789b      	ldrb	r3, [r3, #2]
 80010cc:	2b01      	cmp	r3, #1
 80010ce:	d106      	bne.n	80010de <OnJoinRequest+0x46>
	      {
	        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 80010d0:	4b1b      	ldr	r3, [pc, #108]	; (8001140 <OnJoinRequest+0xa8>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	2100      	movs	r1, #0
 80010d6:	2002      	movs	r0, #2
 80010d8:	f017 ff5c 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>


  /* USER CODE BEGIN OnJoinRequest_2 */

  /* USER CODE END OnJoinRequest_2 */
}
 80010dc:	e028      	b.n	8001130 <OnJoinRequest+0x98>
	        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 80010de:	4b19      	ldr	r3, [pc, #100]	; (8001144 <OnJoinRequest+0xac>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	2100      	movs	r1, #0
 80010e4:	2002      	movs	r0, #2
 80010e6:	f017 ff55 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
}
 80010ea:	e021      	b.n	8001130 <OnJoinRequest+0x98>
	      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 80010ec:	4b16      	ldr	r3, [pc, #88]	; (8001148 <OnJoinRequest+0xb0>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	2100      	movs	r1, #0
 80010f2:	2002      	movs	r0, #2
 80010f4:	f017 ff4e 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
	      JOINFAILURES++;
 80010f8:	4b14      	ldr	r3, [pc, #80]	; (800114c <OnJoinRequest+0xb4>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	3301      	adds	r3, #1
 80010fe:	4a13      	ldr	r2, [pc, #76]	; (800114c <OnJoinRequest+0xb4>)
 8001100:	6013      	str	r3, [r2, #0]
	      if(JOINFAILURES>3){
 8001102:	4b12      	ldr	r3, [pc, #72]	; (800114c <OnJoinRequest+0xb4>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	2b03      	cmp	r3, #3
 8001108:	dd12      	ble.n	8001130 <OnJoinRequest+0x98>
	    	  APP_LOG(TS_OFF, VLEVEL_M, "\r\nMax Join Failures, trying next provider\r\n");
 800110a:	4b11      	ldr	r3, [pc, #68]	; (8001150 <OnJoinRequest+0xb8>)
 800110c:	2200      	movs	r2, #0
 800110e:	2100      	movs	r1, #0
 8001110:	2002      	movs	r0, #2
 8001112:	f017 ff3f 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
	    	   LoraInfo_Init();
 8001116:	f000 f82b 	bl	8001170 <LoraInfo_Init>
	    	   LmHandlerInit(&LmHandlerCallbacks);
 800111a:	480e      	ldr	r0, [pc, #56]	; (8001154 <OnJoinRequest+0xbc>)
 800111c:	f009 fb2a 	bl	800a774 <LmHandlerInit>
	    	   LmHandlerConfigure(&LmHandlerParams);
 8001120:	480d      	ldr	r0, [pc, #52]	; (8001158 <OnJoinRequest+0xc0>)
 8001122:	f009 fb6d 	bl	800a800 <LmHandlerConfigure>
	    	   LmHandlerJoin(ActivationType);
 8001126:	4b0d      	ldr	r3, [pc, #52]	; (800115c <OnJoinRequest+0xc4>)
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	4618      	mov	r0, r3
 800112c:	f009 fcd4 	bl	800aad8 <LmHandlerJoin>
}
 8001130:	bf00      	nop
 8001132:	3708      	adds	r7, #8
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	20000324 	.word	0x20000324
 800113c:	0801a8ec 	.word	0x0801a8ec
 8001140:	0801a904 	.word	0x0801a904
 8001144:	0801a924 	.word	0x0801a924
 8001148:	0801a944 	.word	0x0801a944
 800114c:	200001e4 	.word	0x200001e4
 8001150:	0801a960 	.word	0x0801a960
 8001154:	2000000c 	.word	0x2000000c
 8001158:	20000024 	.word	0x20000024
 800115c:	20000008 	.word	0x20000008

08001160 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 8001164:	2100      	movs	r1, #0
 8001166:	2001      	movs	r0, #1
 8001168:	f018 fb70 	bl	801984c <UTIL_SEQ_SetTask>
  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800116c:	bf00      	nop
 800116e:	bd80      	pop	{r7, pc}

08001170 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 8001174:	4b15      	ldr	r3, [pc, #84]	; (80011cc <LoraInfo_Init+0x5c>)
 8001176:	2200      	movs	r2, #0
 8001178:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800117a:	4b14      	ldr	r3, [pc, #80]	; (80011cc <LoraInfo_Init+0x5c>)
 800117c:	2200      	movs	r2, #0
 800117e:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 8001180:	4b12      	ldr	r3, [pc, #72]	; (80011cc <LoraInfo_Init+0x5c>)
 8001182:	2200      	movs	r2, #0
 8001184:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 8001186:	4b11      	ldr	r3, [pc, #68]	; (80011cc <LoraInfo_Init+0x5c>)
 8001188:	2200      	movs	r2, #0
 800118a:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433) ;
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868) ;
 800118c:	4b0f      	ldr	r3, [pc, #60]	; (80011cc <LoraInfo_Init+0x5c>)
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f043 0320 	orr.w	r3, r3, #32
 8001194:	4a0d      	ldr	r2, [pc, #52]	; (80011cc <LoraInfo_Init+0x5c>)
 8001196:	6053      	str	r3, [r2, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865) ;
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915) ;
 8001198:	4b0c      	ldr	r3, [pc, #48]	; (80011cc <LoraInfo_Init+0x5c>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011a0:	4a0a      	ldr	r2, [pc, #40]	; (80011cc <LoraInfo_Init+0x5c>)
 80011a2:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864) ;
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 80011a4:	4b09      	ldr	r3, [pc, #36]	; (80011cc <LoraInfo_Init+0x5c>)
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d106      	bne.n	80011ba <LoraInfo_Init+0x4a>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 80011ac:	4b08      	ldr	r3, [pc, #32]	; (80011d0 <LoraInfo_Init+0x60>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	2100      	movs	r1, #0
 80011b2:	2000      	movs	r0, #0
 80011b4:	f017 feee 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {} /* At least one region shall be defined */
 80011b8:	e7fe      	b.n	80011b8 <LoraInfo_Init+0x48>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 80011ba:	4b04      	ldr	r3, [pc, #16]	; (80011cc <LoraInfo_Init+0x5c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 80011c0:	4b02      	ldr	r3, [pc, #8]	; (80011cc <LoraInfo_Init+0x5c>)
 80011c2:	2203      	movs	r2, #3
 80011c4:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALISATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	2000033c 	.word	0x2000033c
 80011d0:	0801a9c8 	.word	0x0801a9c8

080011d4 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 80011d8:	4b02      	ldr	r3, [pc, #8]	; (80011e4 <LoraInfo_GetPtr+0x10>)
}
 80011da:	4618      	mov	r0, r3
 80011dc:	46bd      	mov	sp, r7
 80011de:	bc80      	pop	{r7}
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	2000033c 	.word	0x2000033c

080011e8 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b085      	sub	sp, #20
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80011f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011f4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80011f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001200:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001204:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4013      	ands	r3, r2
 800120a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800120c:	68fb      	ldr	r3, [r7, #12]
}
 800120e:	bf00      	nop
 8001210:	3714      	adds	r7, #20
 8001212:	46bd      	mov	sp, r7
 8001214:	bc80      	pop	{r7}
 8001216:	4770      	bx	lr

08001218 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8001220:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001224:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	43db      	mvns	r3, r3
 800122a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800122e:	4013      	ands	r3, r2
 8001230:	660b      	str	r3, [r1, #96]	; 0x60
}
 8001232:	bf00      	nop
 8001234:	370c      	adds	r7, #12
 8001236:	46bd      	mov	sp, r7
 8001238:	bc80      	pop	{r7}
 800123a:	4770      	bx	lr

0800123c <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8001240:	4b23      	ldr	r3, [pc, #140]	; (80012d0 <MX_ADC_Init+0x94>)
 8001242:	4a24      	ldr	r2, [pc, #144]	; (80012d4 <MX_ADC_Init+0x98>)
 8001244:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001246:	4b22      	ldr	r3, [pc, #136]	; (80012d0 <MX_ADC_Init+0x94>)
 8001248:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800124c:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800124e:	4b20      	ldr	r3, [pc, #128]	; (80012d0 <MX_ADC_Init+0x94>)
 8001250:	2200      	movs	r2, #0
 8001252:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001254:	4b1e      	ldr	r3, [pc, #120]	; (80012d0 <MX_ADC_Init+0x94>)
 8001256:	2200      	movs	r2, #0
 8001258:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800125a:	4b1d      	ldr	r3, [pc, #116]	; (80012d0 <MX_ADC_Init+0x94>)
 800125c:	2200      	movs	r2, #0
 800125e:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001260:	4b1b      	ldr	r3, [pc, #108]	; (80012d0 <MX_ADC_Init+0x94>)
 8001262:	2204      	movs	r2, #4
 8001264:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001266:	4b1a      	ldr	r3, [pc, #104]	; (80012d0 <MX_ADC_Init+0x94>)
 8001268:	2200      	movs	r2, #0
 800126a:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800126c:	4b18      	ldr	r3, [pc, #96]	; (80012d0 <MX_ADC_Init+0x94>)
 800126e:	2200      	movs	r2, #0
 8001270:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001272:	4b17      	ldr	r3, [pc, #92]	; (80012d0 <MX_ADC_Init+0x94>)
 8001274:	2200      	movs	r2, #0
 8001276:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8001278:	4b15      	ldr	r3, [pc, #84]	; (80012d0 <MX_ADC_Init+0x94>)
 800127a:	2201      	movs	r2, #1
 800127c:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800127e:	4b14      	ldr	r3, [pc, #80]	; (80012d0 <MX_ADC_Init+0x94>)
 8001280:	2200      	movs	r2, #0
 8001282:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001286:	4b12      	ldr	r3, [pc, #72]	; (80012d0 <MX_ADC_Init+0x94>)
 8001288:	2200      	movs	r2, #0
 800128a:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800128c:	4b10      	ldr	r3, [pc, #64]	; (80012d0 <MX_ADC_Init+0x94>)
 800128e:	2200      	movs	r2, #0
 8001290:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001292:	4b0f      	ldr	r3, [pc, #60]	; (80012d0 <MX_ADC_Init+0x94>)
 8001294:	2200      	movs	r2, #0
 8001296:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800129a:	4b0d      	ldr	r3, [pc, #52]	; (80012d0 <MX_ADC_Init+0x94>)
 800129c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012a0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 80012a2:	4b0b      	ldr	r3, [pc, #44]	; (80012d0 <MX_ADC_Init+0x94>)
 80012a4:	2207      	movs	r2, #7
 80012a6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 80012a8:	4b09      	ldr	r3, [pc, #36]	; (80012d0 <MX_ADC_Init+0x94>)
 80012aa:	2207      	movs	r2, #7
 80012ac:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 80012ae:	4b08      	ldr	r3, [pc, #32]	; (80012d0 <MX_ADC_Init+0x94>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80012b6:	4b06      	ldr	r3, [pc, #24]	; (80012d0 <MX_ADC_Init+0x94>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80012bc:	4804      	ldr	r0, [pc, #16]	; (80012d0 <MX_ADC_Init+0x94>)
 80012be:	f001 fe5b 	bl	8002f78 <HAL_ADC_Init>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_ADC_Init+0x90>
  {
    Error_Handler();
 80012c8:	f000 fb18 	bl	80018fc <Error_Handler>
  }

}
 80012cc:	bf00      	nop
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	20001630 	.word	0x20001630
 80012d4:	40012400 	.word	0x40012400

080012d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a05      	ldr	r2, [pc, #20]	; (80012fc <HAL_ADC_MspInit+0x24>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d103      	bne.n	80012f2 <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80012ea:	f44f 7000 	mov.w	r0, #512	; 0x200
 80012ee:	f7ff ff7b 	bl	80011e8 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 80012f2:	bf00      	nop
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	40012400 	.word	0x40012400

08001300 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a05      	ldr	r2, [pc, #20]	; (8001324 <HAL_ADC_MspDeInit+0x24>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d103      	bne.n	800131a <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8001312:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001316:	f7ff ff7f 	bl	8001218 <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	40012400 	.word	0x40012400

08001328 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 800132c:	4b03      	ldr	r3, [pc, #12]	; (800133c <SYS_InitMeasurement+0x14>)
 800132e:	4a04      	ldr	r2, [pc, #16]	; (8001340 <SYS_InitMeasurement+0x18>)
 8001330:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 8001332:	bf00      	nop
 8001334:	46bd      	mov	sp, r7
 8001336:	bc80      	pop	{r7}
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	20001630 	.word	0x20001630
 8001340:	40012400 	.word	0x40012400

08001344 <SYS_GetTemperatureLevel>:

  /* USER CODE END SYS_DeInitMeasurement_1 */
}

int16_t SYS_GetTemperatureLevel(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SYS_GetTemperatureLevel_1 */

  /* USER CODE END SYS_GetTemperatureLevel_1 */
  int16_t temperatureDegreeC = 0;
 800134a:	2300      	movs	r3, #0
 800134c:	81fb      	strh	r3, [r7, #14]
  uint32_t measuredLevel = 0;
 800134e:	2300      	movs	r3, #0
 8001350:	60bb      	str	r3, [r7, #8]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 8001352:	f000 f871 	bl	8001438 <SYS_GetBatteryLevel>
 8001356:	4603      	mov	r3, r0
 8001358:	80fb      	strh	r3, [r7, #6]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 800135a:	4830      	ldr	r0, [pc, #192]	; (800141c <SYS_GetTemperatureLevel+0xd8>)
 800135c:	f000 f8a0 	bl	80014a0 <ADC_ReadChannels>
 8001360:	60b8      	str	r0, [r7, #8]

  /* convert ADC level to temperature */
  /* check whether device has temperature sensor calibrated in production */
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 8001362:	4b2f      	ldr	r3, [pc, #188]	; (8001420 <SYS_GetTemperatureLevel+0xdc>)
 8001364:	881a      	ldrh	r2, [r3, #0]
 8001366:	4b2f      	ldr	r3, [pc, #188]	; (8001424 <SYS_GetTemperatureLevel+0xe0>)
 8001368:	881b      	ldrh	r3, [r3, #0]
 800136a:	429a      	cmp	r2, r3
 800136c:	d026      	beq.n	80013bc <SYS_GetTemperatureLevel+0x78>
  {
    /* Device with temperature sensor calibrated in production:
       use device optimized parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 800136e:	4b2c      	ldr	r3, [pc, #176]	; (8001420 <SYS_GetTemperatureLevel+0xdc>)
 8001370:	881a      	ldrh	r2, [r3, #0]
 8001372:	4b2c      	ldr	r3, [pc, #176]	; (8001424 <SYS_GetTemperatureLevel+0xe0>)
 8001374:	881b      	ldrh	r3, [r3, #0]
 8001376:	429a      	cmp	r2, r3
 8001378:	d01c      	beq.n	80013b4 <SYS_GetTemperatureLevel+0x70>
 800137a:	88fb      	ldrh	r3, [r7, #6]
 800137c:	68ba      	ldr	r2, [r7, #8]
 800137e:	fb02 f303 	mul.w	r3, r2, r3
 8001382:	089b      	lsrs	r3, r3, #2
 8001384:	4a28      	ldr	r2, [pc, #160]	; (8001428 <SYS_GetTemperatureLevel+0xe4>)
 8001386:	fba2 2303 	umull	r2, r3, r2, r3
 800138a:	095b      	lsrs	r3, r3, #5
 800138c:	461a      	mov	r2, r3
 800138e:	4b25      	ldr	r3, [pc, #148]	; (8001424 <SYS_GetTemperatureLevel+0xe0>)
 8001390:	881b      	ldrh	r3, [r3, #0]
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	2264      	movs	r2, #100	; 0x64
 8001396:	fb02 f203 	mul.w	r2, r2, r3
 800139a:	4b21      	ldr	r3, [pc, #132]	; (8001420 <SYS_GetTemperatureLevel+0xdc>)
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	4619      	mov	r1, r3
 80013a0:	4b20      	ldr	r3, [pc, #128]	; (8001424 <SYS_GetTemperatureLevel+0xe0>)
 80013a2:	881b      	ldrh	r3, [r3, #0]
 80013a4:	1acb      	subs	r3, r1, r3
 80013a6:	fb92 f3f3 	sdiv	r3, r2, r3
 80013aa:	b29b      	uxth	r3, r3
 80013ac:	331e      	adds	r3, #30
 80013ae:	b29b      	uxth	r3, r3
 80013b0:	b21b      	sxth	r3, r3
 80013b2:	e001      	b.n	80013b8 <SYS_GetTemperatureLevel+0x74>
 80013b4:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80013b8:	81fb      	strh	r3, [r7, #14]
 80013ba:	e01c      	b.n	80013f6 <SYS_GetTemperatureLevel+0xb2>
  }
  else
  {
    /* Device with temperature sensor not calibrated in production:
       use generic parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 80013bc:	88fb      	ldrh	r3, [r7, #6]
 80013be:	68ba      	ldr	r2, [r7, #8]
 80013c0:	fb02 f203 	mul.w	r2, r2, r3
 80013c4:	4b19      	ldr	r3, [pc, #100]	; (800142c <SYS_GetTemperatureLevel+0xe8>)
 80013c6:	fba3 1302 	umull	r1, r3, r3, r2
 80013ca:	1ad2      	subs	r2, r2, r3
 80013cc:	0852      	lsrs	r2, r2, #1
 80013ce:	4413      	add	r3, r2
 80013d0:	0adb      	lsrs	r3, r3, #11
 80013d2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80013d6:	fb02 f303 	mul.w	r3, r2, r3
 80013da:	f5a3 2339 	sub.w	r3, r3, #757760	; 0xb9000
 80013de:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 80013e2:	4a13      	ldr	r2, [pc, #76]	; (8001430 <SYS_GetTemperatureLevel+0xec>)
 80013e4:	fb82 1203 	smull	r1, r2, r2, r3
 80013e8:	1292      	asrs	r2, r2, #10
 80013ea:	17db      	asrs	r3, r3, #31
 80013ec:	1ad3      	subs	r3, r2, r3
 80013ee:	b29b      	uxth	r3, r3
 80013f0:	331e      	adds	r3, #30
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	81fb      	strh	r3, [r7, #14]
                                                              batteryLevelmV,
                                                              measuredLevel,
                                                              LL_ADC_RESOLUTION_12B);
  }

  APP_LOG(TS_ON, VLEVEL_L, "temp= %d\n\r", temperatureDegreeC);
 80013f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013fa:	9300      	str	r3, [sp, #0]
 80013fc:	4b0d      	ldr	r3, [pc, #52]	; (8001434 <SYS_GetTemperatureLevel+0xf0>)
 80013fe:	2201      	movs	r2, #1
 8001400:	2100      	movs	r1, #0
 8001402:	2001      	movs	r0, #1
 8001404:	f017 fdc6 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>

  /* from int16 to q8.7*/
  temperatureDegreeC <<= 8;
 8001408:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800140c:	021b      	lsls	r3, r3, #8
 800140e:	81fb      	strh	r3, [r7, #14]

  return (int16_t) temperatureDegreeC;
 8001410:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  /* USER CODE BEGIN SYS_GetTemperatureLevel_2 */

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}
 8001414:	4618      	mov	r0, r3
 8001416:	3710      	adds	r7, #16
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	b0001000 	.word	0xb0001000
 8001420:	1fff75c8 	.word	0x1fff75c8
 8001424:	1fff75a8 	.word	0x1fff75a8
 8001428:	09ee009f 	.word	0x09ee009f
 800142c:	00100101 	.word	0x00100101
 8001430:	68db8bad 	.word	0x68db8bad
 8001434:	0801aa18 	.word	0x0801aa18

08001438 <SYS_GetBatteryLevel>:

uint16_t SYS_GetBatteryLevel(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 800143e:	2300      	movs	r3, #0
 8001440:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 8001442:	2300      	movs	r3, #0
 8001444:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 8001446:	4813      	ldr	r0, [pc, #76]	; (8001494 <SYS_GetBatteryLevel+0x5c>)
 8001448:	f000 f82a 	bl	80014a0 <ADC_ReadChannels>
 800144c:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d102      	bne.n	800145a <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 8001454:	2300      	movs	r3, #0
 8001456:	80fb      	strh	r3, [r7, #6]
 8001458:	e016      	b.n	8001488 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 800145a:	4b0f      	ldr	r3, [pc, #60]	; (8001498 <SYS_GetBatteryLevel+0x60>)
 800145c:	881b      	ldrh	r3, [r3, #0]
 800145e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001462:	4293      	cmp	r3, r2
 8001464:	d00b      	beq.n	800147e <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 8001466:	4b0c      	ldr	r3, [pc, #48]	; (8001498 <SYS_GetBatteryLevel+0x60>)
 8001468:	881b      	ldrh	r3, [r3, #0]
 800146a:	461a      	mov	r2, r3
 800146c:	f640 43e4 	movw	r3, #3300	; 0xce4
 8001470:	fb03 f202 	mul.w	r2, r3, r2
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	fbb2 f3f3 	udiv	r3, r2, r3
 800147a:	80fb      	strh	r3, [r7, #6]
 800147c:	e004      	b.n	8001488 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 800147e:	4a07      	ldr	r2, [pc, #28]	; (800149c <SYS_GetBatteryLevel+0x64>)
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	fbb2 f3f3 	udiv	r3, r2, r3
 8001486:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 8001488:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 800148a:	4618      	mov	r0, r3
 800148c:	3708      	adds	r7, #8
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	b4002000 	.word	0xb4002000
 8001498:	1fff75aa 	.word	0x1fff75aa
 800149c:	004c08d8 	.word	0x004c08d8

080014a0 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b086      	sub	sp, #24
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 80014a8:	2300      	movs	r3, #0
 80014aa:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80014ac:	f107 0308 	add.w	r3, r7, #8
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 80014b8:	f7ff fec0 	bl	800123c <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 80014bc:	481a      	ldr	r0, [pc, #104]	; (8001528 <ADC_ReadChannels+0x88>)
 80014be:	f002 fb1e 	bl	8003afe <HAL_ADCEx_Calibration_Start>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 80014c8:	f000 fa18 	bl	80018fc <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014d0:	2300      	movs	r3, #0
 80014d2:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80014d4:	2300      	movs	r3, #0
 80014d6:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80014d8:	f107 0308 	add.w	r3, r7, #8
 80014dc:	4619      	mov	r1, r3
 80014de:	4812      	ldr	r0, [pc, #72]	; (8001528 <ADC_ReadChannels+0x88>)
 80014e0:	f002 f89c 	bl	800361c <HAL_ADC_ConfigChannel>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 80014ea:	f000 fa07 	bl	80018fc <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 80014ee:	480e      	ldr	r0, [pc, #56]	; (8001528 <ADC_ReadChannels+0x88>)
 80014f0:	f001 ff80 	bl	80033f4 <HAL_ADC_Start>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 80014fa:	f000 f9ff 	bl	80018fc <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 80014fe:	f04f 31ff 	mov.w	r1, #4294967295
 8001502:	4809      	ldr	r0, [pc, #36]	; (8001528 <ADC_ReadChannels+0x88>)
 8001504:	f001 ffee 	bl	80034e4 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc) ;   /* it calls also ADC_Disable() */
 8001508:	4807      	ldr	r0, [pc, #28]	; (8001528 <ADC_ReadChannels+0x88>)
 800150a:	f001 ffb9 	bl	8003480 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 800150e:	4806      	ldr	r0, [pc, #24]	; (8001528 <ADC_ReadChannels+0x88>)
 8001510:	f002 f878 	bl	8003604 <HAL_ADC_GetValue>
 8001514:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 8001516:	4804      	ldr	r0, [pc, #16]	; (8001528 <ADC_ReadChannels+0x88>)
 8001518:	f001 fef0 	bl	80032fc <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 800151c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 800151e:	4618      	mov	r0, r3
 8001520:	3718      	adds	r7, #24
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20001630 	.word	0x20001630

0800152c <LL_AHB2_GRP1_EnableClock>:
{
 800152c:	b480      	push	{r7}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001534:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001538:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800153a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4313      	orrs	r3, r2
 8001542:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001544:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001548:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	4013      	ands	r3, r2
 800154e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001550:	68fb      	ldr	r3, [r7, #12]
}
 8001552:	bf00      	nop
 8001554:	3714      	adds	r7, #20
 8001556:	46bd      	mov	sp, r7
 8001558:	bc80      	pop	{r7}
 800155a:	4770      	bx	lr

0800155c <SYS_LED_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t SYS_LED_Init(Sys_Led_TypeDef Led)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b088      	sub	sp, #32
 8001560:	af00      	add	r7, sp, #0
 8001562:	4603      	mov	r3, r0
 8001564:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8001566:	f107 030c 	add.w	r3, r7, #12
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]
 8001570:	609a      	str	r2, [r3, #8]
 8001572:	60da      	str	r2, [r3, #12]
 8001574:	611a      	str	r2, [r3, #16]
  /* Enable the GPIO_SYS_LED Clock */
  SYS_LEDx_GPIO_CLK_ENABLE(Led);
 8001576:	2002      	movs	r0, #2
 8001578:	f7ff ffd8 	bl	800152c <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_SYS_LED pin */
  gpio_init_structure.Pin = SYS_LED_PIN[Led];
 800157c:	79fb      	ldrb	r3, [r7, #7]
 800157e:	4a12      	ldr	r2, [pc, #72]	; (80015c8 <SYS_LED_Init+0x6c>)
 8001580:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001584:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8001586:	2301      	movs	r3, #1
 8001588:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800158a:	2300      	movs	r3, #0
 800158c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800158e:	2302      	movs	r3, #2
 8001590:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(SYS_LED_PORT[Led], &gpio_init_structure);
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	4a0d      	ldr	r2, [pc, #52]	; (80015cc <SYS_LED_Init+0x70>)
 8001596:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800159a:	f107 020c 	add.w	r2, r7, #12
 800159e:	4611      	mov	r1, r2
 80015a0:	4618      	mov	r0, r3
 80015a2:	f003 f87b 	bl	800469c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 80015a6:	79fb      	ldrb	r3, [r7, #7]
 80015a8:	4a08      	ldr	r2, [pc, #32]	; (80015cc <SYS_LED_Init+0x70>)
 80015aa:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80015ae:	79fb      	ldrb	r3, [r7, #7]
 80015b0:	4a05      	ldr	r2, [pc, #20]	; (80015c8 <SYS_LED_Init+0x6c>)
 80015b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015b6:	2200      	movs	r2, #0
 80015b8:	4619      	mov	r1, r3
 80015ba:	f003 fa9d 	bl	8004af8 <HAL_GPIO_WritePin>

  return 0;
 80015be:	2300      	movs	r3, #0
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3720      	adds	r7, #32
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	0801af2c 	.word	0x0801af2c
 80015cc:	20000044 	.word	0x20000044

080015d0 <SYS_LED_On>:

  return 0;
}

int32_t SYS_LED_On(Sys_Led_TypeDef Led)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_SET);
 80015da:	79fb      	ldrb	r3, [r7, #7]
 80015dc:	4a07      	ldr	r2, [pc, #28]	; (80015fc <SYS_LED_On+0x2c>)
 80015de:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80015e2:	79fb      	ldrb	r3, [r7, #7]
 80015e4:	4a06      	ldr	r2, [pc, #24]	; (8001600 <SYS_LED_On+0x30>)
 80015e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015ea:	2201      	movs	r2, #1
 80015ec:	4619      	mov	r1, r3
 80015ee:	f003 fa83 	bl	8004af8 <HAL_GPIO_WritePin>

  return 0;
 80015f2:	2300      	movs	r3, #0
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3708      	adds	r7, #8
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	20000044 	.word	0x20000044
 8001600:	0801af2c 	.word	0x0801af2c

08001604 <SYS_LED_Off>:

int32_t SYS_LED_Off(Sys_Led_TypeDef Led)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	4603      	mov	r3, r0
 800160c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 800160e:	79fb      	ldrb	r3, [r7, #7]
 8001610:	4a07      	ldr	r2, [pc, #28]	; (8001630 <SYS_LED_Off+0x2c>)
 8001612:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001616:	79fb      	ldrb	r3, [r7, #7]
 8001618:	4a06      	ldr	r2, [pc, #24]	; (8001634 <SYS_LED_Off+0x30>)
 800161a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800161e:	2200      	movs	r2, #0
 8001620:	4619      	mov	r1, r3
 8001622:	f003 fa69 	bl	8004af8 <HAL_GPIO_WritePin>

  return 0;
 8001626:	2300      	movs	r3, #0
}
 8001628:	4618      	mov	r0, r3
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	20000044 	.word	0x20000044
 8001634:	0801af2c 	.word	0x0801af2c

08001638 <SYS_LED_Toggle>:

int32_t SYS_LED_Toggle(Sys_Led_TypeDef Led)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	4603      	mov	r3, r0
 8001640:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
 8001642:	79fb      	ldrb	r3, [r7, #7]
 8001644:	4a07      	ldr	r2, [pc, #28]	; (8001664 <SYS_LED_Toggle+0x2c>)
 8001646:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800164a:	79fb      	ldrb	r3, [r7, #7]
 800164c:	4906      	ldr	r1, [pc, #24]	; (8001668 <SYS_LED_Toggle+0x30>)
 800164e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001652:	4619      	mov	r1, r3
 8001654:	4610      	mov	r0, r2
 8001656:	f003 fa66 	bl	8004b26 <HAL_GPIO_TogglePin>

  return 0;
 800165a:	2300      	movs	r3, #0
}
 800165c:	4618      	mov	r0, r3
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20000044 	.word	0x20000044
 8001668:	0801af2c 	.word	0x0801af2c

0800166c <SYS_PB_Init>:
{
  return (int32_t)HAL_GPIO_ReadPin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
}

int32_t SYS_PB_Init(Sys_Button_TypeDef Button, Sys_ButtonMode_TypeDef ButtonMode)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b088      	sub	sp, #32
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	460a      	mov	r2, r1
 8001676:	71fb      	strb	r3, [r7, #7]
 8001678:	4613      	mov	r3, r2
 800167a:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 800167c:	f107 030c 	add.w	r3, r7, #12
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	60da      	str	r2, [r3, #12]
 800168a:	611a      	str	r2, [r3, #16]
  static SYS_RES_EXTI_LineCallback button_callback[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_Callback, SYS_BUTTON2_EXTI_Callback, SYS_BUTTON3_EXTI_Callback};
  static uint32_t button_interrupt_priority[SYS_BUTTONn] = {SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY};
  static const uint32_t button_exti_line[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_LINE, SYS_BUTTON2_EXTI_LINE, SYS_BUTTON3_EXTI_LINE};

  /* Enable the SYS_BUTTON Clock */
  SYS_BUTTONx_GPIO_CLK_ENABLE(Button);
 800168c:	79fb      	ldrb	r3, [r7, #7]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d103      	bne.n	800169a <SYS_PB_Init+0x2e>
 8001692:	2001      	movs	r0, #1
 8001694:	f7ff ff4a 	bl	800152c <LL_AHB2_GRP1_EnableClock>
 8001698:	e00c      	b.n	80016b4 <SYS_PB_Init+0x48>
 800169a:	79fb      	ldrb	r3, [r7, #7]
 800169c:	2b02      	cmp	r3, #2
 800169e:	d103      	bne.n	80016a8 <SYS_PB_Init+0x3c>
 80016a0:	2001      	movs	r0, #1
 80016a2:	f7ff ff43 	bl	800152c <LL_AHB2_GRP1_EnableClock>
 80016a6:	e005      	b.n	80016b4 <SYS_PB_Init+0x48>
 80016a8:	79fb      	ldrb	r3, [r7, #7]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d102      	bne.n	80016b4 <SYS_PB_Init+0x48>
 80016ae:	2004      	movs	r0, #4
 80016b0:	f7ff ff3c 	bl	800152c <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = SYS_BUTTON_PIN[Button];
 80016b4:	79fb      	ldrb	r3, [r7, #7]
 80016b6:	4a29      	ldr	r2, [pc, #164]	; (800175c <SYS_PB_Init+0xf0>)
 80016b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016bc:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80016be:	2301      	movs	r3, #1
 80016c0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80016c2:	2302      	movs	r3, #2
 80016c4:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == SYS_BUTTON_MODE_GPIO)
 80016c6:	79bb      	ldrb	r3, [r7, #6]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d10c      	bne.n	80016e6 <SYS_PB_Init+0x7a>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80016cc:	2300      	movs	r3, #0
 80016ce:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	4a23      	ldr	r2, [pc, #140]	; (8001760 <SYS_PB_Init+0xf4>)
 80016d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016d8:	f107 020c 	add.w	r2, r7, #12
 80016dc:	4611      	mov	r1, r2
 80016de:	4618      	mov	r0, r3
 80016e0:	f002 ffdc 	bl	800469c <HAL_GPIO_Init>
 80016e4:	e034      	b.n	8001750 <SYS_PB_Init+0xe4>
  }
  else /* (ButtonMode == SYS_BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 80016e6:	4b1f      	ldr	r3, [pc, #124]	; (8001764 <SYS_PB_Init+0xf8>)
 80016e8:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	4a1c      	ldr	r2, [pc, #112]	; (8001760 <SYS_PB_Init+0xf4>)
 80016ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016f2:	f107 020c 	add.w	r2, r7, #12
 80016f6:	4611      	mov	r1, r2
 80016f8:	4618      	mov	r0, r3
 80016fa:	f002 ffcf 	bl	800469c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&sys_hpb_exti[Button], button_exti_line[Button]);
 80016fe:	79fb      	ldrb	r3, [r7, #7]
 8001700:	00db      	lsls	r3, r3, #3
 8001702:	4a19      	ldr	r2, [pc, #100]	; (8001768 <SYS_PB_Init+0xfc>)
 8001704:	441a      	add	r2, r3
 8001706:	79fb      	ldrb	r3, [r7, #7]
 8001708:	4918      	ldr	r1, [pc, #96]	; (800176c <SYS_PB_Init+0x100>)
 800170a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800170e:	4619      	mov	r1, r3
 8001710:	4610      	mov	r0, r2
 8001712:	f002 ffb0 	bl	8004676 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&sys_hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 8001716:	79fb      	ldrb	r3, [r7, #7]
 8001718:	00db      	lsls	r3, r3, #3
 800171a:	4a13      	ldr	r2, [pc, #76]	; (8001768 <SYS_PB_Init+0xfc>)
 800171c:	1898      	adds	r0, r3, r2
 800171e:	79fb      	ldrb	r3, [r7, #7]
 8001720:	4a13      	ldr	r2, [pc, #76]	; (8001770 <SYS_PB_Init+0x104>)
 8001722:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001726:	461a      	mov	r2, r3
 8001728:	2100      	movs	r1, #0
 800172a:	f002 ff8b 	bl	8004644 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((SYS_BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 800172e:	79fb      	ldrb	r3, [r7, #7]
 8001730:	4a10      	ldr	r2, [pc, #64]	; (8001774 <SYS_PB_Init+0x108>)
 8001732:	56d0      	ldrsb	r0, [r2, r3]
 8001734:	79fb      	ldrb	r3, [r7, #7]
 8001736:	4a10      	ldr	r2, [pc, #64]	; (8001778 <SYS_PB_Init+0x10c>)
 8001738:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800173c:	2200      	movs	r2, #0
 800173e:	4619      	mov	r1, r3
 8001740:	f002 fb31 	bl	8003da6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((SYS_BUTTON_IRQn[Button]));
 8001744:	79fb      	ldrb	r3, [r7, #7]
 8001746:	4a0b      	ldr	r2, [pc, #44]	; (8001774 <SYS_PB_Init+0x108>)
 8001748:	56d3      	ldrsb	r3, [r2, r3]
 800174a:	4618      	mov	r0, r3
 800174c:	f002 fb45 	bl	8003dda <HAL_NVIC_EnableIRQ>
  }

  return 0;
 8001750:	2300      	movs	r3, #0
}
 8001752:	4618      	mov	r0, r3
 8001754:	3720      	adds	r7, #32
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	0801af34 	.word	0x0801af34
 8001760:	20000050 	.word	0x20000050
 8001764:	10210000 	.word	0x10210000
 8001768:	20001694 	.word	0x20001694
 800176c:	0801af40 	.word	0x0801af40
 8001770:	2000005c 	.word	0x2000005c
 8001774:	0801af3c 	.word	0x0801af3c
 8001778:	20000068 	.word	0x20000068

0800177c <SYS_PB_Callback>:
{
  HAL_EXTI_IRQHandler(&sys_hpb_exti[Button]);
}

__weak void SYS_PB_Callback(Sys_Button_TypeDef Button)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	4603      	mov	r3, r0
 8001784:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered.*/
}
 8001786:	bf00      	nop
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	bc80      	pop	{r7}
 800178e:	4770      	bx	lr

08001790 <SYS_BUTTON1_EXTI_Callback>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static void SYS_BUTTON1_EXTI_Callback(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON1);
 8001794:	2000      	movs	r0, #0
 8001796:	f7ff fff1 	bl	800177c <SYS_PB_Callback>
}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}

0800179e <SYS_BUTTON3_EXTI_Callback>:

static void SYS_BUTTON3_EXTI_Callback(void)
{
 800179e:	b580      	push	{r7, lr}
 80017a0:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON3);
 80017a2:	2001      	movs	r0, #1
 80017a4:	f7ff ffea 	bl	800177c <SYS_PB_Callback>
}
 80017a8:	bf00      	nop
 80017aa:	bd80      	pop	{r7, pc}

080017ac <SYS_BUTTON2_EXTI_Callback>:

static void SYS_BUTTON2_EXTI_Callback(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON2);
 80017b0:	2002      	movs	r0, #2
 80017b2:	f7ff ffe3 	bl	800177c <SYS_PB_Callback>
}
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}

080017ba <LL_AHB1_GRP1_EnableClock>:
{
 80017ba:	b480      	push	{r7}
 80017bc:	b085      	sub	sp, #20
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80017c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017c6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80017c8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80017d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017d6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	4013      	ands	r3, r2
 80017dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017de:	68fb      	ldr	r3, [r7, #12]
}
 80017e0:	bf00      	nop
 80017e2:	3714      	adds	r7, #20
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bc80      	pop	{r7}
 80017e8:	4770      	bx	lr

080017ea <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80017ee:	2004      	movs	r0, #4
 80017f0:	f7ff ffe3 	bl	80017ba <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017f4:	2001      	movs	r0, #1
 80017f6:	f7ff ffe0 	bl	80017ba <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 80017fa:	2200      	movs	r2, #0
 80017fc:	2102      	movs	r1, #2
 80017fe:	200f      	movs	r0, #15
 8001800:	f002 fad1 	bl	8003da6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001804:	200f      	movs	r0, #15
 8001806:	f002 fae8 	bl	8003dda <HAL_NVIC_EnableIRQ>

}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}

0800180e <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 800180e:	b480      	push	{r7}
 8001810:	b083      	sub	sp, #12
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001816:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800181a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800181e:	f023 0218 	bic.w	r2, r3, #24
 8001822:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4313      	orrs	r3, r2
 800182a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800182e:	bf00      	nop
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	bc80      	pop	{r7}
 8001836:	4770      	bx	lr

08001838 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800183c:	f001 f9b4 	bl	8002ba8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001840:	f000 f806 	bl	8001850 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_LoRaWAN_Init();
 8001844:	f7ff f994 	bl	8000b70 <MX_LoRaWAN_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 8001848:	f7ff f99a 	bl	8000b80 <MX_LoRaWAN_Process>
 800184c:	e7fc      	b.n	8001848 <main+0x10>
	...

08001850 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b09a      	sub	sp, #104	; 0x68
 8001854:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001856:	f107 0320 	add.w	r3, r7, #32
 800185a:	2248      	movs	r2, #72	; 0x48
 800185c:	2100      	movs	r1, #0
 800185e:	4618      	mov	r0, r3
 8001860:	f018 fe7c 	bl	801a55c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001864:	1d3b      	adds	r3, r7, #4
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	605a      	str	r2, [r3, #4]
 800186c:	609a      	str	r2, [r3, #8]
 800186e:	60da      	str	r2, [r3, #12]
 8001870:	611a      	str	r2, [r3, #16]
 8001872:	615a      	str	r2, [r3, #20]
 8001874:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001876:	2000      	movs	r0, #0
 8001878:	f7ff ffc9 	bl	800180e <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800187c:	4b1e      	ldr	r3, [pc, #120]	; (80018f8 <SystemClock_Config+0xa8>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001884:	4a1c      	ldr	r2, [pc, #112]	; (80018f8 <SystemClock_Config+0xa8>)
 8001886:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800188a:	6013      	str	r3, [r2, #0]
 800188c:	4b1a      	ldr	r3, [pc, #104]	; (80018f8 <SystemClock_Config+0xa8>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001894:	603b      	str	r3, [r7, #0]
 8001896:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001898:	2324      	movs	r3, #36	; 0x24
 800189a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800189c:	2381      	movs	r3, #129	; 0x81
 800189e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80018a0:	2301      	movs	r3, #1
 80018a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80018a4:	2300      	movs	r3, #0
 80018a6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 80018a8:	23b0      	movs	r3, #176	; 0xb0
 80018aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80018ac:	2300      	movs	r3, #0
 80018ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018b0:	f107 0320 	add.w	r3, r7, #32
 80018b4:	4618      	mov	r0, r3
 80018b6:	f003 fcdb 	bl	8005270 <HAL_RCC_OscConfig>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80018c0:	f000 f81c 	bl	80018fc <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 80018c4:	234f      	movs	r3, #79	; 0x4f
 80018c6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80018c8:	2300      	movs	r3, #0
 80018ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018cc:	2300      	movs	r3, #0
 80018ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018d0:	2300      	movs	r3, #0
 80018d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018d4:	2300      	movs	r3, #0
 80018d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80018d8:	2300      	movs	r3, #0
 80018da:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018dc:	1d3b      	adds	r3, r7, #4
 80018de:	2102      	movs	r1, #2
 80018e0:	4618      	mov	r0, r3
 80018e2:	f004 f85f 	bl	80059a4 <HAL_RCC_ClockConfig>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80018ec:	f000 f806 	bl	80018fc <Error_Handler>
  }
}
 80018f0:	bf00      	nop
 80018f2:	3768      	adds	r7, #104	; 0x68
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	58000400 	.word	0x58000400

080018fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1)
 8001900:	e7fe      	b.n	8001900 <Error_Handler+0x4>

08001902 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001902:	b480      	push	{r7}
 8001904:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001906:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800190a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800190e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001912:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001916:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800191a:	bf00      	nop
 800191c:	46bd      	mov	sp, r7
 800191e:	bc80      	pop	{r7}
 8001920:	4770      	bx	lr

08001922 <LL_APB1_GRP1_EnableClock>:
{
 8001922:	b480      	push	{r7}
 8001924:	b085      	sub	sp, #20
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800192a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800192e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001930:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	4313      	orrs	r3, r2
 8001938:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800193a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800193e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4013      	ands	r3, r2
 8001944:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001946:	68fb      	ldr	r3, [r7, #12]
}
 8001948:	bf00      	nop
 800194a:	3714      	adds	r7, #20
 800194c:	46bd      	mov	sp, r7
 800194e:	bc80      	pop	{r7}
 8001950:	4770      	bx	lr
	...

08001954 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b08c      	sub	sp, #48	; 0x30
 8001958:	af00      	add	r7, sp, #0
  RTC_AlarmTypeDef sAlarm = {0};
 800195a:	1d3b      	adds	r3, r7, #4
 800195c:	222c      	movs	r2, #44	; 0x2c
 800195e:	2100      	movs	r1, #0
 8001960:	4618      	mov	r0, r3
 8001962:	f018 fdfb 	bl	801a55c <memset>

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001966:	4b22      	ldr	r3, [pc, #136]	; (80019f0 <MX_RTC_Init+0x9c>)
 8001968:	4a22      	ldr	r2, [pc, #136]	; (80019f4 <MX_RTC_Init+0xa0>)
 800196a:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 800196c:	4b20      	ldr	r3, [pc, #128]	; (80019f0 <MX_RTC_Init+0x9c>)
 800196e:	221f      	movs	r2, #31
 8001970:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001972:	4b1f      	ldr	r3, [pc, #124]	; (80019f0 <MX_RTC_Init+0x9c>)
 8001974:	2200      	movs	r2, #0
 8001976:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001978:	4b1d      	ldr	r3, [pc, #116]	; (80019f0 <MX_RTC_Init+0x9c>)
 800197a:	2200      	movs	r2, #0
 800197c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800197e:	4b1c      	ldr	r3, [pc, #112]	; (80019f0 <MX_RTC_Init+0x9c>)
 8001980:	2200      	movs	r2, #0
 8001982:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001984:	4b1a      	ldr	r3, [pc, #104]	; (80019f0 <MX_RTC_Init+0x9c>)
 8001986:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800198a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800198c:	4b18      	ldr	r3, [pc, #96]	; (80019f0 <MX_RTC_Init+0x9c>)
 800198e:	2200      	movs	r2, #0
 8001990:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001992:	4b17      	ldr	r3, [pc, #92]	; (80019f0 <MX_RTC_Init+0x9c>)
 8001994:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001998:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800199a:	4815      	ldr	r0, [pc, #84]	; (80019f0 <MX_RTC_Init+0x9c>)
 800199c:	f004 fce0 	bl	8006360 <HAL_RTC_Init>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <MX_RTC_Init+0x56>
  {
    Error_Handler();
 80019a6:	f7ff ffa9 	bl	80018fc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 80019aa:	4811      	ldr	r0, [pc, #68]	; (80019f0 <MX_RTC_Init+0x9c>)
 80019ac:	f004 ffba 	bl	8006924 <HAL_RTCEx_SetSSRU_IT>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_RTC_Init+0x66>
  {
    Error_Handler();
 80019b6:	f7ff ffa1 	bl	80018fc <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80019ba:	2300      	movs	r3, #0
 80019bc:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80019be:	2300      	movs	r3, #0
 80019c0:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80019c2:	2300      	movs	r3, #0
 80019c4:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80019c6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80019ca:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 80019cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80019d2:	1d3b      	adds	r3, r7, #4
 80019d4:	2201      	movs	r2, #1
 80019d6:	4619      	mov	r1, r3
 80019d8:	4805      	ldr	r0, [pc, #20]	; (80019f0 <MX_RTC_Init+0x9c>)
 80019da:	f004 fd3b 	bl	8006454 <HAL_RTC_SetAlarm_IT>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 80019e4:	f7ff ff8a 	bl	80018fc <Error_Handler>
  }

}
 80019e8:	bf00      	nop
 80019ea:	3730      	adds	r7, #48	; 0x30
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	200016ac 	.word	0x200016ac
 80019f4:	40002800 	.word	0x40002800

080019f8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b090      	sub	sp, #64	; 0x40
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a00:	f107 0308 	add.w	r3, r7, #8
 8001a04:	2238      	movs	r2, #56	; 0x38
 8001a06:	2100      	movs	r1, #0
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f018 fda7 	bl	801a55c <memset>
  if(rtcHandle->Instance==RTC)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a16      	ldr	r2, [pc, #88]	; (8001a6c <HAL_RTC_MspInit+0x74>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d125      	bne.n	8001a64 <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001a18:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a1c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001a1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a22:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a24:	f107 0308 	add.w	r3, r7, #8
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f004 fb7f 	bl	800612c <HAL_RCCEx_PeriphCLKConfig>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001a34:	f7ff ff62 	bl	80018fc <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001a38:	f7ff ff63 	bl	8001902 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001a3c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001a40:	f7ff ff6f 	bl	8001922 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8001a44:	2200      	movs	r2, #0
 8001a46:	2100      	movs	r1, #0
 8001a48:	2002      	movs	r0, #2
 8001a4a:	f002 f9ac 	bl	8003da6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8001a4e:	2002      	movs	r0, #2
 8001a50:	f002 f9c3 	bl	8003dda <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001a54:	2200      	movs	r2, #0
 8001a56:	2100      	movs	r1, #0
 8001a58:	202a      	movs	r0, #42	; 0x2a
 8001a5a:	f002 f9a4 	bl	8003da6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001a5e:	202a      	movs	r0, #42	; 0x2a
 8001a60:	f002 f9bb 	bl	8003dda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001a64:	bf00      	nop
 8001a66:	3740      	adds	r7, #64	; 0x40
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	40002800 	.word	0x40002800

08001a70 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8001a74:	4b03      	ldr	r3, [pc, #12]	; (8001a84 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8001a76:	2201      	movs	r2, #1
 8001a78:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8001a7c:	bf00      	nop
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bc80      	pop	{r7}
 8001a82:	4770      	bx	lr
 8001a84:	58000400 	.word	0x58000400

08001a88 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8001a8c:	bf00      	nop
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bc80      	pop	{r7}
 8001a92:	4770      	bx	lr

08001a94 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8001a98:	bf00      	nop
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr

08001aa0 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  /* Suspend sysTick : work around for degugger problem in dual core (tickets 71085,  72038, 71087 ) */
  HAL_SuspendTick();
 8001aa4:	f001 f8b2 	bl	8002c0c <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8001aa8:	f7ff ffe2 	bl	8001a70 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8001aac:	2001      	movs	r0, #1
 8001aae:	f003 f8fd 	bl	8004cac <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for degugger problem in dual core */
  HAL_ResumeTick();
 8001aba:	f001 f8b5 	bl	8002c28 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 8001abe:	f000 ff05 	bl	80028cc <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8001aca:	f001 f89f 	bl	8002c0c <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001ace:	2101      	movs	r1, #1
 8001ad0:	2000      	movs	r0, #0
 8001ad2:	f003 f867 	bl	8004ba4 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}

08001ada <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8001ada:	b580      	push	{r7, lr}
 8001adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Suspend sysTick */
  HAL_ResumeTick();
 8001ade:	f001 f8a3 	bl	8002c28 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aea:	bf00      	nop
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr

08001af2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001af2:	b480      	push	{r7}
 8001af4:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001af6:	bf00      	nop
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bc80      	pop	{r7}
 8001afc:	4770      	bx	lr

08001afe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001afe:	b480      	push	{r7}
 8001b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b02:	e7fe      	b.n	8001b02 <HardFault_Handler+0x4>

08001b04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b08:	e7fe      	b.n	8001b08 <MemManage_Handler+0x4>

08001b0a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b0e:	e7fe      	b.n	8001b0e <BusFault_Handler+0x4>

08001b10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b14:	e7fe      	b.n	8001b14 <UsageFault_Handler+0x4>

08001b16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b16:	b480      	push	{r7}
 8001b18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bc80      	pop	{r7}
 8001b20:	4770      	bx	lr

08001b22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b22:	b480      	push	{r7}
 8001b24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b26:	bf00      	nop
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bc80      	pop	{r7}
 8001b2c:	4770      	bx	lr

08001b2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b32:	bf00      	nop
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bc80      	pop	{r7}
 8001b38:	4770      	bx	lr

08001b3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b3e:	f001 f853 	bl	8002be8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}
	...

08001b48 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8001b4c:	4802      	ldr	r0, [pc, #8]	; (8001b58 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8001b4e:	f004 ff25 	bl	800699c <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8001b52:	bf00      	nop
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	200016ac 	.word	0x200016ac

08001b5c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001b60:	2001      	movs	r0, #1
 8001b62:	f002 fff9 	bl	8004b58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}

08001b6a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001b6e:	2002      	movs	r0, #2
 8001b70:	f002 fff2 	bl	8004b58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001b74:	bf00      	nop
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001b7c:	4802      	ldr	r0, [pc, #8]	; (8001b88 <DMA1_Channel5_IRQHandler+0x10>)
 8001b7e:	f002 fbc3 	bl	8004308 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	200016f0 	.word	0x200016f0

08001b8c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001b90:	4802      	ldr	r0, [pc, #8]	; (8001b9c <USART2_IRQHandler+0x10>)
 8001b92:	f005 fd1d 	bl	80075d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001b96:	bf00      	nop
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	20001750 	.word	0x20001750

08001ba0 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001ba4:	4802      	ldr	r0, [pc, #8]	; (8001bb0 <RTC_Alarm_IRQHandler+0x10>)
 8001ba6:	f004 fda9 	bl	80066fc <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	200016ac 	.word	0x200016ac

08001bb4 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001bb8:	4802      	ldr	r0, [pc, #8]	; (8001bc4 <SUBGHZ_Radio_IRQHandler+0x10>)
 8001bba:	f005 fa57 	bl	800706c <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8001bbe:	bf00      	nop
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	200016e4 	.word	0x200016e4

08001bc8 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b085      	sub	sp, #20
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001bd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bd4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001bd6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001be0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001be4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4013      	ands	r3, r2
 8001bea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bec:	68fb      	ldr	r3, [r7, #12]
}
 8001bee:	bf00      	nop
 8001bf0:	3714      	adds	r7, #20
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bc80      	pop	{r7}
 8001bf6:	4770      	bx	lr

08001bf8 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0

  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001bfc:	4b06      	ldr	r3, [pc, #24]	; (8001c18 <MX_SUBGHZ_Init+0x20>)
 8001bfe:	2208      	movs	r2, #8
 8001c00:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8001c02:	4805      	ldr	r0, [pc, #20]	; (8001c18 <MX_SUBGHZ_Init+0x20>)
 8001c04:	f004 ffb6 	bl	8006b74 <HAL_SUBGHZ_Init>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8001c0e:	f7ff fe75 	bl	80018fc <Error_Handler>
  }

}
 8001c12:	bf00      	nop
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	200016e4 	.word	0x200016e4

08001c1c <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8001c24:	2001      	movs	r0, #1
 8001c26:	f7ff ffcf 	bl	8001bc8 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	2032      	movs	r0, #50	; 0x32
 8001c30:	f002 f8b9 	bl	8003da6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8001c34:	2032      	movs	r0, #50	; 0x32
 8001c36:	f002 f8d0 	bl	8003dda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}

08001c42 <LL_RCC_SetClkAfterWakeFromStop>:
{
 8001c42:	b480      	push	{r7}
 8001c44:	b083      	sub	sp, #12
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001c4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001c54:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	608b      	str	r3, [r1, #8]
}
 8001c5e:	bf00      	nop
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bc80      	pop	{r7}
 8001c66:	4770      	bx	lr

08001c68 <LL_AHB2_GRP1_EnableClock>:
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b085      	sub	sp, #20
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001c70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c74:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c76:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001c80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c84:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4013      	ands	r3, r2
 8001c8a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
}
 8001c8e:	bf00      	nop
 8001c90:	3714      	adds	r7, #20
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bc80      	pop	{r7}
 8001c96:	4770      	bx	lr

08001c98 <LL_AHB2_GRP1_DisableClock>:
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8001ca0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ca4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	43db      	mvns	r3, r3
 8001caa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001cae:	4013      	ands	r3, r2
 8001cb0:	64cb      	str	r3, [r1, #76]	; 0x4c
}
 8001cb2:	bf00      	nop
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bc80      	pop	{r7}
 8001cba:	4770      	bx	lr

08001cbc <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8001cc0:	4b02      	ldr	r3, [pc, #8]	; (8001ccc <LL_FLASH_GetUDN+0x10>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bc80      	pop	{r7}
 8001cca:	4770      	bx	lr
 8001ccc:	1fff7580 	.word	0x1fff7580

08001cd0 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8001cd4:	4b03      	ldr	r3, [pc, #12]	; (8001ce4 <LL_FLASH_GetDeviceID+0x14>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	b2db      	uxtb	r3, r3
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bc80      	pop	{r7}
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	1fff7584 	.word	0x1fff7584

08001ce8 <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8001cec:	4b03      	ldr	r3, [pc, #12]	; (8001cfc <LL_FLASH_GetSTCompanyID+0x14>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	0a1b      	lsrs	r3, r3, #8
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bc80      	pop	{r7}
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	1fff7584 	.word	0x1fff7584

08001d00 <SystemApp_Init>:
  * @brief initialises the system (dbg pins, trace, mbmux, systiemr, LPM, ...)
  * @param none
  * @retval  none
  */
void SystemApp_Init(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8001d04:	2000      	movs	r0, #0
 8001d06:	f7ff ff9c 	bl	8001c42 <LL_RCC_SetClkAfterWakeFromStop>
  /*Initialises timer and RTC*/
  UTIL_TIMER_Init();
 8001d0a:	f017 ff07 	bl	8019b1c <UTIL_TIMER_Init>

  Gpio_PreInit();
 8001d0e:	f000 f923 	bl	8001f58 <Gpio_PreInit>

  /* Configure the debug mode*/
  DBG_Init();
 8001d12:	f000 f9c8 	bl	80020a6 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8001d16:	f017 f921 	bl	8018f5c <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8001d1a:	4809      	ldr	r0, [pc, #36]	; (8001d40 <SystemApp_Init+0x40>)
 8001d1c:	f017 f9bc 	bl	8019098 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8001d20:	2002      	movs	r0, #2
 8001d22:	f017 f9c7 	bl	80190b4 <UTIL_ADV_TRACE_SetVerboseLevel>
  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8001d26:	f7ff faff 	bl	8001328 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8001d2a:	f000 f9e0 	bl	80020ee <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8001d2e:	f017 fba7 	bl	8019480 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001d32:	2101      	movs	r1, #1
 8001d34:	2001      	movs	r0, #1
 8001d36:	f017 fbe3 	bl	8019500 <UTIL_LPM_SetOffMode>
#error LOW_POWER_DISABLE not defined
#endif /* LOW_POWER_DISABLE */
  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8001d3a:	bf00      	nop
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	08001f19 	.word	0x08001f19

08001d44 <UTIL_SEQ_Idle>:
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  * @param none
  * @retval  none
  */
void UTIL_SEQ_Idle(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8001d48:	f017 fc0a 	bl	8019560 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8001d4c:	bf00      	nop
 8001d4e:	bd80      	pop	{r7, pc}

08001d50 <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af02      	add	r7, sp, #8
  uint8_t batteryLevel = 0;
 8001d56:	2300      	movs	r3, #0
 8001d58:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 8001d5a:	f7ff fb6d 	bl	8001438 <SYS_GetBatteryLevel>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	80bb      	strh	r3, [r7, #4]

  /* Convert batterey level from mV to linea scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8001d62:	88bb      	ldrh	r3, [r7, #4]
 8001d64:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d902      	bls.n	8001d72 <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8001d6c:	23fe      	movs	r3, #254	; 0xfe
 8001d6e:	71fb      	strb	r3, [r7, #7]
 8001d70:	e014      	b.n	8001d9c <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8001d72:	88bb      	ldrh	r3, [r7, #4]
 8001d74:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8001d78:	d202      	bcs.n	8001d80 <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	71fb      	strb	r3, [r7, #7]
 8001d7e:	e00d      	b.n	8001d9c <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8001d80:	88bb      	ldrh	r3, [r7, #4]
 8001d82:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 8001d86:	461a      	mov	r2, r3
 8001d88:	4613      	mov	r3, r2
 8001d8a:	01db      	lsls	r3, r3, #7
 8001d8c:	1a9b      	subs	r3, r3, r2
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	461a      	mov	r2, r3
 8001d92:	4b09      	ldr	r3, [pc, #36]	; (8001db8 <GetBatteryLevel+0x68>)
 8001d94:	fba3 2302 	umull	r2, r3, r3, r2
 8001d98:	09db      	lsrs	r3, r3, #7
 8001d9a:	71fb      	strb	r3, [r7, #7]
  }

  APP_LOG(TS_ON, VLEVEL_M, "VDDA= %d\r\n", batteryLevel);
 8001d9c:	79fb      	ldrb	r3, [r7, #7]
 8001d9e:	9300      	str	r3, [sp, #0]
 8001da0:	4b06      	ldr	r3, [pc, #24]	; (8001dbc <GetBatteryLevel+0x6c>)
 8001da2:	2201      	movs	r2, #1
 8001da4:	2100      	movs	r1, #0
 8001da6:	2002      	movs	r0, #2
 8001da8:	f017 f8f4 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 8001dac:	79fb      	ldrb	r3, [r7, #7]
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	1b4e81b5 	.word	0x1b4e81b5
 8001dbc:	0801aa24 	.word	0x0801aa24

08001dc0 <GetTemperatureLevel>:

uint16_t GetTemperatureLevel(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
  uint16_t temperatureLevel = 0;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	80fb      	strh	r3, [r7, #6]

  temperatureLevel = (uint16_t)(SYS_GetTemperatureLevel() / 256);
 8001dca:	f7ff fabb 	bl	8001344 <SYS_GetTemperatureLevel>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	da00      	bge.n	8001dd6 <GetTemperatureLevel+0x16>
 8001dd4:	33ff      	adds	r3, #255	; 0xff
 8001dd6:	121b      	asrs	r3, r3, #8
 8001dd8:	b21b      	sxth	r3, r3
 8001dda:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 8001ddc:	88fb      	ldrh	r3, [r7, #6]
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}

08001de6 <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 8001de6:	b590      	push	{r4, r7, lr}
 8001de8:	b087      	sub	sp, #28
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 8001dee:	2300      	movs	r3, #0
 8001df0:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8001df2:	f7ff ff63 	bl	8001cbc <LL_FLASH_GetUDN>
 8001df6:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dfe:	d138      	bne.n	8001e72 <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8001e00:	f000 ff20 	bl	8002c44 <HAL_GetUIDw0>
 8001e04:	4604      	mov	r4, r0
 8001e06:	f000 ff31 	bl	8002c6c <HAL_GetUIDw2>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	4423      	add	r3, r4
 8001e0e:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 8001e10:	f000 ff22 	bl	8002c58 <HAL_GetUIDw1>
 8001e14:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	0e1a      	lsrs	r2, r3, #24
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	3307      	adds	r3, #7
 8001e1e:	b2d2      	uxtb	r2, r2
 8001e20:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	0c1a      	lsrs	r2, r3, #16
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	3306      	adds	r3, #6
 8001e2a:	b2d2      	uxtb	r2, r2
 8001e2c:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	0a1a      	lsrs	r2, r3, #8
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	3305      	adds	r3, #5
 8001e36:	b2d2      	uxtb	r2, r2
 8001e38:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	3304      	adds	r3, #4
 8001e3e:	693a      	ldr	r2, [r7, #16]
 8001e40:	b2d2      	uxtb	r2, r2
 8001e42:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	0e1a      	lsrs	r2, r3, #24
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	3303      	adds	r3, #3
 8001e4c:	b2d2      	uxtb	r2, r2
 8001e4e:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	0c1a      	lsrs	r2, r3, #16
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	3302      	adds	r3, #2
 8001e58:	b2d2      	uxtb	r2, r2
 8001e5a:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	0a1a      	lsrs	r2, r3, #8
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	3301      	adds	r3, #1
 8001e64:	b2d2      	uxtb	r2, r2
 8001e66:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	b2da      	uxtb	r2, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 8001e70:	e031      	b.n	8001ed6 <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	3307      	adds	r3, #7
 8001e76:	697a      	ldr	r2, [r7, #20]
 8001e78:	b2d2      	uxtb	r2, r2
 8001e7a:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	0a1a      	lsrs	r2, r3, #8
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	3306      	adds	r3, #6
 8001e84:	b2d2      	uxtb	r2, r2
 8001e86:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	0c1a      	lsrs	r2, r3, #16
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	3305      	adds	r3, #5
 8001e90:	b2d2      	uxtb	r2, r2
 8001e92:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	0e1a      	lsrs	r2, r3, #24
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	3304      	adds	r3, #4
 8001e9c:	b2d2      	uxtb	r2, r2
 8001e9e:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 8001ea0:	f7ff ff16 	bl	8001cd0 <LL_FLASH_GetDeviceID>
 8001ea4:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	3303      	adds	r3, #3
 8001eaa:	697a      	ldr	r2, [r7, #20]
 8001eac:	b2d2      	uxtb	r2, r2
 8001eae:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 8001eb0:	f7ff ff1a 	bl	8001ce8 <LL_FLASH_GetSTCompanyID>
 8001eb4:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	3302      	adds	r3, #2
 8001eba:	697a      	ldr	r2, [r7, #20]
 8001ebc:	b2d2      	uxtb	r2, r2
 8001ebe:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	0a1a      	lsrs	r2, r3, #8
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	b2d2      	uxtb	r2, r2
 8001eca:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	0c1b      	lsrs	r3, r3, #16
 8001ed0:	b2da      	uxtb	r2, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	701a      	strb	r2, [r3, #0]
}
 8001ed6:	bf00      	nop
 8001ed8:	371c      	adds	r7, #28
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd90      	pop	{r4, r7, pc}

08001ede <GetDevAddr>:

uint32_t GetDevAddr(void)
{
 8001ede:	b590      	push	{r4, r7, lr}
 8001ee0:	b083      	sub	sp, #12
 8001ee2:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 8001ee8:	f7ff fee8 	bl	8001cbc <LL_FLASH_GetUDN>
 8001eec:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ef4:	d10b      	bne.n	8001f0e <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 8001ef6:	f000 fea5 	bl	8002c44 <HAL_GetUIDw0>
 8001efa:	4604      	mov	r4, r0
 8001efc:	f000 feac 	bl	8002c58 <HAL_GetUIDw1>
 8001f00:	4603      	mov	r3, r0
 8001f02:	405c      	eors	r4, r3
 8001f04:	f000 feb2 	bl	8002c6c <HAL_GetUIDw2>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	4063      	eors	r3, r4
 8001f0c:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 8001f0e:	687b      	ldr	r3, [r7, #4]

}
 8001f10:	4618      	mov	r0, r3
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd90      	pop	{r4, r7, pc}

08001f18 <TimestampNow>:

/* USER CODE END ExF */

/* Private functions ---------------------------------------------------------*/
static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af02      	add	r7, sp, #8
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 8001f22:	f107 0308 	add.w	r3, r7, #8
 8001f26:	4618      	mov	r0, r3
 8001f28:	f017 fda0 	bl	8019a6c <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001f32:	9200      	str	r2, [sp, #0]
 8001f34:	4a07      	ldr	r2, [pc, #28]	; (8001f54 <TimestampNow+0x3c>)
 8001f36:	2110      	movs	r1, #16
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f000 f869 	bl	8002010 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f7fe f91a 	bl	8000178 <strlen>
 8001f44:	4603      	mov	r3, r0
 8001f46:	b29a      	uxth	r2, r3
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8001f4c:	bf00      	nop
 8001f4e:	3710      	adds	r7, #16
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	0801aa30 	.word	0x0801aa30

08001f58 <Gpio_PreInit>:

static void Gpio_PreInit(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Gpio_PreInit_1 */

  /* USER CODE END Gpio_PreInit_1 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f5e:	1d3b      	adds	r3, r7, #4
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	605a      	str	r2, [r3, #4]
 8001f66:	609a      	str	r2, [r3, #8]
 8001f68:	60da      	str	r2, [r3, #12]
 8001f6a:	611a      	str	r2, [r3, #16]
  /* Configure all IOs in analog input              */
  /* Except PA143 and PA14 (SWCLK and SWD) for debug*/
  /* PA13 and PA14 are configured in debug_init     */
  /* Configure all GPIO as analog to reduce current consumption on non used IOs */
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f6c:	2001      	movs	r0, #1
 8001f6e:	f7ff fe7b 	bl	8001c68 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f72:	2002      	movs	r0, #2
 8001f74:	f7ff fe78 	bl	8001c68 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f78:	2004      	movs	r0, #4
 8001f7a:	f7ff fe75 	bl	8001c68 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f7e:	2080      	movs	r0, #128	; 0x80
 8001f80:	f7ff fe72 	bl	8001c68 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f84:	2303      	movs	r3, #3
 8001f86:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	60fb      	str	r3, [r7, #12]
  /* All GPIOs except debug pins (SWCLK and SWD) */
  GPIO_InitStruct.Pin = GPIO_PIN_All & (~(GPIO_PIN_13 | GPIO_PIN_14));
 8001f8c:	f649 73ff 	movw	r3, #40959	; 0x9fff
 8001f90:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f92:	1d3b      	adds	r3, r7, #4
 8001f94:	4619      	mov	r1, r3
 8001f96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f9a:	f002 fb7f 	bl	800469c <HAL_GPIO_Init>

  /* All GPIOs */
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 8001f9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fa2:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fa4:	1d3b      	adds	r3, r7, #4
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	480e      	ldr	r0, [pc, #56]	; (8001fe4 <Gpio_PreInit+0x8c>)
 8001faa:	f002 fb77 	bl	800469c <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fae:	1d3b      	adds	r3, r7, #4
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	480d      	ldr	r0, [pc, #52]	; (8001fe8 <Gpio_PreInit+0x90>)
 8001fb4:	f002 fb72 	bl	800469c <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001fb8:	1d3b      	adds	r3, r7, #4
 8001fba:	4619      	mov	r1, r3
 8001fbc:	480b      	ldr	r0, [pc, #44]	; (8001fec <Gpio_PreInit+0x94>)
 8001fbe:	f002 fb6d 	bl	800469c <HAL_GPIO_Init>

  /* Disable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_DISABLE();
 8001fc2:	2001      	movs	r0, #1
 8001fc4:	f7ff fe68 	bl	8001c98 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOB_CLK_DISABLE();
 8001fc8:	2002      	movs	r0, #2
 8001fca:	f7ff fe65 	bl	8001c98 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOC_CLK_DISABLE();
 8001fce:	2004      	movs	r0, #4
 8001fd0:	f7ff fe62 	bl	8001c98 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOH_CLK_DISABLE();
 8001fd4:	2080      	movs	r0, #128	; 0x80
 8001fd6:	f7ff fe5f 	bl	8001c98 <LL_AHB2_GRP1_DisableClock>
  /* USER CODE BEGIN Gpio_PreInit_2 */

  /* USER CODE END Gpio_PreInit_2 */
}
 8001fda:	bf00      	nop
 8001fdc:	3718      	adds	r7, #24
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	48000400 	.word	0x48000400
 8001fe8:	48000800 	.word	0x48000800
 8001fec:	48001c00 	.word	0x48001c00

08001ff0 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	2002      	movs	r0, #2
 8001ff8:	f017 fa52 	bl	80194a0 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8001ffc:	bf00      	nop
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8002004:	2100      	movs	r1, #0
 8002006:	2002      	movs	r0, #2
 8002008:	f017 fa4a 	bl	80194a0 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 800200c:	bf00      	nop
 800200e:	bd80      	pop	{r7, pc}

08002010 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8002010:	b40c      	push	{r2, r3}
 8002012:	b580      	push	{r7, lr}
 8002014:	b084      	sub	sp, #16
 8002016:	af00      	add	r7, sp, #0
 8002018:	6078      	str	r0, [r7, #4]
 800201a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 800201c:	f107 031c 	add.w	r3, r7, #28
 8002020:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8002022:	6839      	ldr	r1, [r7, #0]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	69ba      	ldr	r2, [r7, #24]
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f018 f91d 	bl	801a268 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 800202e:	bf00      	nop
 8002030:	3710      	adds	r7, #16
 8002032:	46bd      	mov	sp, r7
 8002034:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002038:	b002      	add	sp, #8
 800203a:	4770      	bx	lr

0800203c <HAL_InitTick>:
  * @brief  don't enable systick
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8002044:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8002046:	4618      	mov	r0, r3
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	bc80      	pop	{r7}
 800204e:	4770      	bx	lr

08002050 <HAL_GetTick>:
  * @brief Provide a tick value in millisecond measured using RTC
  * @note This function overwrites the __weak one from HAL
  * @retval tick value
  */
uint32_t HAL_GetTick(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return TIMER_IF_GetTimerValue();
 8002054:	f000 f904 	bl	8002260 <TIMER_IF_GetTimerValue>
 8002058:	4603      	mov	r3, r0
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 800205a:	4618      	mov	r0, r3
 800205c:	bd80      	pop	{r7, pc}

0800205e <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 800205e:	b580      	push	{r7, lr}
 8002060:	b082      	sub	sp, #8
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4618      	mov	r0, r3
 800206a:	f000 f967 	bl	800233c <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 800206e:	bf00      	nop
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}

08002076 <LL_AHB2_GRP1_EnableClock>:
{
 8002076:	b480      	push	{r7}
 8002078:	b085      	sub	sp, #20
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800207e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002082:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002084:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	4313      	orrs	r3, r2
 800208c:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800208e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002092:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4013      	ands	r3, r2
 8002098:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800209a:	68fb      	ldr	r3, [r7, #12]
}
 800209c:	bf00      	nop
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bc80      	pop	{r7}
 80020a4:	4770      	bx	lr

080020a6 <DBG_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void DBG_Init(void)
{
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b086      	sub	sp, #24
 80020aa:	af00      	add	r7, sp, #0
  HAL_DBGMCU_EnableDBGStandbyMode();

#elif defined (DEBUGGER_ON) && (DEBUGGER_ON == 0) /* DEBUGGER_OFF */
  /* Put the debugger pin PA13 and P14 in analog for LowPower*/
  /* The 4 debug lines above are simply not set in this case */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ac:	1d3b      	adds	r3, r7, #4
 80020ae:	2200      	movs	r2, #0
 80020b0:	601a      	str	r2, [r3, #0]
 80020b2:	605a      	str	r2, [r3, #4]
 80020b4:	609a      	str	r2, [r3, #8]
 80020b6:	60da      	str	r2, [r3, #12]
 80020b8:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Mode   = GPIO_MODE_ANALOG;
 80020ba:	2303      	movs	r3, #3
 80020bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_13 | GPIO_PIN_14);
 80020c2:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80020c6:	607b      	str	r3, [r7, #4]
  /* make sure clock is enabled before setting the pins with HAL_GPIO_Init() */
  __HAL_RCC_GPIOA_CLK_ENABLE() ;
 80020c8:	2001      	movs	r0, #1
 80020ca:	f7ff ffd4 	bl	8002076 <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ce:	1d3b      	adds	r3, r7, #4
 80020d0:	4619      	mov	r1, r3
 80020d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020d6:	f002 fae1 	bl	800469c <HAL_GPIO_Init>

  HAL_DBGMCU_DisableDBGSleepMode();
 80020da:	f000 fdd1 	bl	8002c80 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 80020de:	f000 fdd5 	bl	8002c8c <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 80020e2:	f000 fdd9 	bl	8002c98 <HAL_DBGMCU_DisableDBGStandbyMode>
#error "DEBUGGER_ON not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */
  /* USER CODE BEGIN DBG_Init_Last */

  /* USER CODE END DBG_Init_Last */
}
 80020e6:	bf00      	nop
 80020e8:	3718      	adds	r7, #24
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}

080020ee <EnvSensors_Init>:

  /* USER CODE END EnvSensors_Read_Last */
}

void  EnvSensors_Init(void)
{
 80020ee:	b480      	push	{r7}
 80020f0:	af00      	add	r7, sp, #0
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  /* USER CODE BEGIN EnvSensors_Init_Last */

  /* USER CODE END EnvSensors_Init_Last */
}
 80020f2:	bf00      	nop
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bc80      	pop	{r7}
 80020f8:	4770      	bx	lr

080020fa <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 80020fa:	b480      	push	{r7}
 80020fc:	b083      	sub	sp, #12
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	689b      	ldr	r3, [r3, #8]
}
 8002106:	4618      	mov	r0, r3
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	bc80      	pop	{r7}
 800210e:	4770      	bx	lr

08002110 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002116:	2300      	movs	r3, #0
 8002118:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init_1 */

  /* USER CODE END TIMER_IF_Init_1 */
  if (RTC_Initialized == false)
 800211a:	4b14      	ldr	r3, [pc, #80]	; (800216c <TIMER_IF_Init+0x5c>)
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	f083 0301 	eor.w	r3, r3, #1
 8002122:	b2db      	uxtb	r3, r3
 8002124:	2b00      	cmp	r3, #0
 8002126:	d01b      	beq.n	8002160 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002128:	4b11      	ldr	r3, [pc, #68]	; (8002170 <TIMER_IF_Init+0x60>)
 800212a:	f04f 32ff 	mov.w	r2, #4294967295
 800212e:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8002130:	f7ff fc10 	bl	8001954 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8002134:	f000 f856 	bl	80021e4 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by MX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002138:	f44f 7180 	mov.w	r1, #256	; 0x100
 800213c:	480c      	ldr	r0, [pc, #48]	; (8002170 <TIMER_IF_Init+0x60>)
 800213e:	f004 fa87 	bl	8006650 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002142:	4b0b      	ldr	r3, [pc, #44]	; (8002170 <TIMER_IF_Init+0x60>)
 8002144:	f04f 32ff 	mov.w	r2, #4294967295
 8002148:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 800214a:	4809      	ldr	r0, [pc, #36]	; (8002170 <TIMER_IF_Init+0x60>)
 800214c:	f004 fbb8 	bl	80068c0 <HAL_RTCEx_EnableBypassShadow>
    /*Initialise MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8002150:	2000      	movs	r0, #0
 8002152:	f000 f9a7 	bl	80024a4 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8002156:	f000 f85f 	bl	8002218 <TIMER_IF_SetTimerContext>

    RTC_Initialized = true;
 800215a:	4b04      	ldr	r3, [pc, #16]	; (800216c <TIMER_IF_Init+0x5c>)
 800215c:	2201      	movs	r2, #1
 800215e:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8002160:	79fb      	ldrb	r3, [r7, #7]
}
 8002162:	4618      	mov	r0, r3
 8002164:	3708      	adds	r7, #8
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	2000034c 	.word	0x2000034c
 8002170:	200016ac 	.word	0x200016ac

08002174 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b08e      	sub	sp, #56	; 0x38
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800217c:	2300      	movs	r3, #0
 800217e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 8002182:	f107 0308 	add.w	r3, r7, #8
 8002186:	222c      	movs	r2, #44	; 0x2c
 8002188:	2100      	movs	r1, #0
 800218a:	4618      	mov	r0, r3
 800218c:	f018 f9e6 	bl	801a55c <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8002190:	f000 f828 	bl	80021e4 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8002194:	4b11      	ldr	r3, [pc, #68]	; (80021dc <TIMER_IF_StartTimer+0x68>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	4413      	add	r3, r2
 800219c:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 800219e:	2300      	movs	r3, #0
 80021a0:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	43db      	mvns	r3, r3
 80021a6:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80021a8:	2300      	movs	r3, #0
 80021aa:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80021ac:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80021b0:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80021b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021b6:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80021b8:	f107 0308 	add.w	r3, r7, #8
 80021bc:	2201      	movs	r2, #1
 80021be:	4619      	mov	r1, r3
 80021c0:	4807      	ldr	r0, [pc, #28]	; (80021e0 <TIMER_IF_StartTimer+0x6c>)
 80021c2:	f004 f947 	bl	8006454 <HAL_RTC_SetAlarm_IT>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 80021cc:	f7ff fb96 	bl	80018fc <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 80021d0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	3738      	adds	r7, #56	; 0x38
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	20000350 	.word	0x20000350
 80021e0:	200016ac 	.word	0x200016ac

080021e4 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80021ea:	2300      	movs	r3, #0
 80021ec:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 80021ee:	4b08      	ldr	r3, [pc, #32]	; (8002210 <TIMER_IF_StopTimer+0x2c>)
 80021f0:	2201      	movs	r2, #1
 80021f2:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80021f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021f8:	4806      	ldr	r0, [pc, #24]	; (8002214 <TIMER_IF_StopTimer+0x30>)
 80021fa:	f004 fa29 	bl	8006650 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80021fe:	4b05      	ldr	r3, [pc, #20]	; (8002214 <TIMER_IF_StopTimer+0x30>)
 8002200:	f04f 32ff 	mov.w	r2, #4294967295
 8002204:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8002206:	79fb      	ldrb	r3, [r7, #7]
}
 8002208:	4618      	mov	r0, r3
 800220a:	3708      	adds	r7, #8
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	40002800 	.word	0x40002800
 8002214:	200016ac 	.word	0x200016ac

08002218 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 800221c:	f000 f962 	bl	80024e4 <GetTimerTicks>
 8002220:	4603      	mov	r3, r0
 8002222:	4a03      	ldr	r2, [pc, #12]	; (8002230 <TIMER_IF_SetTimerContext+0x18>)
 8002224:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002226:	4b02      	ldr	r3, [pc, #8]	; (8002230 <TIMER_IF_SetTimerContext+0x18>)
 8002228:	681b      	ldr	r3, [r3, #0]
}
 800222a:	4618      	mov	r0, r3
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	20000350 	.word	0x20000350

08002234 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002238:	4b02      	ldr	r3, [pc, #8]	; (8002244 <TIMER_IF_GetTimerContext+0x10>)
 800223a:	681b      	ldr	r3, [r3, #0]
}
 800223c:	4618      	mov	r0, r3
 800223e:	46bd      	mov	sp, r7
 8002240:	bc80      	pop	{r7}
 8002242:	4770      	bx	lr
 8002244:	20000350 	.word	0x20000350

08002248 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 800224c:	f000 f94a 	bl	80024e4 <GetTimerTicks>
 8002250:	4602      	mov	r2, r0
 8002252:	4b02      	ldr	r3, [pc, #8]	; (800225c <TIMER_IF_GetTimerElapsedTime+0x14>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	1ad3      	subs	r3, r2, r3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 8002258:	4618      	mov	r0, r3
 800225a:	bd80      	pop	{r7, pc}
 800225c:	20000350 	.word	0x20000350

08002260 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8002264:	4b05      	ldr	r3, [pc, #20]	; (800227c <TIMER_IF_GetTimerValue+0x1c>)
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d003      	beq.n	8002274 <TIMER_IF_GetTimerValue+0x14>
  {
    return GetTimerTicks();
 800226c:	f000 f93a 	bl	80024e4 <GetTimerTicks>
 8002270:	4603      	mov	r3, r0
 8002272:	e000      	b.n	8002276 <TIMER_IF_GetTimerValue+0x16>
  }
  else
  {
    return 0;
 8002274:	2300      	movs	r3, #0
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
}
 8002276:	4618      	mov	r0, r3
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	2000034c 	.word	0x2000034c

08002280 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return (MIN_ALARM_DELAY);
 8002284:	2303      	movs	r3, #3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 8002286:	4618      	mov	r0, r3
 8002288:	46bd      	mov	sp, r7
 800228a:	bc80      	pop	{r7}
 800228c:	4770      	bx	lr

0800228e <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 800228e:	b5b0      	push	{r4, r5, r7, lr}
 8002290:	b082      	sub	sp, #8
 8002292:	af00      	add	r7, sp, #0
 8002294:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	461a      	mov	r2, r3
 800229a:	f04f 0300 	mov.w	r3, #0
 800229e:	0d95      	lsrs	r5, r2, #22
 80022a0:	0294      	lsls	r4, r2, #10
 80022a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80022a6:	f04f 0300 	mov.w	r3, #0
 80022aa:	4620      	mov	r0, r4
 80022ac:	4629      	mov	r1, r5
 80022ae:	f7fe fae5 	bl	800087c <__aeabi_uldivmod>
 80022b2:	4602      	mov	r2, r0
 80022b4:	460b      	mov	r3, r1
 80022b6:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bdb0      	pop	{r4, r5, r7, pc}

080022c0 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 80022c0:	b4b0      	push	{r4, r5, r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	4618      	mov	r0, r3
 80022cc:	f04f 0100 	mov.w	r1, #0
 80022d0:	4602      	mov	r2, r0
 80022d2:	460b      	mov	r3, r1
 80022d4:	f04f 0400 	mov.w	r4, #0
 80022d8:	f04f 0500 	mov.w	r5, #0
 80022dc:	015d      	lsls	r5, r3, #5
 80022de:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80022e2:	0154      	lsls	r4, r2, #5
 80022e4:	4622      	mov	r2, r4
 80022e6:	462b      	mov	r3, r5
 80022e8:	1a12      	subs	r2, r2, r0
 80022ea:	eb63 0301 	sbc.w	r3, r3, r1
 80022ee:	f04f 0400 	mov.w	r4, #0
 80022f2:	f04f 0500 	mov.w	r5, #0
 80022f6:	009d      	lsls	r5, r3, #2
 80022f8:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 80022fc:	0094      	lsls	r4, r2, #2
 80022fe:	4622      	mov	r2, r4
 8002300:	462b      	mov	r3, r5
 8002302:	1812      	adds	r2, r2, r0
 8002304:	eb41 0303 	adc.w	r3, r1, r3
 8002308:	f04f 0000 	mov.w	r0, #0
 800230c:	f04f 0100 	mov.w	r1, #0
 8002310:	00d9      	lsls	r1, r3, #3
 8002312:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002316:	00d0      	lsls	r0, r2, #3
 8002318:	4602      	mov	r2, r0
 800231a:	460b      	mov	r3, r1
 800231c:	4610      	mov	r0, r2
 800231e:	4619      	mov	r1, r3
 8002320:	f04f 0200 	mov.w	r2, #0
 8002324:	f04f 0300 	mov.w	r3, #0
 8002328:	0a82      	lsrs	r2, r0, #10
 800232a:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 800232e:	0a8b      	lsrs	r3, r1, #10
 8002330:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 8002332:	4618      	mov	r0, r3
 8002334:	370c      	adds	r7, #12
 8002336:	46bd      	mov	sp, r7
 8002338:	bcb0      	pop	{r4, r5, r7}
 800233a:	4770      	bx	lr

0800233c <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f7ff ffa2 	bl	800228e <TIMER_IF_Convert_ms2Tick>
 800234a:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 800234c:	f000 f8ca 	bl	80024e4 <GetTimerTicks>
 8002350:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002352:	e000      	b.n	8002356 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8002354:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002356:	f000 f8c5 	bl	80024e4 <GetTimerTicks>
 800235a:	4602      	mov	r2, r0
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	68fa      	ldr	r2, [r7, #12]
 8002362:	429a      	cmp	r2, r3
 8002364:	d8f6      	bhi.n	8002354 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8002366:	bf00      	nop
 8002368:	bf00      	nop
 800236a:	3710      	adds	r7, #16
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_Handler();
 8002378:	f017 fd1e 	bl	8019db8 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 800237c:	bf00      	nop
 800237e:	3708      	adds	r7, #8
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 800238c:	f000 f89a 	bl	80024c4 <TIMER_IF_BkUp_Read_MSBticks>
 8002390:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	3301      	adds	r3, #1
 8002396:	4618      	mov	r0, r3
 8002398:	f000 f884 	bl	80024a4 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 800239c:	bf00      	nop
 800239e:	3710      	adds	r7, #16
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 80023a4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80023a8:	b088      	sub	sp, #32
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 80023ae:	f000 f899 	bl	80024e4 <GetTimerTicks>
 80023b2:	61f8      	str	r0, [r7, #28]
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 80023b4:	f000 f886 	bl	80024c4 <TIMER_IF_BkUp_Read_MSBticks>
 80023b8:	61b8      	str	r0, [r7, #24]

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 80023ba:	69bb      	ldr	r3, [r7, #24]
 80023bc:	4618      	mov	r0, r3
 80023be:	f04f 0100 	mov.w	r1, #0
 80023c2:	f04f 0200 	mov.w	r2, #0
 80023c6:	f04f 0300 	mov.w	r3, #0
 80023ca:	0003      	movs	r3, r0
 80023cc:	2200      	movs	r2, #0
 80023ce:	69f9      	ldr	r1, [r7, #28]
 80023d0:	4608      	mov	r0, r1
 80023d2:	f04f 0100 	mov.w	r1, #0
 80023d6:	eb12 0800 	adds.w	r8, r2, r0
 80023da:	eb43 0901 	adc.w	r9, r3, r1
 80023de:	e9c7 8904 	strd	r8, r9, [r7, #16]

  uint32_t seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 80023e2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80023e6:	f04f 0200 	mov.w	r2, #0
 80023ea:	f04f 0300 	mov.w	r3, #0
 80023ee:	0a82      	lsrs	r2, r0, #10
 80023f0:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 80023f4:	0a8b      	lsrs	r3, r1, #10
 80023f6:	4613      	mov	r3, r2
 80023f8:	60fb      	str	r3, [r7, #12]

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	461a      	mov	r2, r3
 80023fe:	f04f 0300 	mov.w	r3, #0
 8002402:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8002406:	f04f 0100 	mov.w	r1, #0
 800240a:	ea02 0400 	and.w	r4, r2, r0
 800240e:	ea03 0501 	and.w	r5, r3, r1
 8002412:	e9c7 4504 	strd	r4, r5, [r7, #16]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff ff51 	bl	80022c0 <TIMER_IF_Convert_Tick2ms>
 800241e:	4603      	mov	r3, r0
 8002420:	b29a      	uxth	r2, r3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	801a      	strh	r2, [r3, #0]

  return seconds;
 8002426:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
}
 8002428:	4618      	mov	r0, r3
 800242a:	3720      	adds	r7, #32
 800242c:	46bd      	mov	sp, r7
 800242e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08002434 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	2100      	movs	r1, #0
 8002440:	4803      	ldr	r0, [pc, #12]	; (8002450 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8002442:	f004 facf 	bl	80069e4 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8002446:	bf00      	nop
 8002448:	3708      	adds	r7, #8
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	200016ac 	.word	0x200016ac

08002454 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	2101      	movs	r1, #1
 8002460:	4803      	ldr	r0, [pc, #12]	; (8002470 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8002462:	f004 fabf 	bl	80069e4 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8002466:	bf00      	nop
 8002468:	3708      	adds	r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	200016ac 	.word	0x200016ac

08002474 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8002478:	2100      	movs	r1, #0
 800247a:	4803      	ldr	r0, [pc, #12]	; (8002488 <TIMER_IF_BkUp_Read_Seconds+0x14>)
 800247c:	f004 faca 	bl	8006a14 <HAL_RTCEx_BKUPRead>
 8002480:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
}
 8002482:	4618      	mov	r0, r3
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	200016ac 	.word	0x200016ac

0800248c <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8002490:	2101      	movs	r1, #1
 8002492:	4803      	ldr	r0, [pc, #12]	; (80024a0 <TIMER_IF_BkUp_Read_SubSeconds+0x14>)
 8002494:	f004 fabe 	bl	8006a14 <HAL_RTCEx_BKUPRead>
 8002498:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
}
 800249a:	4618      	mov	r0, r3
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	200016ac 	.word	0x200016ac

080024a4 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	2102      	movs	r1, #2
 80024b0:	4803      	ldr	r0, [pc, #12]	; (80024c0 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 80024b2:	f004 fa97 	bl	80069e4 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 80024b6:	bf00      	nop
 80024b8:	3708      	adds	r7, #8
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	200016ac 	.word	0x200016ac

080024c4 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 80024ca:	2102      	movs	r1, #2
 80024cc:	4804      	ldr	r0, [pc, #16]	; (80024e0 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 80024ce:	f004 faa1 	bl	8006a14 <HAL_RTCEx_BKUPRead>
 80024d2:	6078      	str	r0, [r7, #4]
  return MSBticks;
 80024d4:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	200016ac 	.word	0x200016ac

080024e4 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 80024e8:	4803      	ldr	r0, [pc, #12]	; (80024f8 <GetTimerTicks+0x14>)
 80024ea:	f7ff fe06 	bl	80020fa <LL_RTC_TIME_GetSubSecond>
 80024ee:	4603      	mov	r3, r0
 80024f0:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40002800 	.word	0x40002800

080024fc <LL_AHB2_GRP1_EnableClock>:
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002504:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002508:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800250a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4313      	orrs	r3, r2
 8002512:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002514:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002518:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4013      	ands	r3, r2
 800251e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002520:	68fb      	ldr	r3, [r7, #12]
}
 8002522:	bf00      	nop
 8002524:	3714      	adds	r7, #20
 8002526:	46bd      	mov	sp, r7
 8002528:	bc80      	pop	{r7}
 800252a:	4770      	bx	lr

0800252c <LL_APB1_GRP1_EnableClock>:
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002534:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002538:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800253a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4313      	orrs	r3, r2
 8002542:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002544:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002548:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4013      	ands	r3, r2
 800254e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002550:	68fb      	ldr	r3, [r7, #12]
}
 8002552:	bf00      	nop
 8002554:	3714      	adds	r7, #20
 8002556:	46bd      	mov	sp, r7
 8002558:	bc80      	pop	{r7}
 800255a:	4770      	bx	lr

0800255c <LL_APB1_GRP1_DisableClock>:
{
 800255c:	b480      	push	{r7}
 800255e:	b083      	sub	sp, #12
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8002564:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002568:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	43db      	mvns	r3, r3
 800256e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002572:	4013      	ands	r3, r2
 8002574:	658b      	str	r3, [r1, #88]	; 0x58
}
 8002576:	bf00      	nop
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	bc80      	pop	{r7}
 800257e:	4770      	bx	lr

08002580 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002584:	4b22      	ldr	r3, [pc, #136]	; (8002610 <MX_USART2_UART_Init+0x90>)
 8002586:	4a23      	ldr	r2, [pc, #140]	; (8002614 <MX_USART2_UART_Init+0x94>)
 8002588:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = USART_BAUDRATE;
 800258a:	4b21      	ldr	r3, [pc, #132]	; (8002610 <MX_USART2_UART_Init+0x90>)
 800258c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002590:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002592:	4b1f      	ldr	r3, [pc, #124]	; (8002610 <MX_USART2_UART_Init+0x90>)
 8002594:	2200      	movs	r2, #0
 8002596:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002598:	4b1d      	ldr	r3, [pc, #116]	; (8002610 <MX_USART2_UART_Init+0x90>)
 800259a:	2200      	movs	r2, #0
 800259c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800259e:	4b1c      	ldr	r3, [pc, #112]	; (8002610 <MX_USART2_UART_Init+0x90>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80025a4:	4b1a      	ldr	r3, [pc, #104]	; (8002610 <MX_USART2_UART_Init+0x90>)
 80025a6:	220c      	movs	r2, #12
 80025a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025aa:	4b19      	ldr	r3, [pc, #100]	; (8002610 <MX_USART2_UART_Init+0x90>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025b0:	4b17      	ldr	r3, [pc, #92]	; (8002610 <MX_USART2_UART_Init+0x90>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025b6:	4b16      	ldr	r3, [pc, #88]	; (8002610 <MX_USART2_UART_Init+0x90>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80025bc:	4b14      	ldr	r3, [pc, #80]	; (8002610 <MX_USART2_UART_Init+0x90>)
 80025be:	2200      	movs	r2, #0
 80025c0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025c2:	4b13      	ldr	r3, [pc, #76]	; (8002610 <MX_USART2_UART_Init+0x90>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025c8:	4811      	ldr	r0, [pc, #68]	; (8002610 <MX_USART2_UART_Init+0x90>)
 80025ca:	f004 ff02 	bl	80073d2 <HAL_UART_Init>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d001      	beq.n	80025d8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80025d4:	f7ff f992 	bl	80018fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025d8:	2100      	movs	r1, #0
 80025da:	480d      	ldr	r0, [pc, #52]	; (8002610 <MX_USART2_UART_Init+0x90>)
 80025dc:	f006 fb66 	bl	8008cac <HAL_UARTEx_SetTxFifoThreshold>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d001      	beq.n	80025ea <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80025e6:	f7ff f989 	bl	80018fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025ea:	2100      	movs	r1, #0
 80025ec:	4808      	ldr	r0, [pc, #32]	; (8002610 <MX_USART2_UART_Init+0x90>)
 80025ee:	f006 fb9b 	bl	8008d28 <HAL_UARTEx_SetRxFifoThreshold>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80025f8:	f7ff f980 	bl	80018fc <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 80025fc:	4804      	ldr	r0, [pc, #16]	; (8002610 <MX_USART2_UART_Init+0x90>)
 80025fe:	f006 fb1a 	bl	8008c36 <HAL_UARTEx_EnableFifoMode>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d001      	beq.n	800260c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002608:	f7ff f978 	bl	80018fc <Error_Handler>
  }

}
 800260c:	bf00      	nop
 800260e:	bd80      	pop	{r7, pc}
 8002610:	20001750 	.word	0x20001750
 8002614:	40004400 	.word	0x40004400

08002618 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b096      	sub	sp, #88	; 0x58
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002620:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002624:	2200      	movs	r2, #0
 8002626:	601a      	str	r2, [r3, #0]
 8002628:	605a      	str	r2, [r3, #4]
 800262a:	609a      	str	r2, [r3, #8]
 800262c:	60da      	str	r2, [r3, #12]
 800262e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002630:	f107 030c 	add.w	r3, r7, #12
 8002634:	2238      	movs	r2, #56	; 0x38
 8002636:	2100      	movs	r1, #0
 8002638:	4618      	mov	r0, r3
 800263a:	f017 ff8f 	bl	801a55c <memset>
  if(uartHandle->Instance==USART2)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a33      	ldr	r2, [pc, #204]	; (8002710 <HAL_UART_MspInit+0xf8>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d15f      	bne.n	8002708 <HAL_UART_MspInit+0xf0>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002648:	2302      	movs	r3, #2
 800264a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 800264c:	4b31      	ldr	r3, [pc, #196]	; (8002714 <HAL_UART_MspInit+0xfc>)
 800264e:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002650:	f107 030c 	add.w	r3, r7, #12
 8002654:	4618      	mov	r0, r3
 8002656:	f003 fd69 	bl	800612c <HAL_RCCEx_PeriphCLKConfig>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d001      	beq.n	8002664 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002660:	f7ff f94c 	bl	80018fc <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002664:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002668:	f7ff ff60 	bl	800252c <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800266c:	2001      	movs	r0, #1
 800266e:	f7ff ff45 	bl	80024fc <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8002672:	230c      	movs	r3, #12
 8002674:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002676:	2302      	movs	r3, #2
 8002678:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267a:	2300      	movs	r3, #0
 800267c:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800267e:	2303      	movs	r3, #3
 8002680:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002682:	2307      	movs	r3, #7
 8002684:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002686:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800268a:	4619      	mov	r1, r3
 800268c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002690:	f002 f804 	bl	800469c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel5;
 8002694:	4b20      	ldr	r3, [pc, #128]	; (8002718 <HAL_UART_MspInit+0x100>)
 8002696:	4a21      	ldr	r2, [pc, #132]	; (800271c <HAL_UART_MspInit+0x104>)
 8002698:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800269a:	4b1f      	ldr	r3, [pc, #124]	; (8002718 <HAL_UART_MspInit+0x100>)
 800269c:	2214      	movs	r2, #20
 800269e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026a0:	4b1d      	ldr	r3, [pc, #116]	; (8002718 <HAL_UART_MspInit+0x100>)
 80026a2:	2210      	movs	r2, #16
 80026a4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026a6:	4b1c      	ldr	r3, [pc, #112]	; (8002718 <HAL_UART_MspInit+0x100>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026ac:	4b1a      	ldr	r3, [pc, #104]	; (8002718 <HAL_UART_MspInit+0x100>)
 80026ae:	2280      	movs	r2, #128	; 0x80
 80026b0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026b2:	4b19      	ldr	r3, [pc, #100]	; (8002718 <HAL_UART_MspInit+0x100>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026b8:	4b17      	ldr	r3, [pc, #92]	; (8002718 <HAL_UART_MspInit+0x100>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80026be:	4b16      	ldr	r3, [pc, #88]	; (8002718 <HAL_UART_MspInit+0x100>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80026c4:	4b14      	ldr	r3, [pc, #80]	; (8002718 <HAL_UART_MspInit+0x100>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80026ca:	4813      	ldr	r0, [pc, #76]	; (8002718 <HAL_UART_MspInit+0x100>)
 80026cc:	f001 fba2 	bl	8003e14 <HAL_DMA_Init>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 80026d6:	f7ff f911 	bl	80018fc <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 80026da:	2110      	movs	r1, #16
 80026dc:	480e      	ldr	r0, [pc, #56]	; (8002718 <HAL_UART_MspInit+0x100>)
 80026de:	f001 fed9 	bl	8004494 <HAL_DMA_ConfigChannelAttributes>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d001      	beq.n	80026ec <HAL_UART_MspInit+0xd4>
    {
      Error_Handler();
 80026e8:	f7ff f908 	bl	80018fc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	4a0a      	ldr	r2, [pc, #40]	; (8002718 <HAL_UART_MspInit+0x100>)
 80026f0:	679a      	str	r2, [r3, #120]	; 0x78
 80026f2:	4a09      	ldr	r2, [pc, #36]	; (8002718 <HAL_UART_MspInit+0x100>)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80026f8:	2200      	movs	r2, #0
 80026fa:	2102      	movs	r1, #2
 80026fc:	2025      	movs	r0, #37	; 0x25
 80026fe:	f001 fb52 	bl	8003da6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002702:	2025      	movs	r0, #37	; 0x25
 8002704:	f001 fb69 	bl	8003dda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002708:	bf00      	nop
 800270a:	3758      	adds	r7, #88	; 0x58
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	40004400 	.word	0x40004400
 8002714:	000c0004 	.word	0x000c0004
 8002718:	200016f0 	.word	0x200016f0
 800271c:	40020058 	.word	0x40020058

08002720 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a0b      	ldr	r2, [pc, #44]	; (800275c <HAL_UART_MspDeInit+0x3c>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d110      	bne.n	8002754 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8002732:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002736:	f7ff ff11 	bl	800255c <LL_APB1_GRP1_DisableClock>

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 800273a:	210c      	movs	r1, #12
 800273c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002740:	f002 f90c 	bl	800495c <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002748:	4618      	mov	r0, r3
 800274a:	f001 fc0b 	bl	8003f64 <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800274e:	2025      	movs	r0, #37	; 0x25
 8002750:	f001 fb51 	bl	8003df6 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8002754:	bf00      	nop
 8002756:	3708      	adds	r7, #8
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	40004400 	.word	0x40004400

08002760 <LL_APB1_GRP1_ForceReset>:
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8002768:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800276c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800276e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4313      	orrs	r3, r2
 8002776:	638b      	str	r3, [r1, #56]	; 0x38
}
 8002778:	bf00      	nop
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr

08002782 <LL_APB1_GRP1_ReleaseReset>:
{
 8002782:	b480      	push	{r7}
 8002784:	b083      	sub	sp, #12
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 800278a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800278e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	43db      	mvns	r3, r3
 8002794:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002798:	4013      	ands	r3, r2
 800279a:	638b      	str	r3, [r1, #56]	; 0x38
}
 800279c:	bf00      	nop
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bc80      	pop	{r7}
 80027a4:	4770      	bx	lr
	...

080027a8 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80027b0:	4b06      	ldr	r3, [pc, #24]	; (80027cc <LL_EXTI_EnableIT_0_31+0x24>)
 80027b2:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80027b6:	4905      	ldr	r1, [pc, #20]	; (80027cc <LL_EXTI_EnableIT_0_31+0x24>)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	4313      	orrs	r3, r2
 80027bc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 80027c0:	bf00      	nop
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bc80      	pop	{r7}
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	58000800 	.word	0x58000800

080027d0 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 80027d8:	4a07      	ldr	r2, [pc, #28]	; (80027f8 <vcom_Init+0x28>)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 80027de:	f7ff f804 	bl	80017ea <MX_DMA_Init>
  MX_USART2_UART_Init();
 80027e2:	f7ff fecd 	bl	8002580 <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 80027e6:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80027ea:	f7ff ffdd 	bl	80027a8 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 80027ee:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3708      	adds	r7, #8
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	20000354 	.word	0x20000354

080027fc <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 8002800:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002804:	f7ff ffac 	bl	8002760 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 8002808:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800280c:	f7ff ffb9 	bl	8002782 <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 8002810:	4804      	ldr	r0, [pc, #16]	; (8002824 <vcom_DeInit+0x28>)
 8002812:	f7ff ff85 	bl	8002720 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* temporary while waiting CR 50840: MX implementation of  MX_DMA_DeInit() */
  /* For the time being user should change manually the channel according to the MX settings */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8002816:	200f      	movs	r0, #15
 8002818:	f001 faed 	bl	8003df6 <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 800281c:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 800281e:	4618      	mov	r0, r3
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	20001750 	.word	0x20001750

08002828 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	460b      	mov	r3, r1
 8002832:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8002834:	887b      	ldrh	r3, [r7, #2]
 8002836:	461a      	mov	r2, r3
 8002838:	6879      	ldr	r1, [r7, #4]
 800283a:	4804      	ldr	r0, [pc, #16]	; (800284c <vcom_Trace_DMA+0x24>)
 800283c:	f004 fe48 	bl	80074d0 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8002840:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8002842:	4618      	mov	r0, r3
 8002844:	3708      	adds	r7, #8
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	20001750 	.word	0x20001750

08002850 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8002858:	4a19      	ldr	r2, [pc, #100]	; (80028c0 <vcom_ReceiveInit+0x70>)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 800285e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002862:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8002864:	f107 0308 	add.w	r3, r7, #8
 8002868:	e893 0006 	ldmia.w	r3, {r1, r2}
 800286c:	4815      	ldr	r0, [pc, #84]	; (80028c4 <vcom_ReceiveInit+0x74>)
 800286e:	f006 f966 	bl	8008b3e <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 8002872:	bf00      	nop
 8002874:	4b13      	ldr	r3, [pc, #76]	; (80028c4 <vcom_ReceiveInit+0x74>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	69db      	ldr	r3, [r3, #28]
 800287a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800287e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002882:	d0f7      	beq.n	8002874 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 8002884:	bf00      	nop
 8002886:	4b0f      	ldr	r3, [pc, #60]	; (80028c4 <vcom_ReceiveInit+0x74>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	69db      	ldr	r3, [r3, #28]
 800288c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002890:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002894:	d1f7      	bne.n	8002886 <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 8002896:	4b0b      	ldr	r3, [pc, #44]	; (80028c4 <vcom_ReceiveInit+0x74>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	4b09      	ldr	r3, [pc, #36]	; (80028c4 <vcom_ReceiveInit+0x74>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80028a4:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 80028a6:	4807      	ldr	r0, [pc, #28]	; (80028c4 <vcom_ReceiveInit+0x74>)
 80028a8:	f006 f9a4 	bl	8008bf4 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 80028ac:	2201      	movs	r2, #1
 80028ae:	4906      	ldr	r1, [pc, #24]	; (80028c8 <vcom_ReceiveInit+0x78>)
 80028b0:	4804      	ldr	r0, [pc, #16]	; (80028c4 <vcom_ReceiveInit+0x74>)
 80028b2:	f004 fdde 	bl	8007472 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 80028b6:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3710      	adds	r7, #16
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	20000358 	.word	0x20000358
 80028c4:	20001750 	.word	0x20001750
 80028c8:	200017e0 	.word	0x200017e0

080028cc <vcom_Resume>:

void vcom_Resume(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028d0:	4808      	ldr	r0, [pc, #32]	; (80028f4 <vcom_Resume+0x28>)
 80028d2:	f004 fd7e 	bl	80073d2 <HAL_UART_Init>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d001      	beq.n	80028e0 <vcom_Resume+0x14>
  {
    Error_Handler();
 80028dc:	f7ff f80e 	bl	80018fc <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80028e0:	4805      	ldr	r0, [pc, #20]	; (80028f8 <vcom_Resume+0x2c>)
 80028e2:	f001 fa97 	bl	8003e14 <HAL_DMA_Init>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d001      	beq.n	80028f0 <vcom_Resume+0x24>
  {
    Error_Handler();
 80028ec:	f7ff f806 	bl	80018fc <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 80028f0:	bf00      	nop
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	20001750 	.word	0x20001750
 80028f8:	200016f0 	.word	0x200016f0

080028fc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart2)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 8002904:	4b03      	ldr	r3, [pc, #12]	; (8002914 <HAL_UART_TxCpltCallback+0x18>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2000      	movs	r0, #0
 800290a:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 800290c:	bf00      	nop
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	20000354 	.word	0x20000354

08002918 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart2)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart2->ErrorCode))
 8002920:	4b0b      	ldr	r3, [pc, #44]	; (8002950 <HAL_UART_RxCpltCallback+0x38>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d00a      	beq.n	800293e <HAL_UART_RxCpltCallback+0x26>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800292e:	2b00      	cmp	r3, #0
 8002930:	d105      	bne.n	800293e <HAL_UART_RxCpltCallback+0x26>
  {
    RxCpltCallback(&charRx, 1, 0);
 8002932:	4b07      	ldr	r3, [pc, #28]	; (8002950 <HAL_UART_RxCpltCallback+0x38>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2200      	movs	r2, #0
 8002938:	2101      	movs	r1, #1
 800293a:	4806      	ldr	r0, [pc, #24]	; (8002954 <HAL_UART_RxCpltCallback+0x3c>)
 800293c:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(huart2, &charRx, 1);
 800293e:	2201      	movs	r2, #1
 8002940:	4904      	ldr	r1, [pc, #16]	; (8002954 <HAL_UART_RxCpltCallback+0x3c>)
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f004 fd95 	bl	8007472 <HAL_UART_Receive_IT>
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8002948:	bf00      	nop
 800294a:	3708      	adds	r7, #8
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	20000358 	.word	0x20000358
 8002954:	200017e0 	.word	0x200017e0

08002958 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002958:	480d      	ldr	r0, [pc, #52]	; (8002990 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800295a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800295c:	f000 f8f4 	bl	8002b48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002960:	480c      	ldr	r0, [pc, #48]	; (8002994 <LoopForever+0x6>)
  ldr r1, =_edata
 8002962:	490d      	ldr	r1, [pc, #52]	; (8002998 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002964:	4a0d      	ldr	r2, [pc, #52]	; (800299c <LoopForever+0xe>)
  movs r3, #0
 8002966:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002968:	e002      	b.n	8002970 <LoopCopyDataInit>

0800296a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800296a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800296c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800296e:	3304      	adds	r3, #4

08002970 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002970:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002972:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002974:	d3f9      	bcc.n	800296a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002976:	4a0a      	ldr	r2, [pc, #40]	; (80029a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002978:	4c0a      	ldr	r4, [pc, #40]	; (80029a4 <LoopForever+0x16>)
  movs r3, #0
 800297a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800297c:	e001      	b.n	8002982 <LoopFillZerobss>

0800297e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800297e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002980:	3204      	adds	r2, #4

08002982 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002982:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002984:	d3fb      	bcc.n	800297e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002986:	f017 fdc5 	bl	801a514 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800298a:	f7fe ff55 	bl	8001838 <main>

0800298e <LoopForever>:

LoopForever:
    b LoopForever
 800298e:	e7fe      	b.n	800298e <LoopForever>
  ldr   r0, =_estack
 8002990:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002994:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002998:	200001c8 	.word	0x200001c8
  ldr r2, =_sidata
 800299c:	0801b640 	.word	0x0801b640
  ldr r2, =_sbss
 80029a0:	200001c8 	.word	0x200001c8
  ldr r4, =_ebss
 80029a4:	20001888 	.word	0x20001888

080029a8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80029a8:	e7fe      	b.n	80029a8 <ADC_IRQHandler>

080029aa <LL_AHB2_GRP1_EnableClock>:
{
 80029aa:	b480      	push	{r7}
 80029ac:	b085      	sub	sp, #20
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80029b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80029b8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4313      	orrs	r3, r2
 80029c0:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80029c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4013      	ands	r3, r2
 80029cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029ce:	68fb      	ldr	r3, [r7, #12]
}
 80029d0:	bf00      	nop
 80029d2:	3714      	adds	r7, #20
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr
	...

080029dc <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b086      	sub	sp, #24
 80029e0:	af00      	add	r7, sp, #0
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_Init();
#elif defined(MX_NUCLEO_WL55JC1)
  /* should be calling BSP_RADIO_Init() but not supported by MX*/

  GPIO_InitTypeDef  gpio_init_structure = {0};
 80029e2:	1d3b      	adds	r3, r7, #4
 80029e4:	2200      	movs	r2, #0
 80029e6:	601a      	str	r2, [r3, #0]
 80029e8:	605a      	str	r2, [r3, #4]
 80029ea:	609a      	str	r2, [r3, #8]
 80029ec:	60da      	str	r2, [r3, #12]
 80029ee:	611a      	str	r2, [r3, #16]

  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 80029f0:	2004      	movs	r0, #4
 80029f2:	f7ff ffda 	bl	80029aa <LL_AHB2_GRP1_EnableClock>

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 80029f6:	2310      	movs	r3, #16
 80029f8:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80029fa:	2301      	movs	r3, #1
 80029fc:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 80029fe:	2300      	movs	r3, #0
 8002a00:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a02:	2303      	movs	r3, #3
 8002a04:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8002a06:	1d3b      	adds	r3, r7, #4
 8002a08:	4619      	mov	r1, r3
 8002a0a:	4812      	ldr	r0, [pc, #72]	; (8002a54 <RBI_Init+0x78>)
 8002a0c:	f001 fe46 	bl	800469c <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8002a10:	2320      	movs	r3, #32
 8002a12:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8002a14:	1d3b      	adds	r3, r7, #4
 8002a16:	4619      	mov	r1, r3
 8002a18:	480e      	ldr	r0, [pc, #56]	; (8002a54 <RBI_Init+0x78>)
 8002a1a:	f001 fe3f 	bl	800469c <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8002a1e:	2308      	movs	r3, #8
 8002a20:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 8002a22:	1d3b      	adds	r3, r7, #4
 8002a24:	4619      	mov	r1, r3
 8002a26:	480b      	ldr	r0, [pc, #44]	; (8002a54 <RBI_Init+0x78>)
 8002a28:	f001 fe38 	bl	800469c <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	2120      	movs	r1, #32
 8002a30:	4808      	ldr	r0, [pc, #32]	; (8002a54 <RBI_Init+0x78>)
 8002a32:	f002 f861 	bl	8004af8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002a36:	2200      	movs	r2, #0
 8002a38:	2110      	movs	r1, #16
 8002a3a:	4806      	ldr	r0, [pc, #24]	; (8002a54 <RBI_Init+0x78>)
 8002a3c:	f002 f85c 	bl	8004af8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8002a40:	2200      	movs	r2, #0
 8002a42:	2108      	movs	r1, #8
 8002a44:	4803      	ldr	r0, [pc, #12]	; (8002a54 <RBI_Init+0x78>)
 8002a46:	f002 f857 	bl	8004af8 <HAL_GPIO_WritePin>

  return 0;
 8002a4a:	2300      	movs	r3, #0
  /* USER CODE END RBI_Init_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1  */
  /* USER CODE BEGIN RBI_Init_3 */

  /* USER CODE END RBI_Init_3 */
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3718      	adds	r7, #24
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	48000800 	.word	0x48000800

08002a58 <RBI_ConfigRFSwitch>:

  /* USER CODE END RBI_DeInit_3 */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	71fb      	strb	r3, [r7, #7]
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
#elif defined(MX_NUCLEO_WL55JC1)
  switch (Config)
 8002a62:	79fb      	ldrb	r3, [r7, #7]
 8002a64:	2b03      	cmp	r3, #3
 8002a66:	d84b      	bhi.n	8002b00 <RBI_ConfigRFSwitch+0xa8>
 8002a68:	a201      	add	r2, pc, #4	; (adr r2, 8002a70 <RBI_ConfigRFSwitch+0x18>)
 8002a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a6e:	bf00      	nop
 8002a70:	08002a81 	.word	0x08002a81
 8002a74:	08002aa1 	.word	0x08002aa1
 8002a78:	08002ac1 	.word	0x08002ac1
 8002a7c:	08002ae1 	.word	0x08002ae1
  {
    case RBI_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8002a80:	2200      	movs	r2, #0
 8002a82:	2108      	movs	r1, #8
 8002a84:	4821      	ldr	r0, [pc, #132]	; (8002b0c <RBI_ConfigRFSwitch+0xb4>)
 8002a86:	f002 f837 	bl	8004af8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	2110      	movs	r1, #16
 8002a8e:	481f      	ldr	r0, [pc, #124]	; (8002b0c <RBI_ConfigRFSwitch+0xb4>)
 8002a90:	f002 f832 	bl	8004af8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002a94:	2200      	movs	r2, #0
 8002a96:	2120      	movs	r1, #32
 8002a98:	481c      	ldr	r0, [pc, #112]	; (8002b0c <RBI_ConfigRFSwitch+0xb4>)
 8002a9a:	f002 f82d 	bl	8004af8 <HAL_GPIO_WritePin>
      break;
 8002a9e:	e030      	b.n	8002b02 <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	2108      	movs	r1, #8
 8002aa4:	4819      	ldr	r0, [pc, #100]	; (8002b0c <RBI_ConfigRFSwitch+0xb4>)
 8002aa6:	f002 f827 	bl	8004af8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8002aaa:	2201      	movs	r2, #1
 8002aac:	2110      	movs	r1, #16
 8002aae:	4817      	ldr	r0, [pc, #92]	; (8002b0c <RBI_ConfigRFSwitch+0xb4>)
 8002ab0:	f002 f822 	bl	8004af8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	2120      	movs	r1, #32
 8002ab8:	4814      	ldr	r0, [pc, #80]	; (8002b0c <RBI_ConfigRFSwitch+0xb4>)
 8002aba:	f002 f81d 	bl	8004af8 <HAL_GPIO_WritePin>
      break;
 8002abe:	e020      	b.n	8002b02 <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	2108      	movs	r1, #8
 8002ac4:	4811      	ldr	r0, [pc, #68]	; (8002b0c <RBI_ConfigRFSwitch+0xb4>)
 8002ac6:	f002 f817 	bl	8004af8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8002aca:	2201      	movs	r2, #1
 8002acc:	2110      	movs	r1, #16
 8002ace:	480f      	ldr	r0, [pc, #60]	; (8002b0c <RBI_ConfigRFSwitch+0xb4>)
 8002ad0:	f002 f812 	bl	8004af8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	2120      	movs	r1, #32
 8002ad8:	480c      	ldr	r0, [pc, #48]	; (8002b0c <RBI_ConfigRFSwitch+0xb4>)
 8002ada:	f002 f80d 	bl	8004af8 <HAL_GPIO_WritePin>
      break;
 8002ade:	e010      	b.n	8002b02 <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	2108      	movs	r1, #8
 8002ae4:	4809      	ldr	r0, [pc, #36]	; (8002b0c <RBI_ConfigRFSwitch+0xb4>)
 8002ae6:	f002 f807 	bl	8004af8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002aea:	2200      	movs	r2, #0
 8002aec:	2110      	movs	r1, #16
 8002aee:	4807      	ldr	r0, [pc, #28]	; (8002b0c <RBI_ConfigRFSwitch+0xb4>)
 8002af0:	f002 f802 	bl	8004af8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 8002af4:	2201      	movs	r2, #1
 8002af6:	2120      	movs	r1, #32
 8002af8:	4804      	ldr	r0, [pc, #16]	; (8002b0c <RBI_ConfigRFSwitch+0xb4>)
 8002afa:	f001 fffd 	bl	8004af8 <HAL_GPIO_WritePin>
      break;
 8002afe:	e000      	b.n	8002b02 <RBI_ConfigRFSwitch+0xaa>
    }
    default:
      break;
 8002b00:	bf00      	nop
  }

  return 0;
 8002b02:	2300      	movs	r3, #0
  /* USER CODE END RBI_ConfigRFSwitch_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_ConfigRFSwitch_3 */

  /* USER CODE END RBI_ConfigRFSwitch_3 */
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3708      	adds	r7, #8
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	48000800 	.word	0x48000800

08002b10 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_GetTxConfig();

#elif defined(MX_NUCLEO_WL55JC1)
  return RBI_CONF_RFO;
 8002b14:	2300      	movs	r3, #0
  /* USER CODE END RBI_GetTxConfig_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetTxConfig_3 */

  /* USER CODE END RBI_GetTxConfig_3 */
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bc80      	pop	{r7}
 8002b1c:	4770      	bx	lr

08002b1e <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void)
{
 8002b1e:	b480      	push	{r7}
 8002b20:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return  BSP_RADIO_GetWakeUpTime();

#elif defined(MX_NUCLEO_WL55JC1)
  return RF_WAKEUP_TIME;
 8002b22:	230a      	movs	r3, #10
  /* USER CODE END RBI_GetWakeUpTime_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetWakeUpTime_3 */

  /* USER CODE END RBI_GetWakeUpTime_3 */
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bc80      	pop	{r7}
 8002b2a:	4770      	bx	lr

08002b2c <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsTCXO();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_TCXO_SUPPORTED;
 8002b30:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsTCXO_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsTCXO_3 */

  /* USER CODE END RBI_IsTCXO_3 */
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bc80      	pop	{r7}
 8002b38:	4770      	bx	lr

08002b3a <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8002b3a:	b480      	push	{r7}
 8002b3c:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsDCDC();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_DCDC_SUPPORTED;
 8002b3e:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsDCDC_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsDCDC_3 */

  /* USER CODE END RBI_IsDCDC_3 */
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bc80      	pop	{r7}
 8002b46:	4770      	bx	lr

08002b48 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8002b4c:	bf00      	nop
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bc80      	pop	{r7}
 8002b52:	4770      	bx	lr

08002b54 <LL_DBGMCU_DisableDBGSleepMode>:
{
 8002b54:	b480      	push	{r7}
 8002b56:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002b58:	4b04      	ldr	r3, [pc, #16]	; (8002b6c <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	4a03      	ldr	r2, [pc, #12]	; (8002b6c <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8002b5e:	f023 0301 	bic.w	r3, r3, #1
 8002b62:	6053      	str	r3, [r2, #4]
}
 8002b64:	bf00      	nop
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bc80      	pop	{r7}
 8002b6a:	4770      	bx	lr
 8002b6c:	e0042000 	.word	0xe0042000

08002b70 <LL_DBGMCU_DisableDBGStopMode>:
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002b74:	4b04      	ldr	r3, [pc, #16]	; (8002b88 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	4a03      	ldr	r2, [pc, #12]	; (8002b88 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8002b7a:	f023 0302 	bic.w	r3, r3, #2
 8002b7e:	6053      	str	r3, [r2, #4]
}
 8002b80:	bf00      	nop
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bc80      	pop	{r7}
 8002b86:	4770      	bx	lr
 8002b88:	e0042000 	.word	0xe0042000

08002b8c <LL_DBGMCU_DisableDBGStandbyMode>:
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8002b90:	4b04      	ldr	r3, [pc, #16]	; (8002ba4 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	4a03      	ldr	r2, [pc, #12]	; (8002ba4 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8002b96:	f023 0304 	bic.w	r3, r3, #4
 8002b9a:	6053      	str	r3, [r2, #4]
}
 8002b9c:	bf00      	nop
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bc80      	pop	{r7}
 8002ba2:	4770      	bx	lr
 8002ba4:	e0042000 	.word	0xe0042000

08002ba8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bb2:	2003      	movs	r0, #3
 8002bb4:	f001 f8ec 	bl	8003d90 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002bb8:	f003 f8d6 	bl	8005d68 <HAL_RCC_GetHCLKFreq>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	4a09      	ldr	r2, [pc, #36]	; (8002be4 <HAL_Init+0x3c>)
 8002bc0:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002bc2:	200f      	movs	r0, #15
 8002bc4:	f7ff fa3a 	bl	800203c <HAL_InitTick>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d002      	beq.n	8002bd4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	71fb      	strb	r3, [r7, #7]
 8002bd2:	e001      	b.n	8002bd8 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002bd4:	f7fe ff87 	bl	8001ae6 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002bd8:	79fb      	ldrb	r3, [r7, #7]
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3708      	adds	r7, #8
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	20000074 	.word	0x20000074

08002be8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002bec:	4b05      	ldr	r3, [pc, #20]	; (8002c04 <HAL_IncTick+0x1c>)
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	4b05      	ldr	r3, [pc, #20]	; (8002c08 <HAL_IncTick+0x20>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4413      	add	r3, r2
 8002bf8:	4a03      	ldr	r2, [pc, #12]	; (8002c08 <HAL_IncTick+0x20>)
 8002bfa:	6013      	str	r3, [r2, #0]
}
 8002bfc:	bf00      	nop
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bc80      	pop	{r7}
 8002c02:	4770      	bx	lr
 8002c04:	2000007c 	.word	0x2000007c
 8002c08:	200017e4 	.word	0x200017e4

08002c0c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002c10:	4b04      	ldr	r3, [pc, #16]	; (8002c24 <HAL_SuspendTick+0x18>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a03      	ldr	r2, [pc, #12]	; (8002c24 <HAL_SuspendTick+0x18>)
 8002c16:	f023 0302 	bic.w	r3, r3, #2
 8002c1a:	6013      	str	r3, [r2, #0]
}
 8002c1c:	bf00      	nop
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bc80      	pop	{r7}
 8002c22:	4770      	bx	lr
 8002c24:	e000e010 	.word	0xe000e010

08002c28 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002c2c:	4b04      	ldr	r3, [pc, #16]	; (8002c40 <HAL_ResumeTick+0x18>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a03      	ldr	r2, [pc, #12]	; (8002c40 <HAL_ResumeTick+0x18>)
 8002c32:	f043 0302 	orr.w	r3, r3, #2
 8002c36:	6013      	str	r3, [r2, #0]
}
 8002c38:	bf00      	nop
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bc80      	pop	{r7}
 8002c3e:	4770      	bx	lr
 8002c40:	e000e010 	.word	0xe000e010

08002c44 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8002c48:	4b02      	ldr	r3, [pc, #8]	; (8002c54 <HAL_GetUIDw0+0x10>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bc80      	pop	{r7}
 8002c52:	4770      	bx	lr
 8002c54:	1fff7590 	.word	0x1fff7590

08002c58 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8002c5c:	4b02      	ldr	r3, [pc, #8]	; (8002c68 <HAL_GetUIDw1+0x10>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr
 8002c68:	1fff7594 	.word	0x1fff7594

08002c6c <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8002c70:	4b02      	ldr	r3, [pc, #8]	; (8002c7c <HAL_GetUIDw2+0x10>)
 8002c72:	681b      	ldr	r3, [r3, #0]
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bc80      	pop	{r7}
 8002c7a:	4770      	bx	lr
 8002c7c:	1fff7598 	.word	0x1fff7598

08002c80 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 8002c84:	f7ff ff66 	bl	8002b54 <LL_DBGMCU_DisableDBGSleepMode>
}
 8002c88:	bf00      	nop
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 8002c90:	f7ff ff6e 	bl	8002b70 <LL_DBGMCU_DisableDBGStopMode>
}
 8002c94:	bf00      	nop
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 8002c9c:	f7ff ff76 	bl	8002b8c <LL_DBGMCU_DisableDBGStandbyMode>
}
 8002ca0:	bf00      	nop
 8002ca2:	bd80      	pop	{r7, pc}

08002ca4 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	601a      	str	r2, [r3, #0]
}
 8002cbe:	bf00      	nop
 8002cc0:	370c      	adds	r7, #12
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bc80      	pop	{r7}
 8002cc6:	4770      	bx	lr

08002cc8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bc80      	pop	{r7}
 8002ce0:	4770      	bx	lr

08002ce2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002ce2:	b480      	push	{r7}
 8002ce4:	b085      	sub	sp, #20
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	60f8      	str	r0, [r7, #12]
 8002cea:	60b9      	str	r1, [r7, #8]
 8002cec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	695a      	ldr	r2, [r3, #20]
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	f003 0304 	and.w	r3, r3, #4
 8002cf8:	2107      	movs	r1, #7
 8002cfa:	fa01 f303 	lsl.w	r3, r1, r3
 8002cfe:	43db      	mvns	r3, r3
 8002d00:	401a      	ands	r2, r3
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	f003 0304 	and.w	r3, r3, #4
 8002d08:	6879      	ldr	r1, [r7, #4]
 8002d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d0e:	431a      	orrs	r2, r3
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002d14:	bf00      	nop
 8002d16:	3714      	adds	r7, #20
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bc80      	pop	{r7}
 8002d1c:	4770      	bx	lr

08002d1e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b083      	sub	sp, #12
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d101      	bne.n	8002d36 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002d32:	2301      	movs	r3, #1
 8002d34:	e000      	b.n	8002d38 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002d36:	2300      	movs	r3, #0
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bc80      	pop	{r7}
 8002d40:	4770      	bx	lr

08002d42 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002d42:	b480      	push	{r7}
 8002d44:	b085      	sub	sp, #20
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	60f8      	str	r0, [r7, #12]
 8002d4a:	60b9      	str	r1, [r7, #8]
 8002d4c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	f003 031f 	and.w	r3, r3, #31
 8002d58:	210f      	movs	r1, #15
 8002d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d5e:	43db      	mvns	r3, r3
 8002d60:	401a      	ands	r2, r3
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	0e9b      	lsrs	r3, r3, #26
 8002d66:	f003 010f 	and.w	r1, r3, #15
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	f003 031f 	and.w	r3, r3, #31
 8002d70:	fa01 f303 	lsl.w	r3, r1, r3
 8002d74:	431a      	orrs	r2, r3
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002d7a:	bf00      	nop
 8002d7c:	3714      	adds	r7, #20
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bc80      	pop	{r7}
 8002d82:	4770      	bx	lr

08002d84 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8002d98:	431a      	orrs	r2, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002d9e:	bf00      	nop
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bc80      	pop	{r7}
 8002da6:	4770      	bx	lr

08002da8 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	401a      	ands	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002dc4:	bf00      	nop
 8002dc6:	370c      	adds	r7, #12
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bc80      	pop	{r7}
 8002dcc:	4770      	bx	lr

08002dce <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8002dce:	b480      	push	{r7}
 8002dd0:	b085      	sub	sp, #20
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	60f8      	str	r0, [r7, #12]
 8002dd6:	60b9      	str	r1, [r7, #8]
 8002dd8:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	695a      	ldr	r2, [r3, #20]
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	021b      	lsls	r3, r3, #8
 8002de2:	43db      	mvns	r3, r3
 8002de4:	401a      	ands	r2, r3
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	0219      	lsls	r1, r3, #8
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	400b      	ands	r3, r1
 8002dee:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8002df2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002df6:	431a      	orrs	r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8002dfc:	bf00      	nop
 8002dfe:	3714      	adds	r7, #20
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bc80      	pop	{r7}
 8002e04:	4770      	bx	lr

08002e06 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002e06:	b480      	push	{r7}
 8002e08:	b083      	sub	sp, #12
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002e16:	f023 0317 	bic.w	r3, r3, #23
 8002e1a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002e22:	bf00      	nop
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bc80      	pop	{r7}
 8002e2a:	4770      	bx	lr

08002e2c <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002e3c:	f023 0317 	bic.w	r3, r3, #23
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	6093      	str	r3, [r2, #8]
}
 8002e44:	bf00      	nop
 8002e46:	370c      	adds	r7, #12
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bc80      	pop	{r7}
 8002e4c:	4770      	bx	lr

08002e4e <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002e4e:	b480      	push	{r7}
 8002e50:	b083      	sub	sp, #12
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e5e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e62:	d101      	bne.n	8002e68 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002e64:	2301      	movs	r3, #1
 8002e66:	e000      	b.n	8002e6a <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	370c      	adds	r7, #12
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bc80      	pop	{r7}
 8002e72:	4770      	bx	lr

08002e74 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e84:	f023 0317 	bic.w	r3, r3, #23
 8002e88:	f043 0201 	orr.w	r2, r3, #1
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002e90:	bf00      	nop
 8002e92:	370c      	adds	r7, #12
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bc80      	pop	{r7}
 8002e98:	4770      	bx	lr

08002e9a <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002e9a:	b480      	push	{r7}
 8002e9c:	b083      	sub	sp, #12
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002eaa:	f023 0317 	bic.w	r3, r3, #23
 8002eae:	f043 0202 	orr.w	r2, r3, #2
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002eb6:	bf00      	nop
 8002eb8:	370c      	adds	r7, #12
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bc80      	pop	{r7}
 8002ebe:	4770      	bx	lr

08002ec0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f003 0301 	and.w	r3, r3, #1
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d101      	bne.n	8002ed8 <LL_ADC_IsEnabled+0x18>
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e000      	b.n	8002eda <LL_ADC_IsEnabled+0x1a>
 8002ed8:	2300      	movs	r3, #0
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	370c      	adds	r7, #12
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bc80      	pop	{r7}
 8002ee2:	4770      	bx	lr

08002ee4 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f003 0302 	and.w	r3, r3, #2
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d101      	bne.n	8002efc <LL_ADC_IsDisableOngoing+0x18>
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e000      	b.n	8002efe <LL_ADC_IsDisableOngoing+0x1a>
 8002efc:	2300      	movs	r3, #0
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	370c      	adds	r7, #12
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bc80      	pop	{r7}
 8002f06:	4770      	bx	lr

08002f08 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002f18:	f023 0317 	bic.w	r3, r3, #23
 8002f1c:	f043 0204 	orr.w	r2, r3, #4
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002f24:	bf00      	nop
 8002f26:	370c      	adds	r7, #12
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bc80      	pop	{r7}
 8002f2c:	4770      	bx	lr

08002f2e <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002f2e:	b480      	push	{r7}
 8002f30:	b083      	sub	sp, #12
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002f3e:	f023 0317 	bic.w	r3, r3, #23
 8002f42:	f043 0210 	orr.w	r2, r3, #16
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002f4a:	bf00      	nop
 8002f4c:	370c      	adds	r7, #12
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bc80      	pop	{r7}
 8002f52:	4770      	bx	lr

08002f54 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	f003 0304 	and.w	r3, r3, #4
 8002f64:	2b04      	cmp	r3, #4
 8002f66:	d101      	bne.n	8002f6c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e000      	b.n	8002f6e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bc80      	pop	{r7}
 8002f76:	4770      	bx	lr

08002f78 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b088      	sub	sp, #32
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f80:	2300      	movs	r3, #0
 8002f82:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8002f84:	2300      	movs	r3, #0
 8002f86:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e1a9      	b.n	80032ee <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon2));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d109      	bne.n	8002fbc <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f7fe f995 	bl	80012d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7ff ff44 	bl	8002e4e <LL_ADC_IsInternalRegulatorEnabled>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d114      	bne.n	8002ff6 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7ff ff18 	bl	8002e06 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002fd6:	4b9f      	ldr	r3, [pc, #636]	; (8003254 <HAL_ADC_Init+0x2dc>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	099b      	lsrs	r3, r3, #6
 8002fdc:	4a9e      	ldr	r2, [pc, #632]	; (8003258 <HAL_ADC_Init+0x2e0>)
 8002fde:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe2:	099b      	lsrs	r3, r3, #6
 8002fe4:	005b      	lsls	r3, r3, #1
 8002fe6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002fe8:	e002      	b.n	8002ff0 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	3b01      	subs	r3, #1
 8002fee:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d1f9      	bne.n	8002fea <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7ff ff27 	bl	8002e4e <LL_ADC_IsInternalRegulatorEnabled>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d10d      	bne.n	8003022 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800300a:	f043 0210 	orr.w	r2, r3, #16
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003016:	f043 0201 	orr.w	r2, r3, #1
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4618      	mov	r0, r3
 8003028:	f7ff ff94 	bl	8002f54 <LL_ADC_REG_IsConversionOngoing>
 800302c:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003032:	f003 0310 	and.w	r3, r3, #16
 8003036:	2b00      	cmp	r3, #0
 8003038:	f040 8150 	bne.w	80032dc <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2b00      	cmp	r3, #0
 8003040:	f040 814c 	bne.w	80032dc <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003048:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800304c:	f043 0202 	orr.w	r2, r3, #2
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4618      	mov	r0, r3
 800305a:	f7ff ff31 	bl	8002ec0 <LL_ADC_IsEnabled>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d14a      	bne.n	80030fa <HAL_ADC_Init+0x182>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	f023 0118 	bic.w	r1, r3, #24
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	689a      	ldr	r2, [r3, #8]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	430a      	orrs	r2, r1
 8003078:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.Oversampling.Ratio         |
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003086:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.RightBitShift |
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                   hadc->Init.Oversampling.Ratio         |
 800308c:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.TriggeredMode |
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                   hadc->Init.Oversampling.RightBitShift |
 8003092:	431a      	orrs	r2, r3
                   hadc->Init.TriggerFrequencyMode
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                   hadc->Init.Oversampling.TriggeredMode |
 8003098:	4313      	orrs	r3, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800309a:	697a      	ldr	r2, [r7, #20]
 800309c:	4313      	orrs	r3, r2
 800309e:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d103      	bne.n	80030b2 <HAL_ADC_Init+0x13a>
      {
        SET_BIT(tmpCFGR2, ADC_CFGR2_OVSE);
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	f043 0301 	orr.w	r3, r3, #1
 80030b0:	617b      	str	r3, [r7, #20]
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	691a      	ldr	r2, [r3, #16]
 80030b8:	4b68      	ldr	r3, [pc, #416]	; (800325c <HAL_ADC_Init+0x2e4>)
 80030ba:	4013      	ands	r3, r2
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	6812      	ldr	r2, [r2, #0]
 80030c0:	6979      	ldr	r1, [r7, #20]
 80030c2:	430b      	orrs	r3, r1
 80030c4:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 80030ce:	d014      	beq.n	80030fa <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80030d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030d8:	d00f      	beq.n	80030fa <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80030de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80030e2:	d00a      	beq.n	80030fa <HAL_ADC_Init+0x182>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 80030e4:	4b5e      	ldr	r3, [pc, #376]	; (8003260 <HAL_ADC_Init+0x2e8>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80030f4:	495a      	ldr	r1, [pc, #360]	; (8003260 <HAL_ADC_Init+0x2e8>)
 80030f6:	4313      	orrs	r3, r2
 80030f8:	600b      	str	r3, [r1, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	7e1b      	ldrb	r3, [r3, #24]
 80030fe:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	7e5b      	ldrb	r3, [r3, #25]
 8003104:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003106:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	7e9b      	ldrb	r3, [r3, #26]
 800310c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800310e:	4313      	orrs	r3, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003114:	2a00      	cmp	r2, #0
 8003116:	d002      	beq.n	800311e <HAL_ADC_Init+0x1a6>
 8003118:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800311c:	e000      	b.n	8003120 <HAL_ADC_Init+0x1a8>
 800311e:	2200      	movs	r2, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003120:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003126:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	691b      	ldr	r3, [r3, #16]
 800312c:	2b00      	cmp	r3, #0
 800312e:	da04      	bge.n	800313a <HAL_ADC_Init+0x1c2>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	691b      	ldr	r3, [r3, #16]
 8003134:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003138:	e001      	b.n	800313e <HAL_ADC_Init+0x1c6>
 800313a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                 hadc->Init.DataAlign                                           |
 800313e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003146:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003148:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800314a:	69ba      	ldr	r2, [r7, #24]
 800314c:	4313      	orrs	r3, r2
 800314e:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003156:	2b01      	cmp	r3, #1
 8003158:	d114      	bne.n	8003184 <HAL_ADC_Init+0x20c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	7e9b      	ldrb	r3, [r3, #26]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d104      	bne.n	800316c <HAL_ADC_Init+0x1f4>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003162:	69bb      	ldr	r3, [r7, #24]
 8003164:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003168:	61bb      	str	r3, [r7, #24]
 800316a:	e00b      	b.n	8003184 <HAL_ADC_Init+0x20c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003170:	f043 0220 	orr.w	r2, r3, #32
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800317c:	f043 0201 	orr.w	r2, r3, #1
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003188:	2b00      	cmp	r3, #0
 800318a:	d009      	beq.n	80031a0 <HAL_ADC_Init+0x228>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003190:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                   hadc->Init.ExternalTrigConvEdge);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003198:	4313      	orrs	r3, r2
 800319a:	69ba      	ldr	r2, [r7, #24]
 800319c:	4313      	orrs	r3, r2
 800319e:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	68db      	ldr	r3, [r3, #12]
 80031a6:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 80031aa:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	6812      	ldr	r2, [r2, #0]
 80031b2:	69b9      	ldr	r1, [r7, #24]
 80031b4:	430b      	orrs	r3, r1
 80031b6:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	691a      	ldr	r2, [r3, #16]
 80031be:	4b29      	ldr	r3, [pc, #164]	; (8003264 <HAL_ADC_Init+0x2ec>)
 80031c0:	4013      	ands	r3, r2
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	6812      	ldr	r2, [r2, #0]
 80031c6:	6979      	ldr	r1, [r7, #20]
 80031c8:	430b      	orrs	r3, r1
 80031ca:	6113      	str	r3, [r2, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6818      	ldr	r0, [r3, #0]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031d4:	461a      	mov	r2, r3
 80031d6:	2100      	movs	r1, #0
 80031d8:	f7ff fd83 	bl	8002ce2 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6818      	ldr	r0, [r3, #0]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031e4:	461a      	mov	r2, r3
 80031e6:	4920      	ldr	r1, [pc, #128]	; (8003268 <HAL_ADC_Init+0x2f0>)
 80031e8:	f7ff fd7b 	bl	8002ce2 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	691b      	ldr	r3, [r3, #16]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d108      	bne.n	8003206 <HAL_ADC_Init+0x28e>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f062 020f 	orn	r2, r2, #15
 8003202:	629a      	str	r2, [r3, #40]	; 0x28
 8003204:	e045      	b.n	8003292 <HAL_ADC_Init+0x31a>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	691b      	ldr	r3, [r3, #16]
 800320a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800320e:	d140      	bne.n	8003292 <HAL_ADC_Init+0x31a>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8003210:	2300      	movs	r3, #0
 8003212:	613b      	str	r3, [r7, #16]
 8003214:	e00c      	b.n	8003230 <HAL_ADC_Init+0x2b8>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	fa22 f303 	lsr.w	r3, r2, r3
 8003222:	f003 030f 	and.w	r3, r3, #15
 8003226:	2b0f      	cmp	r3, #15
 8003228:	d006      	beq.n	8003238 <HAL_ADC_Init+0x2c0>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	3301      	adds	r3, #1
 800322e:	613b      	str	r3, [r7, #16]
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	2b07      	cmp	r3, #7
 8003234:	d9ef      	bls.n	8003216 <HAL_ADC_Init+0x29e>
 8003236:	e000      	b.n	800323a <HAL_ADC_Init+0x2c2>
            ADC_CHSELR_SQ1)
        {
          break;
 8003238:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	2b01      	cmp	r3, #1
 800323e:	d115      	bne.n	800326c <HAL_ADC_Init+0x2f4>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f062 020f 	orn	r2, r2, #15
 800324e:	629a      	str	r2, [r3, #40]	; 0x28
 8003250:	e01f      	b.n	8003292 <HAL_ADC_Init+0x31a>
 8003252:	bf00      	nop
 8003254:	20000074 	.word	0x20000074
 8003258:	053e2d63 	.word	0x053e2d63
 800325c:	1ffffc02 	.word	0x1ffffc02
 8003260:	40012708 	.word	0x40012708
 8003264:	dffffc02 	.word	0xdffffc02
 8003268:	03ffff04 	.word	0x03ffff04
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	69db      	ldr	r3, [r3, #28]
 8003276:	3b01      	subs	r3, #1
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	f003 031c 	and.w	r3, r3, #28
 800327e:	f06f 020f 	mvn.w	r2, #15
 8003282:	fa02 f103 	lsl.w	r1, r2, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	430a      	orrs	r2, r1
 8003290:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	68da      	ldr	r2, [r3, #12]
 8003298:	4b17      	ldr	r3, [pc, #92]	; (80032f8 <HAL_ADC_Init+0x380>)
 800329a:	4013      	ands	r3, r2
 800329c:	69ba      	ldr	r2, [r7, #24]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d10b      	bne.n	80032ba <HAL_ADC_Init+0x342>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032ac:	f023 0303 	bic.w	r3, r3, #3
 80032b0:	f043 0201 	orr.w	r2, r3, #1
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80032b8:	e018      	b.n	80032ec <HAL_ADC_Init+0x374>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032be:	f023 0312 	bic.w	r3, r3, #18
 80032c2:	f043 0210 	orr.w	r2, r3, #16
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ce:	f043 0201 	orr.w	r2, r3, #1
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80032da:	e007      	b.n	80032ec <HAL_ADC_Init+0x374>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032e0:	f043 0210 	orr.w	r2, r3, #16
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80032ec:	7ffb      	ldrb	r3, [r7, #31]
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3720      	adds	r7, #32
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	833fffe7 	.word	0x833fffe7

080032fc <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d101      	bne.n	800330e <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e06a      	b.n	80033e4 <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003312:	f043 0202 	orr.w	r2, r3, #2
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f000 fab6 	bl	800388c <ADC_ConversionStop>
 8003320:	4603      	mov	r3, r0
 8003322:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003324:	7bfb      	ldrb	r3, [r7, #15]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d10f      	bne.n	800334a <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f000 fb6a 	bl	8003a04 <ADC_Disable>
 8003330:	4603      	mov	r3, r0
 8003332:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003334:	7bfb      	ldrb	r3, [r7, #15]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d102      	bne.n	8003340 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2201      	movs	r2, #1
 800333e:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4618      	mov	r0, r3
 8003346:	f7ff fd71 	bl	8002e2c <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	6812      	ldr	r2, [r2, #0]
 8003354:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 8003358:	f023 0303 	bic.w	r3, r3, #3
 800335c:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f240 329f 	movw	r2, #927	; 0x39f
 8003366:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	68d9      	ldr	r1, [r3, #12]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	4b1e      	ldr	r3, [pc, #120]	; (80033ec <HAL_ADC_DeInit+0xf0>)
 8003374:	400b      	ands	r3, r1
 8003376:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	691a      	ldr	r2, [r3, #16]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8003386:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	695a      	ldr	r2, [r3, #20]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f022 0207 	bic.w	r2, r2, #7
 8003396:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	6a1a      	ldr	r2, [r3, #32]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 80033a6:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2200      	movs	r2, #0
 80033b4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 80033b6:	4b0e      	ldr	r3, [pc, #56]	; (80033f0 <HAL_ADC_DeInit+0xf4>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a0d      	ldr	r2, [pc, #52]	; (80033f0 <HAL_ADC_DeInit+0xf4>)
 80033bc:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 80033c0:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f7fd ff9c 	bl	8001300 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2200      	movs	r2, #0
 80033cc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80033e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3710      	adds	r7, #16
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}
 80033ec:	833e0200 	.word	0x833e0200
 80033f0:	40012708 	.word	0x40012708

080033f4 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4618      	mov	r0, r3
 8003402:	f7ff fda7 	bl	8002f54 <LL_ADC_REG_IsConversionOngoing>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d132      	bne.n	8003472 <HAL_ADC_Start+0x7e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003412:	2b01      	cmp	r3, #1
 8003414:	d101      	bne.n	800341a <HAL_ADC_Start+0x26>
 8003416:	2302      	movs	r3, #2
 8003418:	e02e      	b.n	8003478 <HAL_ADC_Start+0x84>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2201      	movs	r2, #1
 800341e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 fa70 	bl	8003908 <ADC_Enable>
 8003428:	4603      	mov	r3, r0
 800342a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800342c:	7bfb      	ldrb	r3, [r7, #15]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d11a      	bne.n	8003468 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003436:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800343a:	f023 0301 	bic.w	r3, r3, #1
 800343e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2200      	movs	r2, #0
 800344a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	221c      	movs	r2, #28
 8003452:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4618      	mov	r0, r3
 8003462:	f7ff fd51 	bl	8002f08 <LL_ADC_REG_StartConversion>
 8003466:	e006      	b.n	8003476 <HAL_ADC_Start+0x82>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8003470:	e001      	b.n	8003476 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003472:	2302      	movs	r3, #2
 8003474:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8003476:	7bfb      	ldrb	r3, [r7, #15]
}
 8003478:	4618      	mov	r0, r3
 800347a:	3710      	adds	r7, #16
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}

08003480 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800348e:	2b01      	cmp	r3, #1
 8003490:	d101      	bne.n	8003496 <HAL_ADC_Stop+0x16>
 8003492:	2302      	movs	r3, #2
 8003494:	e022      	b.n	80034dc <HAL_ADC_Stop+0x5c>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2201      	movs	r2, #1
 800349a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 f9f4 	bl	800388c <ADC_ConversionStop>
 80034a4:	4603      	mov	r3, r0
 80034a6:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80034a8:	7bfb      	ldrb	r3, [r7, #15]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d111      	bne.n	80034d2 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f000 faa8 	bl	8003a04 <ADC_Disable>
 80034b4:	4603      	mov	r3, r0
 80034b6:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80034b8:	7bfb      	ldrb	r3, [r7, #15]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d109      	bne.n	80034d2 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80034c6:	f023 0301 	bic.w	r3, r3, #1
 80034ca:	f043 0201 	orr.w	r2, r3, #1
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2200      	movs	r2, #0
 80034d6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80034da:	7bfb      	ldrb	r3, [r7, #15]
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3710      	adds	r7, #16
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}

080034e4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b084      	sub	sp, #16
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	695b      	ldr	r3, [r3, #20]
 80034f2:	2b08      	cmp	r3, #8
 80034f4:	d102      	bne.n	80034fc <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80034f6:	2308      	movs	r3, #8
 80034f8:	60fb      	str	r3, [r7, #12]
 80034fa:	e010      	b.n	800351e <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	f003 0301 	and.w	r3, r3, #1
 8003506:	2b00      	cmp	r3, #0
 8003508:	d007      	beq.n	800351a <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800350e:	f043 0220 	orr.w	r2, r3, #32
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e070      	b.n	80035fc <HAL_ADC_PollForConversion+0x118>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 800351a:	2304      	movs	r3, #4
 800351c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800351e:	f7fe fd97 	bl	8002050 <HAL_GetTick>
 8003522:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003524:	e01a      	b.n	800355c <HAL_ADC_PollForConversion+0x78>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800352c:	d016      	beq.n	800355c <HAL_ADC_PollForConversion+0x78>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800352e:	f7fe fd8f 	bl	8002050 <HAL_GetTick>
 8003532:	4602      	mov	r2, r0
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	683a      	ldr	r2, [r7, #0]
 800353a:	429a      	cmp	r2, r3
 800353c:	d302      	bcc.n	8003544 <HAL_ADC_PollForConversion+0x60>
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d10b      	bne.n	800355c <HAL_ADC_PollForConversion+0x78>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003548:	f043 0204 	orr.w	r2, r3, #4
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	659a      	str	r2, [r3, #88]	; 0x58

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2200      	movs	r2, #0
 8003554:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_TIMEOUT;
 8003558:	2303      	movs	r3, #3
 800355a:	e04f      	b.n	80035fc <HAL_ADC_PollForConversion+0x118>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	4013      	ands	r3, r2
 8003566:	2b00      	cmp	r3, #0
 8003568:	d0dd      	beq.n	8003526 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800356e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4618      	mov	r0, r3
 800357c:	f7ff fbcf 	bl	8002d1e <LL_ADC_REG_IsTriggerSourceSWStart>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d031      	beq.n	80035ea <HAL_ADC_PollForConversion+0x106>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	7e9b      	ldrb	r3, [r3, #26]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d12d      	bne.n	80035ea <HAL_ADC_PollForConversion+0x106>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0308 	and.w	r3, r3, #8
 8003598:	2b08      	cmp	r3, #8
 800359a:	d126      	bne.n	80035ea <HAL_ADC_PollForConversion+0x106>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4618      	mov	r0, r3
 80035a2:	f7ff fcd7 	bl	8002f54 <LL_ADC_REG_IsConversionOngoing>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d112      	bne.n	80035d2 <HAL_ADC_PollForConversion+0xee>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	685a      	ldr	r2, [r3, #4]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f022 020c 	bic.w	r2, r2, #12
 80035ba:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80035c4:	f023 0301 	bic.w	r3, r3, #1
 80035c8:	f043 0201 	orr.w	r2, r3, #1
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	659a      	str	r2, [r3, #88]	; 0x58
 80035d0:	e00b      	b.n	80035ea <HAL_ADC_PollForConversion+0x106>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035d6:	f043 0220 	orr.w	r2, r3, #32
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035e2:	f043 0201 	orr.w	r2, r3, #1
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	7e1b      	ldrb	r3, [r3, #24]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d103      	bne.n	80035fa <HAL_ADC_PollForConversion+0x116>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	220c      	movs	r2, #12
 80035f8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80035fa:	2300      	movs	r3, #0
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3710      	adds	r7, #16
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}

08003604 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003612:	4618      	mov	r0, r3
 8003614:	370c      	adds	r7, #12
 8003616:	46bd      	mov	sp, r7
 8003618:	bc80      	pop	{r7}
 800361a:	4770      	bx	lr

0800361c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b088      	sub	sp, #32
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003626:	2300      	movs	r3, #0
 8003628:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800362a:	2300      	movs	r3, #0
 800362c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(sConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800363c:	2b01      	cmp	r3, #1
 800363e:	d101      	bne.n	8003644 <HAL_ADC_ConfigChannel+0x28>
 8003640:	2302      	movs	r3, #2
 8003642:	e110      	b.n	8003866 <HAL_ADC_ConfigChannel+0x24a>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4618      	mov	r0, r3
 8003652:	f7ff fc7f 	bl	8002f54 <LL_ADC_REG_IsConversionOngoing>
 8003656:	4603      	mov	r3, r0
 8003658:	2b00      	cmp	r3, #0
 800365a:	f040 80f7 	bne.w	800384c <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	2b02      	cmp	r3, #2
 8003664:	f000 80b1 	beq.w	80037ca <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	691b      	ldr	r3, [r3, #16]
 800366c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003670:	d004      	beq.n	800367c <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003676:	4a7e      	ldr	r2, [pc, #504]	; (8003870 <HAL_ADC_ConfigChannel+0x254>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d108      	bne.n	800368e <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4619      	mov	r1, r3
 8003686:	4610      	mov	r0, r2
 8003688:	f7ff fb7c 	bl	8002d84 <LL_ADC_REG_SetSequencerChAdd>
 800368c:	e041      	b.n	8003712 <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	f003 031f 	and.w	r3, r3, #31
 800369a:	210f      	movs	r1, #15
 800369c:	fa01 f303 	lsl.w	r3, r1, r3
 80036a0:	43db      	mvns	r3, r3
 80036a2:	401a      	ands	r2, r3
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d105      	bne.n	80036bc <HAL_ADC_ConfigChannel+0xa0>
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	0e9b      	lsrs	r3, r3, #26
 80036b6:	f003 031f 	and.w	r3, r3, #31
 80036ba:	e011      	b.n	80036e0 <HAL_ADC_ConfigChannel+0xc4>
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	fa93 f3a3 	rbit	r3, r3
 80036c8:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d101      	bne.n	80036d8 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 80036d4:	2320      	movs	r3, #32
 80036d6:	e003      	b.n	80036e0 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	fab3 f383 	clz	r3, r3
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	6839      	ldr	r1, [r7, #0]
 80036e2:	6849      	ldr	r1, [r1, #4]
 80036e4:	f001 011f 	and.w	r1, r1, #31
 80036e8:	408b      	lsls	r3, r1
 80036ea:	431a      	orrs	r2, r3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	089b      	lsrs	r3, r3, #2
 80036f6:	1c5a      	adds	r2, r3, #1
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	69db      	ldr	r3, [r3, #28]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d808      	bhi.n	8003712 <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6818      	ldr	r0, [r3, #0]
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	6859      	ldr	r1, [r3, #4]
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	461a      	mov	r2, r3
 800370e:	f7ff fb18 	bl	8002d42 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6818      	ldr	r0, [r3, #0]
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	6819      	ldr	r1, [r3, #0]
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	461a      	mov	r2, r3
 8003720:	f7ff fb55 	bl	8002dce <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	2b00      	cmp	r3, #0
 800372a:	f280 8097 	bge.w	800385c <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800372e:	4851      	ldr	r0, [pc, #324]	; (8003874 <HAL_ADC_ConfigChannel+0x258>)
 8003730:	f7ff faca 	bl	8002cc8 <LL_ADC_GetCommonPathInternalCh>
 8003734:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a4f      	ldr	r2, [pc, #316]	; (8003878 <HAL_ADC_ConfigChannel+0x25c>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d120      	bne.n	8003782 <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003740:	69bb      	ldr	r3, [r7, #24]
 8003742:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003746:	2b00      	cmp	r3, #0
 8003748:	d11b      	bne.n	8003782 <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003750:	4619      	mov	r1, r3
 8003752:	4848      	ldr	r0, [pc, #288]	; (8003874 <HAL_ADC_ConfigChannel+0x258>)
 8003754:	f7ff faa6 	bl	8002ca4 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8003758:	4b48      	ldr	r3, [pc, #288]	; (800387c <HAL_ADC_ConfigChannel+0x260>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	099b      	lsrs	r3, r3, #6
 800375e:	4a48      	ldr	r2, [pc, #288]	; (8003880 <HAL_ADC_ConfigChannel+0x264>)
 8003760:	fba2 2303 	umull	r2, r3, r2, r3
 8003764:	099a      	lsrs	r2, r3, #6
 8003766:	4613      	mov	r3, r2
 8003768:	005b      	lsls	r3, r3, #1
 800376a:	4413      	add	r3, r2
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	3301      	adds	r3, #1
 8003770:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003772:	e002      	b.n	800377a <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	3b01      	subs	r3, #1
 8003778:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d1f9      	bne.n	8003774 <HAL_ADC_ConfigChannel+0x158>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003780:	e06c      	b.n	800385c <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a3f      	ldr	r2, [pc, #252]	; (8003884 <HAL_ADC_ConfigChannel+0x268>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d10c      	bne.n	80037a6 <HAL_ADC_ConfigChannel+0x18a>
 800378c:	69bb      	ldr	r3, [r7, #24]
 800378e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d107      	bne.n	80037a6 <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003796:	69bb      	ldr	r3, [r7, #24]
 8003798:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800379c:	4619      	mov	r1, r3
 800379e:	4835      	ldr	r0, [pc, #212]	; (8003874 <HAL_ADC_ConfigChannel+0x258>)
 80037a0:	f7ff fa80 	bl	8002ca4 <LL_ADC_SetCommonPathInternalCh>
 80037a4:	e05a      	b.n	800385c <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a37      	ldr	r2, [pc, #220]	; (8003888 <HAL_ADC_ConfigChannel+0x26c>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d155      	bne.n	800385c <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d150      	bne.n	800385c <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037ba:	69bb      	ldr	r3, [r7, #24]
 80037bc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80037c0:	4619      	mov	r1, r3
 80037c2:	482c      	ldr	r0, [pc, #176]	; (8003874 <HAL_ADC_ConfigChannel+0x258>)
 80037c4:	f7ff fa6e 	bl	8002ca4 <LL_ADC_SetCommonPathInternalCh>
 80037c8:	e048      	b.n	800385c <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80037d2:	d004      	beq.n	80037de <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80037d8:	4a25      	ldr	r2, [pc, #148]	; (8003870 <HAL_ADC_ConfigChannel+0x254>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d107      	bne.n	80037ee <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4619      	mov	r1, r3
 80037e8:	4610      	mov	r0, r2
 80037ea:	f7ff fadd 	bl	8002da8 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	da32      	bge.n	800385c <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80037f6:	481f      	ldr	r0, [pc, #124]	; (8003874 <HAL_ADC_ConfigChannel+0x258>)
 80037f8:	f7ff fa66 	bl	8002cc8 <LL_ADC_GetCommonPathInternalCh>
 80037fc:	61b8      	str	r0, [r7, #24]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a1d      	ldr	r2, [pc, #116]	; (8003878 <HAL_ADC_ConfigChannel+0x25c>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d107      	bne.n	8003818 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003808:	69bb      	ldr	r3, [r7, #24]
 800380a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800380e:	4619      	mov	r1, r3
 8003810:	4818      	ldr	r0, [pc, #96]	; (8003874 <HAL_ADC_ConfigChannel+0x258>)
 8003812:	f7ff fa47 	bl	8002ca4 <LL_ADC_SetCommonPathInternalCh>
 8003816:	e021      	b.n	800385c <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a19      	ldr	r2, [pc, #100]	; (8003884 <HAL_ADC_ConfigChannel+0x268>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d107      	bne.n	8003832 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003822:	69bb      	ldr	r3, [r7, #24]
 8003824:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003828:	4619      	mov	r1, r3
 800382a:	4812      	ldr	r0, [pc, #72]	; (8003874 <HAL_ADC_ConfigChannel+0x258>)
 800382c:	f7ff fa3a 	bl	8002ca4 <LL_ADC_SetCommonPathInternalCh>
 8003830:	e014      	b.n	800385c <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a14      	ldr	r2, [pc, #80]	; (8003888 <HAL_ADC_ConfigChannel+0x26c>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d10f      	bne.n	800385c <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003842:	4619      	mov	r1, r3
 8003844:	480b      	ldr	r0, [pc, #44]	; (8003874 <HAL_ADC_ConfigChannel+0x258>)
 8003846:	f7ff fa2d 	bl	8002ca4 <LL_ADC_SetCommonPathInternalCh>
 800384a:	e007      	b.n	800385c <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003850:	f043 0220 	orr.w	r2, r3, #32
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003864:	7ffb      	ldrb	r3, [r7, #31]
}
 8003866:	4618      	mov	r0, r3
 8003868:	3720      	adds	r7, #32
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	80000004 	.word	0x80000004
 8003874:	40012708 	.word	0x40012708
 8003878:	b0001000 	.word	0xb0001000
 800387c:	20000074 	.word	0x20000074
 8003880:	053e2d63 	.word	0x053e2d63
 8003884:	b8004000 	.word	0xb8004000
 8003888:	b4002000 	.word	0xb4002000

0800388c <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4618      	mov	r0, r3
 800389a:	f7ff fb5b 	bl	8002f54 <LL_ADC_REG_IsConversionOngoing>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d02c      	beq.n	80038fe <ADC_ConversionStop+0x72>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4618      	mov	r0, r3
 80038aa:	f7ff fb1b 	bl	8002ee4 <LL_ADC_IsDisableOngoing>
 80038ae:	4603      	mov	r3, r0
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d104      	bne.n	80038be <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4618      	mov	r0, r3
 80038ba:	f7ff fb38 	bl	8002f2e <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80038be:	f7fe fbc7 	bl	8002050 <HAL_GetTick>
 80038c2:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80038c4:	e014      	b.n	80038f0 <ADC_ConversionStop+0x64>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80038c6:	f7fe fbc3 	bl	8002050 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d90d      	bls.n	80038f0 <ADC_ConversionStop+0x64>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038d8:	f043 0210 	orr.w	r2, r3, #16
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038e4:	f043 0201 	orr.w	r2, r3, #1
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e007      	b.n	8003900 <ADC_ConversionStop+0x74>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	f003 0304 	and.w	r3, r3, #4
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d1e3      	bne.n	80038c6 <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	3710      	adds	r7, #16
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003910:	2300      	movs	r3, #0
 8003912:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4618      	mov	r0, r3
 800391a:	f7ff fad1 	bl	8002ec0 <LL_ADC_IsEnabled>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d162      	bne.n	80039ea <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	689a      	ldr	r2, [r3, #8]
 800392a:	4b32      	ldr	r3, [pc, #200]	; (80039f4 <ADC_Enable+0xec>)
 800392c:	4013      	ands	r3, r2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d00d      	beq.n	800394e <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003936:	f043 0210 	orr.w	r2, r3, #16
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003942:	f043 0201 	orr.w	r2, r3, #1
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e04e      	b.n	80039ec <ADC_Enable+0xe4>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4618      	mov	r0, r3
 8003954:	f7ff fa8e 	bl	8002e74 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003958:	4827      	ldr	r0, [pc, #156]	; (80039f8 <ADC_Enable+0xf0>)
 800395a:	f7ff f9b5 	bl	8002cc8 <LL_ADC_GetCommonPathInternalCh>
 800395e:	4603      	mov	r3, r0
 8003960:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d00f      	beq.n	8003988 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8003968:	4b24      	ldr	r3, [pc, #144]	; (80039fc <ADC_Enable+0xf4>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	099b      	lsrs	r3, r3, #6
 800396e:	4a24      	ldr	r2, [pc, #144]	; (8003a00 <ADC_Enable+0xf8>)
 8003970:	fba2 2303 	umull	r2, r3, r2, r3
 8003974:	099b      	lsrs	r3, r3, #6
 8003976:	3301      	adds	r3, #1
 8003978:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800397a:	e002      	b.n	8003982 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	3b01      	subs	r3, #1
 8003980:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d1f9      	bne.n	800397c <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	7e5b      	ldrb	r3, [r3, #25]
 800398c:	2b01      	cmp	r3, #1
 800398e:	d02c      	beq.n	80039ea <ADC_Enable+0xe2>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003990:	f7fe fb5e 	bl	8002050 <HAL_GetTick>
 8003994:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003996:	e021      	b.n	80039dc <ADC_Enable+0xd4>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4618      	mov	r0, r3
 800399e:	f7ff fa8f 	bl	8002ec0 <LL_ADC_IsEnabled>
 80039a2:	4603      	mov	r3, r0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d104      	bne.n	80039b2 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4618      	mov	r0, r3
 80039ae:	f7ff fa61 	bl	8002e74 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80039b2:	f7fe fb4d 	bl	8002050 <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	2b02      	cmp	r3, #2
 80039be:	d90d      	bls.n	80039dc <ADC_Enable+0xd4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039c4:	f043 0210 	orr.w	r2, r3, #16
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039d0:	f043 0201 	orr.w	r2, r3, #1
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	e007      	b.n	80039ec <ADC_Enable+0xe4>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d1d6      	bne.n	8003998 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80039ea:	2300      	movs	r3, #0
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	3710      	adds	r7, #16
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}
 80039f4:	80000017 	.word	0x80000017
 80039f8:	40012708 	.word	0x40012708
 80039fc:	20000074 	.word	0x20000074
 8003a00:	053e2d63 	.word	0x053e2d63

08003a04 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b084      	sub	sp, #16
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4618      	mov	r0, r3
 8003a12:	f7ff fa67 	bl	8002ee4 <LL_ADC_IsDisableOngoing>
 8003a16:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f7ff fa4f 	bl	8002ec0 <LL_ADC_IsEnabled>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d040      	beq.n	8003aaa <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d13d      	bne.n	8003aaa <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	f003 0305 	and.w	r3, r3, #5
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d10c      	bne.n	8003a56 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4618      	mov	r0, r3
 8003a42:	f7ff fa2a 	bl	8002e9a <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2203      	movs	r2, #3
 8003a4c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a4e:	f7fe faff 	bl	8002050 <HAL_GetTick>
 8003a52:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a54:	e022      	b.n	8003a9c <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a5a:	f043 0210 	orr.w	r2, r3, #16
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a66:	f043 0201 	orr.w	r2, r3, #1
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e01c      	b.n	8003aac <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003a72:	f7fe faed 	bl	8002050 <HAL_GetTick>
 8003a76:	4602      	mov	r2, r0
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	2b02      	cmp	r3, #2
 8003a7e:	d90d      	bls.n	8003a9c <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a84:	f043 0210 	orr.w	r2, r3, #16
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a90:	f043 0201 	orr.w	r2, r3, #1
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e007      	b.n	8003aac <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d1e3      	bne.n	8003a72 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003aaa:	2300      	movs	r3, #0
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3710      	adds	r7, #16
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <LL_ADC_IsEnabled>:
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b083      	sub	sp, #12
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	f003 0301 	and.w	r3, r3, #1
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d101      	bne.n	8003acc <LL_ADC_IsEnabled+0x18>
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e000      	b.n	8003ace <LL_ADC_IsEnabled+0x1a>
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	370c      	adds	r7, #12
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bc80      	pop	{r7}
 8003ad6:	4770      	bx	lr

08003ad8 <LL_ADC_IsCalibrationOnGoing>:
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003ae8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003aec:	d101      	bne.n	8003af2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003aee:	2301      	movs	r3, #1
 8003af0:	e000      	b.n	8003af4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003af2:	2300      	movs	r3, #0
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bc80      	pop	{r7}
 8003afc:	4770      	bx	lr

08003afe <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8003afe:	b580      	push	{r7, lr}
 8003b00:	b086      	sub	sp, #24
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003b06:	2300      	movs	r3, #0
 8003b08:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d101      	bne.n	8003b18 <HAL_ADCEx_Calibration_Start+0x1a>
 8003b14:	2302      	movs	r3, #2
 8003b16:	e068      	b.n	8003bea <HAL_ADCEx_Calibration_Start+0xec>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f7ff ff6f 	bl	8003a04 <ADC_Disable>
 8003b26:	4603      	mov	r3, r0
 8003b28:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f7ff ffc0 	bl	8003ab4 <LL_ADC_IsEnabled>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d14c      	bne.n	8003bd4 <HAL_ADCEx_Calibration_Start+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b3e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003b42:	f043 0202 	orr.w	r2, r3, #2
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	f003 0303 	and.w	r3, r3, #3
 8003b54:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	68da      	ldr	r2, [r3, #12]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f022 0203 	bic.w	r2, r2, #3
 8003b64:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	689a      	ldr	r2, [r3, #8]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003b74:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003b76:	e014      	b.n	8003ba2 <HAL_ADCEx_Calibration_Start+0xa4>
    {
      wait_loop_index++;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 8003b84:	d30d      	bcc.n	8003ba2 <HAL_ADCEx_Calibration_Start+0xa4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b8a:	f023 0312 	bic.w	r3, r3, #18
 8003b8e:	f043 0210 	orr.w	r2, r3, #16
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e023      	b.n	8003bea <HAL_ADCEx_Calibration_Start+0xec>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7ff ff96 	bl	8003ad8 <LL_ADC_IsCalibrationOnGoing>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d1e2      	bne.n	8003b78 <HAL_ADCEx_Calibration_Start+0x7a>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	68d9      	ldr	r1, [r3, #12]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	693a      	ldr	r2, [r7, #16]
 8003bbe:	430a      	orrs	r2, r1
 8003bc0:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bc6:	f023 0303 	bic.w	r3, r3, #3
 8003bca:	f043 0201 	orr.w	r2, r3, #1
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	659a      	str	r2, [r3, #88]	; 0x58
 8003bd2:	e005      	b.n	8003be0 <HAL_ADCEx_Calibration_Start+0xe2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bd8:	f043 0210 	orr.w	r2, r3, #16
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003be8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3718      	adds	r7, #24
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
	...

08003bf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b085      	sub	sp, #20
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f003 0307 	and.w	r3, r3, #7
 8003c02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c04:	4b0c      	ldr	r3, [pc, #48]	; (8003c38 <__NVIC_SetPriorityGrouping+0x44>)
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c0a:	68ba      	ldr	r2, [r7, #8]
 8003c0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c10:	4013      	ands	r3, r2
 8003c12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003c20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c26:	4a04      	ldr	r2, [pc, #16]	; (8003c38 <__NVIC_SetPriorityGrouping+0x44>)
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	60d3      	str	r3, [r2, #12]
}
 8003c2c:	bf00      	nop
 8003c2e:	3714      	adds	r7, #20
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bc80      	pop	{r7}
 8003c34:	4770      	bx	lr
 8003c36:	bf00      	nop
 8003c38:	e000ed00 	.word	0xe000ed00

08003c3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c40:	4b04      	ldr	r3, [pc, #16]	; (8003c54 <__NVIC_GetPriorityGrouping+0x18>)
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	0a1b      	lsrs	r3, r3, #8
 8003c46:	f003 0307 	and.w	r3, r3, #7
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bc80      	pop	{r7}
 8003c50:	4770      	bx	lr
 8003c52:	bf00      	nop
 8003c54:	e000ed00 	.word	0xe000ed00

08003c58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	4603      	mov	r3, r0
 8003c60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	db0b      	blt.n	8003c82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c6a:	79fb      	ldrb	r3, [r7, #7]
 8003c6c:	f003 021f 	and.w	r2, r3, #31
 8003c70:	4906      	ldr	r1, [pc, #24]	; (8003c8c <__NVIC_EnableIRQ+0x34>)
 8003c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c76:	095b      	lsrs	r3, r3, #5
 8003c78:	2001      	movs	r0, #1
 8003c7a:	fa00 f202 	lsl.w	r2, r0, r2
 8003c7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003c82:	bf00      	nop
 8003c84:	370c      	adds	r7, #12
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bc80      	pop	{r7}
 8003c8a:	4770      	bx	lr
 8003c8c:	e000e100 	.word	0xe000e100

08003c90 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	4603      	mov	r3, r0
 8003c98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	db12      	blt.n	8003cc8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ca2:	79fb      	ldrb	r3, [r7, #7]
 8003ca4:	f003 021f 	and.w	r2, r3, #31
 8003ca8:	490a      	ldr	r1, [pc, #40]	; (8003cd4 <__NVIC_DisableIRQ+0x44>)
 8003caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cae:	095b      	lsrs	r3, r3, #5
 8003cb0:	2001      	movs	r0, #1
 8003cb2:	fa00 f202 	lsl.w	r2, r0, r2
 8003cb6:	3320      	adds	r3, #32
 8003cb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003cbc:	f3bf 8f4f 	dsb	sy
}
 8003cc0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003cc2:	f3bf 8f6f 	isb	sy
}
 8003cc6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003cc8:	bf00      	nop
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bc80      	pop	{r7}
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop
 8003cd4:	e000e100 	.word	0xe000e100

08003cd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	4603      	mov	r3, r0
 8003ce0:	6039      	str	r1, [r7, #0]
 8003ce2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ce4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	db0a      	blt.n	8003d02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	b2da      	uxtb	r2, r3
 8003cf0:	490c      	ldr	r1, [pc, #48]	; (8003d24 <__NVIC_SetPriority+0x4c>)
 8003cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cf6:	0112      	lsls	r2, r2, #4
 8003cf8:	b2d2      	uxtb	r2, r2
 8003cfa:	440b      	add	r3, r1
 8003cfc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d00:	e00a      	b.n	8003d18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	b2da      	uxtb	r2, r3
 8003d06:	4908      	ldr	r1, [pc, #32]	; (8003d28 <__NVIC_SetPriority+0x50>)
 8003d08:	79fb      	ldrb	r3, [r7, #7]
 8003d0a:	f003 030f 	and.w	r3, r3, #15
 8003d0e:	3b04      	subs	r3, #4
 8003d10:	0112      	lsls	r2, r2, #4
 8003d12:	b2d2      	uxtb	r2, r2
 8003d14:	440b      	add	r3, r1
 8003d16:	761a      	strb	r2, [r3, #24]
}
 8003d18:	bf00      	nop
 8003d1a:	370c      	adds	r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bc80      	pop	{r7}
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop
 8003d24:	e000e100 	.word	0xe000e100
 8003d28:	e000ed00 	.word	0xe000ed00

08003d2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b089      	sub	sp, #36	; 0x24
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	60f8      	str	r0, [r7, #12]
 8003d34:	60b9      	str	r1, [r7, #8]
 8003d36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f003 0307 	and.w	r3, r3, #7
 8003d3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	f1c3 0307 	rsb	r3, r3, #7
 8003d46:	2b04      	cmp	r3, #4
 8003d48:	bf28      	it	cs
 8003d4a:	2304      	movcs	r3, #4
 8003d4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	3304      	adds	r3, #4
 8003d52:	2b06      	cmp	r3, #6
 8003d54:	d902      	bls.n	8003d5c <NVIC_EncodePriority+0x30>
 8003d56:	69fb      	ldr	r3, [r7, #28]
 8003d58:	3b03      	subs	r3, #3
 8003d5a:	e000      	b.n	8003d5e <NVIC_EncodePriority+0x32>
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d60:	f04f 32ff 	mov.w	r2, #4294967295
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6a:	43da      	mvns	r2, r3
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	401a      	ands	r2, r3
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d74:	f04f 31ff 	mov.w	r1, #4294967295
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d7e:	43d9      	mvns	r1, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d84:	4313      	orrs	r3, r2
         );
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	3724      	adds	r7, #36	; 0x24
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bc80      	pop	{r7}
 8003d8e:	4770      	bx	lr

08003d90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f7ff ff2b 	bl	8003bf4 <__NVIC_SetPriorityGrouping>
}
 8003d9e:	bf00      	nop
 8003da0:	3708      	adds	r7, #8
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}

08003da6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003da6:	b580      	push	{r7, lr}
 8003da8:	b086      	sub	sp, #24
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	4603      	mov	r3, r0
 8003dae:	60b9      	str	r1, [r7, #8]
 8003db0:	607a      	str	r2, [r7, #4]
 8003db2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003db4:	f7ff ff42 	bl	8003c3c <__NVIC_GetPriorityGrouping>
 8003db8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003dba:	687a      	ldr	r2, [r7, #4]
 8003dbc:	68b9      	ldr	r1, [r7, #8]
 8003dbe:	6978      	ldr	r0, [r7, #20]
 8003dc0:	f7ff ffb4 	bl	8003d2c <NVIC_EncodePriority>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003dca:	4611      	mov	r1, r2
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f7ff ff83 	bl	8003cd8 <__NVIC_SetPriority>
}
 8003dd2:	bf00      	nop
 8003dd4:	3718      	adds	r7, #24
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}

08003dda <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dda:	b580      	push	{r7, lr}
 8003ddc:	b082      	sub	sp, #8
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	4603      	mov	r3, r0
 8003de2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003de4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003de8:	4618      	mov	r0, r3
 8003dea:	f7ff ff35 	bl	8003c58 <__NVIC_EnableIRQ>
}
 8003dee:	bf00      	nop
 8003df0:	3708      	adds	r7, #8
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}

08003df6 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003df6:	b580      	push	{r7, lr}
 8003df8:	b082      	sub	sp, #8
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003e00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e04:	4618      	mov	r0, r3
 8003e06:	f7ff ff43 	bl	8003c90 <__NVIC_DisableIRQ>
}
 8003e0a:	bf00      	nop
 8003e0c:	3708      	adds	r7, #8
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
	...

08003e14 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b082      	sub	sp, #8
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d101      	bne.n	8003e26 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e08e      	b.n	8003f44 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	4b47      	ldr	r3, [pc, #284]	; (8003f4c <HAL_DMA_Init+0x138>)
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d80f      	bhi.n	8003e52 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	461a      	mov	r2, r3
 8003e38:	4b45      	ldr	r3, [pc, #276]	; (8003f50 <HAL_DMA_Init+0x13c>)
 8003e3a:	4413      	add	r3, r2
 8003e3c:	4a45      	ldr	r2, [pc, #276]	; (8003f54 <HAL_DMA_Init+0x140>)
 8003e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e42:	091b      	lsrs	r3, r3, #4
 8003e44:	009a      	lsls	r2, r3, #2
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a42      	ldr	r2, [pc, #264]	; (8003f58 <HAL_DMA_Init+0x144>)
 8003e4e:	641a      	str	r2, [r3, #64]	; 0x40
 8003e50:	e00e      	b.n	8003e70 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	461a      	mov	r2, r3
 8003e58:	4b40      	ldr	r3, [pc, #256]	; (8003f5c <HAL_DMA_Init+0x148>)
 8003e5a:	4413      	add	r3, r2
 8003e5c:	4a3d      	ldr	r2, [pc, #244]	; (8003f54 <HAL_DMA_Init+0x140>)
 8003e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e62:	091b      	lsrs	r3, r3, #4
 8003e64:	009a      	lsls	r2, r3, #2
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a3c      	ldr	r2, [pc, #240]	; (8003f60 <HAL_DMA_Init+0x14c>)
 8003e6e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2202      	movs	r2, #2
 8003e74:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	6812      	ldr	r2, [r2, #0]
 8003e82:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003e86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e8a:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	6819      	ldr	r1, [r3, #0]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	689a      	ldr	r2, [r3, #8]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	431a      	orrs	r2, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	691b      	ldr	r3, [r3, #16]
 8003ea0:	431a      	orrs	r2, r3
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	431a      	orrs	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	699b      	ldr	r3, [r3, #24]
 8003eac:	431a      	orrs	r2, r3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	69db      	ldr	r3, [r3, #28]
 8003eb2:	431a      	orrs	r2, r3
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a1b      	ldr	r3, [r3, #32]
 8003eb8:	431a      	orrs	r2, r3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	430a      	orrs	r2, r1
 8003ec0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f000 fb52 	bl	800456c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ed0:	d102      	bne.n	8003ed8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685a      	ldr	r2, [r3, #4]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ee0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003ee4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003eee:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d010      	beq.n	8003f1a <HAL_DMA_Init+0x106>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	2b04      	cmp	r3, #4
 8003efe:	d80c      	bhi.n	8003f1a <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f000 fb7b 	bl	80045fc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003f16:	605a      	str	r2, [r3, #4]
 8003f18:	e008      	b.n	8003f2c <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2201      	movs	r2, #1
 8003f36:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003f42:	2300      	movs	r3, #0
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	3708      	adds	r7, #8
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	40020407 	.word	0x40020407
 8003f50:	bffdfff8 	.word	0xbffdfff8
 8003f54:	cccccccd 	.word	0xcccccccd
 8003f58:	40020000 	.word	0x40020000
 8003f5c:	bffdfbf8 	.word	0xbffdfbf8
 8003f60:	40020400 	.word	0x40020400

08003f64 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d101      	bne.n	8003f76 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e07b      	b.n	800406e <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f022 0201 	bic.w	r2, r2, #1
 8003f84:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	4b3a      	ldr	r3, [pc, #232]	; (8004078 <HAL_DMA_DeInit+0x114>)
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d80f      	bhi.n	8003fb2 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	461a      	mov	r2, r3
 8003f98:	4b38      	ldr	r3, [pc, #224]	; (800407c <HAL_DMA_DeInit+0x118>)
 8003f9a:	4413      	add	r3, r2
 8003f9c:	4a38      	ldr	r2, [pc, #224]	; (8004080 <HAL_DMA_DeInit+0x11c>)
 8003f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003fa2:	091b      	lsrs	r3, r3, #4
 8003fa4:	009a      	lsls	r2, r3, #2
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a35      	ldr	r2, [pc, #212]	; (8004084 <HAL_DMA_DeInit+0x120>)
 8003fae:	641a      	str	r2, [r3, #64]	; 0x40
 8003fb0:	e00e      	b.n	8003fd0 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	4b33      	ldr	r3, [pc, #204]	; (8004088 <HAL_DMA_DeInit+0x124>)
 8003fba:	4413      	add	r3, r2
 8003fbc:	4a30      	ldr	r2, [pc, #192]	; (8004080 <HAL_DMA_DeInit+0x11c>)
 8003fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc2:	091b      	lsrs	r3, r3, #4
 8003fc4:	009a      	lsls	r2, r3, #2
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a2f      	ldr	r2, [pc, #188]	; (800408c <HAL_DMA_DeInit+0x128>)
 8003fce:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fdc:	f003 021c 	and.w	r2, r3, #28
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe4:	2101      	movs	r1, #1
 8003fe6:	fa01 f202 	lsl.w	r2, r1, r2
 8003fea:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f000 fabd 	bl	800456c <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004002:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d00f      	beq.n	800402c <HAL_DMA_DeInit+0xc8>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	2b04      	cmp	r3, #4
 8004012:	d80b      	bhi.n	800402c <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	f000 faf1 	bl	80045fc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800401e:	2200      	movs	r2, #0
 8004020:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800402a:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800406c:	2300      	movs	r3, #0
}
 800406e:	4618      	mov	r0, r3
 8004070:	3708      	adds	r7, #8
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	40020407 	.word	0x40020407
 800407c:	bffdfff8 	.word	0xbffdfff8
 8004080:	cccccccd 	.word	0xcccccccd
 8004084:	40020000 	.word	0x40020000
 8004088:	bffdfbf8 	.word	0xbffdfbf8
 800408c:	40020400 	.word	0x40020400

08004090 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b086      	sub	sp, #24
 8004094:	af00      	add	r7, sp, #0
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	607a      	str	r2, [r7, #4]
 800409c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800409e:	2300      	movs	r3, #0
 80040a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d101      	bne.n	80040b0 <HAL_DMA_Start_IT+0x20>
 80040ac:	2302      	movs	r3, #2
 80040ae:	e069      	b.n	8004184 <HAL_DMA_Start_IT+0xf4>
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80040be:	b2db      	uxtb	r3, r3
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d155      	bne.n	8004170 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2202      	movs	r2, #2
 80040c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2200      	movs	r2, #0
 80040d0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f022 0201 	bic.w	r2, r2, #1
 80040e0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	68b9      	ldr	r1, [r7, #8]
 80040e8:	68f8      	ldr	r0, [r7, #12]
 80040ea:	f000 fa02 	bl	80044f2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d008      	beq.n	8004108 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f042 020e 	orr.w	r2, r2, #14
 8004104:	601a      	str	r2, [r3, #0]
 8004106:	e00f      	b.n	8004128 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f022 0204 	bic.w	r2, r2, #4
 8004116:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f042 020a 	orr.w	r2, r2, #10
 8004126:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d007      	beq.n	8004146 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004140:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004144:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800414a:	2b00      	cmp	r3, #0
 800414c:	d007      	beq.n	800415e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004158:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800415c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f042 0201 	orr.w	r2, r2, #1
 800416c:	601a      	str	r2, [r3, #0]
 800416e:	e008      	b.n	8004182 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2280      	movs	r2, #128	; 0x80
 8004174:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2200      	movs	r2, #0
 800417a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004182:	7dfb      	ldrb	r3, [r7, #23]
}
 8004184:	4618      	mov	r0, r3
 8004186:	3718      	adds	r7, #24
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}

0800418c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d101      	bne.n	800419e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e04f      	b.n	800423e <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d008      	beq.n	80041bc <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2204      	movs	r2, #4
 80041ae:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e040      	b.n	800423e <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f022 020e 	bic.w	r2, r2, #14
 80041ca:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80041da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f022 0201 	bic.w	r2, r2, #1
 80041ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041f0:	f003 021c 	and.w	r2, r3, #28
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f8:	2101      	movs	r1, #1
 80041fa:	fa01 f202 	lsl.w	r2, r1, r2
 80041fe:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004208:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800420e:	2b00      	cmp	r3, #0
 8004210:	d00c      	beq.n	800422c <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800421c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004220:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004226:	687a      	ldr	r2, [r7, #4]
 8004228:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800422a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2200      	movs	r2, #0
 8004238:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	370c      	adds	r7, #12
 8004242:	46bd      	mov	sp, r7
 8004244:	bc80      	pop	{r7}
 8004246:	4770      	bx	lr

08004248 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004250:	2300      	movs	r3, #0
 8004252:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800425a:	b2db      	uxtb	r3, r3
 800425c:	2b02      	cmp	r3, #2
 800425e:	d005      	beq.n	800426c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2204      	movs	r2, #4
 8004264:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	73fb      	strb	r3, [r7, #15]
 800426a:	e047      	b.n	80042fc <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f022 020e 	bic.w	r2, r2, #14
 800427a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f022 0201 	bic.w	r2, r2, #1
 800428a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004296:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800429a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a0:	f003 021c 	and.w	r2, r3, #28
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a8:	2101      	movs	r1, #1
 80042aa:	fa01 f202 	lsl.w	r2, r1, r2
 80042ae:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80042b8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d00c      	beq.n	80042dc <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042d0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80042da:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d003      	beq.n	80042fc <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	4798      	blx	r3
    }
  }
  return status;
 80042fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3710      	adds	r7, #16
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
	...

08004308 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b084      	sub	sp, #16
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004324:	f003 031c 	and.w	r3, r3, #28
 8004328:	2204      	movs	r2, #4
 800432a:	409a      	lsls	r2, r3
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	4013      	ands	r3, r2
 8004330:	2b00      	cmp	r3, #0
 8004332:	d027      	beq.n	8004384 <HAL_DMA_IRQHandler+0x7c>
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	f003 0304 	and.w	r3, r3, #4
 800433a:	2b00      	cmp	r3, #0
 800433c:	d022      	beq.n	8004384 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0320 	and.w	r3, r3, #32
 8004348:	2b00      	cmp	r3, #0
 800434a:	d107      	bne.n	800435c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f022 0204 	bic.w	r2, r2, #4
 800435a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004360:	f003 021c 	and.w	r2, r3, #28
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004368:	2104      	movs	r1, #4
 800436a:	fa01 f202 	lsl.w	r2, r1, r2
 800436e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004374:	2b00      	cmp	r3, #0
 8004376:	f000 8081 	beq.w	800447c <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8004382:	e07b      	b.n	800447c <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004388:	f003 031c 	and.w	r3, r3, #28
 800438c:	2202      	movs	r2, #2
 800438e:	409a      	lsls	r2, r3
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	4013      	ands	r3, r2
 8004394:	2b00      	cmp	r3, #0
 8004396:	d03d      	beq.n	8004414 <HAL_DMA_IRQHandler+0x10c>
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d038      	beq.n	8004414 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0320 	and.w	r3, r3, #32
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d10b      	bne.n	80043c8 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f022 020a 	bic.w	r2, r2, #10
 80043be:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	461a      	mov	r2, r3
 80043ce:	4b2e      	ldr	r3, [pc, #184]	; (8004488 <HAL_DMA_IRQHandler+0x180>)
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d909      	bls.n	80043e8 <HAL_DMA_IRQHandler+0xe0>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043d8:	f003 031c 	and.w	r3, r3, #28
 80043dc:	4a2b      	ldr	r2, [pc, #172]	; (800448c <HAL_DMA_IRQHandler+0x184>)
 80043de:	2102      	movs	r1, #2
 80043e0:	fa01 f303 	lsl.w	r3, r1, r3
 80043e4:	6053      	str	r3, [r2, #4]
 80043e6:	e008      	b.n	80043fa <HAL_DMA_IRQHandler+0xf2>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ec:	f003 031c 	and.w	r3, r3, #28
 80043f0:	4a27      	ldr	r2, [pc, #156]	; (8004490 <HAL_DMA_IRQHandler+0x188>)
 80043f2:	2102      	movs	r1, #2
 80043f4:	fa01 f303 	lsl.w	r3, r1, r3
 80043f8:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2200      	movs	r2, #0
 80043fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004406:	2b00      	cmp	r3, #0
 8004408:	d038      	beq.n	800447c <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8004412:	e033      	b.n	800447c <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004418:	f003 031c 	and.w	r3, r3, #28
 800441c:	2208      	movs	r2, #8
 800441e:	409a      	lsls	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	4013      	ands	r3, r2
 8004424:	2b00      	cmp	r3, #0
 8004426:	d02a      	beq.n	800447e <HAL_DMA_IRQHandler+0x176>
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	f003 0308 	and.w	r3, r3, #8
 800442e:	2b00      	cmp	r3, #0
 8004430:	d025      	beq.n	800447e <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f022 020e 	bic.w	r2, r2, #14
 8004440:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004446:	f003 021c 	and.w	r2, r3, #28
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444e:	2101      	movs	r1, #1
 8004450:	fa01 f202 	lsl.w	r2, r1, r2
 8004454:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2201      	movs	r2, #1
 800445a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2200      	movs	r2, #0
 8004468:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004470:	2b00      	cmp	r3, #0
 8004472:	d004      	beq.n	800447e <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800447c:	bf00      	nop
 800447e:	bf00      	nop
}
 8004480:	3710      	adds	r7, #16
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
 8004486:	bf00      	nop
 8004488:	40020080 	.word	0x40020080
 800448c:	40020400 	.word	0x40020400
 8004490:	40020000 	.word	0x40020000

08004494 <HAL_DMA_ConfigChannelAttributes>:
  * @param ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *        This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 8004494:	b480      	push	{r7}
 8004496:	b085      	sub	sp, #20
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800449e:	2300      	movs	r3, #0
 80044a0:	72fb      	strb	r3, [r7, #11]
#if defined (CORE_CM0PLUS)
  uint32_t ccr_SECM;
#endif /* CORE_CM0PLUS */

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d103      	bne.n	80044b0 <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	72fb      	strb	r3, [r7, #11]
    return status;
 80044ac:	7afb      	ldrb	r3, [r7, #11]
 80044ae:	e01b      	b.n	80044e8 <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	f003 0310 	and.w	r3, r3, #16
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d00d      	beq.n	80044de <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d004      	beq.n	80044d6 <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80044d2:	60fb      	str	r3, [r7, #12]
 80044d4:	e003      	b.n	80044de <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80044dc:	60fb      	str	r3, [r7, #12]
  }

#endif /* CORE_CM0PLUS */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	68fa      	ldr	r2, [r7, #12]
 80044e4:	601a      	str	r2, [r3, #0]

  return status;
 80044e6:	7afb      	ldrb	r3, [r7, #11]
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3714      	adds	r7, #20
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bc80      	pop	{r7}
 80044f0:	4770      	bx	lr

080044f2 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044f2:	b480      	push	{r7}
 80044f4:	b085      	sub	sp, #20
 80044f6:	af00      	add	r7, sp, #0
 80044f8:	60f8      	str	r0, [r7, #12]
 80044fa:	60b9      	str	r1, [r7, #8]
 80044fc:	607a      	str	r2, [r7, #4]
 80044fe:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004504:	68fa      	ldr	r2, [r7, #12]
 8004506:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004508:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800450e:	2b00      	cmp	r3, #0
 8004510:	d004      	beq.n	800451c <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004516:	68fa      	ldr	r2, [r7, #12]
 8004518:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800451a:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004520:	f003 021c 	and.w	r2, r3, #28
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004528:	2101      	movs	r1, #1
 800452a:	fa01 f202 	lsl.w	r2, r1, r2
 800452e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	683a      	ldr	r2, [r7, #0]
 8004536:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	2b10      	cmp	r3, #16
 800453e:	d108      	bne.n	8004552 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	68ba      	ldr	r2, [r7, #8]
 800454e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004550:	e007      	b.n	8004562 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	68ba      	ldr	r2, [r7, #8]
 8004558:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	60da      	str	r2, [r3, #12]
}
 8004562:	bf00      	nop
 8004564:	3714      	adds	r7, #20
 8004566:	46bd      	mov	sp, r7
 8004568:	bc80      	pop	{r7}
 800456a:	4770      	bx	lr

0800456c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800456c:	b480      	push	{r7}
 800456e:	b085      	sub	sp, #20
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	461a      	mov	r2, r3
 800457a:	4b1c      	ldr	r3, [pc, #112]	; (80045ec <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 800457c:	429a      	cmp	r2, r3
 800457e:	d813      	bhi.n	80045a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004584:	089b      	lsrs	r3, r3, #2
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800458c:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	b2db      	uxtb	r3, r3
 800459a:	3b08      	subs	r3, #8
 800459c:	4a14      	ldr	r2, [pc, #80]	; (80045f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800459e:	fba2 2303 	umull	r2, r3, r2, r3
 80045a2:	091b      	lsrs	r3, r3, #4
 80045a4:	60fb      	str	r3, [r7, #12]
 80045a6:	e011      	b.n	80045cc <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ac:	089b      	lsrs	r3, r3, #2
 80045ae:	009a      	lsls	r2, r3, #2
 80045b0:	4b10      	ldr	r3, [pc, #64]	; (80045f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 80045b2:	4413      	add	r3, r2
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	3b08      	subs	r3, #8
 80045c0:	4a0b      	ldr	r2, [pc, #44]	; (80045f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80045c2:	fba2 2303 	umull	r2, r3, r2, r3
 80045c6:	091b      	lsrs	r3, r3, #4
 80045c8:	3307      	adds	r3, #7
 80045ca:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	4a0a      	ldr	r2, [pc, #40]	; (80045f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 80045d0:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	f003 031f 	and.w	r3, r3, #31
 80045d8:	2201      	movs	r2, #1
 80045da:	409a      	lsls	r2, r3
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	651a      	str	r2, [r3, #80]	; 0x50
}
 80045e0:	bf00      	nop
 80045e2:	3714      	adds	r7, #20
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bc80      	pop	{r7}
 80045e8:	4770      	bx	lr
 80045ea:	bf00      	nop
 80045ec:	40020407 	.word	0x40020407
 80045f0:	cccccccd 	.word	0xcccccccd
 80045f4:	4002081c 	.word	0x4002081c
 80045f8:	40020880 	.word	0x40020880

080045fc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800460c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800460e:	68fa      	ldr	r2, [r7, #12]
 8004610:	4b0a      	ldr	r3, [pc, #40]	; (800463c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004612:	4413      	add	r3, r2
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	461a      	mov	r2, r3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	4a08      	ldr	r2, [pc, #32]	; (8004640 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004620:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	3b01      	subs	r3, #1
 8004626:	f003 0303 	and.w	r3, r3, #3
 800462a:	2201      	movs	r2, #1
 800462c:	409a      	lsls	r2, r3
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004632:	bf00      	nop
 8004634:	3714      	adds	r7, #20
 8004636:	46bd      	mov	sp, r7
 8004638:	bc80      	pop	{r7}
 800463a:	4770      	bx	lr
 800463c:	1000823f 	.word	0x1000823f
 8004640:	40020940 	.word	0x40020940

08004644 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004644:	b480      	push	{r7}
 8004646:	b087      	sub	sp, #28
 8004648:	af00      	add	r7, sp, #0
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	460b      	mov	r3, r1
 800464e:	607a      	str	r2, [r7, #4]
 8004650:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8004652:	2300      	movs	r3, #0
 8004654:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8004656:	7afb      	ldrb	r3, [r7, #11]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d103      	bne.n	8004664 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	687a      	ldr	r2, [r7, #4]
 8004660:	605a      	str	r2, [r3, #4]
      break;
 8004662:	e002      	b.n	800466a <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	75fb      	strb	r3, [r7, #23]
      break;
 8004668:	bf00      	nop
  }

  return status;
 800466a:	7dfb      	ldrb	r3, [r7, #23]
}
 800466c:	4618      	mov	r0, r3
 800466e:	371c      	adds	r7, #28
 8004670:	46bd      	mov	sp, r7
 8004672:	bc80      	pop	{r7}
 8004674:	4770      	bx	lr

08004676 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8004676:	b480      	push	{r7}
 8004678:	b083      	sub	sp, #12
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
 800467e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d101      	bne.n	800468a <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e003      	b.n	8004692 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	683a      	ldr	r2, [r7, #0]
 800468e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004690:	2300      	movs	r3, #0
  }
}
 8004692:	4618      	mov	r0, r3
 8004694:	370c      	adds	r7, #12
 8004696:	46bd      	mov	sp, r7
 8004698:	bc80      	pop	{r7}
 800469a:	4770      	bx	lr

0800469c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800469c:	b480      	push	{r7}
 800469e:	b087      	sub	sp, #28
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80046a6:	2300      	movs	r3, #0
 80046a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80046aa:	e140      	b.n	800492e <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	2101      	movs	r1, #1
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	fa01 f303 	lsl.w	r3, r1, r3
 80046b8:	4013      	ands	r3, r2
 80046ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	f000 8132 	beq.w	8004928 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d00b      	beq.n	80046e4 <HAL_GPIO_Init+0x48>
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	2b02      	cmp	r3, #2
 80046d2:	d007      	beq.n	80046e4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80046d8:	2b11      	cmp	r3, #17
 80046da:	d003      	beq.n	80046e4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	2b12      	cmp	r3, #18
 80046e2:	d130      	bne.n	8004746 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	005b      	lsls	r3, r3, #1
 80046ee:	2203      	movs	r2, #3
 80046f0:	fa02 f303 	lsl.w	r3, r2, r3
 80046f4:	43db      	mvns	r3, r3
 80046f6:	693a      	ldr	r2, [r7, #16]
 80046f8:	4013      	ands	r3, r2
 80046fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	68da      	ldr	r2, [r3, #12]
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	005b      	lsls	r3, r3, #1
 8004704:	fa02 f303 	lsl.w	r3, r2, r3
 8004708:	693a      	ldr	r2, [r7, #16]
 800470a:	4313      	orrs	r3, r2
 800470c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	693a      	ldr	r2, [r7, #16]
 8004712:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800471a:	2201      	movs	r2, #1
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	fa02 f303 	lsl.w	r3, r2, r3
 8004722:	43db      	mvns	r3, r3
 8004724:	693a      	ldr	r2, [r7, #16]
 8004726:	4013      	ands	r3, r2
 8004728:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	091b      	lsrs	r3, r3, #4
 8004730:	f003 0201 	and.w	r2, r3, #1
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	fa02 f303 	lsl.w	r3, r2, r3
 800473a:	693a      	ldr	r2, [r7, #16]
 800473c:	4313      	orrs	r3, r2
 800473e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	693a      	ldr	r2, [r7, #16]
 8004744:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	005b      	lsls	r3, r3, #1
 8004750:	2203      	movs	r2, #3
 8004752:	fa02 f303 	lsl.w	r3, r2, r3
 8004756:	43db      	mvns	r3, r3
 8004758:	693a      	ldr	r2, [r7, #16]
 800475a:	4013      	ands	r3, r2
 800475c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	689a      	ldr	r2, [r3, #8]
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	005b      	lsls	r3, r3, #1
 8004766:	fa02 f303 	lsl.w	r3, r2, r3
 800476a:	693a      	ldr	r2, [r7, #16]
 800476c:	4313      	orrs	r3, r2
 800476e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	693a      	ldr	r2, [r7, #16]
 8004774:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	2b02      	cmp	r3, #2
 800477c:	d003      	beq.n	8004786 <HAL_GPIO_Init+0xea>
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	2b12      	cmp	r3, #18
 8004784:	d123      	bne.n	80047ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	08da      	lsrs	r2, r3, #3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	3208      	adds	r2, #8
 800478e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004792:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	f003 0307 	and.w	r3, r3, #7
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	220f      	movs	r2, #15
 800479e:	fa02 f303 	lsl.w	r3, r2, r3
 80047a2:	43db      	mvns	r3, r3
 80047a4:	693a      	ldr	r2, [r7, #16]
 80047a6:	4013      	ands	r3, r2
 80047a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	691a      	ldr	r2, [r3, #16]
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	f003 0307 	and.w	r3, r3, #7
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ba:	693a      	ldr	r2, [r7, #16]
 80047bc:	4313      	orrs	r3, r2
 80047be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	08da      	lsrs	r2, r3, #3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	3208      	adds	r2, #8
 80047c8:	6939      	ldr	r1, [r7, #16]
 80047ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	005b      	lsls	r3, r3, #1
 80047d8:	2203      	movs	r2, #3
 80047da:	fa02 f303 	lsl.w	r3, r2, r3
 80047de:	43db      	mvns	r3, r3
 80047e0:	693a      	ldr	r2, [r7, #16]
 80047e2:	4013      	ands	r3, r2
 80047e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	f003 0203 	and.w	r2, r3, #3
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	005b      	lsls	r3, r3, #1
 80047f2:	fa02 f303 	lsl.w	r3, r2, r3
 80047f6:	693a      	ldr	r2, [r7, #16]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	693a      	ldr	r2, [r7, #16]
 8004800:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800480a:	2b00      	cmp	r3, #0
 800480c:	f000 808c 	beq.w	8004928 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004810:	4a4e      	ldr	r2, [pc, #312]	; (800494c <HAL_GPIO_Init+0x2b0>)
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	089b      	lsrs	r3, r3, #2
 8004816:	3302      	adds	r3, #2
 8004818:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800481c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	f003 0303 	and.w	r3, r3, #3
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	2207      	movs	r2, #7
 8004828:	fa02 f303 	lsl.w	r3, r2, r3
 800482c:	43db      	mvns	r3, r3
 800482e:	693a      	ldr	r2, [r7, #16]
 8004830:	4013      	ands	r3, r2
 8004832:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800483a:	d00d      	beq.n	8004858 <HAL_GPIO_Init+0x1bc>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4a44      	ldr	r2, [pc, #272]	; (8004950 <HAL_GPIO_Init+0x2b4>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d007      	beq.n	8004854 <HAL_GPIO_Init+0x1b8>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	4a43      	ldr	r2, [pc, #268]	; (8004954 <HAL_GPIO_Init+0x2b8>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d101      	bne.n	8004850 <HAL_GPIO_Init+0x1b4>
 800484c:	2302      	movs	r3, #2
 800484e:	e004      	b.n	800485a <HAL_GPIO_Init+0x1be>
 8004850:	2307      	movs	r3, #7
 8004852:	e002      	b.n	800485a <HAL_GPIO_Init+0x1be>
 8004854:	2301      	movs	r3, #1
 8004856:	e000      	b.n	800485a <HAL_GPIO_Init+0x1be>
 8004858:	2300      	movs	r3, #0
 800485a:	697a      	ldr	r2, [r7, #20]
 800485c:	f002 0203 	and.w	r2, r2, #3
 8004860:	0092      	lsls	r2, r2, #2
 8004862:	4093      	lsls	r3, r2
 8004864:	693a      	ldr	r2, [r7, #16]
 8004866:	4313      	orrs	r3, r2
 8004868:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800486a:	4938      	ldr	r1, [pc, #224]	; (800494c <HAL_GPIO_Init+0x2b0>)
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	089b      	lsrs	r3, r3, #2
 8004870:	3302      	adds	r3, #2
 8004872:	693a      	ldr	r2, [r7, #16]
 8004874:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8004878:	4b37      	ldr	r3, [pc, #220]	; (8004958 <HAL_GPIO_Init+0x2bc>)
 800487a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800487e:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	43db      	mvns	r3, r3
 8004884:	693a      	ldr	r2, [r7, #16]
 8004886:	4013      	ands	r3, r2
 8004888:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004892:	2b00      	cmp	r3, #0
 8004894:	d003      	beq.n	800489e <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 8004896:	693a      	ldr	r2, [r7, #16]
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	4313      	orrs	r3, r2
 800489c:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 800489e:	4a2e      	ldr	r2, [pc, #184]	; (8004958 <HAL_GPIO_Init+0x2bc>)
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 80048a6:	4b2c      	ldr	r3, [pc, #176]	; (8004958 <HAL_GPIO_Init+0x2bc>)
 80048a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048ac:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	43db      	mvns	r3, r3
 80048b2:	693a      	ldr	r2, [r7, #16]
 80048b4:	4013      	ands	r3, r2
 80048b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d003      	beq.n	80048cc <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80048c4:	693a      	ldr	r2, [r7, #16]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 80048cc:	4a22      	ldr	r2, [pc, #136]	; (8004958 <HAL_GPIO_Init+0x2bc>)
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80048d4:	4b20      	ldr	r3, [pc, #128]	; (8004958 <HAL_GPIO_Init+0x2bc>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	43db      	mvns	r3, r3
 80048de:	693a      	ldr	r2, [r7, #16]
 80048e0:	4013      	ands	r3, r2
 80048e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d003      	beq.n	80048f8 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80048f0:	693a      	ldr	r2, [r7, #16]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80048f8:	4a17      	ldr	r2, [pc, #92]	; (8004958 <HAL_GPIO_Init+0x2bc>)
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80048fe:	4b16      	ldr	r3, [pc, #88]	; (8004958 <HAL_GPIO_Init+0x2bc>)
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	43db      	mvns	r3, r3
 8004908:	693a      	ldr	r2, [r7, #16]
 800490a:	4013      	ands	r3, r2
 800490c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004916:	2b00      	cmp	r3, #0
 8004918:	d003      	beq.n	8004922 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800491a:	693a      	ldr	r2, [r7, #16]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	4313      	orrs	r3, r2
 8004920:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004922:	4a0d      	ldr	r2, [pc, #52]	; (8004958 <HAL_GPIO_Init+0x2bc>)
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	3301      	adds	r3, #1
 800492c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	fa22 f303 	lsr.w	r3, r2, r3
 8004938:	2b00      	cmp	r3, #0
 800493a:	f47f aeb7 	bne.w	80046ac <HAL_GPIO_Init+0x10>
  }
}
 800493e:	bf00      	nop
 8004940:	bf00      	nop
 8004942:	371c      	adds	r7, #28
 8004944:	46bd      	mov	sp, r7
 8004946:	bc80      	pop	{r7}
 8004948:	4770      	bx	lr
 800494a:	bf00      	nop
 800494c:	40010000 	.word	0x40010000
 8004950:	48000400 	.word	0x48000400
 8004954:	48000800 	.word	0x48000800
 8004958:	58000800 	.word	0x58000800

0800495c <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800495c:	b480      	push	{r7}
 800495e:	b087      	sub	sp, #28
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
 8004964:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004966:	2300      	movs	r3, #0
 8004968:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800496a:	e0af      	b.n	8004acc <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800496c:	2201      	movs	r2, #1
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	fa02 f303 	lsl.w	r3, r2, r3
 8004974:	683a      	ldr	r2, [r7, #0]
 8004976:	4013      	ands	r3, r2
 8004978:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	2b00      	cmp	r3, #0
 800497e:	f000 80a2 	beq.w	8004ac6 <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8004982:	4a59      	ldr	r2, [pc, #356]	; (8004ae8 <HAL_GPIO_DeInit+0x18c>)
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	089b      	lsrs	r3, r3, #2
 8004988:	3302      	adds	r3, #2
 800498a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800498e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	f003 0303 	and.w	r3, r3, #3
 8004996:	009b      	lsls	r3, r3, #2
 8004998:	2207      	movs	r2, #7
 800499a:	fa02 f303 	lsl.w	r3, r2, r3
 800499e:	68fa      	ldr	r2, [r7, #12]
 80049a0:	4013      	ands	r3, r2
 80049a2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80049aa:	d00d      	beq.n	80049c8 <HAL_GPIO_DeInit+0x6c>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	4a4f      	ldr	r2, [pc, #316]	; (8004aec <HAL_GPIO_DeInit+0x190>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d007      	beq.n	80049c4 <HAL_GPIO_DeInit+0x68>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	4a4e      	ldr	r2, [pc, #312]	; (8004af0 <HAL_GPIO_DeInit+0x194>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d101      	bne.n	80049c0 <HAL_GPIO_DeInit+0x64>
 80049bc:	2302      	movs	r3, #2
 80049be:	e004      	b.n	80049ca <HAL_GPIO_DeInit+0x6e>
 80049c0:	2307      	movs	r3, #7
 80049c2:	e002      	b.n	80049ca <HAL_GPIO_DeInit+0x6e>
 80049c4:	2301      	movs	r3, #1
 80049c6:	e000      	b.n	80049ca <HAL_GPIO_DeInit+0x6e>
 80049c8:	2300      	movs	r3, #0
 80049ca:	697a      	ldr	r2, [r7, #20]
 80049cc:	f002 0203 	and.w	r2, r2, #3
 80049d0:	0092      	lsls	r2, r2, #2
 80049d2:	4093      	lsls	r3, r2
 80049d4:	68fa      	ldr	r2, [r7, #12]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d136      	bne.n	8004a48 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 80049da:	4b46      	ldr	r3, [pc, #280]	; (8004af4 <HAL_GPIO_DeInit+0x198>)
 80049dc:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	43db      	mvns	r3, r3
 80049e4:	4943      	ldr	r1, [pc, #268]	; (8004af4 <HAL_GPIO_DeInit+0x198>)
 80049e6:	4013      	ands	r3, r2
 80049e8:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80049ec:	4b41      	ldr	r3, [pc, #260]	; (8004af4 <HAL_GPIO_DeInit+0x198>)
 80049ee:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	43db      	mvns	r3, r3
 80049f6:	493f      	ldr	r1, [pc, #252]	; (8004af4 <HAL_GPIO_DeInit+0x198>)
 80049f8:	4013      	ands	r3, r2
 80049fa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80049fe:	4b3d      	ldr	r3, [pc, #244]	; (8004af4 <HAL_GPIO_DeInit+0x198>)
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	43db      	mvns	r3, r3
 8004a06:	493b      	ldr	r1, [pc, #236]	; (8004af4 <HAL_GPIO_DeInit+0x198>)
 8004a08:	4013      	ands	r3, r2
 8004a0a:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8004a0c:	4b39      	ldr	r3, [pc, #228]	; (8004af4 <HAL_GPIO_DeInit+0x198>)
 8004a0e:	685a      	ldr	r2, [r3, #4]
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	43db      	mvns	r3, r3
 8004a14:	4937      	ldr	r1, [pc, #220]	; (8004af4 <HAL_GPIO_DeInit+0x198>)
 8004a16:	4013      	ands	r3, r2
 8004a18:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	f003 0303 	and.w	r3, r3, #3
 8004a20:	009b      	lsls	r3, r3, #2
 8004a22:	2207      	movs	r2, #7
 8004a24:	fa02 f303 	lsl.w	r3, r2, r3
 8004a28:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004a2a:	4a2f      	ldr	r2, [pc, #188]	; (8004ae8 <HAL_GPIO_DeInit+0x18c>)
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	089b      	lsrs	r3, r3, #2
 8004a30:	3302      	adds	r3, #2
 8004a32:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	43da      	mvns	r2, r3
 8004a3a:	482b      	ldr	r0, [pc, #172]	; (8004ae8 <HAL_GPIO_DeInit+0x18c>)
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	089b      	lsrs	r3, r3, #2
 8004a40:	400a      	ands	r2, r1
 8004a42:	3302      	adds	r3, #2
 8004a44:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	005b      	lsls	r3, r3, #1
 8004a50:	2103      	movs	r1, #3
 8004a52:	fa01 f303 	lsl.w	r3, r1, r3
 8004a56:	431a      	orrs	r2, r3
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	08da      	lsrs	r2, r3, #3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	3208      	adds	r2, #8
 8004a64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	f003 0307 	and.w	r3, r3, #7
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	220f      	movs	r2, #15
 8004a72:	fa02 f303 	lsl.w	r3, r2, r3
 8004a76:	43db      	mvns	r3, r3
 8004a78:	697a      	ldr	r2, [r7, #20]
 8004a7a:	08d2      	lsrs	r2, r2, #3
 8004a7c:	4019      	ands	r1, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	3208      	adds	r2, #8
 8004a82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	689a      	ldr	r2, [r3, #8]
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	005b      	lsls	r3, r3, #1
 8004a8e:	2103      	movs	r1, #3
 8004a90:	fa01 f303 	lsl.w	r3, r1, r3
 8004a94:	43db      	mvns	r3, r3
 8004a96:	401a      	ands	r2, r3
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	685a      	ldr	r2, [r3, #4]
 8004aa0:	2101      	movs	r1, #1
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	fa01 f303 	lsl.w	r3, r1, r3
 8004aa8:	43db      	mvns	r3, r3
 8004aaa:	401a      	ands	r2, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	68da      	ldr	r2, [r3, #12]
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	005b      	lsls	r3, r3, #1
 8004ab8:	2103      	movs	r1, #3
 8004aba:	fa01 f303 	lsl.w	r3, r1, r3
 8004abe:	43db      	mvns	r3, r3
 8004ac0:	401a      	ands	r2, r3
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	60da      	str	r2, [r3, #12]
    }

    position++;
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	3301      	adds	r3, #1
 8004aca:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004acc:	683a      	ldr	r2, [r7, #0]
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	fa22 f303 	lsr.w	r3, r2, r3
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	f47f af49 	bne.w	800496c <HAL_GPIO_DeInit+0x10>
  }
}
 8004ada:	bf00      	nop
 8004adc:	bf00      	nop
 8004ade:	371c      	adds	r7, #28
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bc80      	pop	{r7}
 8004ae4:	4770      	bx	lr
 8004ae6:	bf00      	nop
 8004ae8:	40010000 	.word	0x40010000
 8004aec:	48000400 	.word	0x48000400
 8004af0:	48000800 	.word	0x48000800
 8004af4:	58000800 	.word	0x58000800

08004af8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
 8004b00:	460b      	mov	r3, r1
 8004b02:	807b      	strh	r3, [r7, #2]
 8004b04:	4613      	mov	r3, r2
 8004b06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b08:	787b      	ldrb	r3, [r7, #1]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d003      	beq.n	8004b16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004b0e:	887a      	ldrh	r2, [r7, #2]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004b14:	e002      	b.n	8004b1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004b16:	887a      	ldrh	r2, [r7, #2]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004b1c:	bf00      	nop
 8004b1e:	370c      	adds	r7, #12
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bc80      	pop	{r7}
 8004b24:	4770      	bx	lr

08004b26 <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004b26:	b480      	push	{r7}
 8004b28:	b085      	sub	sp, #20
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	6078      	str	r0, [r7, #4]
 8004b2e:	460b      	mov	r3, r1
 8004b30:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	695b      	ldr	r3, [r3, #20]
 8004b36:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004b38:	887a      	ldrh	r2, [r7, #2]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	041a      	lsls	r2, r3, #16
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	43d9      	mvns	r1, r3
 8004b44:	887b      	ldrh	r3, [r7, #2]
 8004b46:	400b      	ands	r3, r1
 8004b48:	431a      	orrs	r2, r3
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	619a      	str	r2, [r3, #24]
}
 8004b4e:	bf00      	nop
 8004b50:	3714      	adds	r7, #20
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bc80      	pop	{r7}
 8004b56:	4770      	bx	lr

08004b58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b082      	sub	sp, #8
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	4603      	mov	r3, r0
 8004b60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004b62:	4b08      	ldr	r3, [pc, #32]	; (8004b84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b64:	68da      	ldr	r2, [r3, #12]
 8004b66:	88fb      	ldrh	r3, [r7, #6]
 8004b68:	4013      	ands	r3, r2
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d006      	beq.n	8004b7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004b6e:	4a05      	ldr	r2, [pc, #20]	; (8004b84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b70:	88fb      	ldrh	r3, [r7, #6]
 8004b72:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004b74:	88fb      	ldrh	r3, [r7, #6]
 8004b76:	4618      	mov	r0, r3
 8004b78:	f7fc f8c2 	bl	8000d00 <HAL_GPIO_EXTI_Callback>
  }
}
 8004b7c:	bf00      	nop
 8004b7e:	3708      	adds	r7, #8
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	58000800 	.word	0x58000800

08004b88 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b8c:	4b04      	ldr	r3, [pc, #16]	; (8004ba0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a03      	ldr	r2, [pc, #12]	; (8004ba0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004b92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b96:	6013      	str	r3, [r2, #0]
}
 8004b98:	bf00      	nop
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bc80      	pop	{r7}
 8004b9e:	4770      	bx	lr
 8004ba0:	58000400 	.word	0x58000400

08004ba4 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b082      	sub	sp, #8
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	460b      	mov	r3, r1
 8004bae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d10c      	bne.n	8004bd0 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8004bb6:	4b13      	ldr	r3, [pc, #76]	; (8004c04 <HAL_PWR_EnterSLEEPMode+0x60>)
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bc2:	d10d      	bne.n	8004be0 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8004bc4:	f000 f83c 	bl	8004c40 <HAL_PWREx_DisableLowPowerRunMode>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d008      	beq.n	8004be0 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8004bce:	e015      	b.n	8004bfc <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8004bd0:	4b0c      	ldr	r3, [pc, #48]	; (8004c04 <HAL_PWR_EnterSLEEPMode+0x60>)
 8004bd2:	695b      	ldr	r3, [r3, #20]
 8004bd4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d101      	bne.n	8004be0 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8004bdc:	f000 f822 	bl	8004c24 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004be0:	4b09      	ldr	r3, [pc, #36]	; (8004c08 <HAL_PWR_EnterSLEEPMode+0x64>)
 8004be2:	691b      	ldr	r3, [r3, #16]
 8004be4:	4a08      	ldr	r2, [pc, #32]	; (8004c08 <HAL_PWR_EnterSLEEPMode+0x64>)
 8004be6:	f023 0304 	bic.w	r3, r3, #4
 8004bea:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8004bec:	78fb      	ldrb	r3, [r7, #3]
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d101      	bne.n	8004bf6 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004bf2:	bf30      	wfi
 8004bf4:	e002      	b.n	8004bfc <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004bf6:	bf40      	sev
    __WFE();
 8004bf8:	bf20      	wfe
    __WFE();
 8004bfa:	bf20      	wfe
  }
}
 8004bfc:	3708      	adds	r7, #8
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	bf00      	nop
 8004c04:	58000400 	.word	0x58000400
 8004c08:	e000ed00 	.word	0xe000ed00

08004c0c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8004c10:	4b03      	ldr	r3, [pc, #12]	; (8004c20 <HAL_PWREx_GetVoltageRange+0x14>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bc80      	pop	{r7}
 8004c1e:	4770      	bx	lr
 8004c20:	58000400 	.word	0x58000400

08004c24 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8004c24:	b480      	push	{r7}
 8004c26:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8004c28:	4b04      	ldr	r3, [pc, #16]	; (8004c3c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a03      	ldr	r2, [pc, #12]	; (8004c3c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8004c2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c32:	6013      	str	r3, [r2, #0]
}
 8004c34:	bf00      	nop
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bc80      	pop	{r7}
 8004c3a:	4770      	bx	lr
 8004c3c:	58000400 	.word	0x58000400

08004c40 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b083      	sub	sp, #12
 8004c44:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8004c46:	4b16      	ldr	r3, [pc, #88]	; (8004ca0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a15      	ldr	r2, [pc, #84]	; (8004ca0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004c4c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c50:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8004c52:	4b14      	ldr	r3, [pc, #80]	; (8004ca4 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2232      	movs	r2, #50	; 0x32
 8004c58:	fb02 f303 	mul.w	r3, r2, r3
 8004c5c:	4a12      	ldr	r2, [pc, #72]	; (8004ca8 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8004c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c62:	0c9b      	lsrs	r3, r3, #18
 8004c64:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004c66:	e002      	b.n	8004c6e <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	3b01      	subs	r3, #1
 8004c6c:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004c6e:	4b0c      	ldr	r3, [pc, #48]	; (8004ca0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004c70:	695b      	ldr	r3, [r3, #20]
 8004c72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c7a:	d102      	bne.n	8004c82 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d1f2      	bne.n	8004c68 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8004c82:	4b07      	ldr	r3, [pc, #28]	; (8004ca0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004c84:	695b      	ldr	r3, [r3, #20]
 8004c86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c8e:	d101      	bne.n	8004c94 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8004c90:	2303      	movs	r3, #3
 8004c92:	e000      	b.n	8004c96 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8004c94:	2300      	movs	r3, #0
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	370c      	adds	r7, #12
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bc80      	pop	{r7}
 8004c9e:	4770      	bx	lr
 8004ca0:	58000400 	.word	0x58000400
 8004ca4:	20000074 	.word	0x20000074
 8004ca8:	431bde83 	.word	0x431bde83

08004cac <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8004cb6:	4b10      	ldr	r3, [pc, #64]	; (8004cf8 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f023 0307 	bic.w	r3, r3, #7
 8004cbe:	4a0e      	ldr	r2, [pc, #56]	; (8004cf8 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8004cc0:	f043 0302 	orr.w	r3, r3, #2
 8004cc4:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004cc6:	4b0d      	ldr	r3, [pc, #52]	; (8004cfc <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004cc8:	691b      	ldr	r3, [r3, #16]
 8004cca:	4a0c      	ldr	r2, [pc, #48]	; (8004cfc <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004ccc:	f043 0304 	orr.w	r3, r3, #4
 8004cd0:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8004cd2:	79fb      	ldrb	r3, [r7, #7]
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d101      	bne.n	8004cdc <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004cd8:	bf30      	wfi
 8004cda:	e002      	b.n	8004ce2 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004cdc:	bf40      	sev
    __WFE();
 8004cde:	bf20      	wfe
    __WFE();
 8004ce0:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004ce2:	4b06      	ldr	r3, [pc, #24]	; (8004cfc <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	4a05      	ldr	r2, [pc, #20]	; (8004cfc <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004ce8:	f023 0304 	bic.w	r3, r3, #4
 8004cec:	6113      	str	r3, [r2, #16]
}
 8004cee:	bf00      	nop
 8004cf0:	370c      	adds	r7, #12
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bc80      	pop	{r7}
 8004cf6:	4770      	bx	lr
 8004cf8:	58000400 	.word	0x58000400
 8004cfc:	e000ed00 	.word	0xe000ed00

08004d00 <LL_PWR_IsEnabledBkUpAccess>:
{
 8004d00:	b480      	push	{r7}
 8004d02:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8004d04:	4b06      	ldr	r3, [pc, #24]	; (8004d20 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d10:	d101      	bne.n	8004d16 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8004d12:	2301      	movs	r3, #1
 8004d14:	e000      	b.n	8004d18 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8004d16:	2300      	movs	r3, #0
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bc80      	pop	{r7}
 8004d1e:	4770      	bx	lr
 8004d20:	58000400 	.word	0x58000400

08004d24 <LL_RCC_HSE_EnableTcxo>:
{
 8004d24:	b480      	push	{r7}
 8004d26:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8004d28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004d32:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004d36:	6013      	str	r3, [r2, #0]
}
 8004d38:	bf00      	nop
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bc80      	pop	{r7}
 8004d3e:	4770      	bx	lr

08004d40 <LL_RCC_HSE_DisableTcxo>:
{
 8004d40:	b480      	push	{r7}
 8004d42:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8004d44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004d4e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004d52:	6013      	str	r3, [r2, #0]
}
 8004d54:	bf00      	nop
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bc80      	pop	{r7}
 8004d5a:	4770      	bx	lr

08004d5c <LL_RCC_HSE_IsEnabledDiv2>:
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8004d60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d6a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d6e:	d101      	bne.n	8004d74 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8004d70:	2301      	movs	r3, #1
 8004d72:	e000      	b.n	8004d76 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8004d74:	2300      	movs	r3, #0
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bc80      	pop	{r7}
 8004d7c:	4770      	bx	lr

08004d7e <LL_RCC_HSE_Enable>:
{
 8004d7e:	b480      	push	{r7}
 8004d80:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8004d82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004d8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d90:	6013      	str	r3, [r2, #0]
}
 8004d92:	bf00      	nop
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bc80      	pop	{r7}
 8004d98:	4770      	bx	lr

08004d9a <LL_RCC_HSE_Disable>:
{
 8004d9a:	b480      	push	{r7}
 8004d9c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8004d9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004da8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004dac:	6013      	str	r3, [r2, #0]
}
 8004dae:	bf00      	nop
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bc80      	pop	{r7}
 8004db4:	4770      	bx	lr

08004db6 <LL_RCC_HSE_IsReady>:
{
 8004db6:	b480      	push	{r7}
 8004db8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8004dba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dc4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004dc8:	d101      	bne.n	8004dce <LL_RCC_HSE_IsReady+0x18>
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e000      	b.n	8004dd0 <LL_RCC_HSE_IsReady+0x1a>
 8004dce:	2300      	movs	r3, #0
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bc80      	pop	{r7}
 8004dd6:	4770      	bx	lr

08004dd8 <LL_RCC_HSI_Enable>:
{
 8004dd8:	b480      	push	{r7}
 8004dda:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004ddc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004de6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004dea:	6013      	str	r3, [r2, #0]
}
 8004dec:	bf00      	nop
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bc80      	pop	{r7}
 8004df2:	4770      	bx	lr

08004df4 <LL_RCC_HSI_Disable>:
{
 8004df4:	b480      	push	{r7}
 8004df6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8004df8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004e02:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e06:	6013      	str	r3, [r2, #0]
}
 8004e08:	bf00      	nop
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bc80      	pop	{r7}
 8004e0e:	4770      	bx	lr

08004e10 <LL_RCC_HSI_IsReady>:
{
 8004e10:	b480      	push	{r7}
 8004e12:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004e14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e22:	d101      	bne.n	8004e28 <LL_RCC_HSI_IsReady+0x18>
 8004e24:	2301      	movs	r3, #1
 8004e26:	e000      	b.n	8004e2a <LL_RCC_HSI_IsReady+0x1a>
 8004e28:	2300      	movs	r3, #0
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bc80      	pop	{r7}
 8004e30:	4770      	bx	lr

08004e32 <LL_RCC_HSI_SetCalibTrimming>:
{
 8004e32:	b480      	push	{r7}
 8004e34:	b083      	sub	sp, #12
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004e3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	061b      	lsls	r3, r3, #24
 8004e48:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	604b      	str	r3, [r1, #4]
}
 8004e50:	bf00      	nop
 8004e52:	370c      	adds	r7, #12
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bc80      	pop	{r7}
 8004e58:	4770      	bx	lr

08004e5a <LL_RCC_LSE_IsReady>:
{
 8004e5a:	b480      	push	{r7}
 8004e5c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004e5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e66:	f003 0302 	and.w	r3, r3, #2
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d101      	bne.n	8004e72 <LL_RCC_LSE_IsReady+0x18>
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e000      	b.n	8004e74 <LL_RCC_LSE_IsReady+0x1a>
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bc80      	pop	{r7}
 8004e7a:	4770      	bx	lr

08004e7c <LL_RCC_LSI_Enable>:
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8004e80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e88:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004e8c:	f043 0301 	orr.w	r3, r3, #1
 8004e90:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004e94:	bf00      	nop
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bc80      	pop	{r7}
 8004e9a:	4770      	bx	lr

08004e9c <LL_RCC_LSI_Disable>:
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8004ea0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ea4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ea8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004eac:	f023 0301 	bic.w	r3, r3, #1
 8004eb0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004eb4:	bf00      	nop
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bc80      	pop	{r7}
 8004eba:	4770      	bx	lr

08004ebc <LL_RCC_LSI_IsReady>:
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8004ec0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ec4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ec8:	f003 0302 	and.w	r3, r3, #2
 8004ecc:	2b02      	cmp	r3, #2
 8004ece:	d101      	bne.n	8004ed4 <LL_RCC_LSI_IsReady+0x18>
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e000      	b.n	8004ed6 <LL_RCC_LSI_IsReady+0x1a>
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bc80      	pop	{r7}
 8004edc:	4770      	bx	lr

08004ede <LL_RCC_MSI_Enable>:
{
 8004ede:	b480      	push	{r7}
 8004ee0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8004ee2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004eec:	f043 0301 	orr.w	r3, r3, #1
 8004ef0:	6013      	str	r3, [r2, #0]
}
 8004ef2:	bf00      	nop
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bc80      	pop	{r7}
 8004ef8:	4770      	bx	lr

08004efa <LL_RCC_MSI_Disable>:
{
 8004efa:	b480      	push	{r7}
 8004efc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8004efe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004f08:	f023 0301 	bic.w	r3, r3, #1
 8004f0c:	6013      	str	r3, [r2, #0]
}
 8004f0e:	bf00      	nop
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bc80      	pop	{r7}
 8004f14:	4770      	bx	lr

08004f16 <LL_RCC_MSI_IsReady>:
{
 8004f16:	b480      	push	{r7}
 8004f18:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8004f1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0302 	and.w	r3, r3, #2
 8004f24:	2b02      	cmp	r3, #2
 8004f26:	d101      	bne.n	8004f2c <LL_RCC_MSI_IsReady+0x16>
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e000      	b.n	8004f2e <LL_RCC_MSI_IsReady+0x18>
 8004f2c:	2300      	movs	r3, #0
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bc80      	pop	{r7}
 8004f34:	4770      	bx	lr

08004f36 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8004f36:	b480      	push	{r7}
 8004f38:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8004f3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0308 	and.w	r3, r3, #8
 8004f44:	2b08      	cmp	r3, #8
 8004f46:	d101      	bne.n	8004f4c <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e000      	b.n	8004f4e <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bc80      	pop	{r7}
 8004f54:	4770      	bx	lr

08004f56 <LL_RCC_MSI_GetRange>:
{
 8004f56:	b480      	push	{r7}
 8004f58:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8004f5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bc80      	pop	{r7}
 8004f6a:	4770      	bx	lr

08004f6c <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8004f70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f74:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f78:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bc80      	pop	{r7}
 8004f82:	4770      	bx	lr

08004f84 <LL_RCC_MSI_SetCalibTrimming>:
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8004f8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	021b      	lsls	r3, r3, #8
 8004f9a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	604b      	str	r3, [r1, #4]
}
 8004fa2:	bf00      	nop
 8004fa4:	370c      	adds	r7, #12
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bc80      	pop	{r7}
 8004faa:	4770      	bx	lr

08004fac <LL_RCC_SetSysClkSource>:
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004fb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	f023 0203 	bic.w	r2, r3, #3
 8004fbe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	608b      	str	r3, [r1, #8]
}
 8004fc8:	bf00      	nop
 8004fca:	370c      	adds	r7, #12
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bc80      	pop	{r7}
 8004fd0:	4770      	bx	lr

08004fd2 <LL_RCC_GetSysClkSource>:
{
 8004fd2:	b480      	push	{r7}
 8004fd4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004fd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f003 030c 	and.w	r3, r3, #12
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bc80      	pop	{r7}
 8004fe6:	4770      	bx	lr

08004fe8 <LL_RCC_SetAHBPrescaler>:
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8004ff0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ffa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4313      	orrs	r3, r2
 8005002:	608b      	str	r3, [r1, #8]
}
 8005004:	bf00      	nop
 8005006:	370c      	adds	r7, #12
 8005008:	46bd      	mov	sp, r7
 800500a:	bc80      	pop	{r7}
 800500c:	4770      	bx	lr

0800500e <LL_C2_RCC_SetAHBPrescaler>:
{
 800500e:	b480      	push	{r7}
 8005010:	b083      	sub	sp, #12
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8005016:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800501a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800501e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005022:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4313      	orrs	r3, r2
 800502a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800502e:	bf00      	nop
 8005030:	370c      	adds	r7, #12
 8005032:	46bd      	mov	sp, r7
 8005034:	bc80      	pop	{r7}
 8005036:	4770      	bx	lr

08005038 <LL_RCC_SetAHB3Prescaler>:
{
 8005038:	b480      	push	{r7}
 800503a:	b083      	sub	sp, #12
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005040:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005044:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005048:	f023 020f 	bic.w	r2, r3, #15
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	091b      	lsrs	r3, r3, #4
 8005050:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005054:	4313      	orrs	r3, r2
 8005056:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800505a:	bf00      	nop
 800505c:	370c      	adds	r7, #12
 800505e:	46bd      	mov	sp, r7
 8005060:	bc80      	pop	{r7}
 8005062:	4770      	bx	lr

08005064 <LL_RCC_SetAPB1Prescaler>:
{
 8005064:	b480      	push	{r7}
 8005066:	b083      	sub	sp, #12
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800506c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005076:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4313      	orrs	r3, r2
 800507e:	608b      	str	r3, [r1, #8]
}
 8005080:	bf00      	nop
 8005082:	370c      	adds	r7, #12
 8005084:	46bd      	mov	sp, r7
 8005086:	bc80      	pop	{r7}
 8005088:	4770      	bx	lr

0800508a <LL_RCC_SetAPB2Prescaler>:
{
 800508a:	b480      	push	{r7}
 800508c:	b083      	sub	sp, #12
 800508e:	af00      	add	r7, sp, #0
 8005090:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8005092:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800509c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	608b      	str	r3, [r1, #8]
}
 80050a6:	bf00      	nop
 80050a8:	370c      	adds	r7, #12
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bc80      	pop	{r7}
 80050ae:	4770      	bx	lr

080050b0 <LL_RCC_GetAHBPrescaler>:
{
 80050b0:	b480      	push	{r7}
 80050b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80050b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80050be:	4618      	mov	r0, r3
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bc80      	pop	{r7}
 80050c4:	4770      	bx	lr

080050c6 <LL_RCC_GetAHB3Prescaler>:
{
 80050c6:	b480      	push	{r7}
 80050c8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80050ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050ce:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80050d2:	011b      	lsls	r3, r3, #4
 80050d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80050d8:	4618      	mov	r0, r3
 80050da:	46bd      	mov	sp, r7
 80050dc:	bc80      	pop	{r7}
 80050de:	4770      	bx	lr

080050e0 <LL_RCC_GetAPB1Prescaler>:
{
 80050e0:	b480      	push	{r7}
 80050e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80050e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bc80      	pop	{r7}
 80050f4:	4770      	bx	lr

080050f6 <LL_RCC_GetAPB2Prescaler>:
{
 80050f6:	b480      	push	{r7}
 80050f8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80050fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8005104:	4618      	mov	r0, r3
 8005106:	46bd      	mov	sp, r7
 8005108:	bc80      	pop	{r7}
 800510a:	4770      	bx	lr

0800510c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800510c:	b480      	push	{r7}
 800510e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005110:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800511a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800511e:	6013      	str	r3, [r2, #0]
}
 8005120:	bf00      	nop
 8005122:	46bd      	mov	sp, r7
 8005124:	bc80      	pop	{r7}
 8005126:	4770      	bx	lr

08005128 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8005128:	b480      	push	{r7}
 800512a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800512c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005136:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800513a:	6013      	str	r3, [r2, #0]
}
 800513c:	bf00      	nop
 800513e:	46bd      	mov	sp, r7
 8005140:	bc80      	pop	{r7}
 8005142:	4770      	bx	lr

08005144 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8005144:	b480      	push	{r7}
 8005146:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005148:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005152:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005156:	d101      	bne.n	800515c <LL_RCC_PLL_IsReady+0x18>
 8005158:	2301      	movs	r3, #1
 800515a:	e000      	b.n	800515e <LL_RCC_PLL_IsReady+0x1a>
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	46bd      	mov	sp, r7
 8005162:	bc80      	pop	{r7}
 8005164:	4770      	bx	lr

08005166 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8005166:	b480      	push	{r7}
 8005168:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800516a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800516e:	68db      	ldr	r3, [r3, #12]
 8005170:	0a1b      	lsrs	r3, r3, #8
 8005172:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8005176:	4618      	mov	r0, r3
 8005178:	46bd      	mov	sp, r7
 800517a:	bc80      	pop	{r7}
 800517c:	4770      	bx	lr

0800517e <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800517e:	b480      	push	{r7}
 8005180:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8005182:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005186:	68db      	ldr	r3, [r3, #12]
 8005188:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 800518c:	4618      	mov	r0, r3
 800518e:	46bd      	mov	sp, r7
 8005190:	bc80      	pop	{r7}
 8005192:	4770      	bx	lr

08005194 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8005194:	b480      	push	{r7}
 8005196:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005198:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bc80      	pop	{r7}
 80051a8:	4770      	bx	lr

080051aa <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80051aa:	b480      	push	{r7}
 80051ac:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80051ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051b2:	68db      	ldr	r3, [r3, #12]
 80051b4:	f003 0303 	and.w	r3, r3, #3
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bc80      	pop	{r7}
 80051be:	4770      	bx	lr

080051c0 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80051c0:	b480      	push	{r7}
 80051c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80051c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051d2:	d101      	bne.n	80051d8 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80051d4:	2301      	movs	r3, #1
 80051d6:	e000      	b.n	80051da <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80051d8:	2300      	movs	r3, #0
}
 80051da:	4618      	mov	r0, r3
 80051dc:	46bd      	mov	sp, r7
 80051de:	bc80      	pop	{r7}
 80051e0:	4770      	bx	lr

080051e2 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80051e2:	b480      	push	{r7}
 80051e4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80051e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051ea:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80051ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051f2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80051f6:	d101      	bne.n	80051fc <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80051f8:	2301      	movs	r3, #1
 80051fa:	e000      	b.n	80051fe <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80051fc:	2300      	movs	r3, #0
}
 80051fe:	4618      	mov	r0, r3
 8005200:	46bd      	mov	sp, r7
 8005202:	bc80      	pop	{r7}
 8005204:	4770      	bx	lr

08005206 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8005206:	b480      	push	{r7}
 8005208:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800520a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800520e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005212:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005216:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800521a:	d101      	bne.n	8005220 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800521c:	2301      	movs	r3, #1
 800521e:	e000      	b.n	8005222 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	46bd      	mov	sp, r7
 8005226:	bc80      	pop	{r7}
 8005228:	4770      	bx	lr

0800522a <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800522a:	b480      	push	{r7}
 800522c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800522e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005238:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800523c:	d101      	bne.n	8005242 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800523e:	2301      	movs	r3, #1
 8005240:	e000      	b.n	8005244 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8005242:	2300      	movs	r3, #0
}
 8005244:	4618      	mov	r0, r3
 8005246:	46bd      	mov	sp, r7
 8005248:	bc80      	pop	{r7}
 800524a:	4770      	bx	lr

0800524c <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800524c:	b480      	push	{r7}
 800524e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8005250:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800525a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800525e:	d101      	bne.n	8005264 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8005260:	2301      	movs	r3, #1
 8005262:	e000      	b.n	8005266 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8005264:	2300      	movs	r3, #0
}
 8005266:	4618      	mov	r0, r3
 8005268:	46bd      	mov	sp, r7
 800526a:	bc80      	pop	{r7}
 800526c:	4770      	bx	lr
	...

08005270 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b088      	sub	sp, #32
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d101      	bne.n	8005282 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e38a      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005282:	f7ff fea6 	bl	8004fd2 <LL_RCC_GetSysClkSource>
 8005286:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005288:	f7ff ff8f 	bl	80051aa <LL_RCC_PLL_GetMainSource>
 800528c:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f003 0320 	and.w	r3, r3, #32
 8005296:	2b00      	cmp	r3, #0
 8005298:	f000 80c9 	beq.w	800542e <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800529c:	69fb      	ldr	r3, [r7, #28]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d005      	beq.n	80052ae <HAL_RCC_OscConfig+0x3e>
 80052a2:	69fb      	ldr	r3, [r7, #28]
 80052a4:	2b0c      	cmp	r3, #12
 80052a6:	d17b      	bne.n	80053a0 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80052a8:	69bb      	ldr	r3, [r7, #24]
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d178      	bne.n	80053a0 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80052ae:	f7ff fe32 	bl	8004f16 <LL_RCC_MSI_IsReady>
 80052b2:	4603      	mov	r3, r0
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d005      	beq.n	80052c4 <HAL_RCC_OscConfig+0x54>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6a1b      	ldr	r3, [r3, #32]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d101      	bne.n	80052c4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	e369      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80052c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f003 0308 	and.w	r3, r3, #8
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d005      	beq.n	80052e2 <HAL_RCC_OscConfig+0x72>
 80052d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052e0:	e006      	b.n	80052f0 <HAL_RCC_OscConfig+0x80>
 80052e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052ea:	091b      	lsrs	r3, r3, #4
 80052ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d222      	bcs.n	800533a <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f8:	4618      	mov	r0, r3
 80052fa:	f000 fd6d 	bl	8005dd8 <RCC_SetFlashLatencyFromMSIRange>
 80052fe:	4603      	mov	r3, r0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d001      	beq.n	8005308 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	e347      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005308:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005312:	f043 0308 	orr.w	r3, r3, #8
 8005316:	6013      	str	r3, [r2, #0]
 8005318:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005326:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800532a:	4313      	orrs	r3, r2
 800532c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005332:	4618      	mov	r0, r3
 8005334:	f7ff fe26 	bl	8004f84 <LL_RCC_MSI_SetCalibTrimming>
 8005338:	e021      	b.n	800537e <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800533a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005344:	f043 0308 	orr.w	r3, r3, #8
 8005348:	6013      	str	r3, [r2, #0]
 800534a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005358:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800535c:	4313      	orrs	r3, r2
 800535e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005364:	4618      	mov	r0, r3
 8005366:	f7ff fe0d 	bl	8004f84 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800536e:	4618      	mov	r0, r3
 8005370:	f000 fd32 	bl	8005dd8 <RCC_SetFlashLatencyFromMSIRange>
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d001      	beq.n	800537e <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	e30c      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800537e:	f000 fcf3 	bl	8005d68 <HAL_RCC_GetHCLKFreq>
 8005382:	4603      	mov	r3, r0
 8005384:	4ab4      	ldr	r2, [pc, #720]	; (8005658 <HAL_RCC_OscConfig+0x3e8>)
 8005386:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005388:	4bb4      	ldr	r3, [pc, #720]	; (800565c <HAL_RCC_OscConfig+0x3ec>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4618      	mov	r0, r3
 800538e:	f7fc fe55 	bl	800203c <HAL_InitTick>
 8005392:	4603      	mov	r3, r0
 8005394:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8005396:	7cfb      	ldrb	r3, [r7, #19]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d047      	beq.n	800542c <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 800539c:	7cfb      	ldrb	r3, [r7, #19]
 800539e:	e2fb      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6a1b      	ldr	r3, [r3, #32]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d02c      	beq.n	8005402 <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80053a8:	f7ff fd99 	bl	8004ede <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80053ac:	f7fc fe50 	bl	8002050 <HAL_GetTick>
 80053b0:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80053b2:	e008      	b.n	80053c6 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80053b4:	f7fc fe4c 	bl	8002050 <HAL_GetTick>
 80053b8:	4602      	mov	r2, r0
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	1ad3      	subs	r3, r2, r3
 80053be:	2b02      	cmp	r3, #2
 80053c0:	d901      	bls.n	80053c6 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e2e8      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() == 0U)
 80053c6:	f7ff fda6 	bl	8004f16 <LL_RCC_MSI_IsReady>
 80053ca:	4603      	mov	r3, r0
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d0f1      	beq.n	80053b4 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80053d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80053da:	f043 0308 	orr.w	r3, r3, #8
 80053de:	6013      	str	r3, [r2, #0]
 80053e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80053f2:	4313      	orrs	r3, r2
 80053f4:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053fa:	4618      	mov	r0, r3
 80053fc:	f7ff fdc2 	bl	8004f84 <LL_RCC_MSI_SetCalibTrimming>
 8005400:	e015      	b.n	800542e <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005402:	f7ff fd7a 	bl	8004efa <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005406:	f7fc fe23 	bl	8002050 <HAL_GetTick>
 800540a:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800540c:	e008      	b.n	8005420 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800540e:	f7fc fe1f 	bl	8002050 <HAL_GetTick>
 8005412:	4602      	mov	r2, r0
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	1ad3      	subs	r3, r2, r3
 8005418:	2b02      	cmp	r3, #2
 800541a:	d901      	bls.n	8005420 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800541c:	2303      	movs	r3, #3
 800541e:	e2bb      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() != 0U)
 8005420:	f7ff fd79 	bl	8004f16 <LL_RCC_MSI_IsReady>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d1f1      	bne.n	800540e <HAL_RCC_OscConfig+0x19e>
 800542a:	e000      	b.n	800542e <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800542c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f003 0301 	and.w	r3, r3, #1
 8005436:	2b00      	cmp	r3, #0
 8005438:	d05f      	beq.n	80054fa <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800543a:	69fb      	ldr	r3, [r7, #28]
 800543c:	2b08      	cmp	r3, #8
 800543e:	d005      	beq.n	800544c <HAL_RCC_OscConfig+0x1dc>
 8005440:	69fb      	ldr	r3, [r7, #28]
 8005442:	2b0c      	cmp	r3, #12
 8005444:	d10d      	bne.n	8005462 <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	2b03      	cmp	r3, #3
 800544a:	d10a      	bne.n	8005462 <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800544c:	f7ff fcb3 	bl	8004db6 <LL_RCC_HSE_IsReady>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d050      	beq.n	80054f8 <HAL_RCC_OscConfig+0x288>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d14c      	bne.n	80054f8 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	e29a      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8005462:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005474:	4313      	orrs	r3, r2
 8005476:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005480:	d102      	bne.n	8005488 <HAL_RCC_OscConfig+0x218>
 8005482:	f7ff fc7c 	bl	8004d7e <LL_RCC_HSE_Enable>
 8005486:	e00d      	b.n	80054a4 <HAL_RCC_OscConfig+0x234>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8005490:	d104      	bne.n	800549c <HAL_RCC_OscConfig+0x22c>
 8005492:	f7ff fc47 	bl	8004d24 <LL_RCC_HSE_EnableTcxo>
 8005496:	f7ff fc72 	bl	8004d7e <LL_RCC_HSE_Enable>
 800549a:	e003      	b.n	80054a4 <HAL_RCC_OscConfig+0x234>
 800549c:	f7ff fc7d 	bl	8004d9a <LL_RCC_HSE_Disable>
 80054a0:	f7ff fc4e 	bl	8004d40 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d012      	beq.n	80054d2 <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054ac:	f7fc fdd0 	bl	8002050 <HAL_GetTick>
 80054b0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80054b2:	e008      	b.n	80054c6 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054b4:	f7fc fdcc 	bl	8002050 <HAL_GetTick>
 80054b8:	4602      	mov	r2, r0
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	1ad3      	subs	r3, r2, r3
 80054be:	2b64      	cmp	r3, #100	; 0x64
 80054c0:	d901      	bls.n	80054c6 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 80054c2:	2303      	movs	r3, #3
 80054c4:	e268      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() == 0U)
 80054c6:	f7ff fc76 	bl	8004db6 <LL_RCC_HSE_IsReady>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d0f1      	beq.n	80054b4 <HAL_RCC_OscConfig+0x244>
 80054d0:	e013      	b.n	80054fa <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054d2:	f7fc fdbd 	bl	8002050 <HAL_GetTick>
 80054d6:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80054d8:	e008      	b.n	80054ec <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054da:	f7fc fdb9 	bl	8002050 <HAL_GetTick>
 80054de:	4602      	mov	r2, r0
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	2b64      	cmp	r3, #100	; 0x64
 80054e6:	d901      	bls.n	80054ec <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 80054e8:	2303      	movs	r3, #3
 80054ea:	e255      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() != 0U)
 80054ec:	f7ff fc63 	bl	8004db6 <LL_RCC_HSE_IsReady>
 80054f0:	4603      	mov	r3, r0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d1f1      	bne.n	80054da <HAL_RCC_OscConfig+0x26a>
 80054f6:	e000      	b.n	80054fa <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054f8:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f003 0302 	and.w	r3, r3, #2
 8005502:	2b00      	cmp	r3, #0
 8005504:	d04b      	beq.n	800559e <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005506:	69fb      	ldr	r3, [r7, #28]
 8005508:	2b04      	cmp	r3, #4
 800550a:	d005      	beq.n	8005518 <HAL_RCC_OscConfig+0x2a8>
 800550c:	69fb      	ldr	r3, [r7, #28]
 800550e:	2b0c      	cmp	r3, #12
 8005510:	d113      	bne.n	800553a <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005512:	69bb      	ldr	r3, [r7, #24]
 8005514:	2b02      	cmp	r3, #2
 8005516:	d110      	bne.n	800553a <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005518:	f7ff fc7a 	bl	8004e10 <LL_RCC_HSI_IsReady>
 800551c:	4603      	mov	r3, r0
 800551e:	2b00      	cmp	r3, #0
 8005520:	d005      	beq.n	800552e <HAL_RCC_OscConfig+0x2be>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	691b      	ldr	r3, [r3, #16]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d101      	bne.n	800552e <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e234      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	695b      	ldr	r3, [r3, #20]
 8005532:	4618      	mov	r0, r3
 8005534:	f7ff fc7d 	bl	8004e32 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005538:	e031      	b.n	800559e <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	691b      	ldr	r3, [r3, #16]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d019      	beq.n	8005576 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005542:	f7ff fc49 	bl	8004dd8 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005546:	f7fc fd83 	bl	8002050 <HAL_GetTick>
 800554a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800554c:	e008      	b.n	8005560 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800554e:	f7fc fd7f 	bl	8002050 <HAL_GetTick>
 8005552:	4602      	mov	r2, r0
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	1ad3      	subs	r3, r2, r3
 8005558:	2b02      	cmp	r3, #2
 800555a:	d901      	bls.n	8005560 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 800555c:	2303      	movs	r3, #3
 800555e:	e21b      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() == 0U)
 8005560:	f7ff fc56 	bl	8004e10 <LL_RCC_HSI_IsReady>
 8005564:	4603      	mov	r3, r0
 8005566:	2b00      	cmp	r3, #0
 8005568:	d0f1      	beq.n	800554e <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	695b      	ldr	r3, [r3, #20]
 800556e:	4618      	mov	r0, r3
 8005570:	f7ff fc5f 	bl	8004e32 <LL_RCC_HSI_SetCalibTrimming>
 8005574:	e013      	b.n	800559e <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005576:	f7ff fc3d 	bl	8004df4 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800557a:	f7fc fd69 	bl	8002050 <HAL_GetTick>
 800557e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8005580:	e008      	b.n	8005594 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005582:	f7fc fd65 	bl	8002050 <HAL_GetTick>
 8005586:	4602      	mov	r2, r0
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	1ad3      	subs	r3, r2, r3
 800558c:	2b02      	cmp	r3, #2
 800558e:	d901      	bls.n	8005594 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 8005590:	2303      	movs	r3, #3
 8005592:	e201      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() != 0U)
 8005594:	f7ff fc3c 	bl	8004e10 <LL_RCC_HSI_IsReady>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d1f1      	bne.n	8005582 <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f003 0308 	and.w	r3, r3, #8
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d06e      	beq.n	8005688 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d056      	beq.n	8005660 <HAL_RCC_OscConfig+0x3f0>
    {
      uint32_t csr_temp = RCC->CSR;
 80055b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80055ba:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	69da      	ldr	r2, [r3, #28]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f003 0310 	and.w	r3, r3, #16
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d031      	beq.n	800562e <HAL_RCC_OscConfig+0x3be>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	f003 0302 	and.w	r3, r3, #2
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d006      	beq.n	80055e2 <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d101      	bne.n	80055e2 <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e1da      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f003 0301 	and.w	r3, r3, #1
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d013      	beq.n	8005614 <HAL_RCC_OscConfig+0x3a4>
        {
          __HAL_RCC_LSI_DISABLE();
 80055ec:	f7ff fc56 	bl	8004e9c <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80055f0:	f7fc fd2e 	bl	8002050 <HAL_GetTick>
 80055f4:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80055f6:	e008      	b.n	800560a <HAL_RCC_OscConfig+0x39a>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055f8:	f7fc fd2a 	bl	8002050 <HAL_GetTick>
 80055fc:	4602      	mov	r2, r0
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	1ad3      	subs	r3, r2, r3
 8005602:	2b11      	cmp	r3, #17
 8005604:	d901      	bls.n	800560a <HAL_RCC_OscConfig+0x39a>
            {
              return HAL_TIMEOUT;
 8005606:	2303      	movs	r3, #3
 8005608:	e1c6      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
          while (LL_RCC_LSI_IsReady() != 0U)
 800560a:	f7ff fc57 	bl	8004ebc <LL_RCC_LSI_IsReady>
 800560e:	4603      	mov	r3, r0
 8005610:	2b00      	cmp	r3, #0
 8005612:	d1f1      	bne.n	80055f8 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8005614:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005618:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800561c:	f023 0210 	bic.w	r2, r3, #16
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	69db      	ldr	r3, [r3, #28]
 8005624:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005628:	4313      	orrs	r3, r2
 800562a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800562e:	f7ff fc25 	bl	8004e7c <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005632:	f7fc fd0d 	bl	8002050 <HAL_GetTick>
 8005636:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8005638:	e008      	b.n	800564c <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800563a:	f7fc fd09 	bl	8002050 <HAL_GetTick>
 800563e:	4602      	mov	r2, r0
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	1ad3      	subs	r3, r2, r3
 8005644:	2b11      	cmp	r3, #17
 8005646:	d901      	bls.n	800564c <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 8005648:	2303      	movs	r3, #3
 800564a:	e1a5      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() == 0U)
 800564c:	f7ff fc36 	bl	8004ebc <LL_RCC_LSI_IsReady>
 8005650:	4603      	mov	r3, r0
 8005652:	2b00      	cmp	r3, #0
 8005654:	d0f1      	beq.n	800563a <HAL_RCC_OscConfig+0x3ca>
 8005656:	e017      	b.n	8005688 <HAL_RCC_OscConfig+0x418>
 8005658:	20000074 	.word	0x20000074
 800565c:	20000078 	.word	0x20000078
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005660:	f7ff fc1c 	bl	8004e9c <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005664:	f7fc fcf4 	bl	8002050 <HAL_GetTick>
 8005668:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 800566a:	e008      	b.n	800567e <HAL_RCC_OscConfig+0x40e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800566c:	f7fc fcf0 	bl	8002050 <HAL_GetTick>
 8005670:	4602      	mov	r2, r0
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	2b11      	cmp	r3, #17
 8005678:	d901      	bls.n	800567e <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 800567a:	2303      	movs	r3, #3
 800567c:	e18c      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() != 0U)
 800567e:	f7ff fc1d 	bl	8004ebc <LL_RCC_LSI_IsReady>
 8005682:	4603      	mov	r3, r0
 8005684:	2b00      	cmp	r3, #0
 8005686:	d1f1      	bne.n	800566c <HAL_RCC_OscConfig+0x3fc>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 0304 	and.w	r3, r3, #4
 8005690:	2b00      	cmp	r3, #0
 8005692:	f000 80d8 	beq.w	8005846 <HAL_RCC_OscConfig+0x5d6>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8005696:	f7ff fb33 	bl	8004d00 <LL_PWR_IsEnabledBkUpAccess>
 800569a:	4603      	mov	r3, r0
 800569c:	2b00      	cmp	r3, #0
 800569e:	d113      	bne.n	80056c8 <HAL_RCC_OscConfig+0x458>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80056a0:	f7ff fa72 	bl	8004b88 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056a4:	f7fc fcd4 	bl	8002050 <HAL_GetTick>
 80056a8:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80056aa:	e008      	b.n	80056be <HAL_RCC_OscConfig+0x44e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056ac:	f7fc fcd0 	bl	8002050 <HAL_GetTick>
 80056b0:	4602      	mov	r2, r0
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	1ad3      	subs	r3, r2, r3
 80056b6:	2b02      	cmp	r3, #2
 80056b8:	d901      	bls.n	80056be <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80056ba:	2303      	movs	r3, #3
 80056bc:	e16c      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80056be:	f7ff fb1f 	bl	8004d00 <LL_PWR_IsEnabledBkUpAccess>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d0f1      	beq.n	80056ac <HAL_RCC_OscConfig+0x43c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	68db      	ldr	r3, [r3, #12]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d07b      	beq.n	80057c8 <HAL_RCC_OscConfig+0x558>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	2b85      	cmp	r3, #133	; 0x85
 80056d6:	d003      	beq.n	80056e0 <HAL_RCC_OscConfig+0x470>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	2b05      	cmp	r3, #5
 80056de:	d109      	bne.n	80056f4 <HAL_RCC_OscConfig+0x484>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80056e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056e8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80056ec:	f043 0304 	orr.w	r3, r3, #4
 80056f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056f4:	f7fc fcac 	bl	8002050 <HAL_GetTick>
 80056f8:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80056fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005702:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005706:	f043 0301 	orr.w	r3, r3, #1
 800570a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800570e:	e00a      	b.n	8005726 <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005710:	f7fc fc9e 	bl	8002050 <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	f241 3288 	movw	r2, #5000	; 0x1388
 800571e:	4293      	cmp	r3, r2
 8005720:	d901      	bls.n	8005726 <HAL_RCC_OscConfig+0x4b6>
        {
          return HAL_TIMEOUT;
 8005722:	2303      	movs	r3, #3
 8005724:	e138      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() == 0U)
 8005726:	f7ff fb98 	bl	8004e5a <LL_RCC_LSE_IsReady>
 800572a:	4603      	mov	r3, r0
 800572c:	2b00      	cmp	r3, #0
 800572e:	d0ef      	beq.n	8005710 <HAL_RCC_OscConfig+0x4a0>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	2b81      	cmp	r3, #129	; 0x81
 8005736:	d003      	beq.n	8005740 <HAL_RCC_OscConfig+0x4d0>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	2b85      	cmp	r3, #133	; 0x85
 800573e:	d121      	bne.n	8005784 <HAL_RCC_OscConfig+0x514>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005740:	f7fc fc86 	bl	8002050 <HAL_GetTick>
 8005744:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005746:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800574a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800574e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005752:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005756:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800575a:	e00a      	b.n	8005772 <HAL_RCC_OscConfig+0x502>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800575c:	f7fc fc78 	bl	8002050 <HAL_GetTick>
 8005760:	4602      	mov	r2, r0
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	1ad3      	subs	r3, r2, r3
 8005766:	f241 3288 	movw	r2, #5000	; 0x1388
 800576a:	4293      	cmp	r3, r2
 800576c:	d901      	bls.n	8005772 <HAL_RCC_OscConfig+0x502>
          {
            return HAL_TIMEOUT;
 800576e:	2303      	movs	r3, #3
 8005770:	e112      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005772:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005776:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800577a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800577e:	2b00      	cmp	r3, #0
 8005780:	d0ec      	beq.n	800575c <HAL_RCC_OscConfig+0x4ec>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8005782:	e060      	b.n	8005846 <HAL_RCC_OscConfig+0x5d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005784:	f7fc fc64 	bl	8002050 <HAL_GetTick>
 8005788:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800578a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800578e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005792:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005796:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800579a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800579e:	e00a      	b.n	80057b6 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057a0:	f7fc fc56 	bl	8002050 <HAL_GetTick>
 80057a4:	4602      	mov	r2, r0
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d901      	bls.n	80057b6 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80057b2:	2303      	movs	r3, #3
 80057b4:	e0f0      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80057b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d1ec      	bne.n	80057a0 <HAL_RCC_OscConfig+0x530>
 80057c6:	e03e      	b.n	8005846 <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057c8:	f7fc fc42 	bl	8002050 <HAL_GetTick>
 80057cc:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80057ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057d6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80057da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80057e2:	e00a      	b.n	80057fa <HAL_RCC_OscConfig+0x58a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057e4:	f7fc fc34 	bl	8002050 <HAL_GetTick>
 80057e8:	4602      	mov	r2, r0
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	1ad3      	subs	r3, r2, r3
 80057ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d901      	bls.n	80057fa <HAL_RCC_OscConfig+0x58a>
        {
          return HAL_TIMEOUT;
 80057f6:	2303      	movs	r3, #3
 80057f8:	e0ce      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80057fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005802:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005806:	2b00      	cmp	r3, #0
 8005808:	d1ec      	bne.n	80057e4 <HAL_RCC_OscConfig+0x574>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800580a:	f7fc fc21 	bl	8002050 <HAL_GetTick>
 800580e:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005810:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005814:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005818:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800581c:	f023 0301 	bic.w	r3, r3, #1
 8005820:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8005824:	e00a      	b.n	800583c <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005826:	f7fc fc13 	bl	8002050 <HAL_GetTick>
 800582a:	4602      	mov	r2, r0
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	1ad3      	subs	r3, r2, r3
 8005830:	f241 3288 	movw	r2, #5000	; 0x1388
 8005834:	4293      	cmp	r3, r2
 8005836:	d901      	bls.n	800583c <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8005838:	2303      	movs	r3, #3
 800583a:	e0ad      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() != 0U)
 800583c:	f7ff fb0d 	bl	8004e5a <LL_RCC_LSE_IsReady>
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d1ef      	bne.n	8005826 <HAL_RCC_OscConfig+0x5b6>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800584a:	2b00      	cmp	r3, #0
 800584c:	f000 80a3 	beq.w	8005996 <HAL_RCC_OscConfig+0x726>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	2b0c      	cmp	r3, #12
 8005854:	d076      	beq.n	8005944 <HAL_RCC_OscConfig+0x6d4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800585a:	2b02      	cmp	r3, #2
 800585c:	d14b      	bne.n	80058f6 <HAL_RCC_OscConfig+0x686>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800585e:	f7ff fc63 	bl	8005128 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005862:	f7fc fbf5 	bl	8002050 <HAL_GetTick>
 8005866:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8005868:	e008      	b.n	800587c <HAL_RCC_OscConfig+0x60c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800586a:	f7fc fbf1 	bl	8002050 <HAL_GetTick>
 800586e:	4602      	mov	r2, r0
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	1ad3      	subs	r3, r2, r3
 8005874:	2b0a      	cmp	r3, #10
 8005876:	d901      	bls.n	800587c <HAL_RCC_OscConfig+0x60c>
          {
            return HAL_TIMEOUT;
 8005878:	2303      	movs	r3, #3
 800587a:	e08d      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 800587c:	f7ff fc62 	bl	8005144 <LL_RCC_PLL_IsReady>
 8005880:	4603      	mov	r3, r0
 8005882:	2b00      	cmp	r3, #0
 8005884:	d1f1      	bne.n	800586a <HAL_RCC_OscConfig+0x5fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005886:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800588a:	68da      	ldr	r2, [r3, #12]
 800588c:	4b44      	ldr	r3, [pc, #272]	; (80059a0 <HAL_RCC_OscConfig+0x730>)
 800588e:	4013      	ands	r3, r2
 8005890:	687a      	ldr	r2, [r7, #4]
 8005892:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8005894:	687a      	ldr	r2, [r7, #4]
 8005896:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005898:	4311      	orrs	r1, r2
 800589a:	687a      	ldr	r2, [r7, #4]
 800589c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800589e:	0212      	lsls	r2, r2, #8
 80058a0:	4311      	orrs	r1, r2
 80058a2:	687a      	ldr	r2, [r7, #4]
 80058a4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80058a6:	4311      	orrs	r1, r2
 80058a8:	687a      	ldr	r2, [r7, #4]
 80058aa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80058ac:	4311      	orrs	r1, r2
 80058ae:	687a      	ldr	r2, [r7, #4]
 80058b0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80058b2:	430a      	orrs	r2, r1
 80058b4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80058b8:	4313      	orrs	r3, r2
 80058ba:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80058bc:	f7ff fc26 	bl	800510c <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80058c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80058ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058ce:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058d0:	f7fc fbbe 	bl	8002050 <HAL_GetTick>
 80058d4:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 80058d6:	e008      	b.n	80058ea <HAL_RCC_OscConfig+0x67a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058d8:	f7fc fbba 	bl	8002050 <HAL_GetTick>
 80058dc:	4602      	mov	r2, r0
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	2b0a      	cmp	r3, #10
 80058e4:	d901      	bls.n	80058ea <HAL_RCC_OscConfig+0x67a>
          {
            return HAL_TIMEOUT;
 80058e6:	2303      	movs	r3, #3
 80058e8:	e056      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() == 0U)
 80058ea:	f7ff fc2b 	bl	8005144 <LL_RCC_PLL_IsReady>
 80058ee:	4603      	mov	r3, r0
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d0f1      	beq.n	80058d8 <HAL_RCC_OscConfig+0x668>
 80058f4:	e04f      	b.n	8005996 <HAL_RCC_OscConfig+0x726>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058f6:	f7ff fc17 	bl	8005128 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80058fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005904:	f023 0303 	bic.w	r3, r3, #3
 8005908:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 800590a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005914:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8005918:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800591c:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800591e:	f7fc fb97 	bl	8002050 <HAL_GetTick>
 8005922:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8005924:	e008      	b.n	8005938 <HAL_RCC_OscConfig+0x6c8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005926:	f7fc fb93 	bl	8002050 <HAL_GetTick>
 800592a:	4602      	mov	r2, r0
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	1ad3      	subs	r3, r2, r3
 8005930:	2b0a      	cmp	r3, #10
 8005932:	d901      	bls.n	8005938 <HAL_RCC_OscConfig+0x6c8>
          {
            return HAL_TIMEOUT;
 8005934:	2303      	movs	r3, #3
 8005936:	e02f      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8005938:	f7ff fc04 	bl	8005144 <LL_RCC_PLL_IsReady>
 800593c:	4603      	mov	r3, r0
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1f1      	bne.n	8005926 <HAL_RCC_OscConfig+0x6b6>
 8005942:	e028      	b.n	8005996 <HAL_RCC_OscConfig+0x726>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005948:	2b01      	cmp	r3, #1
 800594a:	d101      	bne.n	8005950 <HAL_RCC_OscConfig+0x6e0>
      {
        return HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	e023      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005950:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005954:	68db      	ldr	r3, [r3, #12]
 8005956:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8005958:	69bb      	ldr	r3, [r7, #24]
 800595a:	f003 0203 	and.w	r2, r3, #3
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005962:	429a      	cmp	r2, r3
 8005964:	d115      	bne.n	8005992 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8005966:	69bb      	ldr	r3, [r7, #24]
 8005968:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005970:	429a      	cmp	r2, r3
 8005972:	d10e      	bne.n	8005992 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8005974:	69bb      	ldr	r3, [r7, #24]
 8005976:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800597e:	021b      	lsls	r3, r3, #8
 8005980:	429a      	cmp	r2, r3
 8005982:	d106      	bne.n	8005992 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800598e:	429a      	cmp	r2, r3
 8005990:	d001      	beq.n	8005996 <HAL_RCC_OscConfig+0x726>
        {
          return HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	e000      	b.n	8005998 <HAL_RCC_OscConfig+0x728>
        }
      }
    }
  }
  return HAL_OK;
 8005996:	2300      	movs	r3, #0
}
 8005998:	4618      	mov	r0, r3
 800599a:	3720      	adds	r7, #32
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}
 80059a0:	11c1808c 	.word	0x11c1808c

080059a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b084      	sub	sp, #16
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d101      	bne.n	80059b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e12c      	b.n	8005c12 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80059b8:	4b98      	ldr	r3, [pc, #608]	; (8005c1c <HAL_RCC_ClockConfig+0x278>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f003 0307 	and.w	r3, r3, #7
 80059c0:	683a      	ldr	r2, [r7, #0]
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d91b      	bls.n	80059fe <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059c6:	4b95      	ldr	r3, [pc, #596]	; (8005c1c <HAL_RCC_ClockConfig+0x278>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f023 0207 	bic.w	r2, r3, #7
 80059ce:	4993      	ldr	r1, [pc, #588]	; (8005c1c <HAL_RCC_ClockConfig+0x278>)
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059d6:	f7fc fb3b 	bl	8002050 <HAL_GetTick>
 80059da:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80059dc:	e008      	b.n	80059f0 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80059de:	f7fc fb37 	bl	8002050 <HAL_GetTick>
 80059e2:	4602      	mov	r2, r0
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	1ad3      	subs	r3, r2, r3
 80059e8:	2b02      	cmp	r3, #2
 80059ea:	d901      	bls.n	80059f0 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80059ec:	2303      	movs	r3, #3
 80059ee:	e110      	b.n	8005c12 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80059f0:	4b8a      	ldr	r3, [pc, #552]	; (8005c1c <HAL_RCC_ClockConfig+0x278>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 0307 	and.w	r3, r3, #7
 80059f8:	683a      	ldr	r2, [r7, #0]
 80059fa:	429a      	cmp	r2, r3
 80059fc:	d1ef      	bne.n	80059de <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f003 0302 	and.w	r3, r3, #2
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d016      	beq.n	8005a38 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	4618      	mov	r0, r3
 8005a10:	f7ff faea 	bl	8004fe8 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005a14:	f7fc fb1c 	bl	8002050 <HAL_GetTick>
 8005a18:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005a1a:	e008      	b.n	8005a2e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005a1c:	f7fc fb18 	bl	8002050 <HAL_GetTick>
 8005a20:	4602      	mov	r2, r0
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	1ad3      	subs	r3, r2, r3
 8005a26:	2b02      	cmp	r3, #2
 8005a28:	d901      	bls.n	8005a2e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8005a2a:	2303      	movs	r3, #3
 8005a2c:	e0f1      	b.n	8005c12 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005a2e:	f7ff fbc7 	bl	80051c0 <LL_RCC_IsActiveFlag_HPRE>
 8005a32:	4603      	mov	r3, r0
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d0f1      	beq.n	8005a1c <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f003 0320 	and.w	r3, r3, #32
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d016      	beq.n	8005a72 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	695b      	ldr	r3, [r3, #20]
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f7ff fae0 	bl	800500e <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005a4e:	f7fc faff 	bl	8002050 <HAL_GetTick>
 8005a52:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005a54:	e008      	b.n	8005a68 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005a56:	f7fc fafb 	bl	8002050 <HAL_GetTick>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	1ad3      	subs	r3, r2, r3
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	d901      	bls.n	8005a68 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e0d4      	b.n	8005c12 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005a68:	f7ff fbbb 	bl	80051e2 <LL_RCC_IsActiveFlag_C2HPRE>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d0f1      	beq.n	8005a56 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d016      	beq.n	8005aac <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	699b      	ldr	r3, [r3, #24]
 8005a82:	4618      	mov	r0, r3
 8005a84:	f7ff fad8 	bl	8005038 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005a88:	f7fc fae2 	bl	8002050 <HAL_GetTick>
 8005a8c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005a8e:	e008      	b.n	8005aa2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005a90:	f7fc fade 	bl	8002050 <HAL_GetTick>
 8005a94:	4602      	mov	r2, r0
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	1ad3      	subs	r3, r2, r3
 8005a9a:	2b02      	cmp	r3, #2
 8005a9c:	d901      	bls.n	8005aa2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8005a9e:	2303      	movs	r3, #3
 8005aa0:	e0b7      	b.n	8005c12 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005aa2:	f7ff fbb0 	bl	8005206 <LL_RCC_IsActiveFlag_SHDHPRE>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d0f1      	beq.n	8005a90 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f003 0304 	and.w	r3, r3, #4
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d016      	beq.n	8005ae6 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	68db      	ldr	r3, [r3, #12]
 8005abc:	4618      	mov	r0, r3
 8005abe:	f7ff fad1 	bl	8005064 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005ac2:	f7fc fac5 	bl	8002050 <HAL_GetTick>
 8005ac6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005ac8:	e008      	b.n	8005adc <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005aca:	f7fc fac1 	bl	8002050 <HAL_GetTick>
 8005ace:	4602      	mov	r2, r0
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	1ad3      	subs	r3, r2, r3
 8005ad4:	2b02      	cmp	r3, #2
 8005ad6:	d901      	bls.n	8005adc <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8005ad8:	2303      	movs	r3, #3
 8005ada:	e09a      	b.n	8005c12 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005adc:	f7ff fba5 	bl	800522a <LL_RCC_IsActiveFlag_PPRE1>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d0f1      	beq.n	8005aca <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f003 0308 	and.w	r3, r3, #8
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d017      	beq.n	8005b22 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	691b      	ldr	r3, [r3, #16]
 8005af6:	00db      	lsls	r3, r3, #3
 8005af8:	4618      	mov	r0, r3
 8005afa:	f7ff fac6 	bl	800508a <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005afe:	f7fc faa7 	bl	8002050 <HAL_GetTick>
 8005b02:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005b04:	e008      	b.n	8005b18 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005b06:	f7fc faa3 	bl	8002050 <HAL_GetTick>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	1ad3      	subs	r3, r2, r3
 8005b10:	2b02      	cmp	r3, #2
 8005b12:	d901      	bls.n	8005b18 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8005b14:	2303      	movs	r3, #3
 8005b16:	e07c      	b.n	8005c12 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005b18:	f7ff fb98 	bl	800524c <LL_RCC_IsActiveFlag_PPRE2>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d0f1      	beq.n	8005b06 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 0301 	and.w	r3, r3, #1
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d043      	beq.n	8005bb6 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	2b02      	cmp	r3, #2
 8005b34:	d106      	bne.n	8005b44 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8005b36:	f7ff f93e 	bl	8004db6 <LL_RCC_HSE_IsReady>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d11e      	bne.n	8005b7e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	e066      	b.n	8005c12 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	2b03      	cmp	r3, #3
 8005b4a:	d106      	bne.n	8005b5a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8005b4c:	f7ff fafa 	bl	8005144 <LL_RCC_PLL_IsReady>
 8005b50:	4603      	mov	r3, r0
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d113      	bne.n	8005b7e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	e05b      	b.n	8005c12 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d106      	bne.n	8005b70 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8005b62:	f7ff f9d8 	bl	8004f16 <LL_RCC_MSI_IsReady>
 8005b66:	4603      	mov	r3, r0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d108      	bne.n	8005b7e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e050      	b.n	8005c12 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8005b70:	f7ff f94e 	bl	8004e10 <LL_RCC_HSI_IsReady>
 8005b74:	4603      	mov	r3, r0
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d101      	bne.n	8005b7e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e049      	b.n	8005c12 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	4618      	mov	r0, r3
 8005b84:	f7ff fa12 	bl	8004fac <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b88:	f7fc fa62 	bl	8002050 <HAL_GetTick>
 8005b8c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b8e:	e00a      	b.n	8005ba6 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b90:	f7fc fa5e 	bl	8002050 <HAL_GetTick>
 8005b94:	4602      	mov	r2, r0
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	1ad3      	subs	r3, r2, r3
 8005b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d901      	bls.n	8005ba6 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8005ba2:	2303      	movs	r3, #3
 8005ba4:	e035      	b.n	8005c12 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ba6:	f7ff fa14 	bl	8004fd2 <LL_RCC_GetSysClkSource>
 8005baa:	4602      	mov	r2, r0
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	009b      	lsls	r3, r3, #2
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d1ec      	bne.n	8005b90 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005bb6:	4b19      	ldr	r3, [pc, #100]	; (8005c1c <HAL_RCC_ClockConfig+0x278>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 0307 	and.w	r3, r3, #7
 8005bbe:	683a      	ldr	r2, [r7, #0]
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d21b      	bcs.n	8005bfc <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bc4:	4b15      	ldr	r3, [pc, #84]	; (8005c1c <HAL_RCC_ClockConfig+0x278>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f023 0207 	bic.w	r2, r3, #7
 8005bcc:	4913      	ldr	r1, [pc, #76]	; (8005c1c <HAL_RCC_ClockConfig+0x278>)
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bd4:	f7fc fa3c 	bl	8002050 <HAL_GetTick>
 8005bd8:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bda:	e008      	b.n	8005bee <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005bdc:	f7fc fa38 	bl	8002050 <HAL_GetTick>
 8005be0:	4602      	mov	r2, r0
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	1ad3      	subs	r3, r2, r3
 8005be6:	2b02      	cmp	r3, #2
 8005be8:	d901      	bls.n	8005bee <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8005bea:	2303      	movs	r3, #3
 8005bec:	e011      	b.n	8005c12 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bee:	4b0b      	ldr	r3, [pc, #44]	; (8005c1c <HAL_RCC_ClockConfig+0x278>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 0307 	and.w	r3, r3, #7
 8005bf6:	683a      	ldr	r2, [r7, #0]
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	d1ef      	bne.n	8005bdc <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005bfc:	f000 f8b4 	bl	8005d68 <HAL_RCC_GetHCLKFreq>
 8005c00:	4603      	mov	r3, r0
 8005c02:	4a07      	ldr	r2, [pc, #28]	; (8005c20 <HAL_RCC_ClockConfig+0x27c>)
 8005c04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005c06:	4b07      	ldr	r3, [pc, #28]	; (8005c24 <HAL_RCC_ClockConfig+0x280>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	f7fc fa16 	bl	800203c <HAL_InitTick>
 8005c10:	4603      	mov	r3, r0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3710      	adds	r7, #16
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
 8005c1a:	bf00      	nop
 8005c1c:	58004000 	.word	0x58004000
 8005c20:	20000074 	.word	0x20000074
 8005c24:	20000078 	.word	0x20000078

08005c28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c28:	b590      	push	{r4, r7, lr}
 8005c2a:	b087      	sub	sp, #28
 8005c2c:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8005c32:	2300      	movs	r3, #0
 8005c34:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c36:	f7ff f9cc 	bl	8004fd2 <LL_RCC_GetSysClkSource>
 8005c3a:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c3c:	f7ff fab5 	bl	80051aa <LL_RCC_PLL_GetMainSource>
 8005c40:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d005      	beq.n	8005c54 <HAL_RCC_GetSysClockFreq+0x2c>
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	2b0c      	cmp	r3, #12
 8005c4c:	d139      	bne.n	8005cc2 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2b01      	cmp	r3, #1
 8005c52:	d136      	bne.n	8005cc2 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8005c54:	f7ff f96f 	bl	8004f36 <LL_RCC_MSI_IsEnabledRangeSelect>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d115      	bne.n	8005c8a <HAL_RCC_GetSysClockFreq+0x62>
 8005c5e:	f7ff f96a 	bl	8004f36 <LL_RCC_MSI_IsEnabledRangeSelect>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d106      	bne.n	8005c76 <HAL_RCC_GetSysClockFreq+0x4e>
 8005c68:	f7ff f975 	bl	8004f56 <LL_RCC_MSI_GetRange>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	0a1b      	lsrs	r3, r3, #8
 8005c70:	f003 030f 	and.w	r3, r3, #15
 8005c74:	e005      	b.n	8005c82 <HAL_RCC_GetSysClockFreq+0x5a>
 8005c76:	f7ff f979 	bl	8004f6c <LL_RCC_MSI_GetRangeAfterStandby>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	0a1b      	lsrs	r3, r3, #8
 8005c7e:	f003 030f 	and.w	r3, r3, #15
 8005c82:	4a36      	ldr	r2, [pc, #216]	; (8005d5c <HAL_RCC_GetSysClockFreq+0x134>)
 8005c84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c88:	e014      	b.n	8005cb4 <HAL_RCC_GetSysClockFreq+0x8c>
 8005c8a:	f7ff f954 	bl	8004f36 <LL_RCC_MSI_IsEnabledRangeSelect>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d106      	bne.n	8005ca2 <HAL_RCC_GetSysClockFreq+0x7a>
 8005c94:	f7ff f95f 	bl	8004f56 <LL_RCC_MSI_GetRange>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	091b      	lsrs	r3, r3, #4
 8005c9c:	f003 030f 	and.w	r3, r3, #15
 8005ca0:	e005      	b.n	8005cae <HAL_RCC_GetSysClockFreq+0x86>
 8005ca2:	f7ff f963 	bl	8004f6c <LL_RCC_MSI_GetRangeAfterStandby>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	091b      	lsrs	r3, r3, #4
 8005caa:	f003 030f 	and.w	r3, r3, #15
 8005cae:	4a2b      	ldr	r2, [pc, #172]	; (8005d5c <HAL_RCC_GetSysClockFreq+0x134>)
 8005cb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cb4:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d115      	bne.n	8005ce8 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005cc0:	e012      	b.n	8005ce8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	2b04      	cmp	r3, #4
 8005cc6:	d102      	bne.n	8005cce <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005cc8:	4b25      	ldr	r3, [pc, #148]	; (8005d60 <HAL_RCC_GetSysClockFreq+0x138>)
 8005cca:	617b      	str	r3, [r7, #20]
 8005ccc:	e00c      	b.n	8005ce8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	2b08      	cmp	r3, #8
 8005cd2:	d109      	bne.n	8005ce8 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005cd4:	f7ff f842 	bl	8004d5c <LL_RCC_HSE_IsEnabledDiv2>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	2b01      	cmp	r3, #1
 8005cdc:	d102      	bne.n	8005ce4 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8005cde:	4b20      	ldr	r3, [pc, #128]	; (8005d60 <HAL_RCC_GetSysClockFreq+0x138>)
 8005ce0:	617b      	str	r3, [r7, #20]
 8005ce2:	e001      	b.n	8005ce8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8005ce4:	4b1f      	ldr	r3, [pc, #124]	; (8005d64 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005ce6:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005ce8:	f7ff f973 	bl	8004fd2 <LL_RCC_GetSysClkSource>
 8005cec:	4603      	mov	r3, r0
 8005cee:	2b0c      	cmp	r3, #12
 8005cf0:	d12f      	bne.n	8005d52 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8005cf2:	f7ff fa5a 	bl	80051aa <LL_RCC_PLL_GetMainSource>
 8005cf6:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2b02      	cmp	r3, #2
 8005cfc:	d003      	beq.n	8005d06 <HAL_RCC_GetSysClockFreq+0xde>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2b03      	cmp	r3, #3
 8005d02:	d003      	beq.n	8005d0c <HAL_RCC_GetSysClockFreq+0xe4>
 8005d04:	e00d      	b.n	8005d22 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8005d06:	4b16      	ldr	r3, [pc, #88]	; (8005d60 <HAL_RCC_GetSysClockFreq+0x138>)
 8005d08:	60fb      	str	r3, [r7, #12]
        break;
 8005d0a:	e00d      	b.n	8005d28 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005d0c:	f7ff f826 	bl	8004d5c <LL_RCC_HSE_IsEnabledDiv2>
 8005d10:	4603      	mov	r3, r0
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	d102      	bne.n	8005d1c <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8005d16:	4b12      	ldr	r3, [pc, #72]	; (8005d60 <HAL_RCC_GetSysClockFreq+0x138>)
 8005d18:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8005d1a:	e005      	b.n	8005d28 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8005d1c:	4b11      	ldr	r3, [pc, #68]	; (8005d64 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005d1e:	60fb      	str	r3, [r7, #12]
        break;
 8005d20:	e002      	b.n	8005d28 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	60fb      	str	r3, [r7, #12]
        break;
 8005d26:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8005d28:	f7ff fa1d 	bl	8005166 <LL_RCC_PLL_GetN>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	fb03 f402 	mul.w	r4, r3, r2
 8005d34:	f7ff fa2e 	bl	8005194 <LL_RCC_PLL_GetDivider>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	091b      	lsrs	r3, r3, #4
 8005d3c:	3301      	adds	r3, #1
 8005d3e:	fbb4 f4f3 	udiv	r4, r4, r3
 8005d42:	f7ff fa1c 	bl	800517e <LL_RCC_PLL_GetR>
 8005d46:	4603      	mov	r3, r0
 8005d48:	0f5b      	lsrs	r3, r3, #29
 8005d4a:	3301      	adds	r3, #1
 8005d4c:	fbb4 f3f3 	udiv	r3, r4, r3
 8005d50:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8005d52:	697b      	ldr	r3, [r7, #20]
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	371c      	adds	r7, #28
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd90      	pop	{r4, r7, pc}
 8005d5c:	0801b014 	.word	0x0801b014
 8005d60:	00f42400 	.word	0x00f42400
 8005d64:	01e84800 	.word	0x01e84800

08005d68 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d68:	b598      	push	{r3, r4, r7, lr}
 8005d6a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8005d6c:	f7ff ff5c 	bl	8005c28 <HAL_RCC_GetSysClockFreq>
 8005d70:	4604      	mov	r4, r0
 8005d72:	f7ff f99d 	bl	80050b0 <LL_RCC_GetAHBPrescaler>
 8005d76:	4603      	mov	r3, r0
 8005d78:	091b      	lsrs	r3, r3, #4
 8005d7a:	f003 030f 	and.w	r3, r3, #15
 8005d7e:	4a03      	ldr	r2, [pc, #12]	; (8005d8c <HAL_RCC_GetHCLKFreq+0x24>)
 8005d80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d84:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	bd98      	pop	{r3, r4, r7, pc}
 8005d8c:	0801afb4 	.word	0x0801afb4

08005d90 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d90:	b598      	push	{r3, r4, r7, lr}
 8005d92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005d94:	f7ff ffe8 	bl	8005d68 <HAL_RCC_GetHCLKFreq>
 8005d98:	4604      	mov	r4, r0
 8005d9a:	f7ff f9a1 	bl	80050e0 <LL_RCC_GetAPB1Prescaler>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	0a1b      	lsrs	r3, r3, #8
 8005da2:	4a03      	ldr	r2, [pc, #12]	; (8005db0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005da4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005da8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	bd98      	pop	{r3, r4, r7, pc}
 8005db0:	0801aff4 	.word	0x0801aff4

08005db4 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005db4:	b598      	push	{r3, r4, r7, lr}
 8005db6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8005db8:	f7ff ffd6 	bl	8005d68 <HAL_RCC_GetHCLKFreq>
 8005dbc:	4604      	mov	r4, r0
 8005dbe:	f7ff f99a 	bl	80050f6 <LL_RCC_GetAPB2Prescaler>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	0adb      	lsrs	r3, r3, #11
 8005dc6:	4a03      	ldr	r2, [pc, #12]	; (8005dd4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005dc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dcc:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	bd98      	pop	{r3, r4, r7, pc}
 8005dd4:	0801aff4 	.word	0x0801aff4

08005dd8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8005dd8:	b590      	push	{r4, r7, lr}
 8005dda:	b085      	sub	sp, #20
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	091b      	lsrs	r3, r3, #4
 8005de4:	f003 030f 	and.w	r3, r3, #15
 8005de8:	4a10      	ldr	r2, [pc, #64]	; (8005e2c <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8005dea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dee:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8005df0:	f7ff f969 	bl	80050c6 <LL_RCC_GetAHB3Prescaler>
 8005df4:	4603      	mov	r3, r0
 8005df6:	091b      	lsrs	r3, r3, #4
 8005df8:	f003 030f 	and.w	r3, r3, #15
 8005dfc:	4a0c      	ldr	r2, [pc, #48]	; (8005e30 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8005dfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e02:	68fa      	ldr	r2, [r7, #12]
 8005e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e08:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	4a09      	ldr	r2, [pc, #36]	; (8005e34 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8005e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e12:	0c9c      	lsrs	r4, r3, #18
 8005e14:	f7fe fefa 	bl	8004c0c <HAL_PWREx_GetVoltageRange>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	4619      	mov	r1, r3
 8005e1c:	4620      	mov	r0, r4
 8005e1e:	f000 f80b 	bl	8005e38 <RCC_SetFlashLatency>
 8005e22:	4603      	mov	r3, r0
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	3714      	adds	r7, #20
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bd90      	pop	{r4, r7, pc}
 8005e2c:	0801b014 	.word	0x0801b014
 8005e30:	0801afb4 	.word	0x0801afb4
 8005e34:	431bde83 	.word	0x431bde83

08005e38 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b08e      	sub	sp, #56	; 0x38
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8005e42:	4a3c      	ldr	r2, [pc, #240]	; (8005f34 <RCC_SetFlashLatency+0xfc>)
 8005e44:	f107 0320 	add.w	r3, r7, #32
 8005e48:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005e4c:	6018      	str	r0, [r3, #0]
 8005e4e:	3304      	adds	r3, #4
 8005e50:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8005e52:	4a39      	ldr	r2, [pc, #228]	; (8005f38 <RCC_SetFlashLatency+0x100>)
 8005e54:	f107 0318 	add.w	r3, r7, #24
 8005e58:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005e5c:	6018      	str	r0, [r3, #0]
 8005e5e:	3304      	adds	r3, #4
 8005e60:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8005e62:	4a36      	ldr	r2, [pc, #216]	; (8005f3c <RCC_SetFlashLatency+0x104>)
 8005e64:	f107 030c 	add.w	r3, r7, #12
 8005e68:	ca07      	ldmia	r2, {r0, r1, r2}
 8005e6a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8005e6e:	2300      	movs	r3, #0
 8005e70:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e78:	d11d      	bne.n	8005eb6 <RCC_SetFlashLatency+0x7e>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	633b      	str	r3, [r7, #48]	; 0x30
 8005e7e:	e016      	b.n	8005eae <RCC_SetFlashLatency+0x76>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8005e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e82:	005b      	lsls	r3, r3, #1
 8005e84:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005e88:	4413      	add	r3, r2
 8005e8a:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005e8e:	461a      	mov	r2, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d808      	bhi.n	8005ea8 <RCC_SetFlashLatency+0x70>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005e96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e98:	009b      	lsls	r3, r3, #2
 8005e9a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005e9e:	4413      	add	r3, r2
 8005ea0:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8005ea4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005ea6:	e023      	b.n	8005ef0 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eaa:	3301      	adds	r3, #1
 8005eac:	633b      	str	r3, [r7, #48]	; 0x30
 8005eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eb0:	2b02      	cmp	r3, #2
 8005eb2:	d9e5      	bls.n	8005e80 <RCC_SetFlashLatency+0x48>
 8005eb4:	e01c      	b.n	8005ef0 <RCC_SetFlashLatency+0xb8>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005eba:	e016      	b.n	8005eea <RCC_SetFlashLatency+0xb2>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8005ebc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ebe:	005b      	lsls	r3, r3, #1
 8005ec0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005ec4:	4413      	add	r3, r2
 8005ec6:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8005eca:	461a      	mov	r2, r3
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d808      	bhi.n	8005ee4 <RCC_SetFlashLatency+0xac>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ed4:	009b      	lsls	r3, r3, #2
 8005ed6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005eda:	4413      	add	r3, r2
 8005edc:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8005ee0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005ee2:	e005      	b.n	8005ef0 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005eea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eec:	2b02      	cmp	r3, #2
 8005eee:	d9e5      	bls.n	8005ebc <RCC_SetFlashLatency+0x84>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005ef0:	4b13      	ldr	r3, [pc, #76]	; (8005f40 <RCC_SetFlashLatency+0x108>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f023 0207 	bic.w	r2, r3, #7
 8005ef8:	4911      	ldr	r1, [pc, #68]	; (8005f40 <RCC_SetFlashLatency+0x108>)
 8005efa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005efc:	4313      	orrs	r3, r2
 8005efe:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005f00:	f7fc f8a6 	bl	8002050 <HAL_GetTick>
 8005f04:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8005f06:	e008      	b.n	8005f1a <RCC_SetFlashLatency+0xe2>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005f08:	f7fc f8a2 	bl	8002050 <HAL_GetTick>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	2b02      	cmp	r3, #2
 8005f14:	d901      	bls.n	8005f1a <RCC_SetFlashLatency+0xe2>
    {
      return HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	e007      	b.n	8005f2a <RCC_SetFlashLatency+0xf2>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8005f1a:	4b09      	ldr	r3, [pc, #36]	; (8005f40 <RCC_SetFlashLatency+0x108>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 0307 	and.w	r3, r3, #7
 8005f22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005f24:	429a      	cmp	r2, r3
 8005f26:	d1ef      	bne.n	8005f08 <RCC_SetFlashLatency+0xd0>
    }
  }
  return HAL_OK;
 8005f28:	2300      	movs	r3, #0
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	3738      	adds	r7, #56	; 0x38
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}
 8005f32:	bf00      	nop
 8005f34:	0801aa3c 	.word	0x0801aa3c
 8005f38:	0801aa44 	.word	0x0801aa44
 8005f3c:	0801aa4c 	.word	0x0801aa4c
 8005f40:	58004000 	.word	0x58004000

08005f44 <LL_RCC_LSE_IsReady>:
{
 8005f44:	b480      	push	{r7}
 8005f46:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005f48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f50:	f003 0302 	and.w	r3, r3, #2
 8005f54:	2b02      	cmp	r3, #2
 8005f56:	d101      	bne.n	8005f5c <LL_RCC_LSE_IsReady+0x18>
 8005f58:	2301      	movs	r3, #1
 8005f5a:	e000      	b.n	8005f5e <LL_RCC_LSE_IsReady+0x1a>
 8005f5c:	2300      	movs	r3, #0
}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bc80      	pop	{r7}
 8005f64:	4770      	bx	lr

08005f66 <LL_RCC_SetUSARTClockSource>:
{
 8005f66:	b480      	push	{r7}
 8005f68:	b083      	sub	sp, #12
 8005f6a:	af00      	add	r7, sp, #0
 8005f6c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8005f6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f72:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	0c1b      	lsrs	r3, r3, #16
 8005f7a:	43db      	mvns	r3, r3
 8005f7c:	401a      	ands	r2, r3
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005f86:	4313      	orrs	r3, r2
 8005f88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005f8c:	bf00      	nop
 8005f8e:	370c      	adds	r7, #12
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bc80      	pop	{r7}
 8005f94:	4770      	bx	lr

08005f96 <LL_RCC_SetI2SClockSource>:
{
 8005f96:	b480      	push	{r7}
 8005f98:	b083      	sub	sp, #12
 8005f9a:	af00      	add	r7, sp, #0
 8005f9c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8005f9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fa6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005faa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005fb6:	bf00      	nop
 8005fb8:	370c      	adds	r7, #12
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bc80      	pop	{r7}
 8005fbe:	4770      	bx	lr

08005fc0 <LL_RCC_SetLPUARTClockSource>:
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b083      	sub	sp, #12
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8005fc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fd0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005fd4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005fe0:	bf00      	nop
 8005fe2:	370c      	adds	r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bc80      	pop	{r7}
 8005fe8:	4770      	bx	lr

08005fea <LL_RCC_SetI2CClockSource>:
{
 8005fea:	b480      	push	{r7}
 8005fec:	b083      	sub	sp, #12
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8005ff2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ff6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	091b      	lsrs	r3, r3, #4
 8005ffe:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006002:	43db      	mvns	r3, r3
 8006004:	401a      	ands	r2, r3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	011b      	lsls	r3, r3, #4
 800600a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800600e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006012:	4313      	orrs	r3, r2
 8006014:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006018:	bf00      	nop
 800601a:	370c      	adds	r7, #12
 800601c:	46bd      	mov	sp, r7
 800601e:	bc80      	pop	{r7}
 8006020:	4770      	bx	lr

08006022 <LL_RCC_SetLPTIMClockSource>:
{
 8006022:	b480      	push	{r7}
 8006024:	b083      	sub	sp, #12
 8006026:	af00      	add	r7, sp, #0
 8006028:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800602a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800602e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	0c1b      	lsrs	r3, r3, #16
 8006036:	041b      	lsls	r3, r3, #16
 8006038:	43db      	mvns	r3, r3
 800603a:	401a      	ands	r2, r3
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	041b      	lsls	r3, r3, #16
 8006040:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006044:	4313      	orrs	r3, r2
 8006046:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800604a:	bf00      	nop
 800604c:	370c      	adds	r7, #12
 800604e:	46bd      	mov	sp, r7
 8006050:	bc80      	pop	{r7}
 8006052:	4770      	bx	lr

08006054 <LL_RCC_SetRNGClockSource>:
{
 8006054:	b480      	push	{r7}
 8006056:	b083      	sub	sp, #12
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800605c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006060:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006064:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8006068:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	4313      	orrs	r3, r2
 8006070:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006074:	bf00      	nop
 8006076:	370c      	adds	r7, #12
 8006078:	46bd      	mov	sp, r7
 800607a:	bc80      	pop	{r7}
 800607c:	4770      	bx	lr

0800607e <LL_RCC_SetADCClockSource>:
{
 800607e:	b480      	push	{r7}
 8006080:	b083      	sub	sp, #12
 8006082:	af00      	add	r7, sp, #0
 8006084:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006086:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800608a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800608e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006092:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4313      	orrs	r3, r2
 800609a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800609e:	bf00      	nop
 80060a0:	370c      	adds	r7, #12
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bc80      	pop	{r7}
 80060a6:	4770      	bx	lr

080060a8 <LL_RCC_SetRTCClockSource>:
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80060b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80060bc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80060c8:	bf00      	nop
 80060ca:	370c      	adds	r7, #12
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bc80      	pop	{r7}
 80060d0:	4770      	bx	lr

080060d2 <LL_RCC_GetRTCClockSource>:
{
 80060d2:	b480      	push	{r7}
 80060d4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80060d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060de:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bc80      	pop	{r7}
 80060e8:	4770      	bx	lr

080060ea <LL_RCC_ForceBackupDomainReset>:
{
 80060ea:	b480      	push	{r7}
 80060ec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80060ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060f6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80060fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006102:	bf00      	nop
 8006104:	46bd      	mov	sp, r7
 8006106:	bc80      	pop	{r7}
 8006108:	4770      	bx	lr

0800610a <LL_RCC_ReleaseBackupDomainReset>:
{
 800610a:	b480      	push	{r7}
 800610c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800610e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006112:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006116:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800611a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800611e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006122:	bf00      	nop
 8006124:	46bd      	mov	sp, r7
 8006126:	bc80      	pop	{r7}
 8006128:	4770      	bx	lr
	...

0800612c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b086      	sub	sp, #24
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8006134:	2300      	movs	r3, #0
 8006136:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8006138:	2300      	movs	r3, #0
 800613a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800613c:	2300      	movs	r3, #0
 800613e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006148:	2b00      	cmp	r3, #0
 800614a:	d058      	beq.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 800614c:	f7fe fd1c 	bl	8004b88 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006150:	f7fb ff7e 	bl	8002050 <HAL_GetTick>
 8006154:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006156:	e009      	b.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006158:	f7fb ff7a 	bl	8002050 <HAL_GetTick>
 800615c:	4602      	mov	r2, r0
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	1ad3      	subs	r3, r2, r3
 8006162:	2b02      	cmp	r3, #2
 8006164:	d902      	bls.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8006166:	2303      	movs	r3, #3
 8006168:	74fb      	strb	r3, [r7, #19]
        break;
 800616a:	e006      	b.n	800617a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800616c:	4b7b      	ldr	r3, [pc, #492]	; (800635c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006174:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006178:	d1ee      	bne.n	8006158 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 800617a:	7cfb      	ldrb	r3, [r7, #19]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d13c      	bne.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8006180:	f7ff ffa7 	bl	80060d2 <LL_RCC_GetRTCClockSource>
 8006184:	4602      	mov	r2, r0
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800618a:	429a      	cmp	r2, r3
 800618c:	d00f      	beq.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800618e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006192:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006196:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800619a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800619c:	f7ff ffa5 	bl	80060ea <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 80061a0:	f7ff ffb3 	bl	800610a <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80061a4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	f003 0302 	and.w	r3, r3, #2
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d014      	beq.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061b8:	f7fb ff4a 	bl	8002050 <HAL_GetTick>
 80061bc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 80061be:	e00b      	b.n	80061d8 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061c0:	f7fb ff46 	bl	8002050 <HAL_GetTick>
 80061c4:	4602      	mov	r2, r0
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	1ad3      	subs	r3, r2, r3
 80061ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d902      	bls.n	80061d8 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 80061d2:	2303      	movs	r3, #3
 80061d4:	74fb      	strb	r3, [r7, #19]
            break;
 80061d6:	e004      	b.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 80061d8:	f7ff feb4 	bl	8005f44 <LL_RCC_LSE_IsReady>
 80061dc:	4603      	mov	r3, r0
 80061de:	2b01      	cmp	r3, #1
 80061e0:	d1ee      	bne.n	80061c0 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 80061e2:	7cfb      	ldrb	r3, [r7, #19]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d105      	bne.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061ec:	4618      	mov	r0, r3
 80061ee:	f7ff ff5b 	bl	80060a8 <LL_RCC_SetRTCClockSource>
 80061f2:	e004      	b.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80061f4:	7cfb      	ldrb	r3, [r7, #19]
 80061f6:	74bb      	strb	r3, [r7, #18]
 80061f8:	e001      	b.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061fa:	7cfb      	ldrb	r3, [r7, #19]
 80061fc:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f003 0301 	and.w	r3, r3, #1
 8006206:	2b00      	cmp	r3, #0
 8006208:	d004      	beq.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	4618      	mov	r0, r3
 8006210:	f7ff fea9 	bl	8005f66 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f003 0302 	and.w	r3, r3, #2
 800621c:	2b00      	cmp	r3, #0
 800621e:	d004      	beq.n	800622a <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	4618      	mov	r0, r3
 8006226:	f7ff fe9e 	bl	8005f66 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f003 0320 	and.w	r3, r3, #32
 8006232:	2b00      	cmp	r3, #0
 8006234:	d004      	beq.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	691b      	ldr	r3, [r3, #16]
 800623a:	4618      	mov	r0, r3
 800623c:	f7ff fec0 	bl	8005fc0 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006248:	2b00      	cmp	r3, #0
 800624a:	d004      	beq.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6a1b      	ldr	r3, [r3, #32]
 8006250:	4618      	mov	r0, r3
 8006252:	f7ff fee6 	bl	8006022 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800625e:	2b00      	cmp	r3, #0
 8006260:	d004      	beq.n	800626c <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006266:	4618      	mov	r0, r3
 8006268:	f7ff fedb 	bl	8006022 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006274:	2b00      	cmp	r3, #0
 8006276:	d004      	beq.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800627c:	4618      	mov	r0, r3
 800627e:	f7ff fed0 	bl	8006022 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800628a:	2b00      	cmp	r3, #0
 800628c:	d004      	beq.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	695b      	ldr	r3, [r3, #20]
 8006292:	4618      	mov	r0, r3
 8006294:	f7ff fea9 	bl	8005fea <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d004      	beq.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	699b      	ldr	r3, [r3, #24]
 80062a8:	4618      	mov	r0, r3
 80062aa:	f7ff fe9e 	bl	8005fea <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d004      	beq.n	80062c4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	69db      	ldr	r3, [r3, #28]
 80062be:	4618      	mov	r0, r3
 80062c0:	f7ff fe93 	bl	8005fea <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f003 0310 	and.w	r3, r3, #16
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d011      	beq.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	68db      	ldr	r3, [r3, #12]
 80062d4:	4618      	mov	r0, r3
 80062d6:	f7ff fe5e 	bl	8005f96 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	68db      	ldr	r3, [r3, #12]
 80062de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062e2:	d107      	bne.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80062e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80062ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80062f2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d010      	beq.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006304:	4618      	mov	r0, r3
 8006306:	f7ff fea5 	bl	8006054 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800630e:	2b00      	cmp	r3, #0
 8006310:	d107      	bne.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8006312:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006316:	68db      	ldr	r3, [r3, #12]
 8006318:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800631c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006320:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800632a:	2b00      	cmp	r3, #0
 800632c:	d011      	beq.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006332:	4618      	mov	r0, r3
 8006334:	f7ff fea3 	bl	800607e <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800633c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006340:	d107      	bne.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006342:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006346:	68db      	ldr	r3, [r3, #12]
 8006348:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800634c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006350:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8006352:	7cbb      	ldrb	r3, [r7, #18]
}
 8006354:	4618      	mov	r0, r3
 8006356:	3718      	adds	r7, #24
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}
 800635c:	58000400 	.word	0x58000400

08006360 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b084      	sub	sp, #16
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d068      	beq.n	8006444 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8006378:	b2db      	uxtb	r3, r3
 800637a:	2b00      	cmp	r3, #0
 800637c:	d106      	bne.n	800638c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2200      	movs	r2, #0
 8006382:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f7fb fb36 	bl	80019f8 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2202      	movs	r2, #2
 8006390:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006394:	4b2e      	ldr	r3, [pc, #184]	; (8006450 <HAL_RTC_Init+0xf0>)
 8006396:	22ca      	movs	r2, #202	; 0xca
 8006398:	625a      	str	r2, [r3, #36]	; 0x24
 800639a:	4b2d      	ldr	r3, [pc, #180]	; (8006450 <HAL_RTC_Init+0xf0>)
 800639c:	2253      	movs	r2, #83	; 0x53
 800639e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f000 f9fb 	bl	800679c <RTC_EnterInitMode>
 80063a6:	4603      	mov	r3, r0
 80063a8:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 80063aa:	7bfb      	ldrb	r3, [r7, #15]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d13f      	bne.n	8006430 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80063b0:	4b27      	ldr	r3, [pc, #156]	; (8006450 <HAL_RTC_Init+0xf0>)
 80063b2:	699b      	ldr	r3, [r3, #24]
 80063b4:	4a26      	ldr	r2, [pc, #152]	; (8006450 <HAL_RTC_Init+0xf0>)
 80063b6:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 80063ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063be:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80063c0:	4b23      	ldr	r3, [pc, #140]	; (8006450 <HAL_RTC_Init+0xf0>)
 80063c2:	699a      	ldr	r2, [r3, #24]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6859      	ldr	r1, [r3, #4]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	691b      	ldr	r3, [r3, #16]
 80063cc:	4319      	orrs	r1, r3
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	699b      	ldr	r3, [r3, #24]
 80063d2:	430b      	orrs	r3, r1
 80063d4:	491e      	ldr	r1, [pc, #120]	; (8006450 <HAL_RTC_Init+0xf0>)
 80063d6:	4313      	orrs	r3, r2
 80063d8:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	68da      	ldr	r2, [r3, #12]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	041b      	lsls	r3, r3, #16
 80063e4:	491a      	ldr	r1, [pc, #104]	; (8006450 <HAL_RTC_Init+0xf0>)
 80063e6:	4313      	orrs	r3, r2
 80063e8:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 80063ea:	4b19      	ldr	r3, [pc, #100]	; (8006450 <HAL_RTC_Init+0xf0>)
 80063ec:	68db      	ldr	r3, [r3, #12]
 80063ee:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063fa:	430b      	orrs	r3, r1
 80063fc:	4914      	ldr	r1, [pc, #80]	; (8006450 <HAL_RTC_Init+0xf0>)
 80063fe:	4313      	orrs	r3, r2
 8006400:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f000 f9fe 	bl	8006804 <RTC_ExitInitMode>
 8006408:	4603      	mov	r3, r0
 800640a:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800640c:	7bfb      	ldrb	r3, [r7, #15]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d10e      	bne.n	8006430 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 8006412:	4b0f      	ldr	r3, [pc, #60]	; (8006450 <HAL_RTC_Init+0xf0>)
 8006414:	699b      	ldr	r3, [r3, #24]
 8006416:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6a19      	ldr	r1, [r3, #32]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	69db      	ldr	r3, [r3, #28]
 8006422:	4319      	orrs	r1, r3
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	695b      	ldr	r3, [r3, #20]
 8006428:	430b      	orrs	r3, r1
 800642a:	4909      	ldr	r1, [pc, #36]	; (8006450 <HAL_RTC_Init+0xf0>)
 800642c:	4313      	orrs	r3, r2
 800642e:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006430:	4b07      	ldr	r3, [pc, #28]	; (8006450 <HAL_RTC_Init+0xf0>)
 8006432:	22ff      	movs	r2, #255	; 0xff
 8006434:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 8006436:	7bfb      	ldrb	r3, [r7, #15]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d103      	bne.n	8006444 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2201      	movs	r2, #1
 8006440:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 8006444:	7bfb      	ldrb	r3, [r7, #15]
}
 8006446:	4618      	mov	r0, r3
 8006448:	3710      	adds	r7, #16
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}
 800644e:	bf00      	nop
 8006450:	40002800 	.word	0x40002800

08006454 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006454:	b590      	push	{r4, r7, lr}
 8006456:	b087      	sub	sp, #28
 8006458:	af00      	add	r7, sp, #0
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	60b9      	str	r1, [r7, #8]
 800645e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8006460:	2300      	movs	r3, #0
 8006462:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800646a:	2b01      	cmp	r3, #1
 800646c:	d101      	bne.n	8006472 <HAL_RTC_SetAlarm_IT+0x1e>
 800646e:	2302      	movs	r3, #2
 8006470:	e0e5      	b.n	800663e <HAL_RTC_SetAlarm_IT+0x1ea>
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2201      	movs	r2, #1
 8006476:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2202      	movs	r2, #2
 800647e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8006482:	4b71      	ldr	r3, [pc, #452]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006484:	68db      	ldr	r3, [r3, #12]
 8006486:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800648a:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006492:	d05c      	beq.n	800654e <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d136      	bne.n	8006508 <HAL_RTC_SetAlarm_IT+0xb4>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800649a:	4b6b      	ldr	r3, [pc, #428]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800649c:	699b      	ldr	r3, [r3, #24]
 800649e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d102      	bne.n	80064ac <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 80064a6:	68bb      	ldr	r3, [r7, #8]
 80064a8:	2200      	movs	r2, #0
 80064aa:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	781b      	ldrb	r3, [r3, #0]
 80064b0:	4618      	mov	r0, r3
 80064b2:	f000 f9e5 	bl	8006880 <RTC_ByteToBcd2>
 80064b6:	4603      	mov	r3, r0
 80064b8:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	785b      	ldrb	r3, [r3, #1]
 80064be:	4618      	mov	r0, r3
 80064c0:	f000 f9de 	bl	8006880 <RTC_ByteToBcd2>
 80064c4:	4603      	mov	r3, r0
 80064c6:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80064c8:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	789b      	ldrb	r3, [r3, #2]
 80064ce:	4618      	mov	r0, r3
 80064d0:	f000 f9d6 	bl	8006880 <RTC_ByteToBcd2>
 80064d4:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80064d6:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	78db      	ldrb	r3, [r3, #3]
 80064de:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80064e0:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80064ea:	4618      	mov	r0, r3
 80064ec:	f000 f9c8 	bl	8006880 <RTC_ByteToBcd2>
 80064f0:	4603      	mov	r3, r0
 80064f2:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80064f4:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80064fc:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006502:	4313      	orrs	r3, r2
 8006504:	617b      	str	r3, [r7, #20]
 8006506:	e022      	b.n	800654e <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8006508:	4b4f      	ldr	r3, [pc, #316]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800650a:	699b      	ldr	r3, [r3, #24]
 800650c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006510:	2b00      	cmp	r3, #0
 8006512:	d102      	bne.n	800651a <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	2200      	movs	r2, #0
 8006518:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	781b      	ldrb	r3, [r3, #0]
 800651e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	785b      	ldrb	r3, [r3, #1]
 8006524:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006526:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006528:	68ba      	ldr	r2, [r7, #8]
 800652a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800652c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	78db      	ldrb	r3, [r3, #3]
 8006532:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006534:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800653c:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800653e:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006544:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800654a:	4313      	orrs	r3, r2
 800654c:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800654e:	4b3e      	ldr	r3, [pc, #248]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006550:	22ca      	movs	r2, #202	; 0xca
 8006552:	625a      	str	r2, [r3, #36]	; 0x24
 8006554:	4b3c      	ldr	r3, [pc, #240]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006556:	2253      	movs	r2, #83	; 0x53
 8006558:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800655e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006562:	d12c      	bne.n	80065be <HAL_RTC_SetAlarm_IT+0x16a>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006564:	4b38      	ldr	r3, [pc, #224]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006566:	699b      	ldr	r3, [r3, #24]
 8006568:	4a37      	ldr	r2, [pc, #220]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800656a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800656e:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006570:	4b35      	ldr	r3, [pc, #212]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006572:	2201      	movs	r2, #1
 8006574:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800657c:	d107      	bne.n	800658e <HAL_RTC_SetAlarm_IT+0x13a>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	699a      	ldr	r2, [r3, #24]
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	69db      	ldr	r3, [r3, #28]
 8006586:	4930      	ldr	r1, [pc, #192]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006588:	4313      	orrs	r3, r2
 800658a:	644b      	str	r3, [r1, #68]	; 0x44
 800658c:	e006      	b.n	800659c <HAL_RTC_SetAlarm_IT+0x148>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800658e:	4a2e      	ldr	r2, [pc, #184]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8006594:	4a2c      	ldr	r2, [pc, #176]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	699b      	ldr	r3, [r3, #24]
 800659a:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 800659c:	4a2a      	ldr	r2, [pc, #168]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065a8:	f043 0201 	orr.w	r2, r3, #1
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80065b0:	4b25      	ldr	r3, [pc, #148]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80065b2:	699b      	ldr	r3, [r3, #24]
 80065b4:	4a24      	ldr	r2, [pc, #144]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80065b6:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 80065ba:	6193      	str	r3, [r2, #24]
 80065bc:	e02b      	b.n	8006616 <HAL_RTC_SetAlarm_IT+0x1c2>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80065be:	4b22      	ldr	r3, [pc, #136]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80065c0:	699b      	ldr	r3, [r3, #24]
 80065c2:	4a21      	ldr	r2, [pc, #132]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80065c4:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 80065c8:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80065ca:	4b1f      	ldr	r3, [pc, #124]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80065cc:	2202      	movs	r2, #2
 80065ce:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065d6:	d107      	bne.n	80065e8 <HAL_RTC_SetAlarm_IT+0x194>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	699a      	ldr	r2, [r3, #24]
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	69db      	ldr	r3, [r3, #28]
 80065e0:	4919      	ldr	r1, [pc, #100]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80065e2:	4313      	orrs	r3, r2
 80065e4:	64cb      	str	r3, [r1, #76]	; 0x4c
 80065e6:	e006      	b.n	80065f6 <HAL_RTC_SetAlarm_IT+0x1a2>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 80065e8:	4a17      	ldr	r2, [pc, #92]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 80065ee:	4a16      	ldr	r2, [pc, #88]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	699b      	ldr	r3, [r3, #24]
 80065f4:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 80065f6:	4a14      	ldr	r2, [pc, #80]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006602:	f043 0202 	orr.w	r2, r3, #2
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800660a:	4b0f      	ldr	r3, [pc, #60]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800660c:	699b      	ldr	r3, [r3, #24]
 800660e:	4a0e      	ldr	r2, [pc, #56]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006610:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 8006614:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8006616:	4b0d      	ldr	r3, [pc, #52]	; (800664c <HAL_RTC_SetAlarm_IT+0x1f8>)
 8006618:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800661c:	4a0b      	ldr	r2, [pc, #44]	; (800664c <HAL_RTC_SetAlarm_IT+0x1f8>)
 800661e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006622:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006626:	4b08      	ldr	r3, [pc, #32]	; (8006648 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006628:	22ff      	movs	r2, #255	; 0xff
 800662a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	2201      	movs	r2, #1
 8006630:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	2200      	movs	r2, #0
 8006638:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800663c:	2300      	movs	r3, #0
}
 800663e:	4618      	mov	r0, r3
 8006640:	371c      	adds	r7, #28
 8006642:	46bd      	mov	sp, r7
 8006644:	bd90      	pop	{r4, r7, pc}
 8006646:	bf00      	nop
 8006648:	40002800 	.word	0x40002800
 800664c:	58000800 	.word	0x58000800

08006650 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8006650:	b480      	push	{r7}
 8006652:	b083      	sub	sp, #12
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006660:	2b01      	cmp	r3, #1
 8006662:	d101      	bne.n	8006668 <HAL_RTC_DeactivateAlarm+0x18>
 8006664:	2302      	movs	r3, #2
 8006666:	e042      	b.n	80066ee <HAL_RTC_DeactivateAlarm+0x9e>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2201      	movs	r2, #1
 800666c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2202      	movs	r2, #2
 8006674:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006678:	4b1f      	ldr	r3, [pc, #124]	; (80066f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 800667a:	22ca      	movs	r2, #202	; 0xca
 800667c:	625a      	str	r2, [r3, #36]	; 0x24
 800667e:	4b1e      	ldr	r3, [pc, #120]	; (80066f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 8006680:	2253      	movs	r2, #83	; 0x53
 8006682:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800668a:	d112      	bne.n	80066b2 <HAL_RTC_DeactivateAlarm+0x62>
  {
    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 800668c:	4b1a      	ldr	r3, [pc, #104]	; (80066f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 800668e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006690:	4a19      	ldr	r2, [pc, #100]	; (80066f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 8006692:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006696:	6453      	str	r3, [r2, #68]	; 0x44

    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006698:	4b17      	ldr	r3, [pc, #92]	; (80066f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 800669a:	699b      	ldr	r3, [r3, #24]
 800669c:	4a16      	ldr	r2, [pc, #88]	; (80066f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 800669e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80066a2:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066a8:	f023 0201 	bic.w	r2, r3, #1
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	631a      	str	r2, [r3, #48]	; 0x30
 80066b0:	e011      	b.n	80066d6 <HAL_RTC_DeactivateAlarm+0x86>
  }
  else
  {
    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80066b2:	4b11      	ldr	r3, [pc, #68]	; (80066f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 80066b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066b6:	4a10      	ldr	r2, [pc, #64]	; (80066f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 80066b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80066bc:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80066be:	4b0e      	ldr	r3, [pc, #56]	; (80066f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 80066c0:	699b      	ldr	r3, [r3, #24]
 80066c2:	4a0d      	ldr	r2, [pc, #52]	; (80066f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 80066c4:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 80066c8:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ce:	f023 0202 	bic.w	r2, r3, #2
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	631a      	str	r2, [r3, #48]	; 0x30
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80066d6:	4b08      	ldr	r3, [pc, #32]	; (80066f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 80066d8:	22ff      	movs	r2, #255	; 0xff
 80066da:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2201      	movs	r2, #1
 80066e0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80066ec:	2300      	movs	r3, #0
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	370c      	adds	r7, #12
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bc80      	pop	{r7}
 80066f6:	4770      	bx	lr
 80066f8:	40002800 	.word	0x40002800

080066fc <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b084      	sub	sp, #16
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8006704:	4b11      	ldr	r3, [pc, #68]	; (800674c <HAL_RTC_AlarmIRQHandler+0x50>)
 8006706:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800670c:	4013      	ands	r3, r2
 800670e:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f003 0301 	and.w	r3, r3, #1
 8006716:	2b00      	cmp	r3, #0
 8006718:	d005      	beq.n	8006726 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800671a:	4b0c      	ldr	r3, [pc, #48]	; (800674c <HAL_RTC_AlarmIRQHandler+0x50>)
 800671c:	2201      	movs	r2, #1
 800671e:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	f7fb fe25 	bl	8002370 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	f003 0302 	and.w	r3, r3, #2
 800672c:	2b00      	cmp	r3, #0
 800672e:	d005      	beq.n	800673c <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8006730:	4b06      	ldr	r3, [pc, #24]	; (800674c <HAL_RTC_AlarmIRQHandler+0x50>)
 8006732:	2202      	movs	r2, #2
 8006734:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 f94a 	bl	80069d0 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 8006744:	bf00      	nop
 8006746:	3710      	adds	r7, #16
 8006748:	46bd      	mov	sp, r7
 800674a:	bd80      	pop	{r7, pc}
 800674c:	40002800 	.word	0x40002800

08006750 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b084      	sub	sp, #16
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  SET_BIT(RTC->ICSR, RTC_RSF_MASK);
 8006758:	4b0f      	ldr	r3, [pc, #60]	; (8006798 <HAL_RTC_WaitForSynchro+0x48>)
 800675a:	68db      	ldr	r3, [r3, #12]
 800675c:	4a0e      	ldr	r2, [pc, #56]	; (8006798 <HAL_RTC_WaitForSynchro+0x48>)
 800675e:	f063 03a0 	orn	r3, r3, #160	; 0xa0
 8006762:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8006764:	f7fb fc74 	bl	8002050 <HAL_GetTick>
 8006768:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800676a:	e009      	b.n	8006780 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800676c:	f7fb fc70 	bl	8002050 <HAL_GetTick>
 8006770:	4602      	mov	r2, r0
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	1ad3      	subs	r3, r2, r3
 8006776:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800677a:	d901      	bls.n	8006780 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800677c:	2303      	movs	r3, #3
 800677e:	e006      	b.n	800678e <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8006780:	4b05      	ldr	r3, [pc, #20]	; (8006798 <HAL_RTC_WaitForSynchro+0x48>)
 8006782:	68db      	ldr	r3, [r3, #12]
 8006784:	f003 0320 	and.w	r3, r3, #32
 8006788:	2b00      	cmp	r3, #0
 800678a:	d0ef      	beq.n	800676c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800678c:	2300      	movs	r3, #0
}
 800678e:	4618      	mov	r0, r3
 8006790:	3710      	adds	r7, #16
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
 8006796:	bf00      	nop
 8006798:	40002800 	.word	0x40002800

0800679c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b084      	sub	sp, #16
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80067a4:	2300      	movs	r3, #0
 80067a6:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80067a8:	4b15      	ldr	r3, [pc, #84]	; (8006800 <RTC_EnterInitMode+0x64>)
 80067aa:	68db      	ldr	r3, [r3, #12]
 80067ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d120      	bne.n	80067f6 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80067b4:	4b12      	ldr	r3, [pc, #72]	; (8006800 <RTC_EnterInitMode+0x64>)
 80067b6:	68db      	ldr	r3, [r3, #12]
 80067b8:	4a11      	ldr	r2, [pc, #68]	; (8006800 <RTC_EnterInitMode+0x64>)
 80067ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067be:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80067c0:	f7fb fc46 	bl	8002050 <HAL_GetTick>
 80067c4:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80067c6:	e00d      	b.n	80067e4 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80067c8:	f7fb fc42 	bl	8002050 <HAL_GetTick>
 80067cc:	4602      	mov	r2, r0
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	1ad3      	subs	r3, r2, r3
 80067d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80067d6:	d905      	bls.n	80067e4 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80067d8:	2303      	movs	r3, #3
 80067da:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2203      	movs	r2, #3
 80067e0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80067e4:	4b06      	ldr	r3, [pc, #24]	; (8006800 <RTC_EnterInitMode+0x64>)
 80067e6:	68db      	ldr	r3, [r3, #12]
 80067e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d102      	bne.n	80067f6 <RTC_EnterInitMode+0x5a>
 80067f0:	7bfb      	ldrb	r3, [r7, #15]
 80067f2:	2b03      	cmp	r3, #3
 80067f4:	d1e8      	bne.n	80067c8 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 80067f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3710      	adds	r7, #16
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}
 8006800:	40002800 	.word	0x40002800

08006804 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800680c:	2300      	movs	r3, #0
 800680e:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8006810:	4b1a      	ldr	r3, [pc, #104]	; (800687c <RTC_ExitInitMode+0x78>)
 8006812:	68db      	ldr	r3, [r3, #12]
 8006814:	4a19      	ldr	r2, [pc, #100]	; (800687c <RTC_ExitInitMode+0x78>)
 8006816:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800681a:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800681c:	4b17      	ldr	r3, [pc, #92]	; (800687c <RTC_ExitInitMode+0x78>)
 800681e:	699b      	ldr	r3, [r3, #24]
 8006820:	f003 0320 	and.w	r3, r3, #32
 8006824:	2b00      	cmp	r3, #0
 8006826:	d10c      	bne.n	8006842 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f7ff ff91 	bl	8006750 <HAL_RTC_WaitForSynchro>
 800682e:	4603      	mov	r3, r0
 8006830:	2b00      	cmp	r3, #0
 8006832:	d01e      	beq.n	8006872 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2203      	movs	r2, #3
 8006838:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800683c:	2303      	movs	r3, #3
 800683e:	73fb      	strb	r3, [r7, #15]
 8006840:	e017      	b.n	8006872 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006842:	4b0e      	ldr	r3, [pc, #56]	; (800687c <RTC_ExitInitMode+0x78>)
 8006844:	699b      	ldr	r3, [r3, #24]
 8006846:	4a0d      	ldr	r2, [pc, #52]	; (800687c <RTC_ExitInitMode+0x78>)
 8006848:	f023 0320 	bic.w	r3, r3, #32
 800684c:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f7ff ff7e 	bl	8006750 <HAL_RTC_WaitForSynchro>
 8006854:	4603      	mov	r3, r0
 8006856:	2b00      	cmp	r3, #0
 8006858:	d005      	beq.n	8006866 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2203      	movs	r2, #3
 800685e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8006862:	2303      	movs	r3, #3
 8006864:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006866:	4b05      	ldr	r3, [pc, #20]	; (800687c <RTC_ExitInitMode+0x78>)
 8006868:	699b      	ldr	r3, [r3, #24]
 800686a:	4a04      	ldr	r2, [pc, #16]	; (800687c <RTC_ExitInitMode+0x78>)
 800686c:	f043 0320 	orr.w	r3, r3, #32
 8006870:	6193      	str	r3, [r2, #24]
  }

  return status;
 8006872:	7bfb      	ldrb	r3, [r7, #15]
}
 8006874:	4618      	mov	r0, r3
 8006876:	3710      	adds	r7, #16
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}
 800687c:	40002800 	.word	0x40002800

08006880 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006880:	b480      	push	{r7}
 8006882:	b085      	sub	sp, #20
 8006884:	af00      	add	r7, sp, #0
 8006886:	4603      	mov	r3, r0
 8006888:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800688a:	2300      	movs	r3, #0
 800688c:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800688e:	79fb      	ldrb	r3, [r7, #7]
 8006890:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8006892:	e005      	b.n	80068a0 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	3301      	adds	r3, #1
 8006898:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800689a:	7afb      	ldrb	r3, [r7, #11]
 800689c:	3b0a      	subs	r3, #10
 800689e:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 80068a0:	7afb      	ldrb	r3, [r7, #11]
 80068a2:	2b09      	cmp	r3, #9
 80068a4:	d8f6      	bhi.n	8006894 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	b2db      	uxtb	r3, r3
 80068aa:	011b      	lsls	r3, r3, #4
 80068ac:	b2da      	uxtb	r2, r3
 80068ae:	7afb      	ldrb	r3, [r7, #11]
 80068b0:	4313      	orrs	r3, r2
 80068b2:	b2db      	uxtb	r3, r3
}
 80068b4:	4618      	mov	r0, r3
 80068b6:	3714      	adds	r7, #20
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bc80      	pop	{r7}
 80068bc:	4770      	bx	lr
	...

080068c0 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b083      	sub	sp, #12
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80068ce:	2b01      	cmp	r3, #1
 80068d0:	d101      	bne.n	80068d6 <HAL_RTCEx_EnableBypassShadow+0x16>
 80068d2:	2302      	movs	r3, #2
 80068d4:	e01f      	b.n	8006916 <HAL_RTCEx_EnableBypassShadow+0x56>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2201      	movs	r2, #1
 80068da:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2202      	movs	r2, #2
 80068e2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80068e6:	4b0e      	ldr	r3, [pc, #56]	; (8006920 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80068e8:	22ca      	movs	r2, #202	; 0xca
 80068ea:	625a      	str	r2, [r3, #36]	; 0x24
 80068ec:	4b0c      	ldr	r3, [pc, #48]	; (8006920 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80068ee:	2253      	movs	r2, #83	; 0x53
 80068f0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80068f2:	4b0b      	ldr	r3, [pc, #44]	; (8006920 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80068f4:	699b      	ldr	r3, [r3, #24]
 80068f6:	4a0a      	ldr	r2, [pc, #40]	; (8006920 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80068f8:	f043 0320 	orr.w	r3, r3, #32
 80068fc:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80068fe:	4b08      	ldr	r3, [pc, #32]	; (8006920 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006900:	22ff      	movs	r2, #255	; 0xff
 8006902:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2201      	movs	r2, #1
 8006908:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2200      	movs	r2, #0
 8006910:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006914:	2300      	movs	r3, #0
}
 8006916:	4618      	mov	r0, r3
 8006918:	370c      	adds	r7, #12
 800691a:	46bd      	mov	sp, r7
 800691c:	bc80      	pop	{r7}
 800691e:	4770      	bx	lr
 8006920:	40002800 	.word	0x40002800

08006924 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 8006924:	b480      	push	{r7}
 8006926:	b083      	sub	sp, #12
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006932:	2b01      	cmp	r3, #1
 8006934:	d101      	bne.n	800693a <HAL_RTCEx_SetSSRU_IT+0x16>
 8006936:	2302      	movs	r3, #2
 8006938:	e027      	b.n	800698a <HAL_RTCEx_SetSSRU_IT+0x66>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2201      	movs	r2, #1
 800693e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2202      	movs	r2, #2
 8006946:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800694a:	4b12      	ldr	r3, [pc, #72]	; (8006994 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800694c:	22ca      	movs	r2, #202	; 0xca
 800694e:	625a      	str	r2, [r3, #36]	; 0x24
 8006950:	4b10      	ldr	r3, [pc, #64]	; (8006994 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006952:	2253      	movs	r2, #83	; 0x53
 8006954:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8006956:	4b0f      	ldr	r3, [pc, #60]	; (8006994 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006958:	699b      	ldr	r3, [r3, #24]
 800695a:	4a0e      	ldr	r2, [pc, #56]	; (8006994 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800695c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006960:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8006962:	4b0d      	ldr	r3, [pc, #52]	; (8006998 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8006964:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006968:	4a0b      	ldr	r2, [pc, #44]	; (8006998 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800696a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800696e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006972:	4b08      	ldr	r3, [pc, #32]	; (8006994 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006974:	22ff      	movs	r2, #255	; 0xff
 8006976:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2201      	movs	r2, #1
 800697c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006988:	2300      	movs	r3, #0
}
 800698a:	4618      	mov	r0, r3
 800698c:	370c      	adds	r7, #12
 800698e:	46bd      	mov	sp, r7
 8006990:	bc80      	pop	{r7}
 8006992:	4770      	bx	lr
 8006994:	40002800 	.word	0x40002800
 8006998:	58000800 	.word	0x58000800

0800699c <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b082      	sub	sp, #8
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 80069a4:	4b09      	ldr	r3, [pc, #36]	; (80069cc <HAL_RTCEx_SSRUIRQHandler+0x30>)
 80069a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d005      	beq.n	80069bc <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 80069b0:	4b06      	ldr	r3, [pc, #24]	; (80069cc <HAL_RTCEx_SSRUIRQHandler+0x30>)
 80069b2:	2240      	movs	r2, #64	; 0x40
 80069b4:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f7fb fce4 	bl	8002384 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2201      	movs	r2, #1
 80069c0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 80069c4:	bf00      	nop
 80069c6:	3708      	adds	r7, #8
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd80      	pop	{r7, pc}
 80069cc:	40002800 	.word	0x40002800

080069d0 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b083      	sub	sp, #12
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80069d8:	bf00      	nop
 80069da:	370c      	adds	r7, #12
 80069dc:	46bd      	mov	sp, r7
 80069de:	bc80      	pop	{r7}
 80069e0:	4770      	bx	lr
	...

080069e4 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b087      	sub	sp, #28
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	60f8      	str	r0, [r7, #12]
 80069ec:	60b9      	str	r1, [r7, #8]
 80069ee:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 80069f0:	4b07      	ldr	r3, [pc, #28]	; (8006a10 <HAL_RTCEx_BKUPWrite+0x2c>)
 80069f2:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	697a      	ldr	r2, [r7, #20]
 80069fa:	4413      	add	r3, r2
 80069fc:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	601a      	str	r2, [r3, #0]
}
 8006a04:	bf00      	nop
 8006a06:	371c      	adds	r7, #28
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bc80      	pop	{r7}
 8006a0c:	4770      	bx	lr
 8006a0e:	bf00      	nop
 8006a10:	4000b100 	.word	0x4000b100

08006a14 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b085      	sub	sp, #20
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8006a1e:	4b07      	ldr	r3, [pc, #28]	; (8006a3c <HAL_RTCEx_BKUPRead+0x28>)
 8006a20:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	009b      	lsls	r3, r3, #2
 8006a26:	68fa      	ldr	r2, [r7, #12]
 8006a28:	4413      	add	r3, r2
 8006a2a:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	3714      	adds	r7, #20
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bc80      	pop	{r7}
 8006a38:	4770      	bx	lr
 8006a3a:	bf00      	nop
 8006a3c:	4000b100 	.word	0x4000b100

08006a40 <LL_PWR_SetRadioBusyTrigger>:
{
 8006a40:	b480      	push	{r7}
 8006a42:	b083      	sub	sp, #12
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8006a48:	4b06      	ldr	r3, [pc, #24]	; (8006a64 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006a50:	4904      	ldr	r1, [pc, #16]	; (8006a64 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	608b      	str	r3, [r1, #8]
}
 8006a58:	bf00      	nop
 8006a5a:	370c      	adds	r7, #12
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bc80      	pop	{r7}
 8006a60:	4770      	bx	lr
 8006a62:	bf00      	nop
 8006a64:	58000400 	.word	0x58000400

08006a68 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8006a68:	b480      	push	{r7}
 8006a6a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006a6c:	4b05      	ldr	r3, [pc, #20]	; (8006a84 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8006a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a72:	4a04      	ldr	r2, [pc, #16]	; (8006a84 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8006a74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006a7c:	bf00      	nop
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bc80      	pop	{r7}
 8006a82:	4770      	bx	lr
 8006a84:	58000400 	.word	0x58000400

08006a88 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8006a88:	b480      	push	{r7}
 8006a8a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006a8c:	4b05      	ldr	r3, [pc, #20]	; (8006aa4 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8006a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a92:	4a04      	ldr	r2, [pc, #16]	; (8006aa4 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8006a94:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006a98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006a9c:	bf00      	nop
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bc80      	pop	{r7}
 8006aa2:	4770      	bx	lr
 8006aa4:	58000400 	.word	0x58000400

08006aa8 <LL_PWR_ClearFlag_RFBUSY>:
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8006aac:	4b03      	ldr	r3, [pc, #12]	; (8006abc <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8006aae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006ab2:	619a      	str	r2, [r3, #24]
}
 8006ab4:	bf00      	nop
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bc80      	pop	{r7}
 8006aba:	4770      	bx	lr
 8006abc:	58000400 	.word	0x58000400

08006ac0 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8006ac4:	4b06      	ldr	r3, [pc, #24]	; (8006ae0 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8006ac6:	695b      	ldr	r3, [r3, #20]
 8006ac8:	f003 0302 	and.w	r3, r3, #2
 8006acc:	2b02      	cmp	r3, #2
 8006ace:	d101      	bne.n	8006ad4 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	e000      	b.n	8006ad6 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8006ad4:	2300      	movs	r3, #0
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bc80      	pop	{r7}
 8006adc:	4770      	bx	lr
 8006ade:	bf00      	nop
 8006ae0:	58000400 	.word	0x58000400

08006ae4 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8006ae8:	4b06      	ldr	r3, [pc, #24]	; (8006b04 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8006aea:	695b      	ldr	r3, [r3, #20]
 8006aec:	f003 0304 	and.w	r3, r3, #4
 8006af0:	2b04      	cmp	r3, #4
 8006af2:	d101      	bne.n	8006af8 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8006af4:	2301      	movs	r3, #1
 8006af6:	e000      	b.n	8006afa <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8006af8:	2300      	movs	r3, #0
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bc80      	pop	{r7}
 8006b00:	4770      	bx	lr
 8006b02:	bf00      	nop
 8006b04:	58000400 	.word	0x58000400

08006b08 <LL_RCC_RF_DisableReset>:
{
 8006b08:	b480      	push	{r7}
 8006b0a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8006b0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b14:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006b18:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006b1c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8006b20:	bf00      	nop
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bc80      	pop	{r7}
 8006b26:	4770      	bx	lr

08006b28 <LL_RCC_IsRFUnderReset>:
{
 8006b28:	b480      	push	{r7}
 8006b2a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8006b2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b30:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b34:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006b3c:	d101      	bne.n	8006b42 <LL_RCC_IsRFUnderReset+0x1a>
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e000      	b.n	8006b44 <LL_RCC_IsRFUnderReset+0x1c>
 8006b42:	2300      	movs	r3, #0
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bc80      	pop	{r7}
 8006b4a:	4770      	bx	lr

08006b4c <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b083      	sub	sp, #12
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8006b54:	4b06      	ldr	r3, [pc, #24]	; (8006b70 <LL_EXTI_EnableIT_32_63+0x24>)
 8006b56:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006b5a:	4905      	ldr	r1, [pc, #20]	; (8006b70 <LL_EXTI_EnableIT_32_63+0x24>)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006b64:	bf00      	nop
 8006b66:	370c      	adds	r7, #12
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bc80      	pop	{r7}
 8006b6c:	4770      	bx	lr
 8006b6e:	bf00      	nop
 8006b70:	58000800 	.word	0x58000800

08006b74 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b084      	sub	sp, #16
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d103      	bne.n	8006b8a <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8006b82:	2301      	movs	r3, #1
 8006b84:	73fb      	strb	r3, [r7, #15]
    return status;
 8006b86:	7bfb      	ldrb	r3, [r7, #15]
 8006b88:	e04b      	b.n	8006c22 <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	799b      	ldrb	r3, [r3, #6]
 8006b92:	b2db      	uxtb	r3, r3
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d105      	bne.n	8006ba4 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f7fb f83c 	bl	8001c1c <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2202      	movs	r2, #2
 8006ba8:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 8006baa:	f7ff ffad 	bl	8006b08 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006bae:	4b1f      	ldr	r3, [pc, #124]	; (8006c2c <HAL_SUBGHZ_Init+0xb8>)
 8006bb0:	681a      	ldr	r2, [r3, #0]
 8006bb2:	4613      	mov	r3, r2
 8006bb4:	00db      	lsls	r3, r3, #3
 8006bb6:	1a9b      	subs	r3, r3, r2
 8006bb8:	009b      	lsls	r3, r3, #2
 8006bba:	0cdb      	lsrs	r3, r3, #19
 8006bbc:	2264      	movs	r2, #100	; 0x64
 8006bbe:	fb02 f303 	mul.w	r3, r2, r3
 8006bc2:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d105      	bne.n	8006bd6 <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	609a      	str	r2, [r3, #8]
      break;
 8006bd4:	e007      	b.n	8006be6 <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	3b01      	subs	r3, #1
 8006bda:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 8006bdc:	f7ff ffa4 	bl	8006b28 <LL_RCC_IsRFUnderReset>
 8006be0:	4603      	mov	r3, r0
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d1ee      	bne.n	8006bc4 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 8006be6:	f7ff ff3f 	bl	8006a68 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8006bea:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006bee:	f7ff ffad 	bl	8006b4c <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8006bf2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006bf6:	f7ff ff23 	bl	8006a40 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8006bfa:	f7ff ff55 	bl	8006aa8 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8006bfe:	7bfb      	ldrb	r3, [r7, #15]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d10a      	bne.n	8006c1a <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f000 faad 	bl	8007168 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2201      	movs	r2, #1
 8006c12:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2200      	movs	r2, #0
 8006c18:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	719a      	strb	r2, [r3, #6]

  return status;
 8006c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3710      	adds	r7, #16
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}
 8006c2a:	bf00      	nop
 8006c2c:	20000074 	.word	0x20000074

08006c30 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b086      	sub	sp, #24
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	60f8      	str	r0, [r7, #12]
 8006c38:	607a      	str	r2, [r7, #4]
 8006c3a:	461a      	mov	r2, r3
 8006c3c:	460b      	mov	r3, r1
 8006c3e:	817b      	strh	r3, [r7, #10]
 8006c40:	4613      	mov	r3, r2
 8006c42:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	799b      	ldrb	r3, [r3, #6]
 8006c48:	b2db      	uxtb	r3, r3
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d14a      	bne.n	8006ce4 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	795b      	ldrb	r3, [r3, #5]
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d101      	bne.n	8006c5a <HAL_SUBGHZ_WriteRegisters+0x2a>
 8006c56:	2302      	movs	r3, #2
 8006c58:	e045      	b.n	8006ce6 <HAL_SUBGHZ_WriteRegisters+0xb6>
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2202      	movs	r2, #2
 8006c64:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006c66:	68f8      	ldr	r0, [r7, #12]
 8006c68:	f000 fb4c 	bl	8007304 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006c6c:	f7ff ff0c 	bl	8006a88 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8006c70:	210d      	movs	r1, #13
 8006c72:	68f8      	ldr	r0, [r7, #12]
 8006c74:	f000 fa98 	bl	80071a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8006c78:	897b      	ldrh	r3, [r7, #10]
 8006c7a:	0a1b      	lsrs	r3, r3, #8
 8006c7c:	b29b      	uxth	r3, r3
 8006c7e:	b2db      	uxtb	r3, r3
 8006c80:	4619      	mov	r1, r3
 8006c82:	68f8      	ldr	r0, [r7, #12]
 8006c84:	f000 fa90 	bl	80071a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8006c88:	897b      	ldrh	r3, [r7, #10]
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	4619      	mov	r1, r3
 8006c8e:	68f8      	ldr	r0, [r7, #12]
 8006c90:	f000 fa8a 	bl	80071a8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006c94:	2300      	movs	r3, #0
 8006c96:	82bb      	strh	r3, [r7, #20]
 8006c98:	e00a      	b.n	8006cb0 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006c9a:	8abb      	ldrh	r3, [r7, #20]
 8006c9c:	687a      	ldr	r2, [r7, #4]
 8006c9e:	4413      	add	r3, r2
 8006ca0:	781b      	ldrb	r3, [r3, #0]
 8006ca2:	4619      	mov	r1, r3
 8006ca4:	68f8      	ldr	r0, [r7, #12]
 8006ca6:	f000 fa7f 	bl	80071a8 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006caa:	8abb      	ldrh	r3, [r7, #20]
 8006cac:	3301      	adds	r3, #1
 8006cae:	82bb      	strh	r3, [r7, #20]
 8006cb0:	8aba      	ldrh	r2, [r7, #20]
 8006cb2:	893b      	ldrh	r3, [r7, #8]
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d3f0      	bcc.n	8006c9a <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006cb8:	f7ff fed6 	bl	8006a68 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006cbc:	68f8      	ldr	r0, [r7, #12]
 8006cbe:	f000 fb39 	bl	8007334 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d002      	beq.n	8006cd0 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	75fb      	strb	r3, [r7, #23]
 8006cce:	e001      	b.n	8006cd4 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	715a      	strb	r2, [r3, #5]

    return status;
 8006ce0:	7dfb      	ldrb	r3, [r7, #23]
 8006ce2:	e000      	b.n	8006ce6 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8006ce4:	2302      	movs	r3, #2
  }
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3718      	adds	r7, #24
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}

08006cee <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8006cee:	b580      	push	{r7, lr}
 8006cf0:	b088      	sub	sp, #32
 8006cf2:	af00      	add	r7, sp, #0
 8006cf4:	60f8      	str	r0, [r7, #12]
 8006cf6:	607a      	str	r2, [r7, #4]
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	460b      	mov	r3, r1
 8006cfc:	817b      	strh	r3, [r7, #10]
 8006cfe:	4613      	mov	r3, r2
 8006d00:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	799b      	ldrb	r3, [r3, #6]
 8006d0a:	b2db      	uxtb	r3, r3
 8006d0c:	2b01      	cmp	r3, #1
 8006d0e:	d14a      	bne.n	8006da6 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	795b      	ldrb	r3, [r3, #5]
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d101      	bne.n	8006d1c <HAL_SUBGHZ_ReadRegisters+0x2e>
 8006d18:	2302      	movs	r3, #2
 8006d1a:	e045      	b.n	8006da8 <HAL_SUBGHZ_ReadRegisters+0xba>
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	2201      	movs	r2, #1
 8006d20:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006d22:	68f8      	ldr	r0, [r7, #12]
 8006d24:	f000 faee 	bl	8007304 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006d28:	f7ff feae 	bl	8006a88 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8006d2c:	211d      	movs	r1, #29
 8006d2e:	68f8      	ldr	r0, [r7, #12]
 8006d30:	f000 fa3a 	bl	80071a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8006d34:	897b      	ldrh	r3, [r7, #10]
 8006d36:	0a1b      	lsrs	r3, r3, #8
 8006d38:	b29b      	uxth	r3, r3
 8006d3a:	b2db      	uxtb	r3, r3
 8006d3c:	4619      	mov	r1, r3
 8006d3e:	68f8      	ldr	r0, [r7, #12]
 8006d40:	f000 fa32 	bl	80071a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8006d44:	897b      	ldrh	r3, [r7, #10]
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	4619      	mov	r1, r3
 8006d4a:	68f8      	ldr	r0, [r7, #12]
 8006d4c:	f000 fa2c 	bl	80071a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8006d50:	2100      	movs	r1, #0
 8006d52:	68f8      	ldr	r0, [r7, #12]
 8006d54:	f000 fa28 	bl	80071a8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006d58:	2300      	movs	r3, #0
 8006d5a:	82fb      	strh	r3, [r7, #22]
 8006d5c:	e009      	b.n	8006d72 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8006d5e:	69b9      	ldr	r1, [r7, #24]
 8006d60:	68f8      	ldr	r0, [r7, #12]
 8006d62:	f000 fa77 	bl	8007254 <SUBGHZSPI_Receive>
      pData++;
 8006d66:	69bb      	ldr	r3, [r7, #24]
 8006d68:	3301      	adds	r3, #1
 8006d6a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8006d6c:	8afb      	ldrh	r3, [r7, #22]
 8006d6e:	3301      	adds	r3, #1
 8006d70:	82fb      	strh	r3, [r7, #22]
 8006d72:	8afa      	ldrh	r2, [r7, #22]
 8006d74:	893b      	ldrh	r3, [r7, #8]
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d3f1      	bcc.n	8006d5e <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006d7a:	f7ff fe75 	bl	8006a68 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006d7e:	68f8      	ldr	r0, [r7, #12]
 8006d80:	f000 fad8 	bl	8007334 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d002      	beq.n	8006d92 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	77fb      	strb	r3, [r7, #31]
 8006d90:	e001      	b.n	8006d96 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8006d92:	2300      	movs	r3, #0
 8006d94:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2201      	movs	r2, #1
 8006d9a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	715a      	strb	r2, [r3, #5]

    return status;
 8006da2:	7ffb      	ldrb	r3, [r7, #31]
 8006da4:	e000      	b.n	8006da8 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8006da6:	2302      	movs	r3, #2
  }
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3720      	adds	r7, #32
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd80      	pop	{r7, pc}

08006db0 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b086      	sub	sp, #24
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	60f8      	str	r0, [r7, #12]
 8006db8:	607a      	str	r2, [r7, #4]
 8006dba:	461a      	mov	r2, r3
 8006dbc:	460b      	mov	r3, r1
 8006dbe:	72fb      	strb	r3, [r7, #11]
 8006dc0:	4613      	mov	r3, r2
 8006dc2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	799b      	ldrb	r3, [r3, #6]
 8006dc8:	b2db      	uxtb	r3, r3
 8006dca:	2b01      	cmp	r3, #1
 8006dcc:	d14a      	bne.n	8006e64 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	795b      	ldrb	r3, [r3, #5]
 8006dd2:	2b01      	cmp	r3, #1
 8006dd4:	d101      	bne.n	8006dda <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8006dd6:	2302      	movs	r3, #2
 8006dd8:	e045      	b.n	8006e66 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2201      	movs	r2, #1
 8006dde:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006de0:	68f8      	ldr	r0, [r7, #12]
 8006de2:	f000 fa8f 	bl	8007304 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8006de6:	7afb      	ldrb	r3, [r7, #11]
 8006de8:	2b84      	cmp	r3, #132	; 0x84
 8006dea:	d002      	beq.n	8006df2 <HAL_SUBGHZ_ExecSetCmd+0x42>
 8006dec:	7afb      	ldrb	r3, [r7, #11]
 8006dee:	2b94      	cmp	r3, #148	; 0x94
 8006df0:	d103      	bne.n	8006dfa <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2201      	movs	r2, #1
 8006df6:	711a      	strb	r2, [r3, #4]
 8006df8:	e002      	b.n	8006e00 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006e00:	f7ff fe42 	bl	8006a88 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8006e04:	7afb      	ldrb	r3, [r7, #11]
 8006e06:	4619      	mov	r1, r3
 8006e08:	68f8      	ldr	r0, [r7, #12]
 8006e0a:	f000 f9cd 	bl	80071a8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006e0e:	2300      	movs	r3, #0
 8006e10:	82bb      	strh	r3, [r7, #20]
 8006e12:	e00a      	b.n	8006e2a <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006e14:	8abb      	ldrh	r3, [r7, #20]
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	4413      	add	r3, r2
 8006e1a:	781b      	ldrb	r3, [r3, #0]
 8006e1c:	4619      	mov	r1, r3
 8006e1e:	68f8      	ldr	r0, [r7, #12]
 8006e20:	f000 f9c2 	bl	80071a8 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006e24:	8abb      	ldrh	r3, [r7, #20]
 8006e26:	3301      	adds	r3, #1
 8006e28:	82bb      	strh	r3, [r7, #20]
 8006e2a:	8aba      	ldrh	r2, [r7, #20]
 8006e2c:	893b      	ldrh	r3, [r7, #8]
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	d3f0      	bcc.n	8006e14 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006e32:	f7ff fe19 	bl	8006a68 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8006e36:	7afb      	ldrb	r3, [r7, #11]
 8006e38:	2b84      	cmp	r3, #132	; 0x84
 8006e3a:	d002      	beq.n	8006e42 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006e3c:	68f8      	ldr	r0, [r7, #12]
 8006e3e:	f000 fa79 	bl	8007334 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d002      	beq.n	8006e50 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	75fb      	strb	r3, [r7, #23]
 8006e4e:	e001      	b.n	8006e54 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8006e50:	2300      	movs	r3, #0
 8006e52:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2201      	movs	r2, #1
 8006e58:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	715a      	strb	r2, [r3, #5]

    return status;
 8006e60:	7dfb      	ldrb	r3, [r7, #23]
 8006e62:	e000      	b.n	8006e66 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8006e64:	2302      	movs	r3, #2
  }
}
 8006e66:	4618      	mov	r0, r3
 8006e68:	3718      	adds	r7, #24
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	bd80      	pop	{r7, pc}

08006e6e <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8006e6e:	b580      	push	{r7, lr}
 8006e70:	b088      	sub	sp, #32
 8006e72:	af00      	add	r7, sp, #0
 8006e74:	60f8      	str	r0, [r7, #12]
 8006e76:	607a      	str	r2, [r7, #4]
 8006e78:	461a      	mov	r2, r3
 8006e7a:	460b      	mov	r3, r1
 8006e7c:	72fb      	strb	r3, [r7, #11]
 8006e7e:	4613      	mov	r3, r2
 8006e80:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	799b      	ldrb	r3, [r3, #6]
 8006e8a:	b2db      	uxtb	r3, r3
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	d13d      	bne.n	8006f0c <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	795b      	ldrb	r3, [r3, #5]
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d101      	bne.n	8006e9c <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8006e98:	2302      	movs	r3, #2
 8006e9a:	e038      	b.n	8006f0e <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006ea2:	68f8      	ldr	r0, [r7, #12]
 8006ea4:	f000 fa2e 	bl	8007304 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006ea8:	f7ff fdee 	bl	8006a88 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8006eac:	7afb      	ldrb	r3, [r7, #11]
 8006eae:	4619      	mov	r1, r3
 8006eb0:	68f8      	ldr	r0, [r7, #12]
 8006eb2:	f000 f979 	bl	80071a8 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8006eb6:	2100      	movs	r1, #0
 8006eb8:	68f8      	ldr	r0, [r7, #12]
 8006eba:	f000 f975 	bl	80071a8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	82fb      	strh	r3, [r7, #22]
 8006ec2:	e009      	b.n	8006ed8 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8006ec4:	69b9      	ldr	r1, [r7, #24]
 8006ec6:	68f8      	ldr	r0, [r7, #12]
 8006ec8:	f000 f9c4 	bl	8007254 <SUBGHZSPI_Receive>
      pData++;
 8006ecc:	69bb      	ldr	r3, [r7, #24]
 8006ece:	3301      	adds	r3, #1
 8006ed0:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8006ed2:	8afb      	ldrh	r3, [r7, #22]
 8006ed4:	3301      	adds	r3, #1
 8006ed6:	82fb      	strh	r3, [r7, #22]
 8006ed8:	8afa      	ldrh	r2, [r7, #22]
 8006eda:	893b      	ldrh	r3, [r7, #8]
 8006edc:	429a      	cmp	r2, r3
 8006ede:	d3f1      	bcc.n	8006ec4 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006ee0:	f7ff fdc2 	bl	8006a68 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006ee4:	68f8      	ldr	r0, [r7, #12]
 8006ee6:	f000 fa25 	bl	8007334 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d002      	beq.n	8006ef8 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	77fb      	strb	r3, [r7, #31]
 8006ef6:	e001      	b.n	8006efc <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2201      	movs	r2, #1
 8006f00:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	2200      	movs	r2, #0
 8006f06:	715a      	strb	r2, [r3, #5]

    return status;
 8006f08:	7ffb      	ldrb	r3, [r7, #31]
 8006f0a:	e000      	b.n	8006f0e <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006f0c:	2302      	movs	r3, #2
  }
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3720      	adds	r7, #32
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}

08006f16 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8006f16:	b580      	push	{r7, lr}
 8006f18:	b086      	sub	sp, #24
 8006f1a:	af00      	add	r7, sp, #0
 8006f1c:	60f8      	str	r0, [r7, #12]
 8006f1e:	607a      	str	r2, [r7, #4]
 8006f20:	461a      	mov	r2, r3
 8006f22:	460b      	mov	r3, r1
 8006f24:	72fb      	strb	r3, [r7, #11]
 8006f26:	4613      	mov	r3, r2
 8006f28:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	799b      	ldrb	r3, [r3, #6]
 8006f2e:	b2db      	uxtb	r3, r3
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d13e      	bne.n	8006fb2 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	795b      	ldrb	r3, [r3, #5]
 8006f38:	2b01      	cmp	r3, #1
 8006f3a:	d101      	bne.n	8006f40 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8006f3c:	2302      	movs	r3, #2
 8006f3e:	e039      	b.n	8006fb4 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2201      	movs	r2, #1
 8006f44:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006f46:	68f8      	ldr	r0, [r7, #12]
 8006f48:	f000 f9dc 	bl	8007304 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006f4c:	f7ff fd9c 	bl	8006a88 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8006f50:	210e      	movs	r1, #14
 8006f52:	68f8      	ldr	r0, [r7, #12]
 8006f54:	f000 f928 	bl	80071a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8006f58:	7afb      	ldrb	r3, [r7, #11]
 8006f5a:	4619      	mov	r1, r3
 8006f5c:	68f8      	ldr	r0, [r7, #12]
 8006f5e:	f000 f923 	bl	80071a8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006f62:	2300      	movs	r3, #0
 8006f64:	82bb      	strh	r3, [r7, #20]
 8006f66:	e00a      	b.n	8006f7e <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006f68:	8abb      	ldrh	r3, [r7, #20]
 8006f6a:	687a      	ldr	r2, [r7, #4]
 8006f6c:	4413      	add	r3, r2
 8006f6e:	781b      	ldrb	r3, [r3, #0]
 8006f70:	4619      	mov	r1, r3
 8006f72:	68f8      	ldr	r0, [r7, #12]
 8006f74:	f000 f918 	bl	80071a8 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006f78:	8abb      	ldrh	r3, [r7, #20]
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	82bb      	strh	r3, [r7, #20]
 8006f7e:	8aba      	ldrh	r2, [r7, #20]
 8006f80:	893b      	ldrh	r3, [r7, #8]
 8006f82:	429a      	cmp	r2, r3
 8006f84:	d3f0      	bcc.n	8006f68 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006f86:	f7ff fd6f 	bl	8006a68 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006f8a:	68f8      	ldr	r0, [r7, #12]
 8006f8c:	f000 f9d2 	bl	8007334 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	689b      	ldr	r3, [r3, #8]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d002      	beq.n	8006f9e <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8006f98:	2301      	movs	r3, #1
 8006f9a:	75fb      	strb	r3, [r7, #23]
 8006f9c:	e001      	b.n	8006fa2 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2200      	movs	r2, #0
 8006fac:	715a      	strb	r2, [r3, #5]

    return status;
 8006fae:	7dfb      	ldrb	r3, [r7, #23]
 8006fb0:	e000      	b.n	8006fb4 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006fb2:	2302      	movs	r3, #2
  }
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	3718      	adds	r7, #24
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}

08006fbc <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b088      	sub	sp, #32
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	60f8      	str	r0, [r7, #12]
 8006fc4:	607a      	str	r2, [r7, #4]
 8006fc6:	461a      	mov	r2, r3
 8006fc8:	460b      	mov	r3, r1
 8006fca:	72fb      	strb	r3, [r7, #11]
 8006fcc:	4613      	mov	r3, r2
 8006fce:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	799b      	ldrb	r3, [r3, #6]
 8006fd8:	b2db      	uxtb	r3, r3
 8006fda:	2b01      	cmp	r3, #1
 8006fdc:	d141      	bne.n	8007062 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	795b      	ldrb	r3, [r3, #5]
 8006fe2:	2b01      	cmp	r3, #1
 8006fe4:	d101      	bne.n	8006fea <HAL_SUBGHZ_ReadBuffer+0x2e>
 8006fe6:	2302      	movs	r3, #2
 8006fe8:	e03c      	b.n	8007064 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2201      	movs	r2, #1
 8006fee:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006ff0:	68f8      	ldr	r0, [r7, #12]
 8006ff2:	f000 f987 	bl	8007304 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006ff6:	f7ff fd47 	bl	8006a88 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8006ffa:	211e      	movs	r1, #30
 8006ffc:	68f8      	ldr	r0, [r7, #12]
 8006ffe:	f000 f8d3 	bl	80071a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007002:	7afb      	ldrb	r3, [r7, #11]
 8007004:	4619      	mov	r1, r3
 8007006:	68f8      	ldr	r0, [r7, #12]
 8007008:	f000 f8ce 	bl	80071a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800700c:	2100      	movs	r1, #0
 800700e:	68f8      	ldr	r0, [r7, #12]
 8007010:	f000 f8ca 	bl	80071a8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007014:	2300      	movs	r3, #0
 8007016:	82fb      	strh	r3, [r7, #22]
 8007018:	e009      	b.n	800702e <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800701a:	69b9      	ldr	r1, [r7, #24]
 800701c:	68f8      	ldr	r0, [r7, #12]
 800701e:	f000 f919 	bl	8007254 <SUBGHZSPI_Receive>
      pData++;
 8007022:	69bb      	ldr	r3, [r7, #24]
 8007024:	3301      	adds	r3, #1
 8007026:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007028:	8afb      	ldrh	r3, [r7, #22]
 800702a:	3301      	adds	r3, #1
 800702c:	82fb      	strh	r3, [r7, #22]
 800702e:	8afa      	ldrh	r2, [r7, #22]
 8007030:	893b      	ldrh	r3, [r7, #8]
 8007032:	429a      	cmp	r2, r3
 8007034:	d3f1      	bcc.n	800701a <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007036:	f7ff fd17 	bl	8006a68 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800703a:	68f8      	ldr	r0, [r7, #12]
 800703c:	f000 f97a 	bl	8007334 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d002      	beq.n	800704e <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8007048:	2301      	movs	r3, #1
 800704a:	77fb      	strb	r3, [r7, #31]
 800704c:	e001      	b.n	8007052 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 800704e:	2300      	movs	r3, #0
 8007050:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	2201      	movs	r2, #1
 8007056:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2200      	movs	r2, #0
 800705c:	715a      	strb	r2, [r3, #5]

    return status;
 800705e:	7ffb      	ldrb	r3, [r7, #31]
 8007060:	e000      	b.n	8007064 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8007062:	2302      	movs	r3, #2
  }
}
 8007064:	4618      	mov	r0, r3
 8007066:	3720      	adds	r7, #32
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}

0800706c <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b084      	sub	sp, #16
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 8007074:	2300      	movs	r3, #0
 8007076:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 8007078:	f107 020c 	add.w	r2, r7, #12
 800707c:	2302      	movs	r3, #2
 800707e:	2112      	movs	r1, #18
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f7ff fef4 	bl	8006e6e <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 8007086:	7b3b      	ldrb	r3, [r7, #12]
 8007088:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 800708a:	89fb      	ldrh	r3, [r7, #14]
 800708c:	021b      	lsls	r3, r3, #8
 800708e:	b21a      	sxth	r2, r3
 8007090:	7b7b      	ldrb	r3, [r7, #13]
 8007092:	b21b      	sxth	r3, r3
 8007094:	4313      	orrs	r3, r2
 8007096:	b21b      	sxth	r3, r3
 8007098:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 800709a:	89fb      	ldrh	r3, [r7, #14]
 800709c:	f003 0301 	and.w	r3, r3, #1
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d002      	beq.n	80070aa <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f011 fea7 	bl	8018df8 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 80070aa:	89fb      	ldrh	r3, [r7, #14]
 80070ac:	085b      	lsrs	r3, r3, #1
 80070ae:	f003 0301 	and.w	r3, r3, #1
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d002      	beq.n	80070bc <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f011 feac 	bl	8018e14 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 80070bc:	89fb      	ldrh	r3, [r7, #14]
 80070be:	089b      	lsrs	r3, r3, #2
 80070c0:	f003 0301 	and.w	r3, r3, #1
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d002      	beq.n	80070ce <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 80070c8:	6878      	ldr	r0, [r7, #4]
 80070ca:	f011 fefb 	bl	8018ec4 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 80070ce:	89fb      	ldrh	r3, [r7, #14]
 80070d0:	08db      	lsrs	r3, r3, #3
 80070d2:	f003 0301 	and.w	r3, r3, #1
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d002      	beq.n	80070e0 <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f011 ff00 	bl	8018ee0 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 80070e0:	89fb      	ldrh	r3, [r7, #14]
 80070e2:	091b      	lsrs	r3, r3, #4
 80070e4:	f003 0301 	and.w	r3, r3, #1
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d002      	beq.n	80070f2 <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f011 ff05 	bl	8018efc <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 80070f2:	89fb      	ldrh	r3, [r7, #14]
 80070f4:	095b      	lsrs	r3, r3, #5
 80070f6:	f003 0301 	and.w	r3, r3, #1
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d002      	beq.n	8007104 <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f011 fed2 	bl	8018ea8 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8007104:	89fb      	ldrh	r3, [r7, #14]
 8007106:	099b      	lsrs	r3, r3, #6
 8007108:	f003 0301 	and.w	r3, r3, #1
 800710c:	2b00      	cmp	r3, #0
 800710e:	d002      	beq.n	8007116 <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f011 fe8d 	bl	8018e30 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8007116:	89fb      	ldrh	r3, [r7, #14]
 8007118:	09db      	lsrs	r3, r3, #7
 800711a:	f003 0301 	and.w	r3, r3, #1
 800711e:	2b00      	cmp	r3, #0
 8007120:	d00e      	beq.n	8007140 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8007122:	89fb      	ldrh	r3, [r7, #14]
 8007124:	0a1b      	lsrs	r3, r3, #8
 8007126:	f003 0301 	and.w	r3, r3, #1
 800712a:	2b00      	cmp	r3, #0
 800712c:	d004      	beq.n	8007138 <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 800712e:	2101      	movs	r1, #1
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f011 fe8b 	bl	8018e4c <HAL_SUBGHZ_CADStatusCallback>
 8007136:	e003      	b.n	8007140 <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8007138:	2100      	movs	r1, #0
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f011 fe86 	bl	8018e4c <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8007140:	89fb      	ldrh	r3, [r7, #14]
 8007142:	0a5b      	lsrs	r3, r3, #9
 8007144:	f003 0301 	and.w	r3, r3, #1
 8007148:	2b00      	cmp	r3, #0
 800714a:	d002      	beq.n	8007152 <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 800714c:	6878      	ldr	r0, [r7, #4]
 800714e:	f011 fe9b 	bl	8018e88 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 8007152:	f107 020c 	add.w	r2, r7, #12
 8007156:	2302      	movs	r3, #2
 8007158:	2102      	movs	r1, #2
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f7ff fe28 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
}
 8007160:	bf00      	nop
 8007162:	3710      	adds	r7, #16
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}

08007168 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8007168:	b480      	push	{r7}
 800716a:	b083      	sub	sp, #12
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007170:	4b0c      	ldr	r3, [pc, #48]	; (80071a4 <SUBGHZSPI_Init+0x3c>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a0b      	ldr	r2, [pc, #44]	; (80071a4 <SUBGHZSPI_Init+0x3c>)
 8007176:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800717a:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 800717c:	4a09      	ldr	r2, [pc, #36]	; (80071a4 <SUBGHZSPI_Init+0x3c>)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 8007184:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8007186:	4b07      	ldr	r3, [pc, #28]	; (80071a4 <SUBGHZSPI_Init+0x3c>)
 8007188:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 800718c:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800718e:	4b05      	ldr	r3, [pc, #20]	; (80071a4 <SUBGHZSPI_Init+0x3c>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	4a04      	ldr	r2, [pc, #16]	; (80071a4 <SUBGHZSPI_Init+0x3c>)
 8007194:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007198:	6013      	str	r3, [r2, #0]
}
 800719a:	bf00      	nop
 800719c:	370c      	adds	r7, #12
 800719e:	46bd      	mov	sp, r7
 80071a0:	bc80      	pop	{r7}
 80071a2:	4770      	bx	lr
 80071a4:	58010000 	.word	0x58010000

080071a8 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b087      	sub	sp, #28
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
 80071b0:	460b      	mov	r3, r1
 80071b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80071b4:	2300      	movs	r3, #0
 80071b6:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80071b8:	4b23      	ldr	r3, [pc, #140]	; (8007248 <SUBGHZSPI_Transmit+0xa0>)
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	4613      	mov	r3, r2
 80071be:	00db      	lsls	r3, r3, #3
 80071c0:	1a9b      	subs	r3, r3, r2
 80071c2:	009b      	lsls	r3, r3, #2
 80071c4:	0cdb      	lsrs	r3, r3, #19
 80071c6:	2264      	movs	r2, #100	; 0x64
 80071c8:	fb02 f303 	mul.w	r3, r2, r3
 80071cc:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d105      	bne.n	80071e0 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2201      	movs	r2, #1
 80071dc:	609a      	str	r2, [r3, #8]
      break;
 80071de:	e008      	b.n	80071f2 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	3b01      	subs	r3, #1
 80071e4:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80071e6:	4b19      	ldr	r3, [pc, #100]	; (800724c <SUBGHZSPI_Transmit+0xa4>)
 80071e8:	689b      	ldr	r3, [r3, #8]
 80071ea:	f003 0302 	and.w	r3, r3, #2
 80071ee:	2b02      	cmp	r3, #2
 80071f0:	d1ed      	bne.n	80071ce <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 80071f2:	4b17      	ldr	r3, [pc, #92]	; (8007250 <SUBGHZSPI_Transmit+0xa8>)
 80071f4:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	78fa      	ldrb	r2, [r7, #3]
 80071fa:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80071fc:	4b12      	ldr	r3, [pc, #72]	; (8007248 <SUBGHZSPI_Transmit+0xa0>)
 80071fe:	681a      	ldr	r2, [r3, #0]
 8007200:	4613      	mov	r3, r2
 8007202:	00db      	lsls	r3, r3, #3
 8007204:	1a9b      	subs	r3, r3, r2
 8007206:	009b      	lsls	r3, r3, #2
 8007208:	0cdb      	lsrs	r3, r3, #19
 800720a:	2264      	movs	r2, #100	; 0x64
 800720c:	fb02 f303 	mul.w	r3, r2, r3
 8007210:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d105      	bne.n	8007224 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8007218:	2301      	movs	r3, #1
 800721a:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2201      	movs	r2, #1
 8007220:	609a      	str	r2, [r3, #8]
      break;
 8007222:	e008      	b.n	8007236 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	3b01      	subs	r3, #1
 8007228:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800722a:	4b08      	ldr	r3, [pc, #32]	; (800724c <SUBGHZSPI_Transmit+0xa4>)
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	f003 0301 	and.w	r3, r3, #1
 8007232:	2b01      	cmp	r3, #1
 8007234:	d1ed      	bne.n	8007212 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8007236:	4b05      	ldr	r3, [pc, #20]	; (800724c <SUBGHZSPI_Transmit+0xa4>)
 8007238:	68db      	ldr	r3, [r3, #12]

  return status;
 800723a:	7dfb      	ldrb	r3, [r7, #23]
}
 800723c:	4618      	mov	r0, r3
 800723e:	371c      	adds	r7, #28
 8007240:	46bd      	mov	sp, r7
 8007242:	bc80      	pop	{r7}
 8007244:	4770      	bx	lr
 8007246:	bf00      	nop
 8007248:	20000074 	.word	0x20000074
 800724c:	58010000 	.word	0x58010000
 8007250:	5801000c 	.word	0x5801000c

08007254 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8007254:	b480      	push	{r7}
 8007256:	b087      	sub	sp, #28
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
 800725c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800725e:	2300      	movs	r3, #0
 8007260:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007262:	4b25      	ldr	r3, [pc, #148]	; (80072f8 <SUBGHZSPI_Receive+0xa4>)
 8007264:	681a      	ldr	r2, [r3, #0]
 8007266:	4613      	mov	r3, r2
 8007268:	00db      	lsls	r3, r3, #3
 800726a:	1a9b      	subs	r3, r3, r2
 800726c:	009b      	lsls	r3, r3, #2
 800726e:	0cdb      	lsrs	r3, r3, #19
 8007270:	2264      	movs	r2, #100	; 0x64
 8007272:	fb02 f303 	mul.w	r3, r2, r3
 8007276:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d105      	bne.n	800728a <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 800727e:	2301      	movs	r3, #1
 8007280:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2201      	movs	r2, #1
 8007286:	609a      	str	r2, [r3, #8]
      break;
 8007288:	e008      	b.n	800729c <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	3b01      	subs	r3, #1
 800728e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8007290:	4b1a      	ldr	r3, [pc, #104]	; (80072fc <SUBGHZSPI_Receive+0xa8>)
 8007292:	689b      	ldr	r3, [r3, #8]
 8007294:	f003 0302 	and.w	r3, r3, #2
 8007298:	2b02      	cmp	r3, #2
 800729a:	d1ed      	bne.n	8007278 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800729c:	4b18      	ldr	r3, [pc, #96]	; (8007300 <SUBGHZSPI_Receive+0xac>)
 800729e:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	22ff      	movs	r2, #255	; 0xff
 80072a4:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80072a6:	4b14      	ldr	r3, [pc, #80]	; (80072f8 <SUBGHZSPI_Receive+0xa4>)
 80072a8:	681a      	ldr	r2, [r3, #0]
 80072aa:	4613      	mov	r3, r2
 80072ac:	00db      	lsls	r3, r3, #3
 80072ae:	1a9b      	subs	r3, r3, r2
 80072b0:	009b      	lsls	r3, r3, #2
 80072b2:	0cdb      	lsrs	r3, r3, #19
 80072b4:	2264      	movs	r2, #100	; 0x64
 80072b6:	fb02 f303 	mul.w	r3, r2, r3
 80072ba:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d105      	bne.n	80072ce <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2201      	movs	r2, #1
 80072ca:	609a      	str	r2, [r3, #8]
      break;
 80072cc:	e008      	b.n	80072e0 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	3b01      	subs	r3, #1
 80072d2:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80072d4:	4b09      	ldr	r3, [pc, #36]	; (80072fc <SUBGHZSPI_Receive+0xa8>)
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	f003 0301 	and.w	r3, r3, #1
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d1ed      	bne.n	80072bc <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 80072e0:	4b06      	ldr	r3, [pc, #24]	; (80072fc <SUBGHZSPI_Receive+0xa8>)
 80072e2:	68db      	ldr	r3, [r3, #12]
 80072e4:	b2da      	uxtb	r2, r3
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	701a      	strb	r2, [r3, #0]

  return status;
 80072ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	371c      	adds	r7, #28
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bc80      	pop	{r7}
 80072f4:	4770      	bx	lr
 80072f6:	bf00      	nop
 80072f8:	20000074 	.word	0x20000074
 80072fc:	58010000 	.word	0x58010000
 8007300:	5801000c 	.word	0x5801000c

08007304 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b082      	sub	sp, #8
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	791b      	ldrb	r3, [r3, #4]
 8007310:	2b01      	cmp	r3, #1
 8007312:	d106      	bne.n	8007322 <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007314:	f7ff fbb8 	bl	8006a88 <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 8007318:	2001      	movs	r0, #1
 800731a:	f7fa fea0 	bl	800205e <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800731e:	f7ff fba3 	bl	8006a68 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f000 f806 	bl	8007334 <SUBGHZ_WaitOnBusy>
 8007328:	4603      	mov	r3, r0
}
 800732a:	4618      	mov	r0, r3
 800732c:	3708      	adds	r7, #8
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}
	...

08007334 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b086      	sub	sp, #24
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 800733c:	2300      	movs	r3, #0
 800733e:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8007340:	4b12      	ldr	r3, [pc, #72]	; (800738c <SUBGHZ_WaitOnBusy+0x58>)
 8007342:	681a      	ldr	r2, [r3, #0]
 8007344:	4613      	mov	r3, r2
 8007346:	005b      	lsls	r3, r3, #1
 8007348:	4413      	add	r3, r2
 800734a:	00db      	lsls	r3, r3, #3
 800734c:	0d1b      	lsrs	r3, r3, #20
 800734e:	2264      	movs	r2, #100	; 0x64
 8007350:	fb02 f303 	mul.w	r3, r2, r3
 8007354:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8007356:	f7ff fbc5 	bl	8006ae4 <LL_PWR_IsActiveFlag_RFBUSYMS>
 800735a:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d105      	bne.n	800736e <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8007362:	2301      	movs	r3, #1
 8007364:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2202      	movs	r2, #2
 800736a:	609a      	str	r2, [r3, #8]
      break;
 800736c:	e009      	b.n	8007382 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	3b01      	subs	r3, #1
 8007372:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8007374:	f7ff fba4 	bl	8006ac0 <LL_PWR_IsActiveFlag_RFBUSYS>
 8007378:	4602      	mov	r2, r0
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	4013      	ands	r3, r2
 800737e:	2b01      	cmp	r3, #1
 8007380:	d0e9      	beq.n	8007356 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8007382:	7dfb      	ldrb	r3, [r7, #23]
}
 8007384:	4618      	mov	r0, r3
 8007386:	3718      	adds	r7, #24
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}
 800738c:	20000074 	.word	0x20000074

08007390 <LL_RCC_GetUSARTClockSource>:
{
 8007390:	b480      	push	{r7}
 8007392:	b083      	sub	sp, #12
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8007398:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800739c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	401a      	ands	r2, r3
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	041b      	lsls	r3, r3, #16
 80073a8:	4313      	orrs	r3, r2
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	370c      	adds	r7, #12
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bc80      	pop	{r7}
 80073b2:	4770      	bx	lr

080073b4 <LL_RCC_GetLPUARTClockSource>:
{
 80073b4:	b480      	push	{r7}
 80073b6:	b083      	sub	sp, #12
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80073bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80073c0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	4013      	ands	r3, r2
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	370c      	adds	r7, #12
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bc80      	pop	{r7}
 80073d0:	4770      	bx	lr

080073d2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80073d2:	b580      	push	{r7, lr}
 80073d4:	b082      	sub	sp, #8
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d101      	bne.n	80073e4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80073e0:	2301      	movs	r3, #1
 80073e2:	e042      	b.n	800746a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d106      	bne.n	80073fc <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2200      	movs	r2, #0
 80073f2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	f7fb f90e 	bl	8002618 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2224      	movs	r2, #36	; 0x24
 8007400:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f022 0201 	bic.w	r2, r2, #1
 8007412:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	f000 fb2d 	bl	8007a74 <UART_SetConfig>
 800741a:	4603      	mov	r3, r0
 800741c:	2b01      	cmp	r3, #1
 800741e:	d101      	bne.n	8007424 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007420:	2301      	movs	r3, #1
 8007422:	e022      	b.n	800746a <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007428:	2b00      	cmp	r3, #0
 800742a:	d002      	beq.n	8007432 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f000 fd71 	bl	8007f14 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	685a      	ldr	r2, [r3, #4]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007440:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	689a      	ldr	r2, [r3, #8]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007450:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	681a      	ldr	r2, [r3, #0]
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f042 0201 	orr.w	r2, r2, #1
 8007460:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f000 fdf7 	bl	8008056 <UART_CheckIdleState>
 8007468:	4603      	mov	r3, r0
}
 800746a:	4618      	mov	r0, r3
 800746c:	3708      	adds	r7, #8
 800746e:	46bd      	mov	sp, r7
 8007470:	bd80      	pop	{r7, pc}

08007472 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007472:	b580      	push	{r7, lr}
 8007474:	b084      	sub	sp, #16
 8007476:	af00      	add	r7, sp, #0
 8007478:	60f8      	str	r0, [r7, #12]
 800747a:	60b9      	str	r1, [r7, #8]
 800747c:	4613      	mov	r3, r2
 800747e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007486:	2b20      	cmp	r3, #32
 8007488:	d11d      	bne.n	80074c6 <HAL_UART_Receive_IT+0x54>
  {
    if ((pData == NULL) || (Size == 0U))
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d002      	beq.n	8007496 <HAL_UART_Receive_IT+0x24>
 8007490:	88fb      	ldrh	r3, [r7, #6]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d101      	bne.n	800749a <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007496:	2301      	movs	r3, #1
 8007498:	e016      	b.n	80074c8 <HAL_UART_Receive_IT+0x56>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80074a0:	2b01      	cmp	r3, #1
 80074a2:	d101      	bne.n	80074a8 <HAL_UART_Receive_IT+0x36>
 80074a4:	2302      	movs	r3, #2
 80074a6:	e00f      	b.n	80074c8 <HAL_UART_Receive_IT+0x56>
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	2201      	movs	r2, #1
 80074ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2200      	movs	r2, #0
 80074b4:	66da      	str	r2, [r3, #108]	; 0x6c

    return(UART_Start_Receive_IT(huart, pData, Size));
 80074b6:	88fb      	ldrh	r3, [r7, #6]
 80074b8:	461a      	mov	r2, r3
 80074ba:	68b9      	ldr	r1, [r7, #8]
 80074bc:	68f8      	ldr	r0, [r7, #12]
 80074be:	f000 fe95 	bl	80081ec <UART_Start_Receive_IT>
 80074c2:	4603      	mov	r3, r0
 80074c4:	e000      	b.n	80074c8 <HAL_UART_Receive_IT+0x56>
  }
  else
  {
    return HAL_BUSY;
 80074c6:	2302      	movs	r3, #2
  }
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3710      	adds	r7, #16
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}

080074d0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b084      	sub	sp, #16
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	4613      	mov	r3, r2
 80074dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80074e4:	2b20      	cmp	r3, #32
 80074e6:	d168      	bne.n	80075ba <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d002      	beq.n	80074f4 <HAL_UART_Transmit_DMA+0x24>
 80074ee:	88fb      	ldrh	r3, [r7, #6]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d101      	bne.n	80074f8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	e061      	b.n	80075bc <HAL_UART_Transmit_DMA+0xec>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80074fe:	2b01      	cmp	r3, #1
 8007500:	d101      	bne.n	8007506 <HAL_UART_Transmit_DMA+0x36>
 8007502:	2302      	movs	r3, #2
 8007504:	e05a      	b.n	80075bc <HAL_UART_Transmit_DMA+0xec>
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2201      	movs	r2, #1
 800750a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	68ba      	ldr	r2, [r7, #8]
 8007512:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	88fa      	ldrh	r2, [r7, #6]
 8007518:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	88fa      	ldrh	r2, [r7, #6]
 8007520:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2200      	movs	r2, #0
 8007528:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2221      	movs	r2, #33	; 0x21
 8007530:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007538:	2b00      	cmp	r3, #0
 800753a:	d02c      	beq.n	8007596 <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007540:	4a20      	ldr	r2, [pc, #128]	; (80075c4 <HAL_UART_Transmit_DMA+0xf4>)
 8007542:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007548:	4a1f      	ldr	r2, [pc, #124]	; (80075c8 <HAL_UART_Transmit_DMA+0xf8>)
 800754a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007550:	4a1e      	ldr	r2, [pc, #120]	; (80075cc <HAL_UART_Transmit_DMA+0xfc>)
 8007552:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007558:	2200      	movs	r2, #0
 800755a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007564:	4619      	mov	r1, r3
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	3328      	adds	r3, #40	; 0x28
 800756c:	461a      	mov	r2, r3
 800756e:	88fb      	ldrh	r3, [r7, #6]
 8007570:	f7fc fd8e 	bl	8004090 <HAL_DMA_Start_IT>
 8007574:	4603      	mov	r3, r0
 8007576:	2b00      	cmp	r3, #0
 8007578:	d00d      	beq.n	8007596 <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2210      	movs	r2, #16
 800757e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2200      	movs	r2, #0
 8007586:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2220      	movs	r2, #32
 800758e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 8007592:	2301      	movs	r3, #1
 8007594:	e012      	b.n	80075bc <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	2240      	movs	r2, #64	; 0x40
 800759c:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	2200      	movs	r2, #0
 80075a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	689a      	ldr	r2, [r3, #8]
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80075b4:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80075b6:	2300      	movs	r3, #0
 80075b8:	e000      	b.n	80075bc <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 80075ba:	2302      	movs	r3, #2
  }
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3710      	adds	r7, #16
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}
 80075c4:	08008401 	.word	0x08008401
 80075c8:	08008455 	.word	0x08008455
 80075cc:	08008471 	.word	0x08008471

080075d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b088      	sub	sp, #32
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	69db      	ldr	r3, [r3, #28]
 80075de:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	689b      	ldr	r3, [r3, #8]
 80075ee:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80075f0:	69fa      	ldr	r2, [r7, #28]
 80075f2:	f640 030f 	movw	r3, #2063	; 0x80f
 80075f6:	4013      	ands	r3, r2
 80075f8:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d118      	bne.n	8007632 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007600:	69fb      	ldr	r3, [r7, #28]
 8007602:	f003 0320 	and.w	r3, r3, #32
 8007606:	2b00      	cmp	r3, #0
 8007608:	d013      	beq.n	8007632 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800760a:	69bb      	ldr	r3, [r7, #24]
 800760c:	f003 0320 	and.w	r3, r3, #32
 8007610:	2b00      	cmp	r3, #0
 8007612:	d104      	bne.n	800761e <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007614:	697b      	ldr	r3, [r7, #20]
 8007616:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800761a:	2b00      	cmp	r3, #0
 800761c:	d009      	beq.n	8007632 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007622:	2b00      	cmp	r3, #0
 8007624:	f000 81fb 	beq.w	8007a1e <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800762c:	6878      	ldr	r0, [r7, #4]
 800762e:	4798      	blx	r3
      }
      return;
 8007630:	e1f5      	b.n	8007a1e <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007632:	693b      	ldr	r3, [r7, #16]
 8007634:	2b00      	cmp	r3, #0
 8007636:	f000 80ef 	beq.w	8007818 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800763a:	697a      	ldr	r2, [r7, #20]
 800763c:	4b73      	ldr	r3, [pc, #460]	; (800780c <HAL_UART_IRQHandler+0x23c>)
 800763e:	4013      	ands	r3, r2
 8007640:	2b00      	cmp	r3, #0
 8007642:	d105      	bne.n	8007650 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007644:	69ba      	ldr	r2, [r7, #24]
 8007646:	4b72      	ldr	r3, [pc, #456]	; (8007810 <HAL_UART_IRQHandler+0x240>)
 8007648:	4013      	ands	r3, r2
 800764a:	2b00      	cmp	r3, #0
 800764c:	f000 80e4 	beq.w	8007818 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007650:	69fb      	ldr	r3, [r7, #28]
 8007652:	f003 0301 	and.w	r3, r3, #1
 8007656:	2b00      	cmp	r3, #0
 8007658:	d010      	beq.n	800767c <HAL_UART_IRQHandler+0xac>
 800765a:	69bb      	ldr	r3, [r7, #24]
 800765c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007660:	2b00      	cmp	r3, #0
 8007662:	d00b      	beq.n	800767c <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	2201      	movs	r2, #1
 800766a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007672:	f043 0201 	orr.w	r2, r3, #1
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800767c:	69fb      	ldr	r3, [r7, #28]
 800767e:	f003 0302 	and.w	r3, r3, #2
 8007682:	2b00      	cmp	r3, #0
 8007684:	d010      	beq.n	80076a8 <HAL_UART_IRQHandler+0xd8>
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	f003 0301 	and.w	r3, r3, #1
 800768c:	2b00      	cmp	r3, #0
 800768e:	d00b      	beq.n	80076a8 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	2202      	movs	r2, #2
 8007696:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800769e:	f043 0204 	orr.w	r2, r3, #4
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80076a8:	69fb      	ldr	r3, [r7, #28]
 80076aa:	f003 0304 	and.w	r3, r3, #4
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d010      	beq.n	80076d4 <HAL_UART_IRQHandler+0x104>
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	f003 0301 	and.w	r3, r3, #1
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d00b      	beq.n	80076d4 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	2204      	movs	r2, #4
 80076c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076ca:	f043 0202 	orr.w	r2, r3, #2
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80076d4:	69fb      	ldr	r3, [r7, #28]
 80076d6:	f003 0308 	and.w	r3, r3, #8
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d015      	beq.n	800770a <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80076de:	69bb      	ldr	r3, [r7, #24]
 80076e0:	f003 0320 	and.w	r3, r3, #32
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d104      	bne.n	80076f2 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80076e8:	697a      	ldr	r2, [r7, #20]
 80076ea:	4b48      	ldr	r3, [pc, #288]	; (800780c <HAL_UART_IRQHandler+0x23c>)
 80076ec:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d00b      	beq.n	800770a <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	2208      	movs	r2, #8
 80076f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007700:	f043 0208 	orr.w	r2, r3, #8
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800770a:	69fb      	ldr	r3, [r7, #28]
 800770c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007710:	2b00      	cmp	r3, #0
 8007712:	d011      	beq.n	8007738 <HAL_UART_IRQHandler+0x168>
 8007714:	69bb      	ldr	r3, [r7, #24]
 8007716:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800771a:	2b00      	cmp	r3, #0
 800771c:	d00c      	beq.n	8007738 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007726:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800772e:	f043 0220 	orr.w	r2, r3, #32
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800773e:	2b00      	cmp	r3, #0
 8007740:	f000 816f 	beq.w	8007a22 <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007744:	69fb      	ldr	r3, [r7, #28]
 8007746:	f003 0320 	and.w	r3, r3, #32
 800774a:	2b00      	cmp	r3, #0
 800774c:	d011      	beq.n	8007772 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800774e:	69bb      	ldr	r3, [r7, #24]
 8007750:	f003 0320 	and.w	r3, r3, #32
 8007754:	2b00      	cmp	r3, #0
 8007756:	d104      	bne.n	8007762 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800775e:	2b00      	cmp	r3, #0
 8007760:	d007      	beq.n	8007772 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007766:	2b00      	cmp	r3, #0
 8007768:	d003      	beq.n	8007772 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007778:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007784:	2b40      	cmp	r3, #64	; 0x40
 8007786:	d004      	beq.n	8007792 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800778e:	2b00      	cmp	r3, #0
 8007790:	d031      	beq.n	80077f6 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f000 fe03 	bl	800839e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	689b      	ldr	r3, [r3, #8]
 800779e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077a2:	2b40      	cmp	r3, #64	; 0x40
 80077a4:	d123      	bne.n	80077ee <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	689a      	ldr	r2, [r3, #8]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077b4:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d013      	beq.n	80077e6 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80077c2:	4a14      	ldr	r2, [pc, #80]	; (8007814 <HAL_UART_IRQHandler+0x244>)
 80077c4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80077ca:	4618      	mov	r0, r3
 80077cc:	f7fc fd3c 	bl	8004248 <HAL_DMA_Abort_IT>
 80077d0:	4603      	mov	r3, r0
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d017      	beq.n	8007806 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80077da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077dc:	687a      	ldr	r2, [r7, #4]
 80077de:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 80077e0:	4610      	mov	r0, r2
 80077e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077e4:	e00f      	b.n	8007806 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f000 f92f 	bl	8007a4a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077ec:	e00b      	b.n	8007806 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f000 f92b 	bl	8007a4a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077f4:	e007      	b.n	8007806 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f000 f927 	bl	8007a4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2200      	movs	r2, #0
 8007800:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8007804:	e10d      	b.n	8007a22 <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007806:	bf00      	nop
    return;
 8007808:	e10b      	b.n	8007a22 <HAL_UART_IRQHandler+0x452>
 800780a:	bf00      	nop
 800780c:	10000001 	.word	0x10000001
 8007810:	04000120 	.word	0x04000120
 8007814:	080084f1 	.word	0x080084f1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800781c:	2b01      	cmp	r3, #1
 800781e:	f040 80ab 	bne.w	8007978 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8007822:	69fb      	ldr	r3, [r7, #28]
 8007824:	f003 0310 	and.w	r3, r3, #16
 8007828:	2b00      	cmp	r3, #0
 800782a:	f000 80a5 	beq.w	8007978 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800782e:	69bb      	ldr	r3, [r7, #24]
 8007830:	f003 0310 	and.w	r3, r3, #16
 8007834:	2b00      	cmp	r3, #0
 8007836:	f000 809f 	beq.w	8007978 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	2210      	movs	r2, #16
 8007840:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800784c:	2b40      	cmp	r3, #64	; 0x40
 800784e:	d155      	bne.n	80078fc <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	685b      	ldr	r3, [r3, #4]
 8007858:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 800785a:	893b      	ldrh	r3, [r7, #8]
 800785c:	2b00      	cmp	r3, #0
 800785e:	f000 80e2 	beq.w	8007a26 <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007868:	893a      	ldrh	r2, [r7, #8]
 800786a:	429a      	cmp	r2, r3
 800786c:	f080 80db 	bcs.w	8007a26 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	893a      	ldrh	r2, [r7, #8]
 8007874:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f003 0320 	and.w	r3, r3, #32
 8007884:	2b00      	cmp	r3, #0
 8007886:	d12b      	bne.n	80078e0 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007896:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	689a      	ldr	r2, [r3, #8]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f022 0201 	bic.w	r2, r2, #1
 80078a6:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	689a      	ldr	r2, [r3, #8]
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078b6:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2220      	movs	r2, #32
 80078bc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2200      	movs	r2, #0
 80078c4:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	681a      	ldr	r2, [r3, #0]
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f022 0210 	bic.w	r2, r2, #16
 80078d4:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80078da:	4618      	mov	r0, r3
 80078dc:	f7fc fc56 	bl	800418c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80078ec:	b29b      	uxth	r3, r3
 80078ee:	1ad3      	subs	r3, r2, r3
 80078f0:	b29b      	uxth	r3, r3
 80078f2:	4619      	mov	r1, r3
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 f8b1 	bl	8007a5c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80078fa:	e094      	b.n	8007a26 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007908:	b29b      	uxth	r3, r3
 800790a:	1ad3      	subs	r3, r2, r3
 800790c:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007914:	b29b      	uxth	r3, r3
 8007916:	2b00      	cmp	r3, #0
 8007918:	f000 8087 	beq.w	8007a2a <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 800791c:	897b      	ldrh	r3, [r7, #10]
 800791e:	2b00      	cmp	r3, #0
 8007920:	f000 8083 	beq.w	8007a2a <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007932:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	687a      	ldr	r2, [r7, #4]
 800793c:	6812      	ldr	r2, [r2, #0]
 800793e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007942:	f023 0301 	bic.w	r3, r3, #1
 8007946:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2220      	movs	r2, #32
 800794c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2200      	movs	r2, #0
 8007954:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2200      	movs	r2, #0
 800795a:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	681a      	ldr	r2, [r3, #0]
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f022 0210 	bic.w	r2, r2, #16
 800796a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800796c:	897b      	ldrh	r3, [r7, #10]
 800796e:	4619      	mov	r1, r3
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f000 f873 	bl	8007a5c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007976:	e058      	b.n	8007a2a <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007978:	69fb      	ldr	r3, [r7, #28]
 800797a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800797e:	2b00      	cmp	r3, #0
 8007980:	d00d      	beq.n	800799e <HAL_UART_IRQHandler+0x3ce>
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007988:	2b00      	cmp	r3, #0
 800798a:	d008      	beq.n	800799e <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007994:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f001 f8b6 	bl	8008b08 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800799c:	e048      	b.n	8007a30 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800799e:	69fb      	ldr	r3, [r7, #28]
 80079a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d012      	beq.n	80079ce <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80079a8:	69bb      	ldr	r3, [r7, #24]
 80079aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d104      	bne.n	80079bc <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d008      	beq.n	80079ce <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d034      	beq.n	8007a2e <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	4798      	blx	r3
    }
    return;
 80079cc:	e02f      	b.n	8007a2e <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80079ce:	69fb      	ldr	r3, [r7, #28]
 80079d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d008      	beq.n	80079ea <HAL_UART_IRQHandler+0x41a>
 80079d8:	69bb      	ldr	r3, [r7, #24]
 80079da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d003      	beq.n	80079ea <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 fd9a 	bl	800851c <UART_EndTransmit_IT>
    return;
 80079e8:	e022      	b.n	8007a30 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80079ea:	69fb      	ldr	r3, [r7, #28]
 80079ec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d008      	beq.n	8007a06 <HAL_UART_IRQHandler+0x436>
 80079f4:	69bb      	ldr	r3, [r7, #24]
 80079f6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d003      	beq.n	8007a06 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f001 f894 	bl	8008b2c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a04:	e014      	b.n	8007a30 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007a06:	69fb      	ldr	r3, [r7, #28]
 8007a08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d00f      	beq.n	8007a30 <HAL_UART_IRQHandler+0x460>
 8007a10:	69bb      	ldr	r3, [r7, #24]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	da0c      	bge.n	8007a30 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f001 f87f 	bl	8008b1a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a1c:	e008      	b.n	8007a30 <HAL_UART_IRQHandler+0x460>
      return;
 8007a1e:	bf00      	nop
 8007a20:	e006      	b.n	8007a30 <HAL_UART_IRQHandler+0x460>
    return;
 8007a22:	bf00      	nop
 8007a24:	e004      	b.n	8007a30 <HAL_UART_IRQHandler+0x460>
      return;
 8007a26:	bf00      	nop
 8007a28:	e002      	b.n	8007a30 <HAL_UART_IRQHandler+0x460>
      return;
 8007a2a:	bf00      	nop
 8007a2c:	e000      	b.n	8007a30 <HAL_UART_IRQHandler+0x460>
    return;
 8007a2e:	bf00      	nop
  }
}
 8007a30:	3720      	adds	r7, #32
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}
 8007a36:	bf00      	nop

08007a38 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b083      	sub	sp, #12
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007a40:	bf00      	nop
 8007a42:	370c      	adds	r7, #12
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bc80      	pop	{r7}
 8007a48:	4770      	bx	lr

08007a4a <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a4a:	b480      	push	{r7}
 8007a4c:	b083      	sub	sp, #12
 8007a4e:	af00      	add	r7, sp, #0
 8007a50:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007a52:	bf00      	nop
 8007a54:	370c      	adds	r7, #12
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bc80      	pop	{r7}
 8007a5a:	4770      	bx	lr

08007a5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b083      	sub	sp, #12
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
 8007a64:	460b      	mov	r3, r1
 8007a66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007a68:	bf00      	nop
 8007a6a:	370c      	adds	r7, #12
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bc80      	pop	{r7}
 8007a70:	4770      	bx	lr
	...

08007a74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a74:	b5b0      	push	{r4, r5, r7, lr}
 8007a76:	b088      	sub	sp, #32
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	689a      	ldr	r2, [r3, #8]
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	691b      	ldr	r3, [r3, #16]
 8007a88:	431a      	orrs	r2, r3
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	695b      	ldr	r3, [r3, #20]
 8007a8e:	431a      	orrs	r2, r3
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	69db      	ldr	r3, [r3, #28]
 8007a94:	4313      	orrs	r3, r2
 8007a96:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	681a      	ldr	r2, [r3, #0]
 8007a9e:	4bab      	ldr	r3, [pc, #684]	; (8007d4c <UART_SetConfig+0x2d8>)
 8007aa0:	4013      	ands	r3, r2
 8007aa2:	687a      	ldr	r2, [r7, #4]
 8007aa4:	6812      	ldr	r2, [r2, #0]
 8007aa6:	69f9      	ldr	r1, [r7, #28]
 8007aa8:	430b      	orrs	r3, r1
 8007aaa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	68da      	ldr	r2, [r3, #12]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	430a      	orrs	r2, r1
 8007ac0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	699b      	ldr	r3, [r3, #24]
 8007ac6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4aa0      	ldr	r2, [pc, #640]	; (8007d50 <UART_SetConfig+0x2dc>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d004      	beq.n	8007adc <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6a1b      	ldr	r3, [r3, #32]
 8007ad6:	69fa      	ldr	r2, [r7, #28]
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	689b      	ldr	r3, [r3, #8]
 8007ae2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007ae6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007aea:	687a      	ldr	r2, [r7, #4]
 8007aec:	6812      	ldr	r2, [r2, #0]
 8007aee:	69f9      	ldr	r1, [r7, #28]
 8007af0:	430b      	orrs	r3, r1
 8007af2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007afa:	f023 010f 	bic.w	r1, r3, #15
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	430a      	orrs	r2, r1
 8007b08:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4a91      	ldr	r2, [pc, #580]	; (8007d54 <UART_SetConfig+0x2e0>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d122      	bne.n	8007b5a <UART_SetConfig+0xe6>
 8007b14:	2003      	movs	r0, #3
 8007b16:	f7ff fc3b 	bl	8007390 <LL_RCC_GetUSARTClockSource>
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8007b20:	2b03      	cmp	r3, #3
 8007b22:	d817      	bhi.n	8007b54 <UART_SetConfig+0xe0>
 8007b24:	a201      	add	r2, pc, #4	; (adr r2, 8007b2c <UART_SetConfig+0xb8>)
 8007b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b2a:	bf00      	nop
 8007b2c:	08007b3d 	.word	0x08007b3d
 8007b30:	08007b49 	.word	0x08007b49
 8007b34:	08007b43 	.word	0x08007b43
 8007b38:	08007b4f 	.word	0x08007b4f
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	76fb      	strb	r3, [r7, #27]
 8007b40:	e072      	b.n	8007c28 <UART_SetConfig+0x1b4>
 8007b42:	2302      	movs	r3, #2
 8007b44:	76fb      	strb	r3, [r7, #27]
 8007b46:	e06f      	b.n	8007c28 <UART_SetConfig+0x1b4>
 8007b48:	2304      	movs	r3, #4
 8007b4a:	76fb      	strb	r3, [r7, #27]
 8007b4c:	e06c      	b.n	8007c28 <UART_SetConfig+0x1b4>
 8007b4e:	2308      	movs	r3, #8
 8007b50:	76fb      	strb	r3, [r7, #27]
 8007b52:	e069      	b.n	8007c28 <UART_SetConfig+0x1b4>
 8007b54:	2310      	movs	r3, #16
 8007b56:	76fb      	strb	r3, [r7, #27]
 8007b58:	e066      	b.n	8007c28 <UART_SetConfig+0x1b4>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4a7e      	ldr	r2, [pc, #504]	; (8007d58 <UART_SetConfig+0x2e4>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d134      	bne.n	8007bce <UART_SetConfig+0x15a>
 8007b64:	200c      	movs	r0, #12
 8007b66:	f7ff fc13 	bl	8007390 <LL_RCC_GetUSARTClockSource>
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8007b70:	2b0c      	cmp	r3, #12
 8007b72:	d829      	bhi.n	8007bc8 <UART_SetConfig+0x154>
 8007b74:	a201      	add	r2, pc, #4	; (adr r2, 8007b7c <UART_SetConfig+0x108>)
 8007b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b7a:	bf00      	nop
 8007b7c:	08007bb1 	.word	0x08007bb1
 8007b80:	08007bc9 	.word	0x08007bc9
 8007b84:	08007bc9 	.word	0x08007bc9
 8007b88:	08007bc9 	.word	0x08007bc9
 8007b8c:	08007bbd 	.word	0x08007bbd
 8007b90:	08007bc9 	.word	0x08007bc9
 8007b94:	08007bc9 	.word	0x08007bc9
 8007b98:	08007bc9 	.word	0x08007bc9
 8007b9c:	08007bb7 	.word	0x08007bb7
 8007ba0:	08007bc9 	.word	0x08007bc9
 8007ba4:	08007bc9 	.word	0x08007bc9
 8007ba8:	08007bc9 	.word	0x08007bc9
 8007bac:	08007bc3 	.word	0x08007bc3
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	76fb      	strb	r3, [r7, #27]
 8007bb4:	e038      	b.n	8007c28 <UART_SetConfig+0x1b4>
 8007bb6:	2302      	movs	r3, #2
 8007bb8:	76fb      	strb	r3, [r7, #27]
 8007bba:	e035      	b.n	8007c28 <UART_SetConfig+0x1b4>
 8007bbc:	2304      	movs	r3, #4
 8007bbe:	76fb      	strb	r3, [r7, #27]
 8007bc0:	e032      	b.n	8007c28 <UART_SetConfig+0x1b4>
 8007bc2:	2308      	movs	r3, #8
 8007bc4:	76fb      	strb	r3, [r7, #27]
 8007bc6:	e02f      	b.n	8007c28 <UART_SetConfig+0x1b4>
 8007bc8:	2310      	movs	r3, #16
 8007bca:	76fb      	strb	r3, [r7, #27]
 8007bcc:	e02c      	b.n	8007c28 <UART_SetConfig+0x1b4>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	4a5f      	ldr	r2, [pc, #380]	; (8007d50 <UART_SetConfig+0x2dc>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d125      	bne.n	8007c24 <UART_SetConfig+0x1b0>
 8007bd8:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8007bdc:	f7ff fbea 	bl	80073b4 <LL_RCC_GetLPUARTClockSource>
 8007be0:	4603      	mov	r3, r0
 8007be2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007be6:	d017      	beq.n	8007c18 <UART_SetConfig+0x1a4>
 8007be8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007bec:	d817      	bhi.n	8007c1e <UART_SetConfig+0x1aa>
 8007bee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007bf2:	d00b      	beq.n	8007c0c <UART_SetConfig+0x198>
 8007bf4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007bf8:	d811      	bhi.n	8007c1e <UART_SetConfig+0x1aa>
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d003      	beq.n	8007c06 <UART_SetConfig+0x192>
 8007bfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c02:	d006      	beq.n	8007c12 <UART_SetConfig+0x19e>
 8007c04:	e00b      	b.n	8007c1e <UART_SetConfig+0x1aa>
 8007c06:	2300      	movs	r3, #0
 8007c08:	76fb      	strb	r3, [r7, #27]
 8007c0a:	e00d      	b.n	8007c28 <UART_SetConfig+0x1b4>
 8007c0c:	2302      	movs	r3, #2
 8007c0e:	76fb      	strb	r3, [r7, #27]
 8007c10:	e00a      	b.n	8007c28 <UART_SetConfig+0x1b4>
 8007c12:	2304      	movs	r3, #4
 8007c14:	76fb      	strb	r3, [r7, #27]
 8007c16:	e007      	b.n	8007c28 <UART_SetConfig+0x1b4>
 8007c18:	2308      	movs	r3, #8
 8007c1a:	76fb      	strb	r3, [r7, #27]
 8007c1c:	e004      	b.n	8007c28 <UART_SetConfig+0x1b4>
 8007c1e:	2310      	movs	r3, #16
 8007c20:	76fb      	strb	r3, [r7, #27]
 8007c22:	e001      	b.n	8007c28 <UART_SetConfig+0x1b4>
 8007c24:	2310      	movs	r3, #16
 8007c26:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a48      	ldr	r2, [pc, #288]	; (8007d50 <UART_SetConfig+0x2dc>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	f040 8098 	bne.w	8007d64 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007c34:	7efb      	ldrb	r3, [r7, #27]
 8007c36:	2b08      	cmp	r3, #8
 8007c38:	d823      	bhi.n	8007c82 <UART_SetConfig+0x20e>
 8007c3a:	a201      	add	r2, pc, #4	; (adr r2, 8007c40 <UART_SetConfig+0x1cc>)
 8007c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c40:	08007c65 	.word	0x08007c65
 8007c44:	08007c83 	.word	0x08007c83
 8007c48:	08007c6d 	.word	0x08007c6d
 8007c4c:	08007c83 	.word	0x08007c83
 8007c50:	08007c73 	.word	0x08007c73
 8007c54:	08007c83 	.word	0x08007c83
 8007c58:	08007c83 	.word	0x08007c83
 8007c5c:	08007c83 	.word	0x08007c83
 8007c60:	08007c7b 	.word	0x08007c7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c64:	f7fe f894 	bl	8005d90 <HAL_RCC_GetPCLK1Freq>
 8007c68:	6178      	str	r0, [r7, #20]
        break;
 8007c6a:	e00f      	b.n	8007c8c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c6c:	4b3b      	ldr	r3, [pc, #236]	; (8007d5c <UART_SetConfig+0x2e8>)
 8007c6e:	617b      	str	r3, [r7, #20]
        break;
 8007c70:	e00c      	b.n	8007c8c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c72:	f7fd ffd9 	bl	8005c28 <HAL_RCC_GetSysClockFreq>
 8007c76:	6178      	str	r0, [r7, #20]
        break;
 8007c78:	e008      	b.n	8007c8c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c7e:	617b      	str	r3, [r7, #20]
        break;
 8007c80:	e004      	b.n	8007c8c <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 8007c82:	2300      	movs	r3, #0
 8007c84:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007c86:	2301      	movs	r3, #1
 8007c88:	76bb      	strb	r3, [r7, #26]
        break;
 8007c8a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007c8c:	697b      	ldr	r3, [r7, #20]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	f000 8128 	beq.w	8007ee4 <UART_SetConfig+0x470>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c98:	4a31      	ldr	r2, [pc, #196]	; (8007d60 <UART_SetConfig+0x2ec>)
 8007c9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c9e:	461a      	mov	r2, r3
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ca6:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	685a      	ldr	r2, [r3, #4]
 8007cac:	4613      	mov	r3, r2
 8007cae:	005b      	lsls	r3, r3, #1
 8007cb0:	4413      	add	r3, r2
 8007cb2:	68ba      	ldr	r2, [r7, #8]
 8007cb4:	429a      	cmp	r2, r3
 8007cb6:	d305      	bcc.n	8007cc4 <UART_SetConfig+0x250>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007cbe:	68ba      	ldr	r2, [r7, #8]
 8007cc0:	429a      	cmp	r2, r3
 8007cc2:	d902      	bls.n	8007cca <UART_SetConfig+0x256>
      {
        ret = HAL_ERROR;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	76bb      	strb	r3, [r7, #26]
 8007cc8:	e10c      	b.n	8007ee4 <UART_SetConfig+0x470>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	4618      	mov	r0, r3
 8007cce:	f04f 0100 	mov.w	r1, #0
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cd6:	4a22      	ldr	r2, [pc, #136]	; (8007d60 <UART_SetConfig+0x2ec>)
 8007cd8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007cdc:	b29a      	uxth	r2, r3
 8007cde:	f04f 0300 	mov.w	r3, #0
 8007ce2:	f7f8 fdcb 	bl	800087c <__aeabi_uldivmod>
 8007ce6:	4602      	mov	r2, r0
 8007ce8:	460b      	mov	r3, r1
 8007cea:	4610      	mov	r0, r2
 8007cec:	4619      	mov	r1, r3
 8007cee:	f04f 0200 	mov.w	r2, #0
 8007cf2:	f04f 0300 	mov.w	r3, #0
 8007cf6:	020b      	lsls	r3, r1, #8
 8007cf8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007cfc:	0202      	lsls	r2, r0, #8
 8007cfe:	6879      	ldr	r1, [r7, #4]
 8007d00:	6849      	ldr	r1, [r1, #4]
 8007d02:	0849      	lsrs	r1, r1, #1
 8007d04:	4608      	mov	r0, r1
 8007d06:	f04f 0100 	mov.w	r1, #0
 8007d0a:	1814      	adds	r4, r2, r0
 8007d0c:	eb43 0501 	adc.w	r5, r3, r1
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	461a      	mov	r2, r3
 8007d16:	f04f 0300 	mov.w	r3, #0
 8007d1a:	4620      	mov	r0, r4
 8007d1c:	4629      	mov	r1, r5
 8007d1e:	f7f8 fdad 	bl	800087c <__aeabi_uldivmod>
 8007d22:	4602      	mov	r2, r0
 8007d24:	460b      	mov	r3, r1
 8007d26:	4613      	mov	r3, r2
 8007d28:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007d30:	d308      	bcc.n	8007d44 <UART_SetConfig+0x2d0>
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d38:	d204      	bcs.n	8007d44 <UART_SetConfig+0x2d0>
        {
          huart->Instance->BRR = usartdiv;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	693a      	ldr	r2, [r7, #16]
 8007d40:	60da      	str	r2, [r3, #12]
 8007d42:	e0cf      	b.n	8007ee4 <UART_SetConfig+0x470>
        }
        else
        {
          ret = HAL_ERROR;
 8007d44:	2301      	movs	r3, #1
 8007d46:	76bb      	strb	r3, [r7, #26]
 8007d48:	e0cc      	b.n	8007ee4 <UART_SetConfig+0x470>
 8007d4a:	bf00      	nop
 8007d4c:	cfff69f3 	.word	0xcfff69f3
 8007d50:	40008000 	.word	0x40008000
 8007d54:	40013800 	.word	0x40013800
 8007d58:	40004400 	.word	0x40004400
 8007d5c:	00f42400 	.word	0x00f42400
 8007d60:	0801b054 	.word	0x0801b054
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	69db      	ldr	r3, [r3, #28]
 8007d68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d6c:	d165      	bne.n	8007e3a <UART_SetConfig+0x3c6>
  {
    switch (clocksource)
 8007d6e:	7efb      	ldrb	r3, [r7, #27]
 8007d70:	2b08      	cmp	r3, #8
 8007d72:	d828      	bhi.n	8007dc6 <UART_SetConfig+0x352>
 8007d74:	a201      	add	r2, pc, #4	; (adr r2, 8007d7c <UART_SetConfig+0x308>)
 8007d76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d7a:	bf00      	nop
 8007d7c:	08007da1 	.word	0x08007da1
 8007d80:	08007da9 	.word	0x08007da9
 8007d84:	08007db1 	.word	0x08007db1
 8007d88:	08007dc7 	.word	0x08007dc7
 8007d8c:	08007db7 	.word	0x08007db7
 8007d90:	08007dc7 	.word	0x08007dc7
 8007d94:	08007dc7 	.word	0x08007dc7
 8007d98:	08007dc7 	.word	0x08007dc7
 8007d9c:	08007dbf 	.word	0x08007dbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007da0:	f7fd fff6 	bl	8005d90 <HAL_RCC_GetPCLK1Freq>
 8007da4:	6178      	str	r0, [r7, #20]
        break;
 8007da6:	e013      	b.n	8007dd0 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007da8:	f7fe f804 	bl	8005db4 <HAL_RCC_GetPCLK2Freq>
 8007dac:	6178      	str	r0, [r7, #20]
        break;
 8007dae:	e00f      	b.n	8007dd0 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007db0:	4b56      	ldr	r3, [pc, #344]	; (8007f0c <UART_SetConfig+0x498>)
 8007db2:	617b      	str	r3, [r7, #20]
        break;
 8007db4:	e00c      	b.n	8007dd0 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007db6:	f7fd ff37 	bl	8005c28 <HAL_RCC_GetSysClockFreq>
 8007dba:	6178      	str	r0, [r7, #20]
        break;
 8007dbc:	e008      	b.n	8007dd0 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007dbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007dc2:	617b      	str	r3, [r7, #20]
        break;
 8007dc4:	e004      	b.n	8007dd0 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007dca:	2301      	movs	r3, #1
 8007dcc:	76bb      	strb	r3, [r7, #26]
        break;
 8007dce:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007dd0:	697b      	ldr	r3, [r7, #20]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	f000 8086 	beq.w	8007ee4 <UART_SetConfig+0x470>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ddc:	4a4c      	ldr	r2, [pc, #304]	; (8007f10 <UART_SetConfig+0x49c>)
 8007dde:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007de2:	461a      	mov	r2, r3
 8007de4:	697b      	ldr	r3, [r7, #20]
 8007de6:	fbb3 f3f2 	udiv	r3, r3, r2
 8007dea:	005a      	lsls	r2, r3, #1
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	685b      	ldr	r3, [r3, #4]
 8007df0:	085b      	lsrs	r3, r3, #1
 8007df2:	441a      	add	r2, r3
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	685b      	ldr	r3, [r3, #4]
 8007df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dfc:	b29b      	uxth	r3, r3
 8007dfe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e00:	693b      	ldr	r3, [r7, #16]
 8007e02:	2b0f      	cmp	r3, #15
 8007e04:	d916      	bls.n	8007e34 <UART_SetConfig+0x3c0>
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e0c:	d212      	bcs.n	8007e34 <UART_SetConfig+0x3c0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007e0e:	693b      	ldr	r3, [r7, #16]
 8007e10:	b29b      	uxth	r3, r3
 8007e12:	f023 030f 	bic.w	r3, r3, #15
 8007e16:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	085b      	lsrs	r3, r3, #1
 8007e1c:	b29b      	uxth	r3, r3
 8007e1e:	f003 0307 	and.w	r3, r3, #7
 8007e22:	b29a      	uxth	r2, r3
 8007e24:	89fb      	ldrh	r3, [r7, #14]
 8007e26:	4313      	orrs	r3, r2
 8007e28:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	89fa      	ldrh	r2, [r7, #14]
 8007e30:	60da      	str	r2, [r3, #12]
 8007e32:	e057      	b.n	8007ee4 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8007e34:	2301      	movs	r3, #1
 8007e36:	76bb      	strb	r3, [r7, #26]
 8007e38:	e054      	b.n	8007ee4 <UART_SetConfig+0x470>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007e3a:	7efb      	ldrb	r3, [r7, #27]
 8007e3c:	2b08      	cmp	r3, #8
 8007e3e:	d828      	bhi.n	8007e92 <UART_SetConfig+0x41e>
 8007e40:	a201      	add	r2, pc, #4	; (adr r2, 8007e48 <UART_SetConfig+0x3d4>)
 8007e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e46:	bf00      	nop
 8007e48:	08007e6d 	.word	0x08007e6d
 8007e4c:	08007e75 	.word	0x08007e75
 8007e50:	08007e7d 	.word	0x08007e7d
 8007e54:	08007e93 	.word	0x08007e93
 8007e58:	08007e83 	.word	0x08007e83
 8007e5c:	08007e93 	.word	0x08007e93
 8007e60:	08007e93 	.word	0x08007e93
 8007e64:	08007e93 	.word	0x08007e93
 8007e68:	08007e8b 	.word	0x08007e8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e6c:	f7fd ff90 	bl	8005d90 <HAL_RCC_GetPCLK1Freq>
 8007e70:	6178      	str	r0, [r7, #20]
        break;
 8007e72:	e013      	b.n	8007e9c <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e74:	f7fd ff9e 	bl	8005db4 <HAL_RCC_GetPCLK2Freq>
 8007e78:	6178      	str	r0, [r7, #20]
        break;
 8007e7a:	e00f      	b.n	8007e9c <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e7c:	4b23      	ldr	r3, [pc, #140]	; (8007f0c <UART_SetConfig+0x498>)
 8007e7e:	617b      	str	r3, [r7, #20]
        break;
 8007e80:	e00c      	b.n	8007e9c <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e82:	f7fd fed1 	bl	8005c28 <HAL_RCC_GetSysClockFreq>
 8007e86:	6178      	str	r0, [r7, #20]
        break;
 8007e88:	e008      	b.n	8007e9c <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e8e:	617b      	str	r3, [r7, #20]
        break;
 8007e90:	e004      	b.n	8007e9c <UART_SetConfig+0x428>
      default:
        pclk = 0U;
 8007e92:	2300      	movs	r3, #0
 8007e94:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007e96:	2301      	movs	r3, #1
 8007e98:	76bb      	strb	r3, [r7, #26]
        break;
 8007e9a:	bf00      	nop
    }

    if (pclk != 0U)
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d020      	beq.n	8007ee4 <UART_SetConfig+0x470>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ea6:	4a1a      	ldr	r2, [pc, #104]	; (8007f10 <UART_SetConfig+0x49c>)
 8007ea8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007eac:	461a      	mov	r2, r3
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	fbb3 f2f2 	udiv	r2, r3, r2
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	085b      	lsrs	r3, r3, #1
 8007eba:	441a      	add	r2, r3
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	685b      	ldr	r3, [r3, #4]
 8007ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ec4:	b29b      	uxth	r3, r3
 8007ec6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ec8:	693b      	ldr	r3, [r7, #16]
 8007eca:	2b0f      	cmp	r3, #15
 8007ecc:	d908      	bls.n	8007ee0 <UART_SetConfig+0x46c>
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ed4:	d204      	bcs.n	8007ee0 <UART_SetConfig+0x46c>
      {
        huart->Instance->BRR = usartdiv;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	693a      	ldr	r2, [r7, #16]
 8007edc:	60da      	str	r2, [r3, #12]
 8007ede:	e001      	b.n	8007ee4 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2201      	movs	r2, #1
 8007ef0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2200      	movs	r2, #0
 8007efe:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8007f00:	7ebb      	ldrb	r3, [r7, #26]
}
 8007f02:	4618      	mov	r0, r3
 8007f04:	3720      	adds	r7, #32
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bdb0      	pop	{r4, r5, r7, pc}
 8007f0a:	bf00      	nop
 8007f0c:	00f42400 	.word	0x00f42400
 8007f10:	0801b054 	.word	0x0801b054

08007f14 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b083      	sub	sp, #12
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f20:	f003 0301 	and.w	r3, r3, #1
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d00a      	beq.n	8007f3e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	430a      	orrs	r2, r1
 8007f3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f42:	f003 0302 	and.w	r3, r3, #2
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d00a      	beq.n	8007f60 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	685b      	ldr	r3, [r3, #4]
 8007f50:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	430a      	orrs	r2, r1
 8007f5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f64:	f003 0304 	and.w	r3, r3, #4
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d00a      	beq.n	8007f82 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	685b      	ldr	r3, [r3, #4]
 8007f72:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	430a      	orrs	r2, r1
 8007f80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f86:	f003 0308 	and.w	r3, r3, #8
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d00a      	beq.n	8007fa4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	430a      	orrs	r2, r1
 8007fa2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fa8:	f003 0310 	and.w	r3, r3, #16
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d00a      	beq.n	8007fc6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	689b      	ldr	r3, [r3, #8]
 8007fb6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	430a      	orrs	r2, r1
 8007fc4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fca:	f003 0320 	and.w	r3, r3, #32
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d00a      	beq.n	8007fe8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	689b      	ldr	r3, [r3, #8]
 8007fd8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	430a      	orrs	r2, r1
 8007fe6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d01a      	beq.n	800802a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	685b      	ldr	r3, [r3, #4]
 8007ffa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	430a      	orrs	r2, r1
 8008008:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800800e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008012:	d10a      	bne.n	800802a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	685b      	ldr	r3, [r3, #4]
 800801a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	430a      	orrs	r2, r1
 8008028:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800802e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008032:	2b00      	cmp	r3, #0
 8008034:	d00a      	beq.n	800804c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	430a      	orrs	r2, r1
 800804a:	605a      	str	r2, [r3, #4]
  }
}
 800804c:	bf00      	nop
 800804e:	370c      	adds	r7, #12
 8008050:	46bd      	mov	sp, r7
 8008052:	bc80      	pop	{r7}
 8008054:	4770      	bx	lr

08008056 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008056:	b580      	push	{r7, lr}
 8008058:	b086      	sub	sp, #24
 800805a:	af02      	add	r7, sp, #8
 800805c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2200      	movs	r2, #0
 8008062:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008066:	f7f9 fff3 	bl	8002050 <HAL_GetTick>
 800806a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f003 0308 	and.w	r3, r3, #8
 8008076:	2b08      	cmp	r3, #8
 8008078:	d10e      	bne.n	8008098 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800807a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800807e:	9300      	str	r3, [sp, #0]
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2200      	movs	r2, #0
 8008084:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008088:	6878      	ldr	r0, [r7, #4]
 800808a:	f000 f82f 	bl	80080ec <UART_WaitOnFlagUntilTimeout>
 800808e:	4603      	mov	r3, r0
 8008090:	2b00      	cmp	r3, #0
 8008092:	d001      	beq.n	8008098 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008094:	2303      	movs	r3, #3
 8008096:	e025      	b.n	80080e4 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f003 0304 	and.w	r3, r3, #4
 80080a2:	2b04      	cmp	r3, #4
 80080a4:	d10e      	bne.n	80080c4 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80080a6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80080aa:	9300      	str	r3, [sp, #0]
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	2200      	movs	r2, #0
 80080b0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f000 f819 	bl	80080ec <UART_WaitOnFlagUntilTimeout>
 80080ba:	4603      	mov	r3, r0
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d001      	beq.n	80080c4 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80080c0:	2303      	movs	r3, #3
 80080c2:	e00f      	b.n	80080e4 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2220      	movs	r2, #32
 80080c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2220      	movs	r2, #32
 80080d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2200      	movs	r2, #0
 80080d8:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2200      	movs	r2, #0
 80080de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80080e2:	2300      	movs	r3, #0
}
 80080e4:	4618      	mov	r0, r3
 80080e6:	3710      	adds	r7, #16
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}

080080ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b084      	sub	sp, #16
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	60f8      	str	r0, [r7, #12]
 80080f4:	60b9      	str	r1, [r7, #8]
 80080f6:	603b      	str	r3, [r7, #0]
 80080f8:	4613      	mov	r3, r2
 80080fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080fc:	e062      	b.n	80081c4 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080fe:	69bb      	ldr	r3, [r7, #24]
 8008100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008104:	d05e      	beq.n	80081c4 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008106:	f7f9 ffa3 	bl	8002050 <HAL_GetTick>
 800810a:	4602      	mov	r2, r0
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	1ad3      	subs	r3, r2, r3
 8008110:	69ba      	ldr	r2, [r7, #24]
 8008112:	429a      	cmp	r2, r3
 8008114:	d302      	bcc.n	800811c <UART_WaitOnFlagUntilTimeout+0x30>
 8008116:	69bb      	ldr	r3, [r7, #24]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d11d      	bne.n	8008158 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	681a      	ldr	r2, [r3, #0]
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800812a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	689a      	ldr	r2, [r3, #8]
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f022 0201 	bic.w	r2, r2, #1
 800813a:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2220      	movs	r2, #32
 8008140:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2220      	movs	r2, #32
 8008148:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2200      	movs	r2, #0
 8008150:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8008154:	2303      	movs	r3, #3
 8008156:	e045      	b.n	80081e4 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f003 0304 	and.w	r3, r3, #4
 8008162:	2b00      	cmp	r3, #0
 8008164:	d02e      	beq.n	80081c4 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	69db      	ldr	r3, [r3, #28]
 800816c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008170:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008174:	d126      	bne.n	80081c4 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800817e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	681a      	ldr	r2, [r3, #0]
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800818e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	689a      	ldr	r2, [r3, #8]
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f022 0201 	bic.w	r2, r2, #1
 800819e:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2220      	movs	r2, #32
 80081a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	2220      	movs	r2, #32
 80081ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2220      	movs	r2, #32
 80081b4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	2200      	movs	r2, #0
 80081bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80081c0:	2303      	movs	r3, #3
 80081c2:	e00f      	b.n	80081e4 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	69da      	ldr	r2, [r3, #28]
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	4013      	ands	r3, r2
 80081ce:	68ba      	ldr	r2, [r7, #8]
 80081d0:	429a      	cmp	r2, r3
 80081d2:	bf0c      	ite	eq
 80081d4:	2301      	moveq	r3, #1
 80081d6:	2300      	movne	r3, #0
 80081d8:	b2db      	uxtb	r3, r3
 80081da:	461a      	mov	r2, r3
 80081dc:	79fb      	ldrb	r3, [r7, #7]
 80081de:	429a      	cmp	r2, r3
 80081e0:	d08d      	beq.n	80080fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80081e2:	2300      	movs	r3, #0
}
 80081e4:	4618      	mov	r0, r3
 80081e6:	3710      	adds	r7, #16
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}

080081ec <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081ec:	b480      	push	{r7}
 80081ee:	b085      	sub	sp, #20
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	60f8      	str	r0, [r7, #12]
 80081f4:	60b9      	str	r1, [r7, #8]
 80081f6:	4613      	mov	r3, r2
 80081f8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	68ba      	ldr	r2, [r7, #8]
 80081fe:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	88fa      	ldrh	r2, [r7, #6]
 8008204:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	88fa      	ldrh	r2, [r7, #6]
 800820c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	2200      	movs	r2, #0
 8008214:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	689b      	ldr	r3, [r3, #8]
 800821a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800821e:	d10e      	bne.n	800823e <UART_Start_Receive_IT+0x52>
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	691b      	ldr	r3, [r3, #16]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d105      	bne.n	8008234 <UART_Start_Receive_IT+0x48>
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800822e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008232:	e02d      	b.n	8008290 <UART_Start_Receive_IT+0xa4>
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	22ff      	movs	r2, #255	; 0xff
 8008238:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800823c:	e028      	b.n	8008290 <UART_Start_Receive_IT+0xa4>
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	689b      	ldr	r3, [r3, #8]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d10d      	bne.n	8008262 <UART_Start_Receive_IT+0x76>
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	691b      	ldr	r3, [r3, #16]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d104      	bne.n	8008258 <UART_Start_Receive_IT+0x6c>
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	22ff      	movs	r2, #255	; 0xff
 8008252:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008256:	e01b      	b.n	8008290 <UART_Start_Receive_IT+0xa4>
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	227f      	movs	r2, #127	; 0x7f
 800825c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008260:	e016      	b.n	8008290 <UART_Start_Receive_IT+0xa4>
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	689b      	ldr	r3, [r3, #8]
 8008266:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800826a:	d10d      	bne.n	8008288 <UART_Start_Receive_IT+0x9c>
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	691b      	ldr	r3, [r3, #16]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d104      	bne.n	800827e <UART_Start_Receive_IT+0x92>
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	227f      	movs	r2, #127	; 0x7f
 8008278:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800827c:	e008      	b.n	8008290 <UART_Start_Receive_IT+0xa4>
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	223f      	movs	r2, #63	; 0x3f
 8008282:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008286:	e003      	b.n	8008290 <UART_Start_Receive_IT+0xa4>
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	2200      	movs	r2, #0
 800828c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	2200      	movs	r2, #0
 8008294:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	2222      	movs	r2, #34	; 0x22
 800829c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	689a      	ldr	r2, [r3, #8]
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f042 0201 	orr.w	r2, r2, #1
 80082ae:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80082b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80082b8:	d12a      	bne.n	8008310 <UART_Start_Receive_IT+0x124>
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80082c0:	88fa      	ldrh	r2, [r7, #6]
 80082c2:	429a      	cmp	r2, r3
 80082c4:	d324      	bcc.n	8008310 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	689b      	ldr	r3, [r3, #8]
 80082ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082ce:	d107      	bne.n	80082e0 <UART_Start_Receive_IT+0xf4>
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	691b      	ldr	r3, [r3, #16]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d103      	bne.n	80082e0 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	4a1e      	ldr	r2, [pc, #120]	; (8008354 <UART_Start_Receive_IT+0x168>)
 80082dc:	671a      	str	r2, [r3, #112]	; 0x70
 80082de:	e002      	b.n	80082e6 <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	4a1d      	ldr	r2, [pc, #116]	; (8008358 <UART_Start_Receive_IT+0x16c>)
 80082e4:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	2200      	movs	r2, #0
 80082ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	681a      	ldr	r2, [r3, #0]
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80082fc:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	689a      	ldr	r2, [r3, #8]
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800830c:	609a      	str	r2, [r3, #8]
 800830e:	e01b      	b.n	8008348 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	689b      	ldr	r3, [r3, #8]
 8008314:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008318:	d107      	bne.n	800832a <UART_Start_Receive_IT+0x13e>
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	691b      	ldr	r3, [r3, #16]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d103      	bne.n	800832a <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	4a0d      	ldr	r2, [pc, #52]	; (800835c <UART_Start_Receive_IT+0x170>)
 8008326:	671a      	str	r2, [r3, #112]	; 0x70
 8008328:	e002      	b.n	8008330 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	4a0c      	ldr	r2, [pc, #48]	; (8008360 <UART_Start_Receive_IT+0x174>)
 800832e:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	2200      	movs	r2, #0
 8008334:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	681a      	ldr	r2, [r3, #0]
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8008346:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8008348:	2300      	movs	r3, #0
}
 800834a:	4618      	mov	r0, r3
 800834c:	3714      	adds	r7, #20
 800834e:	46bd      	mov	sp, r7
 8008350:	bc80      	pop	{r7}
 8008352:	4770      	bx	lr
 8008354:	08008905 	.word	0x08008905
 8008358:	08008701 	.word	0x08008701
 800835c:	08008629 	.word	0x08008629
 8008360:	08008551 	.word	0x08008551

08008364 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008364:	b480      	push	{r7}
 8008366:	b083      	sub	sp, #12
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	681a      	ldr	r2, [r3, #0]
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800837a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	689a      	ldr	r2, [r3, #8]
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800838a:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2220      	movs	r2, #32
 8008390:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8008394:	bf00      	nop
 8008396:	370c      	adds	r7, #12
 8008398:	46bd      	mov	sp, r7
 800839a:	bc80      	pop	{r7}
 800839c:	4770      	bx	lr

0800839e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800839e:	b480      	push	{r7}
 80083a0:	b083      	sub	sp, #12
 80083a2:	af00      	add	r7, sp, #0
 80083a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	681a      	ldr	r2, [r3, #0]
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80083b4:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	689b      	ldr	r3, [r3, #8]
 80083bc:	687a      	ldr	r2, [r7, #4]
 80083be:	6812      	ldr	r2, [r2, #0]
 80083c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80083c4:	f023 0301 	bic.w	r3, r3, #1
 80083c8:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80083ce:	2b01      	cmp	r3, #1
 80083d0:	d107      	bne.n	80083e2 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	681a      	ldr	r2, [r3, #0]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f022 0210 	bic.w	r2, r2, #16
 80083e0:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2220      	movs	r2, #32
 80083e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2200      	movs	r2, #0
 80083ee:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2200      	movs	r2, #0
 80083f4:	671a      	str	r2, [r3, #112]	; 0x70
}
 80083f6:	bf00      	nop
 80083f8:	370c      	adds	r7, #12
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bc80      	pop	{r7}
 80083fe:	4770      	bx	lr

08008400 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b084      	sub	sp, #16
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800840c:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f003 0320 	and.w	r3, r3, #32
 8008418:	2b00      	cmp	r3, #0
 800841a:	d114      	bne.n	8008446 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	2200      	movs	r2, #0
 8008420:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	689a      	ldr	r2, [r3, #8]
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008432:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	681a      	ldr	r2, [r3, #0]
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008442:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008444:	e002      	b.n	800844c <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 8008446:	68f8      	ldr	r0, [r7, #12]
 8008448:	f7fa fa58 	bl	80028fc <HAL_UART_TxCpltCallback>
}
 800844c:	bf00      	nop
 800844e:	3710      	adds	r7, #16
 8008450:	46bd      	mov	sp, r7
 8008452:	bd80      	pop	{r7, pc}

08008454 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b084      	sub	sp, #16
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008460:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008462:	68f8      	ldr	r0, [r7, #12]
 8008464:	f7ff fae8 	bl	8007a38 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008468:	bf00      	nop
 800846a:	3710      	adds	r7, #16
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}

08008470 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b086      	sub	sp, #24
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800847c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008484:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800848c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	689b      	ldr	r3, [r3, #8]
 8008494:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008498:	2b80      	cmp	r3, #128	; 0x80
 800849a:	d109      	bne.n	80084b0 <UART_DMAError+0x40>
 800849c:	693b      	ldr	r3, [r7, #16]
 800849e:	2b21      	cmp	r3, #33	; 0x21
 80084a0:	d106      	bne.n	80084b0 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	2200      	movs	r2, #0
 80084a6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80084aa:	6978      	ldr	r0, [r7, #20]
 80084ac:	f7ff ff5a 	bl	8008364 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80084b0:	697b      	ldr	r3, [r7, #20]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	689b      	ldr	r3, [r3, #8]
 80084b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084ba:	2b40      	cmp	r3, #64	; 0x40
 80084bc:	d109      	bne.n	80084d2 <UART_DMAError+0x62>
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	2b22      	cmp	r3, #34	; 0x22
 80084c2:	d106      	bne.n	80084d2 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80084c4:	697b      	ldr	r3, [r7, #20]
 80084c6:	2200      	movs	r2, #0
 80084c8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 80084cc:	6978      	ldr	r0, [r7, #20]
 80084ce:	f7ff ff66 	bl	800839e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084d8:	f043 0210 	orr.w	r2, r3, #16
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80084e2:	6978      	ldr	r0, [r7, #20]
 80084e4:	f7ff fab1 	bl	8007a4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084e8:	bf00      	nop
 80084ea:	3718      	adds	r7, #24
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bd80      	pop	{r7, pc}

080084f0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b084      	sub	sp, #16
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	2200      	movs	r2, #0
 8008502:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2200      	movs	r2, #0
 800850a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800850e:	68f8      	ldr	r0, [r7, #12]
 8008510:	f7ff fa9b 	bl	8007a4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008514:	bf00      	nop
 8008516:	3710      	adds	r7, #16
 8008518:	46bd      	mov	sp, r7
 800851a:	bd80      	pop	{r7, pc}

0800851c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b082      	sub	sp, #8
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	681a      	ldr	r2, [r3, #0]
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008532:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2220      	movs	r2, #32
 8008538:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2200      	movs	r2, #0
 8008540:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f7fa f9da 	bl	80028fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008548:	bf00      	nop
 800854a:	3708      	adds	r7, #8
 800854c:	46bd      	mov	sp, r7
 800854e:	bd80      	pop	{r7, pc}

08008550 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b084      	sub	sp, #16
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800855e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008566:	2b22      	cmp	r3, #34	; 0x22
 8008568:	d152      	bne.n	8008610 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008570:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008572:	89bb      	ldrh	r3, [r7, #12]
 8008574:	b2d9      	uxtb	r1, r3
 8008576:	89fb      	ldrh	r3, [r7, #14]
 8008578:	b2da      	uxtb	r2, r3
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800857e:	400a      	ands	r2, r1
 8008580:	b2d2      	uxtb	r2, r2
 8008582:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008588:	1c5a      	adds	r2, r3, #1
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008594:	b29b      	uxth	r3, r3
 8008596:	3b01      	subs	r3, #1
 8008598:	b29a      	uxth	r2, r3
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80085a6:	b29b      	uxth	r3, r3
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d139      	bne.n	8008620 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	681a      	ldr	r2, [r3, #0]
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80085ba:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	689a      	ldr	r2, [r3, #8]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f022 0201 	bic.w	r2, r2, #1
 80085ca:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2220      	movs	r2, #32
 80085d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2200      	movs	r2, #0
 80085d8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80085de:	2b01      	cmp	r3, #1
 80085e0:	d10f      	bne.n	8008602 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	681a      	ldr	r2, [r3, #0]
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	f022 0210 	bic.w	r2, r2, #16
 80085f0:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80085f8:	4619      	mov	r1, r3
 80085fa:	6878      	ldr	r0, [r7, #4]
 80085fc:	f7ff fa2e 	bl	8007a5c <HAL_UARTEx_RxEventCallback>
 8008600:	e002      	b.n	8008608 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	f7fa f988 	bl	8002918 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2200      	movs	r2, #0
 800860c:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800860e:	e007      	b.n	8008620 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	699a      	ldr	r2, [r3, #24]
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f042 0208 	orr.w	r2, r2, #8
 800861e:	619a      	str	r2, [r3, #24]
}
 8008620:	bf00      	nop
 8008622:	3710      	adds	r7, #16
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}

08008628 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b084      	sub	sp, #16
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008636:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800863e:	2b22      	cmp	r3, #34	; 0x22
 8008640:	d152      	bne.n	80086e8 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008648:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800864e:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8008650:	89ba      	ldrh	r2, [r7, #12]
 8008652:	89fb      	ldrh	r3, [r7, #14]
 8008654:	4013      	ands	r3, r2
 8008656:	b29a      	uxth	r2, r3
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008660:	1c9a      	adds	r2, r3, #2
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800866c:	b29b      	uxth	r3, r3
 800866e:	3b01      	subs	r3, #1
 8008670:	b29a      	uxth	r2, r3
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800867e:	b29b      	uxth	r3, r3
 8008680:	2b00      	cmp	r3, #0
 8008682:	d139      	bne.n	80086f8 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	681a      	ldr	r2, [r3, #0]
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008692:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	689a      	ldr	r2, [r3, #8]
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f022 0201 	bic.w	r2, r2, #1
 80086a2:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2220      	movs	r2, #32
 80086a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2200      	movs	r2, #0
 80086b0:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80086b6:	2b01      	cmp	r3, #1
 80086b8:	d10f      	bne.n	80086da <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	681a      	ldr	r2, [r3, #0]
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f022 0210 	bic.w	r2, r2, #16
 80086c8:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80086d0:	4619      	mov	r1, r3
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f7ff f9c2 	bl	8007a5c <HAL_UARTEx_RxEventCallback>
 80086d8:	e002      	b.n	80086e0 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f7fa f91c 	bl	8002918 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2200      	movs	r2, #0
 80086e4:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80086e6:	e007      	b.n	80086f8 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	699a      	ldr	r2, [r3, #24]
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f042 0208 	orr.w	r2, r2, #8
 80086f6:	619a      	str	r2, [r3, #24]
}
 80086f8:	bf00      	nop
 80086fa:	3710      	adds	r7, #16
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}

08008700 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b088      	sub	sp, #32
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800870e:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	69db      	ldr	r3, [r3, #28]
 8008716:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	689b      	ldr	r3, [r3, #8]
 8008726:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800872e:	2b22      	cmp	r3, #34	; 0x22
 8008730:	f040 80da 	bne.w	80088e8 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800873a:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800873c:	e0aa      	b.n	8008894 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008744:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008746:	89bb      	ldrh	r3, [r7, #12]
 8008748:	b2d9      	uxtb	r1, r3
 800874a:	8b7b      	ldrh	r3, [r7, #26]
 800874c:	b2da      	uxtb	r2, r3
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008752:	400a      	ands	r2, r1
 8008754:	b2d2      	uxtb	r2, r2
 8008756:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800875c:	1c5a      	adds	r2, r3, #1
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008768:	b29b      	uxth	r3, r3
 800876a:	3b01      	subs	r3, #1
 800876c:	b29a      	uxth	r2, r3
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	69db      	ldr	r3, [r3, #28]
 800877a:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800877c:	69fb      	ldr	r3, [r7, #28]
 800877e:	f003 0307 	and.w	r3, r3, #7
 8008782:	2b00      	cmp	r3, #0
 8008784:	d04d      	beq.n	8008822 <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008786:	69fb      	ldr	r3, [r7, #28]
 8008788:	f003 0301 	and.w	r3, r3, #1
 800878c:	2b00      	cmp	r3, #0
 800878e:	d010      	beq.n	80087b2 <UART_RxISR_8BIT_FIFOEN+0xb2>
 8008790:	697b      	ldr	r3, [r7, #20]
 8008792:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008796:	2b00      	cmp	r3, #0
 8008798:	d00b      	beq.n	80087b2 <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	2201      	movs	r2, #1
 80087a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80087a8:	f043 0201 	orr.w	r2, r3, #1
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087b2:	69fb      	ldr	r3, [r7, #28]
 80087b4:	f003 0302 	and.w	r3, r3, #2
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d010      	beq.n	80087de <UART_RxISR_8BIT_FIFOEN+0xde>
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	f003 0301 	and.w	r3, r3, #1
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d00b      	beq.n	80087de <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	2202      	movs	r2, #2
 80087cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80087d4:	f043 0204 	orr.w	r2, r3, #4
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087de:	69fb      	ldr	r3, [r7, #28]
 80087e0:	f003 0304 	and.w	r3, r3, #4
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d010      	beq.n	800880a <UART_RxISR_8BIT_FIFOEN+0x10a>
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	f003 0301 	and.w	r3, r3, #1
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d00b      	beq.n	800880a <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	2204      	movs	r2, #4
 80087f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008800:	f043 0202 	orr.w	r2, r3, #2
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008810:	2b00      	cmp	r3, #0
 8008812:	d006      	beq.n	8008822 <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	f7ff f918 	bl	8007a4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2200      	movs	r2, #0
 800881e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008828:	b29b      	uxth	r3, r3
 800882a:	2b00      	cmp	r3, #0
 800882c:	d132      	bne.n	8008894 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	681a      	ldr	r2, [r3, #0]
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800883c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	689b      	ldr	r3, [r3, #8]
 8008844:	687a      	ldr	r2, [r7, #4]
 8008846:	6812      	ldr	r2, [r2, #0]
 8008848:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800884c:	f023 0301 	bic.w	r3, r3, #1
 8008850:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2220      	movs	r2, #32
 8008856:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2200      	movs	r2, #0
 800885e:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008864:	2b01      	cmp	r3, #1
 8008866:	d10f      	bne.n	8008888 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	681a      	ldr	r2, [r3, #0]
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f022 0210 	bic.w	r2, r2, #16
 8008876:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800887e:	4619      	mov	r1, r3
 8008880:	6878      	ldr	r0, [r7, #4]
 8008882:	f7ff f8eb 	bl	8007a5c <HAL_UARTEx_RxEventCallback>
 8008886:	e002      	b.n	800888e <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008888:	6878      	ldr	r0, [r7, #4]
 800888a:	f7fa f845 	bl	8002918 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2200      	movs	r2, #0
 8008892:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008894:	89fb      	ldrh	r3, [r7, #14]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d005      	beq.n	80088a6 <UART_RxISR_8BIT_FIFOEN+0x1a6>
 800889a:	69fb      	ldr	r3, [r7, #28]
 800889c:	f003 0320 	and.w	r3, r3, #32
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	f47f af4c 	bne.w	800873e <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80088ac:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80088ae:	897b      	ldrh	r3, [r7, #10]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d021      	beq.n	80088f8 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80088ba:	897a      	ldrh	r2, [r7, #10]
 80088bc:	429a      	cmp	r2, r3
 80088be:	d21b      	bcs.n	80088f8 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	689a      	ldr	r2, [r3, #8]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80088ce:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	4a0b      	ldr	r2, [pc, #44]	; (8008900 <UART_RxISR_8BIT_FIFOEN+0x200>)
 80088d4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	681a      	ldr	r2, [r3, #0]
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f042 0220 	orr.w	r2, r2, #32
 80088e4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80088e6:	e007      	b.n	80088f8 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	699a      	ldr	r2, [r3, #24]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f042 0208 	orr.w	r2, r2, #8
 80088f6:	619a      	str	r2, [r3, #24]
}
 80088f8:	bf00      	nop
 80088fa:	3720      	adds	r7, #32
 80088fc:	46bd      	mov	sp, r7
 80088fe:	bd80      	pop	{r7, pc}
 8008900:	08008551 	.word	0x08008551

08008904 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b08a      	sub	sp, #40	; 0x28
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008912:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	69db      	ldr	r3, [r3, #28]
 800891a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	689b      	ldr	r3, [r3, #8]
 800892a:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008932:	2b22      	cmp	r3, #34	; 0x22
 8008934:	f040 80da 	bne.w	8008aec <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800893e:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008940:	e0aa      	b.n	8008a98 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008948:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800894e:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 8008950:	8aba      	ldrh	r2, [r7, #20]
 8008952:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008954:	4013      	ands	r3, r2
 8008956:	b29a      	uxth	r2, r3
 8008958:	693b      	ldr	r3, [r7, #16]
 800895a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008960:	1c9a      	adds	r2, r3, #2
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800896c:	b29b      	uxth	r3, r3
 800896e:	3b01      	subs	r3, #1
 8008970:	b29a      	uxth	r2, r3
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	69db      	ldr	r3, [r3, #28]
 800897e:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008982:	f003 0307 	and.w	r3, r3, #7
 8008986:	2b00      	cmp	r3, #0
 8008988:	d04d      	beq.n	8008a26 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800898a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800898c:	f003 0301 	and.w	r3, r3, #1
 8008990:	2b00      	cmp	r3, #0
 8008992:	d010      	beq.n	80089b6 <UART_RxISR_16BIT_FIFOEN+0xb2>
 8008994:	69fb      	ldr	r3, [r7, #28]
 8008996:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800899a:	2b00      	cmp	r3, #0
 800899c:	d00b      	beq.n	80089b6 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	2201      	movs	r2, #1
 80089a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80089ac:	f043 0201 	orr.w	r2, r3, #1
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80089b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b8:	f003 0302 	and.w	r3, r3, #2
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d010      	beq.n	80089e2 <UART_RxISR_16BIT_FIFOEN+0xde>
 80089c0:	69bb      	ldr	r3, [r7, #24]
 80089c2:	f003 0301 	and.w	r3, r3, #1
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d00b      	beq.n	80089e2 <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	2202      	movs	r2, #2
 80089d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80089d8:	f043 0204 	orr.w	r2, r3, #4
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80089e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089e4:	f003 0304 	and.w	r3, r3, #4
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d010      	beq.n	8008a0e <UART_RxISR_16BIT_FIFOEN+0x10a>
 80089ec:	69bb      	ldr	r3, [r7, #24]
 80089ee:	f003 0301 	and.w	r3, r3, #1
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d00b      	beq.n	8008a0e <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	2204      	movs	r2, #4
 80089fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008a04:	f043 0202 	orr.w	r2, r3, #2
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d006      	beq.n	8008a26 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f7ff f816 	bl	8007a4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2200      	movs	r2, #0
 8008a22:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008a2c:	b29b      	uxth	r3, r3
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d132      	bne.n	8008a98 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	681a      	ldr	r2, [r3, #0]
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008a40:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	689b      	ldr	r3, [r3, #8]
 8008a48:	687a      	ldr	r2, [r7, #4]
 8008a4a:	6812      	ldr	r2, [r2, #0]
 8008a4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008a50:	f023 0301 	bic.w	r3, r3, #1
 8008a54:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2220      	movs	r2, #32
 8008a5a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2200      	movs	r2, #0
 8008a62:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d10f      	bne.n	8008a8c <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	681a      	ldr	r2, [r3, #0]
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f022 0210 	bic.w	r2, r2, #16
 8008a7a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008a82:	4619      	mov	r1, r3
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f7fe ffe9 	bl	8007a5c <HAL_UARTEx_RxEventCallback>
 8008a8a:	e002      	b.n	8008a92 <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f7f9 ff43 	bl	8002918 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2200      	movs	r2, #0
 8008a96:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008a98:	8afb      	ldrh	r3, [r7, #22]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d005      	beq.n	8008aaa <UART_RxISR_16BIT_FIFOEN+0x1a6>
 8008a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aa0:	f003 0320 	and.w	r3, r3, #32
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	f47f af4c 	bne.w	8008942 <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008ab0:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008ab2:	89fb      	ldrh	r3, [r7, #14]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d021      	beq.n	8008afc <UART_RxISR_16BIT_FIFOEN+0x1f8>
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008abe:	89fa      	ldrh	r2, [r7, #14]
 8008ac0:	429a      	cmp	r2, r3
 8008ac2:	d21b      	bcs.n	8008afc <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	689a      	ldr	r2, [r3, #8]
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8008ad2:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	4a0b      	ldr	r2, [pc, #44]	; (8008b04 <UART_RxISR_16BIT_FIFOEN+0x200>)
 8008ad8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	681a      	ldr	r2, [r3, #0]
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f042 0220 	orr.w	r2, r2, #32
 8008ae8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008aea:	e007      	b.n	8008afc <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	699a      	ldr	r2, [r3, #24]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f042 0208 	orr.w	r2, r2, #8
 8008afa:	619a      	str	r2, [r3, #24]
}
 8008afc:	bf00      	nop
 8008afe:	3728      	adds	r7, #40	; 0x28
 8008b00:	46bd      	mov	sp, r7
 8008b02:	bd80      	pop	{r7, pc}
 8008b04:	08008629 	.word	0x08008629

08008b08 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008b08:	b480      	push	{r7}
 8008b0a:	b083      	sub	sp, #12
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008b10:	bf00      	nop
 8008b12:	370c      	adds	r7, #12
 8008b14:	46bd      	mov	sp, r7
 8008b16:	bc80      	pop	{r7}
 8008b18:	4770      	bx	lr

08008b1a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008b1a:	b480      	push	{r7}
 8008b1c:	b083      	sub	sp, #12
 8008b1e:	af00      	add	r7, sp, #0
 8008b20:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008b22:	bf00      	nop
 8008b24:	370c      	adds	r7, #12
 8008b26:	46bd      	mov	sp, r7
 8008b28:	bc80      	pop	{r7}
 8008b2a:	4770      	bx	lr

08008b2c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b083      	sub	sp, #12
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008b34:	bf00      	nop
 8008b36:	370c      	adds	r7, #12
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	bc80      	pop	{r7}
 8008b3c:	4770      	bx	lr

08008b3e <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8008b3e:	b580      	push	{r7, lr}
 8008b40:	b088      	sub	sp, #32
 8008b42:	af02      	add	r7, sp, #8
 8008b44:	60f8      	str	r0, [r7, #12]
 8008b46:	1d3b      	adds	r3, r7, #4
 8008b48:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008b56:	2b01      	cmp	r3, #1
 8008b58:	d101      	bne.n	8008b5e <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 8008b5a:	2302      	movs	r3, #2
 8008b5c:	e046      	b.n	8008bec <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	2201      	movs	r2, #1
 8008b62:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	2224      	movs	r2, #36	; 0x24
 8008b6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	681a      	ldr	r2, [r3, #0]
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f022 0201 	bic.w	r2, r2, #1
 8008b7c:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	689b      	ldr	r3, [r3, #8]
 8008b84:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8008b88:	687a      	ldr	r2, [r7, #4]
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	430a      	orrs	r2, r1
 8008b90:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d105      	bne.n	8008ba4 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8008b98:	1d3b      	adds	r3, r7, #4
 8008b9a:	e893 0006 	ldmia.w	r3, {r1, r2}
 8008b9e:	68f8      	ldr	r0, [r7, #12]
 8008ba0:	f000 f900 	bl	8008da4 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	681a      	ldr	r2, [r3, #0]
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	f042 0201 	orr.w	r2, r2, #1
 8008bb2:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008bb4:	f7f9 fa4c 	bl	8002050 <HAL_GetTick>
 8008bb8:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008bba:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008bbe:	9300      	str	r3, [sp, #0]
 8008bc0:	693b      	ldr	r3, [r7, #16]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008bc8:	68f8      	ldr	r0, [r7, #12]
 8008bca:	f7ff fa8f 	bl	80080ec <UART_WaitOnFlagUntilTimeout>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d002      	beq.n	8008bda <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 8008bd4:	2303      	movs	r3, #3
 8008bd6:	75fb      	strb	r3, [r7, #23]
 8008bd8:	e003      	b.n	8008be2 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2220      	movs	r2, #32
 8008bde:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	2200      	movs	r2, #0
 8008be6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 8008bea:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bec:	4618      	mov	r0, r3
 8008bee:	3718      	adds	r7, #24
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	bd80      	pop	{r7, pc}

08008bf4 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b083      	sub	sp, #12
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008c02:	2b01      	cmp	r3, #1
 8008c04:	d101      	bne.n	8008c0a <HAL_UARTEx_EnableStopMode+0x16>
 8008c06:	2302      	movs	r3, #2
 8008c08:	e010      	b.n	8008c2c <HAL_UARTEx_EnableStopMode+0x38>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2201      	movs	r2, #1
 8008c0e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	681a      	ldr	r2, [r3, #0]
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f042 0202 	orr.w	r2, r2, #2
 8008c20:	601a      	str	r2, [r3, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2200      	movs	r2, #0
 8008c26:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008c2a:	2300      	movs	r3, #0
}
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	370c      	adds	r7, #12
 8008c30:	46bd      	mov	sp, r7
 8008c32:	bc80      	pop	{r7}
 8008c34:	4770      	bx	lr

08008c36 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8008c36:	b580      	push	{r7, lr}
 8008c38:	b084      	sub	sp, #16
 8008c3a:	af00      	add	r7, sp, #0
 8008c3c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008c44:	2b01      	cmp	r3, #1
 8008c46:	d101      	bne.n	8008c4c <HAL_UARTEx_EnableFifoMode+0x16>
 8008c48:	2302      	movs	r3, #2
 8008c4a:	e02b      	b.n	8008ca4 <HAL_UARTEx_EnableFifoMode+0x6e>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2201      	movs	r2, #1
 8008c50:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2224      	movs	r2, #36	; 0x24
 8008c58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	681a      	ldr	r2, [r3, #0]
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	f022 0201 	bic.w	r2, r2, #1
 8008c72:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008c7a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8008c82:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	68fa      	ldr	r2, [r7, #12]
 8008c8a:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f000 f8ab 	bl	8008de8 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2220      	movs	r2, #32
 8008c96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008ca2:	2300      	movs	r3, #0
}
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	3710      	adds	r7, #16
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bd80      	pop	{r7, pc}

08008cac <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b084      	sub	sp, #16
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
 8008cb4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008cbc:	2b01      	cmp	r3, #1
 8008cbe:	d101      	bne.n	8008cc4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008cc0:	2302      	movs	r3, #2
 8008cc2:	e02d      	b.n	8008d20 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2201      	movs	r2, #1
 8008cc8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2224      	movs	r2, #36	; 0x24
 8008cd0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	681a      	ldr	r2, [r3, #0]
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f022 0201 	bic.w	r2, r2, #1
 8008cea:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	689b      	ldr	r3, [r3, #8]
 8008cf2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	683a      	ldr	r2, [r7, #0]
 8008cfc:	430a      	orrs	r2, r1
 8008cfe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f000 f871 	bl	8008de8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	68fa      	ldr	r2, [r7, #12]
 8008d0c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2220      	movs	r2, #32
 8008d12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2200      	movs	r2, #0
 8008d1a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008d1e:	2300      	movs	r3, #0
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	3710      	adds	r7, #16
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bd80      	pop	{r7, pc}

08008d28 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b084      	sub	sp, #16
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
 8008d30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008d38:	2b01      	cmp	r3, #1
 8008d3a:	d101      	bne.n	8008d40 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008d3c:	2302      	movs	r3, #2
 8008d3e:	e02d      	b.n	8008d9c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2201      	movs	r2, #1
 8008d44:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2224      	movs	r2, #36	; 0x24
 8008d4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	681a      	ldr	r2, [r3, #0]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f022 0201 	bic.w	r2, r2, #1
 8008d66:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	689b      	ldr	r3, [r3, #8]
 8008d6e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	683a      	ldr	r2, [r7, #0]
 8008d78:	430a      	orrs	r2, r1
 8008d7a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f000 f833 	bl	8008de8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	68fa      	ldr	r2, [r7, #12]
 8008d88:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2220      	movs	r2, #32
 8008d8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2200      	movs	r2, #0
 8008d96:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008d9a:	2300      	movs	r3, #0
}
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	3710      	adds	r7, #16
 8008da0:	46bd      	mov	sp, r7
 8008da2:	bd80      	pop	{r7, pc}

08008da4 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b085      	sub	sp, #20
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	60f8      	str	r0, [r7, #12]
 8008dac:	1d3b      	adds	r3, r7, #4
 8008dae:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	f023 0210 	bic.w	r2, r3, #16
 8008dbc:	893b      	ldrh	r3, [r7, #8]
 8008dbe:	4619      	mov	r1, r3
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	430a      	orrs	r2, r1
 8008dc6:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	685b      	ldr	r3, [r3, #4]
 8008dce:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8008dd2:	7abb      	ldrb	r3, [r7, #10]
 8008dd4:	061a      	lsls	r2, r3, #24
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	430a      	orrs	r2, r1
 8008ddc:	605a      	str	r2, [r3, #4]
}
 8008dde:	bf00      	nop
 8008de0:	3714      	adds	r7, #20
 8008de2:	46bd      	mov	sp, r7
 8008de4:	bc80      	pop	{r7}
 8008de6:	4770      	bx	lr

08008de8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008de8:	b480      	push	{r7}
 8008dea:	b089      	sub	sp, #36	; 0x24
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8008df0:	4a2e      	ldr	r2, [pc, #184]	; (8008eac <UARTEx_SetNbDataToProcess+0xc4>)
 8008df2:	f107 0314 	add.w	r3, r7, #20
 8008df6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008dfa:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8008dfe:	4a2c      	ldr	r2, [pc, #176]	; (8008eb0 <UARTEx_SetNbDataToProcess+0xc8>)
 8008e00:	f107 030c 	add.w	r3, r7, #12
 8008e04:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008e08:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d108      	bne.n	8008e26 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2201      	movs	r2, #1
 8008e18:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2201      	movs	r2, #1
 8008e20:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008e24:	e03d      	b.n	8008ea2 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008e26:	2308      	movs	r3, #8
 8008e28:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008e2a:	2308      	movs	r3, #8
 8008e2c:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	689b      	ldr	r3, [r3, #8]
 8008e34:	0e5b      	lsrs	r3, r3, #25
 8008e36:	b2db      	uxtb	r3, r3
 8008e38:	f003 0307 	and.w	r3, r3, #7
 8008e3c:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	689b      	ldr	r3, [r3, #8]
 8008e44:	0f5b      	lsrs	r3, r3, #29
 8008e46:	b2db      	uxtb	r3, r3
 8008e48:	f003 0307 	and.w	r3, r3, #7
 8008e4c:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e4e:	7fbb      	ldrb	r3, [r7, #30]
 8008e50:	7f3a      	ldrb	r2, [r7, #28]
 8008e52:	f107 0120 	add.w	r1, r7, #32
 8008e56:	440a      	add	r2, r1
 8008e58:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8008e5c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008e60:	7f3a      	ldrb	r2, [r7, #28]
 8008e62:	f107 0120 	add.w	r1, r7, #32
 8008e66:	440a      	add	r2, r1
 8008e68:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e6c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e70:	b29a      	uxth	r2, r3
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e78:	7ffb      	ldrb	r3, [r7, #31]
 8008e7a:	7f7a      	ldrb	r2, [r7, #29]
 8008e7c:	f107 0120 	add.w	r1, r7, #32
 8008e80:	440a      	add	r2, r1
 8008e82:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8008e86:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008e8a:	7f7a      	ldrb	r2, [r7, #29]
 8008e8c:	f107 0120 	add.w	r1, r7, #32
 8008e90:	440a      	add	r2, r1
 8008e92:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e96:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e9a:	b29a      	uxth	r2, r3
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8008ea2:	bf00      	nop
 8008ea4:	3724      	adds	r7, #36	; 0x24
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bc80      	pop	{r7}
 8008eaa:	4770      	bx	lr
 8008eac:	0801aa58 	.word	0x0801aa58
 8008eb0:	0801aa60 	.word	0x0801aa60

08008eb4 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b082      	sub	sp, #8
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	33f1      	adds	r3, #241	; 0xf1
 8008ec0:	2210      	movs	r2, #16
 8008ec2:	2100      	movs	r1, #0
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	f00d f9e3 	bl	8016290 <memset1>
    ctx->M_n = 0;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2200      	movs	r2, #0
 8008ece:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	22f0      	movs	r2, #240	; 0xf0
 8008ed6:	2100      	movs	r1, #0
 8008ed8:	4618      	mov	r0, r3
 8008eda:	f00d f9d9 	bl	8016290 <memset1>
}
 8008ede:	bf00      	nop
 8008ee0:	3708      	adds	r7, #8
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}

08008ee6 <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 8008ee6:	b580      	push	{r7, lr}
 8008ee8:	b082      	sub	sp, #8
 8008eea:	af00      	add	r7, sp, #0
 8008eec:	6078      	str	r0, [r7, #4]
 8008eee:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	461a      	mov	r2, r3
 8008ef4:	2110      	movs	r1, #16
 8008ef6:	6838      	ldr	r0, [r7, #0]
 8008ef8:	f000 fe60 	bl	8009bbc <lorawan_aes_set_key>
}
 8008efc:	bf00      	nop
 8008efe:	3708      	adds	r7, #8
 8008f00:	46bd      	mov	sp, r7
 8008f02:	bd80      	pop	{r7, pc}

08008f04 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b08c      	sub	sp, #48	; 0x30
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	60f8      	str	r0, [r7, #12]
 8008f0c:	60b9      	str	r1, [r7, #8]
 8008f0e:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	f000 80a1 	beq.w	800905e <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8008f22:	f1c3 0310 	rsb	r3, r3, #16
 8008f26:	687a      	ldr	r2, [r7, #4]
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	bf28      	it	cs
 8008f2c:	4613      	movcs	r3, r2
 8008f2e:	627b      	str	r3, [r7, #36]	; 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f203 1201 	addw	r2, r3, #257	; 0x101
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8008f3c:	4413      	add	r3, r2
 8008f3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f40:	b292      	uxth	r2, r2
 8008f42:	68b9      	ldr	r1, [r7, #8]
 8008f44:	4618      	mov	r0, r3
 8008f46:	f00d f968 	bl	801621a <memcpy1>
        ctx->M_n += mlen;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 8008f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f52:	441a      	add	r2, r3
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8008f60:	2b0f      	cmp	r3, #15
 8008f62:	f240 808d 	bls.w	8009080 <AES_CMAC_Update+0x17c>
 8008f66:	687a      	ldr	r2, [r7, #4]
 8008f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f6a:	429a      	cmp	r2, r3
 8008f6c:	f000 8088 	beq.w	8009080 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 8008f70:	2300      	movs	r3, #0
 8008f72:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008f74:	e015      	b.n	8008fa2 <AES_CMAC_Update+0x9e>
 8008f76:	68fa      	ldr	r2, [r7, #12]
 8008f78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f7a:	4413      	add	r3, r2
 8008f7c:	33f1      	adds	r3, #241	; 0xf1
 8008f7e:	781a      	ldrb	r2, [r3, #0]
 8008f80:	68f9      	ldr	r1, [r7, #12]
 8008f82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f84:	440b      	add	r3, r1
 8008f86:	f203 1301 	addw	r3, r3, #257	; 0x101
 8008f8a:	781b      	ldrb	r3, [r3, #0]
 8008f8c:	4053      	eors	r3, r2
 8008f8e:	b2d9      	uxtb	r1, r3
 8008f90:	68fa      	ldr	r2, [r7, #12]
 8008f92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f94:	4413      	add	r3, r2
 8008f96:	33f1      	adds	r3, #241	; 0xf1
 8008f98:	460a      	mov	r2, r1
 8008f9a:	701a      	strb	r2, [r3, #0]
 8008f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f9e:	3301      	adds	r3, #1
 8008fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008fa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fa4:	2b0f      	cmp	r3, #15
 8008fa6:	dde6      	ble.n	8008f76 <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 8008fae:	f107 0314 	add.w	r3, r7, #20
 8008fb2:	2210      	movs	r2, #16
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f00d f930 	bl	801621a <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 8008fba:	68fa      	ldr	r2, [r7, #12]
 8008fbc:	f107 0114 	add.w	r1, r7, #20
 8008fc0:	f107 0314 	add.w	r3, r7, #20
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	f000 fed7 	bl	8009d78 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	33f1      	adds	r3, #241	; 0xf1
 8008fce:	f107 0114 	add.w	r1, r7, #20
 8008fd2:	2210      	movs	r2, #16
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	f00d f920 	bl	801621a <memcpy1>

        data += mlen;
 8008fda:	68ba      	ldr	r2, [r7, #8]
 8008fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fde:	4413      	add	r3, r2
 8008fe0:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 8008fe2:	687a      	ldr	r2, [r7, #4]
 8008fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fe6:	1ad3      	subs	r3, r2, r3
 8008fe8:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 8008fea:	e038      	b.n	800905e <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 8008fec:	2300      	movs	r3, #0
 8008fee:	62bb      	str	r3, [r7, #40]	; 0x28
 8008ff0:	e013      	b.n	800901a <AES_CMAC_Update+0x116>
 8008ff2:	68fa      	ldr	r2, [r7, #12]
 8008ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ff6:	4413      	add	r3, r2
 8008ff8:	33f1      	adds	r3, #241	; 0xf1
 8008ffa:	781a      	ldrb	r2, [r3, #0]
 8008ffc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ffe:	68b9      	ldr	r1, [r7, #8]
 8009000:	440b      	add	r3, r1
 8009002:	781b      	ldrb	r3, [r3, #0]
 8009004:	4053      	eors	r3, r2
 8009006:	b2d9      	uxtb	r1, r3
 8009008:	68fa      	ldr	r2, [r7, #12]
 800900a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800900c:	4413      	add	r3, r2
 800900e:	33f1      	adds	r3, #241	; 0xf1
 8009010:	460a      	mov	r2, r1
 8009012:	701a      	strb	r2, [r3, #0]
 8009014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009016:	3301      	adds	r3, #1
 8009018:	62bb      	str	r3, [r7, #40]	; 0x28
 800901a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800901c:	2b0f      	cmp	r3, #15
 800901e:	dde8      	ble.n	8008ff2 <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 8009026:	f107 0314 	add.w	r3, r7, #20
 800902a:	2210      	movs	r2, #16
 800902c:	4618      	mov	r0, r3
 800902e:	f00d f8f4 	bl	801621a <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 8009032:	68fa      	ldr	r2, [r7, #12]
 8009034:	f107 0114 	add.w	r1, r7, #20
 8009038:	f107 0314 	add.w	r3, r7, #20
 800903c:	4618      	mov	r0, r3
 800903e:	f000 fe9b 	bl	8009d78 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	33f1      	adds	r3, #241	; 0xf1
 8009046:	f107 0114 	add.w	r1, r7, #20
 800904a:	2210      	movs	r2, #16
 800904c:	4618      	mov	r0, r3
 800904e:	f00d f8e4 	bl	801621a <memcpy1>

        data += 16;
 8009052:	68bb      	ldr	r3, [r7, #8]
 8009054:	3310      	adds	r3, #16
 8009056:	60bb      	str	r3, [r7, #8]
        len -= 16;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	3b10      	subs	r3, #16
 800905c:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2b10      	cmp	r3, #16
 8009062:	d8c3      	bhi.n	8008fec <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	f203 1301 	addw	r3, r3, #257	; 0x101
 800906a:	687a      	ldr	r2, [r7, #4]
 800906c:	b292      	uxth	r2, r2
 800906e:	68b9      	ldr	r1, [r7, #8]
 8009070:	4618      	mov	r0, r3
 8009072:	f00d f8d2 	bl	801621a <memcpy1>
    ctx->M_n = len;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	687a      	ldr	r2, [r7, #4]
 800907a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800907e:	e000      	b.n	8009082 <AES_CMAC_Update+0x17e>
            return;
 8009080:	bf00      	nop
}
 8009082:	3730      	adds	r7, #48	; 0x30
 8009084:	46bd      	mov	sp, r7
 8009086:	bd80      	pop	{r7, pc}

08009088 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b092      	sub	sp, #72	; 0x48
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
 8009090:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 8009092:	f107 031c 	add.w	r3, r7, #28
 8009096:	2210      	movs	r2, #16
 8009098:	2100      	movs	r1, #0
 800909a:	4618      	mov	r0, r3
 800909c:	f00d f8f8 	bl	8016290 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 80090a0:	683a      	ldr	r2, [r7, #0]
 80090a2:	f107 011c 	add.w	r1, r7, #28
 80090a6:	f107 031c 	add.w	r3, r7, #28
 80090aa:	4618      	mov	r0, r3
 80090ac:	f000 fe64 	bl	8009d78 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 80090b0:	7f3b      	ldrb	r3, [r7, #28]
 80090b2:	b25b      	sxtb	r3, r3
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	da31      	bge.n	800911c <AES_CMAC_Final+0x94>
    {
        LSHIFT( K, K );
 80090b8:	2300      	movs	r3, #0
 80090ba:	647b      	str	r3, [r7, #68]	; 0x44
 80090bc:	e01c      	b.n	80090f8 <AES_CMAC_Final+0x70>
 80090be:	f107 021c 	add.w	r2, r7, #28
 80090c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090c4:	4413      	add	r3, r2
 80090c6:	781b      	ldrb	r3, [r3, #0]
 80090c8:	005b      	lsls	r3, r3, #1
 80090ca:	b25a      	sxtb	r2, r3
 80090cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090ce:	3301      	adds	r3, #1
 80090d0:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80090d4:	440b      	add	r3, r1
 80090d6:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80090da:	09db      	lsrs	r3, r3, #7
 80090dc:	b2db      	uxtb	r3, r3
 80090de:	b25b      	sxtb	r3, r3
 80090e0:	4313      	orrs	r3, r2
 80090e2:	b25b      	sxtb	r3, r3
 80090e4:	b2d9      	uxtb	r1, r3
 80090e6:	f107 021c 	add.w	r2, r7, #28
 80090ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090ec:	4413      	add	r3, r2
 80090ee:	460a      	mov	r2, r1
 80090f0:	701a      	strb	r2, [r3, #0]
 80090f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090f4:	3301      	adds	r3, #1
 80090f6:	647b      	str	r3, [r7, #68]	; 0x44
 80090f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090fa:	2b0e      	cmp	r3, #14
 80090fc:	dddf      	ble.n	80090be <AES_CMAC_Final+0x36>
 80090fe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009102:	005b      	lsls	r3, r3, #1
 8009104:	b2db      	uxtb	r3, r3
 8009106:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        K[15] ^= 0x87;
 800910a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800910e:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 8009112:	43db      	mvns	r3, r3
 8009114:	b2db      	uxtb	r3, r3
 8009116:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800911a:	e028      	b.n	800916e <AES_CMAC_Final+0xe6>
    }
    else
        LSHIFT( K, K );
 800911c:	2300      	movs	r3, #0
 800911e:	643b      	str	r3, [r7, #64]	; 0x40
 8009120:	e01c      	b.n	800915c <AES_CMAC_Final+0xd4>
 8009122:	f107 021c 	add.w	r2, r7, #28
 8009126:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009128:	4413      	add	r3, r2
 800912a:	781b      	ldrb	r3, [r3, #0]
 800912c:	005b      	lsls	r3, r3, #1
 800912e:	b25a      	sxtb	r2, r3
 8009130:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009132:	3301      	adds	r3, #1
 8009134:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8009138:	440b      	add	r3, r1
 800913a:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800913e:	09db      	lsrs	r3, r3, #7
 8009140:	b2db      	uxtb	r3, r3
 8009142:	b25b      	sxtb	r3, r3
 8009144:	4313      	orrs	r3, r2
 8009146:	b25b      	sxtb	r3, r3
 8009148:	b2d9      	uxtb	r1, r3
 800914a:	f107 021c 	add.w	r2, r7, #28
 800914e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009150:	4413      	add	r3, r2
 8009152:	460a      	mov	r2, r1
 8009154:	701a      	strb	r2, [r3, #0]
 8009156:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009158:	3301      	adds	r3, #1
 800915a:	643b      	str	r3, [r7, #64]	; 0x40
 800915c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800915e:	2b0e      	cmp	r3, #14
 8009160:	dddf      	ble.n	8009122 <AES_CMAC_Final+0x9a>
 8009162:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009166:	005b      	lsls	r3, r3, #1
 8009168:	b2db      	uxtb	r3, r3
 800916a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if( ctx->M_n == 16 )
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009174:	2b10      	cmp	r3, #16
 8009176:	d11d      	bne.n	80091b4 <AES_CMAC_Final+0x12c>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 8009178:	2300      	movs	r3, #0
 800917a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800917c:	e016      	b.n	80091ac <AES_CMAC_Final+0x124>
 800917e:	683a      	ldr	r2, [r7, #0]
 8009180:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009182:	4413      	add	r3, r2
 8009184:	f203 1301 	addw	r3, r3, #257	; 0x101
 8009188:	781a      	ldrb	r2, [r3, #0]
 800918a:	f107 011c 	add.w	r1, r7, #28
 800918e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009190:	440b      	add	r3, r1
 8009192:	781b      	ldrb	r3, [r3, #0]
 8009194:	4053      	eors	r3, r2
 8009196:	b2d9      	uxtb	r1, r3
 8009198:	683a      	ldr	r2, [r7, #0]
 800919a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800919c:	4413      	add	r3, r2
 800919e:	f203 1301 	addw	r3, r3, #257	; 0x101
 80091a2:	460a      	mov	r2, r1
 80091a4:	701a      	strb	r2, [r3, #0]
 80091a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80091a8:	3301      	adds	r3, #1
 80091aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80091ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80091ae:	2b0f      	cmp	r3, #15
 80091b0:	dde5      	ble.n	800917e <AES_CMAC_Final+0xf6>
 80091b2:	e098      	b.n	80092e6 <AES_CMAC_Final+0x25e>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 80091b4:	7f3b      	ldrb	r3, [r7, #28]
 80091b6:	b25b      	sxtb	r3, r3
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	da31      	bge.n	8009220 <AES_CMAC_Final+0x198>
        {
            LSHIFT( K, K );
 80091bc:	2300      	movs	r3, #0
 80091be:	63bb      	str	r3, [r7, #56]	; 0x38
 80091c0:	e01c      	b.n	80091fc <AES_CMAC_Final+0x174>
 80091c2:	f107 021c 	add.w	r2, r7, #28
 80091c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091c8:	4413      	add	r3, r2
 80091ca:	781b      	ldrb	r3, [r3, #0]
 80091cc:	005b      	lsls	r3, r3, #1
 80091ce:	b25a      	sxtb	r2, r3
 80091d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091d2:	3301      	adds	r3, #1
 80091d4:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80091d8:	440b      	add	r3, r1
 80091da:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80091de:	09db      	lsrs	r3, r3, #7
 80091e0:	b2db      	uxtb	r3, r3
 80091e2:	b25b      	sxtb	r3, r3
 80091e4:	4313      	orrs	r3, r2
 80091e6:	b25b      	sxtb	r3, r3
 80091e8:	b2d9      	uxtb	r1, r3
 80091ea:	f107 021c 	add.w	r2, r7, #28
 80091ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091f0:	4413      	add	r3, r2
 80091f2:	460a      	mov	r2, r1
 80091f4:	701a      	strb	r2, [r3, #0]
 80091f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091f8:	3301      	adds	r3, #1
 80091fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80091fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091fe:	2b0e      	cmp	r3, #14
 8009200:	dddf      	ble.n	80091c2 <AES_CMAC_Final+0x13a>
 8009202:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009206:	005b      	lsls	r3, r3, #1
 8009208:	b2db      	uxtb	r3, r3
 800920a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            K[15] ^= 0x87;
 800920e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009212:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 8009216:	43db      	mvns	r3, r3
 8009218:	b2db      	uxtb	r3, r3
 800921a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800921e:	e028      	b.n	8009272 <AES_CMAC_Final+0x1ea>
        }
        else
            LSHIFT( K, K );
 8009220:	2300      	movs	r3, #0
 8009222:	637b      	str	r3, [r7, #52]	; 0x34
 8009224:	e01c      	b.n	8009260 <AES_CMAC_Final+0x1d8>
 8009226:	f107 021c 	add.w	r2, r7, #28
 800922a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800922c:	4413      	add	r3, r2
 800922e:	781b      	ldrb	r3, [r3, #0]
 8009230:	005b      	lsls	r3, r3, #1
 8009232:	b25a      	sxtb	r2, r3
 8009234:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009236:	3301      	adds	r3, #1
 8009238:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800923c:	440b      	add	r3, r1
 800923e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8009242:	09db      	lsrs	r3, r3, #7
 8009244:	b2db      	uxtb	r3, r3
 8009246:	b25b      	sxtb	r3, r3
 8009248:	4313      	orrs	r3, r2
 800924a:	b25b      	sxtb	r3, r3
 800924c:	b2d9      	uxtb	r1, r3
 800924e:	f107 021c 	add.w	r2, r7, #28
 8009252:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009254:	4413      	add	r3, r2
 8009256:	460a      	mov	r2, r1
 8009258:	701a      	strb	r2, [r3, #0]
 800925a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800925c:	3301      	adds	r3, #1
 800925e:	637b      	str	r3, [r7, #52]	; 0x34
 8009260:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009262:	2b0e      	cmp	r3, #14
 8009264:	dddf      	ble.n	8009226 <AES_CMAC_Final+0x19e>
 8009266:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800926a:	005b      	lsls	r3, r3, #1
 800926c:	b2db      	uxtb	r3, r3
 800926e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009278:	683a      	ldr	r2, [r7, #0]
 800927a:	4413      	add	r3, r2
 800927c:	2280      	movs	r2, #128	; 0x80
 800927e:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 8009282:	e007      	b.n	8009294 <AES_CMAC_Final+0x20c>
            ctx->M_last[ctx->M_n] = 0;
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800928a:	683a      	ldr	r2, [r7, #0]
 800928c:	4413      	add	r3, r2
 800928e:	2200      	movs	r2, #0
 8009290:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800929a:	1c5a      	adds	r2, r3, #1
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80092a8:	2b0f      	cmp	r3, #15
 80092aa:	d9eb      	bls.n	8009284 <AES_CMAC_Final+0x1fc>

        XOR( K, ctx->M_last );
 80092ac:	2300      	movs	r3, #0
 80092ae:	633b      	str	r3, [r7, #48]	; 0x30
 80092b0:	e016      	b.n	80092e0 <AES_CMAC_Final+0x258>
 80092b2:	683a      	ldr	r2, [r7, #0]
 80092b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092b6:	4413      	add	r3, r2
 80092b8:	f203 1301 	addw	r3, r3, #257	; 0x101
 80092bc:	781a      	ldrb	r2, [r3, #0]
 80092be:	f107 011c 	add.w	r1, r7, #28
 80092c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092c4:	440b      	add	r3, r1
 80092c6:	781b      	ldrb	r3, [r3, #0]
 80092c8:	4053      	eors	r3, r2
 80092ca:	b2d9      	uxtb	r1, r3
 80092cc:	683a      	ldr	r2, [r7, #0]
 80092ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092d0:	4413      	add	r3, r2
 80092d2:	f203 1301 	addw	r3, r3, #257	; 0x101
 80092d6:	460a      	mov	r2, r1
 80092d8:	701a      	strb	r2, [r3, #0]
 80092da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092dc:	3301      	adds	r3, #1
 80092de:	633b      	str	r3, [r7, #48]	; 0x30
 80092e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092e2:	2b0f      	cmp	r3, #15
 80092e4:	dde5      	ble.n	80092b2 <AES_CMAC_Final+0x22a>
    }
    XOR( ctx->M_last, ctx->X );
 80092e6:	2300      	movs	r3, #0
 80092e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80092ea:	e015      	b.n	8009318 <AES_CMAC_Final+0x290>
 80092ec:	683a      	ldr	r2, [r7, #0]
 80092ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092f0:	4413      	add	r3, r2
 80092f2:	33f1      	adds	r3, #241	; 0xf1
 80092f4:	781a      	ldrb	r2, [r3, #0]
 80092f6:	6839      	ldr	r1, [r7, #0]
 80092f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092fa:	440b      	add	r3, r1
 80092fc:	f203 1301 	addw	r3, r3, #257	; 0x101
 8009300:	781b      	ldrb	r3, [r3, #0]
 8009302:	4053      	eors	r3, r2
 8009304:	b2d9      	uxtb	r1, r3
 8009306:	683a      	ldr	r2, [r7, #0]
 8009308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800930a:	4413      	add	r3, r2
 800930c:	33f1      	adds	r3, #241	; 0xf1
 800930e:	460a      	mov	r2, r1
 8009310:	701a      	strb	r2, [r3, #0]
 8009312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009314:	3301      	adds	r3, #1
 8009316:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800931a:	2b0f      	cmp	r3, #15
 800931c:	dde6      	ble.n	80092ec <AES_CMAC_Final+0x264>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 8009324:	f107 030c 	add.w	r3, r7, #12
 8009328:	2210      	movs	r2, #16
 800932a:	4618      	mov	r0, r3
 800932c:	f00c ff75 	bl	801621a <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 8009330:	683a      	ldr	r2, [r7, #0]
 8009332:	f107 030c 	add.w	r3, r7, #12
 8009336:	6879      	ldr	r1, [r7, #4]
 8009338:	4618      	mov	r0, r3
 800933a:	f000 fd1d 	bl	8009d78 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800933e:	f107 031c 	add.w	r3, r7, #28
 8009342:	2210      	movs	r2, #16
 8009344:	2100      	movs	r1, #0
 8009346:	4618      	mov	r0, r3
 8009348:	f00c ffa2 	bl	8016290 <memset1>
}
 800934c:	bf00      	nop
 800934e:	3748      	adds	r7, #72	; 0x48
 8009350:	46bd      	mov	sp, r7
 8009352:	bd80      	pop	{r7, pc}

08009354 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 8009354:	b480      	push	{r7}
 8009356:	b083      	sub	sp, #12
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
 800935c:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	781a      	ldrb	r2, [r3, #0]
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	3301      	adds	r3, #1
 800936a:	683a      	ldr	r2, [r7, #0]
 800936c:	7852      	ldrb	r2, [r2, #1]
 800936e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	3302      	adds	r3, #2
 8009374:	683a      	ldr	r2, [r7, #0]
 8009376:	7892      	ldrb	r2, [r2, #2]
 8009378:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	3303      	adds	r3, #3
 800937e:	683a      	ldr	r2, [r7, #0]
 8009380:	78d2      	ldrb	r2, [r2, #3]
 8009382:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	3304      	adds	r3, #4
 8009388:	683a      	ldr	r2, [r7, #0]
 800938a:	7912      	ldrb	r2, [r2, #4]
 800938c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	3305      	adds	r3, #5
 8009392:	683a      	ldr	r2, [r7, #0]
 8009394:	7952      	ldrb	r2, [r2, #5]
 8009396:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	3306      	adds	r3, #6
 800939c:	683a      	ldr	r2, [r7, #0]
 800939e:	7992      	ldrb	r2, [r2, #6]
 80093a0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	3307      	adds	r3, #7
 80093a6:	683a      	ldr	r2, [r7, #0]
 80093a8:	79d2      	ldrb	r2, [r2, #7]
 80093aa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	3308      	adds	r3, #8
 80093b0:	683a      	ldr	r2, [r7, #0]
 80093b2:	7a12      	ldrb	r2, [r2, #8]
 80093b4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	3309      	adds	r3, #9
 80093ba:	683a      	ldr	r2, [r7, #0]
 80093bc:	7a52      	ldrb	r2, [r2, #9]
 80093be:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	330a      	adds	r3, #10
 80093c4:	683a      	ldr	r2, [r7, #0]
 80093c6:	7a92      	ldrb	r2, [r2, #10]
 80093c8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	330b      	adds	r3, #11
 80093ce:	683a      	ldr	r2, [r7, #0]
 80093d0:	7ad2      	ldrb	r2, [r2, #11]
 80093d2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	330c      	adds	r3, #12
 80093d8:	683a      	ldr	r2, [r7, #0]
 80093da:	7b12      	ldrb	r2, [r2, #12]
 80093dc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	330d      	adds	r3, #13
 80093e2:	683a      	ldr	r2, [r7, #0]
 80093e4:	7b52      	ldrb	r2, [r2, #13]
 80093e6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	330e      	adds	r3, #14
 80093ec:	683a      	ldr	r2, [r7, #0]
 80093ee:	7b92      	ldrb	r2, [r2, #14]
 80093f0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	330f      	adds	r3, #15
 80093f6:	683a      	ldr	r2, [r7, #0]
 80093f8:	7bd2      	ldrb	r2, [r2, #15]
 80093fa:	701a      	strb	r2, [r3, #0]
#endif
}
 80093fc:	bf00      	nop
 80093fe:	370c      	adds	r7, #12
 8009400:	46bd      	mov	sp, r7
 8009402:	bc80      	pop	{r7}
 8009404:	4770      	bx	lr

08009406 <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 8009406:	b480      	push	{r7}
 8009408:	b085      	sub	sp, #20
 800940a:	af00      	add	r7, sp, #0
 800940c:	60f8      	str	r0, [r7, #12]
 800940e:	60b9      	str	r1, [r7, #8]
 8009410:	4613      	mov	r3, r2
 8009412:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 8009414:	e007      	b.n	8009426 <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 8009416:	68ba      	ldr	r2, [r7, #8]
 8009418:	1c53      	adds	r3, r2, #1
 800941a:	60bb      	str	r3, [r7, #8]
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	1c59      	adds	r1, r3, #1
 8009420:	60f9      	str	r1, [r7, #12]
 8009422:	7812      	ldrb	r2, [r2, #0]
 8009424:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 8009426:	79fb      	ldrb	r3, [r7, #7]
 8009428:	1e5a      	subs	r2, r3, #1
 800942a:	71fa      	strb	r2, [r7, #7]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d1f2      	bne.n	8009416 <copy_block_nn+0x10>
}
 8009430:	bf00      	nop
 8009432:	bf00      	nop
 8009434:	3714      	adds	r7, #20
 8009436:	46bd      	mov	sp, r7
 8009438:	bc80      	pop	{r7}
 800943a:	4770      	bx	lr

0800943c <xor_block>:

static void xor_block( void *d, const void *s )
{
 800943c:	b480      	push	{r7}
 800943e:	b083      	sub	sp, #12
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
 8009444:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	781a      	ldrb	r2, [r3, #0]
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	781b      	ldrb	r3, [r3, #0]
 800944e:	4053      	eors	r3, r2
 8009450:	b2da      	uxtb	r2, r3
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	3301      	adds	r3, #1
 800945a:	7819      	ldrb	r1, [r3, #0]
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	3301      	adds	r3, #1
 8009460:	781a      	ldrb	r2, [r3, #0]
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	3301      	adds	r3, #1
 8009466:	404a      	eors	r2, r1
 8009468:	b2d2      	uxtb	r2, r2
 800946a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	3302      	adds	r3, #2
 8009470:	7819      	ldrb	r1, [r3, #0]
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	3302      	adds	r3, #2
 8009476:	781a      	ldrb	r2, [r3, #0]
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	3302      	adds	r3, #2
 800947c:	404a      	eors	r2, r1
 800947e:	b2d2      	uxtb	r2, r2
 8009480:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	3303      	adds	r3, #3
 8009486:	7819      	ldrb	r1, [r3, #0]
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	3303      	adds	r3, #3
 800948c:	781a      	ldrb	r2, [r3, #0]
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	3303      	adds	r3, #3
 8009492:	404a      	eors	r2, r1
 8009494:	b2d2      	uxtb	r2, r2
 8009496:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	3304      	adds	r3, #4
 800949c:	7819      	ldrb	r1, [r3, #0]
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	3304      	adds	r3, #4
 80094a2:	781a      	ldrb	r2, [r3, #0]
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	3304      	adds	r3, #4
 80094a8:	404a      	eors	r2, r1
 80094aa:	b2d2      	uxtb	r2, r2
 80094ac:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	3305      	adds	r3, #5
 80094b2:	7819      	ldrb	r1, [r3, #0]
 80094b4:	683b      	ldr	r3, [r7, #0]
 80094b6:	3305      	adds	r3, #5
 80094b8:	781a      	ldrb	r2, [r3, #0]
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	3305      	adds	r3, #5
 80094be:	404a      	eors	r2, r1
 80094c0:	b2d2      	uxtb	r2, r2
 80094c2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	3306      	adds	r3, #6
 80094c8:	7819      	ldrb	r1, [r3, #0]
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	3306      	adds	r3, #6
 80094ce:	781a      	ldrb	r2, [r3, #0]
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	3306      	adds	r3, #6
 80094d4:	404a      	eors	r2, r1
 80094d6:	b2d2      	uxtb	r2, r2
 80094d8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	3307      	adds	r3, #7
 80094de:	7819      	ldrb	r1, [r3, #0]
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	3307      	adds	r3, #7
 80094e4:	781a      	ldrb	r2, [r3, #0]
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	3307      	adds	r3, #7
 80094ea:	404a      	eors	r2, r1
 80094ec:	b2d2      	uxtb	r2, r2
 80094ee:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	3308      	adds	r3, #8
 80094f4:	7819      	ldrb	r1, [r3, #0]
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	3308      	adds	r3, #8
 80094fa:	781a      	ldrb	r2, [r3, #0]
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	3308      	adds	r3, #8
 8009500:	404a      	eors	r2, r1
 8009502:	b2d2      	uxtb	r2, r2
 8009504:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	3309      	adds	r3, #9
 800950a:	7819      	ldrb	r1, [r3, #0]
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	3309      	adds	r3, #9
 8009510:	781a      	ldrb	r2, [r3, #0]
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	3309      	adds	r3, #9
 8009516:	404a      	eors	r2, r1
 8009518:	b2d2      	uxtb	r2, r2
 800951a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	330a      	adds	r3, #10
 8009520:	7819      	ldrb	r1, [r3, #0]
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	330a      	adds	r3, #10
 8009526:	781a      	ldrb	r2, [r3, #0]
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	330a      	adds	r3, #10
 800952c:	404a      	eors	r2, r1
 800952e:	b2d2      	uxtb	r2, r2
 8009530:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	330b      	adds	r3, #11
 8009536:	7819      	ldrb	r1, [r3, #0]
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	330b      	adds	r3, #11
 800953c:	781a      	ldrb	r2, [r3, #0]
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	330b      	adds	r3, #11
 8009542:	404a      	eors	r2, r1
 8009544:	b2d2      	uxtb	r2, r2
 8009546:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	330c      	adds	r3, #12
 800954c:	7819      	ldrb	r1, [r3, #0]
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	330c      	adds	r3, #12
 8009552:	781a      	ldrb	r2, [r3, #0]
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	330c      	adds	r3, #12
 8009558:	404a      	eors	r2, r1
 800955a:	b2d2      	uxtb	r2, r2
 800955c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	330d      	adds	r3, #13
 8009562:	7819      	ldrb	r1, [r3, #0]
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	330d      	adds	r3, #13
 8009568:	781a      	ldrb	r2, [r3, #0]
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	330d      	adds	r3, #13
 800956e:	404a      	eors	r2, r1
 8009570:	b2d2      	uxtb	r2, r2
 8009572:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	330e      	adds	r3, #14
 8009578:	7819      	ldrb	r1, [r3, #0]
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	330e      	adds	r3, #14
 800957e:	781a      	ldrb	r2, [r3, #0]
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	330e      	adds	r3, #14
 8009584:	404a      	eors	r2, r1
 8009586:	b2d2      	uxtb	r2, r2
 8009588:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	330f      	adds	r3, #15
 800958e:	7819      	ldrb	r1, [r3, #0]
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	330f      	adds	r3, #15
 8009594:	781a      	ldrb	r2, [r3, #0]
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	330f      	adds	r3, #15
 800959a:	404a      	eors	r2, r1
 800959c:	b2d2      	uxtb	r2, r2
 800959e:	701a      	strb	r2, [r3, #0]
#endif
}
 80095a0:	bf00      	nop
 80095a2:	370c      	adds	r7, #12
 80095a4:	46bd      	mov	sp, r7
 80095a6:	bc80      	pop	{r7}
 80095a8:	4770      	bx	lr

080095aa <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 80095aa:	b480      	push	{r7}
 80095ac:	b085      	sub	sp, #20
 80095ae:	af00      	add	r7, sp, #0
 80095b0:	60f8      	str	r0, [r7, #12]
 80095b2:	60b9      	str	r1, [r7, #8]
 80095b4:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	781a      	ldrb	r2, [r3, #0]
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	781b      	ldrb	r3, [r3, #0]
 80095be:	4053      	eors	r3, r2
 80095c0:	b2da      	uxtb	r2, r3
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 80095c6:	68bb      	ldr	r3, [r7, #8]
 80095c8:	3301      	adds	r3, #1
 80095ca:	7819      	ldrb	r1, [r3, #0]
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	3301      	adds	r3, #1
 80095d0:	781a      	ldrb	r2, [r3, #0]
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	3301      	adds	r3, #1
 80095d6:	404a      	eors	r2, r1
 80095d8:	b2d2      	uxtb	r2, r2
 80095da:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	3302      	adds	r3, #2
 80095e0:	7819      	ldrb	r1, [r3, #0]
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	3302      	adds	r3, #2
 80095e6:	781a      	ldrb	r2, [r3, #0]
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	3302      	adds	r3, #2
 80095ec:	404a      	eors	r2, r1
 80095ee:	b2d2      	uxtb	r2, r2
 80095f0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 80095f2:	68bb      	ldr	r3, [r7, #8]
 80095f4:	3303      	adds	r3, #3
 80095f6:	7819      	ldrb	r1, [r3, #0]
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	3303      	adds	r3, #3
 80095fc:	781a      	ldrb	r2, [r3, #0]
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	3303      	adds	r3, #3
 8009602:	404a      	eors	r2, r1
 8009604:	b2d2      	uxtb	r2, r2
 8009606:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	3304      	adds	r3, #4
 800960c:	7819      	ldrb	r1, [r3, #0]
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	3304      	adds	r3, #4
 8009612:	781a      	ldrb	r2, [r3, #0]
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	3304      	adds	r3, #4
 8009618:	404a      	eors	r2, r1
 800961a:	b2d2      	uxtb	r2, r2
 800961c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	3305      	adds	r3, #5
 8009622:	7819      	ldrb	r1, [r3, #0]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	3305      	adds	r3, #5
 8009628:	781a      	ldrb	r2, [r3, #0]
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	3305      	adds	r3, #5
 800962e:	404a      	eors	r2, r1
 8009630:	b2d2      	uxtb	r2, r2
 8009632:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	3306      	adds	r3, #6
 8009638:	7819      	ldrb	r1, [r3, #0]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	3306      	adds	r3, #6
 800963e:	781a      	ldrb	r2, [r3, #0]
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	3306      	adds	r3, #6
 8009644:	404a      	eors	r2, r1
 8009646:	b2d2      	uxtb	r2, r2
 8009648:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800964a:	68bb      	ldr	r3, [r7, #8]
 800964c:	3307      	adds	r3, #7
 800964e:	7819      	ldrb	r1, [r3, #0]
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	3307      	adds	r3, #7
 8009654:	781a      	ldrb	r2, [r3, #0]
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	3307      	adds	r3, #7
 800965a:	404a      	eors	r2, r1
 800965c:	b2d2      	uxtb	r2, r2
 800965e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 8009660:	68bb      	ldr	r3, [r7, #8]
 8009662:	3308      	adds	r3, #8
 8009664:	7819      	ldrb	r1, [r3, #0]
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	3308      	adds	r3, #8
 800966a:	781a      	ldrb	r2, [r3, #0]
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	3308      	adds	r3, #8
 8009670:	404a      	eors	r2, r1
 8009672:	b2d2      	uxtb	r2, r2
 8009674:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	3309      	adds	r3, #9
 800967a:	7819      	ldrb	r1, [r3, #0]
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	3309      	adds	r3, #9
 8009680:	781a      	ldrb	r2, [r3, #0]
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	3309      	adds	r3, #9
 8009686:	404a      	eors	r2, r1
 8009688:	b2d2      	uxtb	r2, r2
 800968a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	330a      	adds	r3, #10
 8009690:	7819      	ldrb	r1, [r3, #0]
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	330a      	adds	r3, #10
 8009696:	781a      	ldrb	r2, [r3, #0]
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	330a      	adds	r3, #10
 800969c:	404a      	eors	r2, r1
 800969e:	b2d2      	uxtb	r2, r2
 80096a0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 80096a2:	68bb      	ldr	r3, [r7, #8]
 80096a4:	330b      	adds	r3, #11
 80096a6:	7819      	ldrb	r1, [r3, #0]
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	330b      	adds	r3, #11
 80096ac:	781a      	ldrb	r2, [r3, #0]
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	330b      	adds	r3, #11
 80096b2:	404a      	eors	r2, r1
 80096b4:	b2d2      	uxtb	r2, r2
 80096b6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	330c      	adds	r3, #12
 80096bc:	7819      	ldrb	r1, [r3, #0]
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	330c      	adds	r3, #12
 80096c2:	781a      	ldrb	r2, [r3, #0]
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	330c      	adds	r3, #12
 80096c8:	404a      	eors	r2, r1
 80096ca:	b2d2      	uxtb	r2, r2
 80096cc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	330d      	adds	r3, #13
 80096d2:	7819      	ldrb	r1, [r3, #0]
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	330d      	adds	r3, #13
 80096d8:	781a      	ldrb	r2, [r3, #0]
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	330d      	adds	r3, #13
 80096de:	404a      	eors	r2, r1
 80096e0:	b2d2      	uxtb	r2, r2
 80096e2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 80096e4:	68bb      	ldr	r3, [r7, #8]
 80096e6:	330e      	adds	r3, #14
 80096e8:	7819      	ldrb	r1, [r3, #0]
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	330e      	adds	r3, #14
 80096ee:	781a      	ldrb	r2, [r3, #0]
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	330e      	adds	r3, #14
 80096f4:	404a      	eors	r2, r1
 80096f6:	b2d2      	uxtb	r2, r2
 80096f8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	330f      	adds	r3, #15
 80096fe:	7819      	ldrb	r1, [r3, #0]
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	330f      	adds	r3, #15
 8009704:	781a      	ldrb	r2, [r3, #0]
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	330f      	adds	r3, #15
 800970a:	404a      	eors	r2, r1
 800970c:	b2d2      	uxtb	r2, r2
 800970e:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 8009710:	bf00      	nop
 8009712:	3714      	adds	r7, #20
 8009714:	46bd      	mov	sp, r7
 8009716:	bc80      	pop	{r7}
 8009718:	4770      	bx	lr

0800971a <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800971a:	b580      	push	{r7, lr}
 800971c:	b082      	sub	sp, #8
 800971e:	af00      	add	r7, sp, #0
 8009720:	6078      	str	r0, [r7, #4]
 8009722:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 8009724:	6839      	ldr	r1, [r7, #0]
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f7ff fe88 	bl	800943c <xor_block>
}
 800972c:	bf00      	nop
 800972e:	3708      	adds	r7, #8
 8009730:	46bd      	mov	sp, r7
 8009732:	bd80      	pop	{r7, pc}

08009734 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 8009734:	b480      	push	{r7}
 8009736:	b085      	sub	sp, #20
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	781b      	ldrb	r3, [r3, #0]
 8009740:	461a      	mov	r2, r3
 8009742:	4b48      	ldr	r3, [pc, #288]	; (8009864 <shift_sub_rows+0x130>)
 8009744:	5c9a      	ldrb	r2, [r3, r2]
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	701a      	strb	r2, [r3, #0]
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	3304      	adds	r3, #4
 800974e:	781b      	ldrb	r3, [r3, #0]
 8009750:	4619      	mov	r1, r3
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	3304      	adds	r3, #4
 8009756:	4a43      	ldr	r2, [pc, #268]	; (8009864 <shift_sub_rows+0x130>)
 8009758:	5c52      	ldrb	r2, [r2, r1]
 800975a:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	3308      	adds	r3, #8
 8009760:	781b      	ldrb	r3, [r3, #0]
 8009762:	4619      	mov	r1, r3
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	3308      	adds	r3, #8
 8009768:	4a3e      	ldr	r2, [pc, #248]	; (8009864 <shift_sub_rows+0x130>)
 800976a:	5c52      	ldrb	r2, [r2, r1]
 800976c:	701a      	strb	r2, [r3, #0]
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	330c      	adds	r3, #12
 8009772:	781b      	ldrb	r3, [r3, #0]
 8009774:	4619      	mov	r1, r3
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	330c      	adds	r3, #12
 800977a:	4a3a      	ldr	r2, [pc, #232]	; (8009864 <shift_sub_rows+0x130>)
 800977c:	5c52      	ldrb	r2, [r2, r1]
 800977e:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	785b      	ldrb	r3, [r3, #1]
 8009784:	73fb      	strb	r3, [r7, #15]
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	3305      	adds	r3, #5
 800978a:	781b      	ldrb	r3, [r3, #0]
 800978c:	4619      	mov	r1, r3
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	3301      	adds	r3, #1
 8009792:	4a34      	ldr	r2, [pc, #208]	; (8009864 <shift_sub_rows+0x130>)
 8009794:	5c52      	ldrb	r2, [r2, r1]
 8009796:	701a      	strb	r2, [r3, #0]
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	3309      	adds	r3, #9
 800979c:	781b      	ldrb	r3, [r3, #0]
 800979e:	4619      	mov	r1, r3
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	3305      	adds	r3, #5
 80097a4:	4a2f      	ldr	r2, [pc, #188]	; (8009864 <shift_sub_rows+0x130>)
 80097a6:	5c52      	ldrb	r2, [r2, r1]
 80097a8:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	330d      	adds	r3, #13
 80097ae:	781b      	ldrb	r3, [r3, #0]
 80097b0:	4619      	mov	r1, r3
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	3309      	adds	r3, #9
 80097b6:	4a2b      	ldr	r2, [pc, #172]	; (8009864 <shift_sub_rows+0x130>)
 80097b8:	5c52      	ldrb	r2, [r2, r1]
 80097ba:	701a      	strb	r2, [r3, #0]
 80097bc:	7bfa      	ldrb	r2, [r7, #15]
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	330d      	adds	r3, #13
 80097c2:	4928      	ldr	r1, [pc, #160]	; (8009864 <shift_sub_rows+0x130>)
 80097c4:	5c8a      	ldrb	r2, [r1, r2]
 80097c6:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	789b      	ldrb	r3, [r3, #2]
 80097cc:	73fb      	strb	r3, [r7, #15]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	330a      	adds	r3, #10
 80097d2:	781b      	ldrb	r3, [r3, #0]
 80097d4:	4619      	mov	r1, r3
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	3302      	adds	r3, #2
 80097da:	4a22      	ldr	r2, [pc, #136]	; (8009864 <shift_sub_rows+0x130>)
 80097dc:	5c52      	ldrb	r2, [r2, r1]
 80097de:	701a      	strb	r2, [r3, #0]
 80097e0:	7bfa      	ldrb	r2, [r7, #15]
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	330a      	adds	r3, #10
 80097e6:	491f      	ldr	r1, [pc, #124]	; (8009864 <shift_sub_rows+0x130>)
 80097e8:	5c8a      	ldrb	r2, [r1, r2]
 80097ea:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	799b      	ldrb	r3, [r3, #6]
 80097f0:	73fb      	strb	r3, [r7, #15]
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	330e      	adds	r3, #14
 80097f6:	781b      	ldrb	r3, [r3, #0]
 80097f8:	4619      	mov	r1, r3
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	3306      	adds	r3, #6
 80097fe:	4a19      	ldr	r2, [pc, #100]	; (8009864 <shift_sub_rows+0x130>)
 8009800:	5c52      	ldrb	r2, [r2, r1]
 8009802:	701a      	strb	r2, [r3, #0]
 8009804:	7bfa      	ldrb	r2, [r7, #15]
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	330e      	adds	r3, #14
 800980a:	4916      	ldr	r1, [pc, #88]	; (8009864 <shift_sub_rows+0x130>)
 800980c:	5c8a      	ldrb	r2, [r1, r2]
 800980e:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	7bdb      	ldrb	r3, [r3, #15]
 8009814:	73fb      	strb	r3, [r7, #15]
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	330b      	adds	r3, #11
 800981a:	781b      	ldrb	r3, [r3, #0]
 800981c:	4619      	mov	r1, r3
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	330f      	adds	r3, #15
 8009822:	4a10      	ldr	r2, [pc, #64]	; (8009864 <shift_sub_rows+0x130>)
 8009824:	5c52      	ldrb	r2, [r2, r1]
 8009826:	701a      	strb	r2, [r3, #0]
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	3307      	adds	r3, #7
 800982c:	781b      	ldrb	r3, [r3, #0]
 800982e:	4619      	mov	r1, r3
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	330b      	adds	r3, #11
 8009834:	4a0b      	ldr	r2, [pc, #44]	; (8009864 <shift_sub_rows+0x130>)
 8009836:	5c52      	ldrb	r2, [r2, r1]
 8009838:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	3303      	adds	r3, #3
 800983e:	781b      	ldrb	r3, [r3, #0]
 8009840:	4619      	mov	r1, r3
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	3307      	adds	r3, #7
 8009846:	4a07      	ldr	r2, [pc, #28]	; (8009864 <shift_sub_rows+0x130>)
 8009848:	5c52      	ldrb	r2, [r2, r1]
 800984a:	701a      	strb	r2, [r3, #0]
 800984c:	7bfa      	ldrb	r2, [r7, #15]
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	3303      	adds	r3, #3
 8009852:	4904      	ldr	r1, [pc, #16]	; (8009864 <shift_sub_rows+0x130>)
 8009854:	5c8a      	ldrb	r2, [r1, r2]
 8009856:	701a      	strb	r2, [r3, #0]
}
 8009858:	bf00      	nop
 800985a:	3714      	adds	r7, #20
 800985c:	46bd      	mov	sp, r7
 800985e:	bc80      	pop	{r7}
 8009860:	4770      	bx	lr
 8009862:	bf00      	nop
 8009864:	0801b06c 	.word	0x0801b06c

08009868 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 8009868:	b580      	push	{r7, lr}
 800986a:	b086      	sub	sp, #24
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 8009870:	f107 0308 	add.w	r3, r7, #8
 8009874:	6879      	ldr	r1, [r7, #4]
 8009876:	4618      	mov	r0, r3
 8009878:	f7ff fd6c 	bl	8009354 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800987c:	7a3b      	ldrb	r3, [r7, #8]
 800987e:	461a      	mov	r2, r3
 8009880:	4b9a      	ldr	r3, [pc, #616]	; (8009aec <mix_sub_columns+0x284>)
 8009882:	5c9a      	ldrb	r2, [r3, r2]
 8009884:	7b7b      	ldrb	r3, [r7, #13]
 8009886:	4619      	mov	r1, r3
 8009888:	4b99      	ldr	r3, [pc, #612]	; (8009af0 <mix_sub_columns+0x288>)
 800988a:	5c5b      	ldrb	r3, [r3, r1]
 800988c:	4053      	eors	r3, r2
 800988e:	b2da      	uxtb	r2, r3
 8009890:	7cbb      	ldrb	r3, [r7, #18]
 8009892:	4619      	mov	r1, r3
 8009894:	4b97      	ldr	r3, [pc, #604]	; (8009af4 <mix_sub_columns+0x28c>)
 8009896:	5c5b      	ldrb	r3, [r3, r1]
 8009898:	4053      	eors	r3, r2
 800989a:	b2da      	uxtb	r2, r3
 800989c:	7dfb      	ldrb	r3, [r7, #23]
 800989e:	4619      	mov	r1, r3
 80098a0:	4b94      	ldr	r3, [pc, #592]	; (8009af4 <mix_sub_columns+0x28c>)
 80098a2:	5c5b      	ldrb	r3, [r3, r1]
 80098a4:	4053      	eors	r3, r2
 80098a6:	b2da      	uxtb	r2, r3
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 80098ac:	7a3b      	ldrb	r3, [r7, #8]
 80098ae:	461a      	mov	r2, r3
 80098b0:	4b90      	ldr	r3, [pc, #576]	; (8009af4 <mix_sub_columns+0x28c>)
 80098b2:	5c9a      	ldrb	r2, [r3, r2]
 80098b4:	7b7b      	ldrb	r3, [r7, #13]
 80098b6:	4619      	mov	r1, r3
 80098b8:	4b8c      	ldr	r3, [pc, #560]	; (8009aec <mix_sub_columns+0x284>)
 80098ba:	5c5b      	ldrb	r3, [r3, r1]
 80098bc:	4053      	eors	r3, r2
 80098be:	b2da      	uxtb	r2, r3
 80098c0:	7cbb      	ldrb	r3, [r7, #18]
 80098c2:	4619      	mov	r1, r3
 80098c4:	4b8a      	ldr	r3, [pc, #552]	; (8009af0 <mix_sub_columns+0x288>)
 80098c6:	5c5b      	ldrb	r3, [r3, r1]
 80098c8:	4053      	eors	r3, r2
 80098ca:	b2d9      	uxtb	r1, r3
 80098cc:	7dfb      	ldrb	r3, [r7, #23]
 80098ce:	461a      	mov	r2, r3
 80098d0:	4b88      	ldr	r3, [pc, #544]	; (8009af4 <mix_sub_columns+0x28c>)
 80098d2:	5c9a      	ldrb	r2, [r3, r2]
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	3301      	adds	r3, #1
 80098d8:	404a      	eors	r2, r1
 80098da:	b2d2      	uxtb	r2, r2
 80098dc:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 80098de:	7a3b      	ldrb	r3, [r7, #8]
 80098e0:	461a      	mov	r2, r3
 80098e2:	4b84      	ldr	r3, [pc, #528]	; (8009af4 <mix_sub_columns+0x28c>)
 80098e4:	5c9a      	ldrb	r2, [r3, r2]
 80098e6:	7b7b      	ldrb	r3, [r7, #13]
 80098e8:	4619      	mov	r1, r3
 80098ea:	4b82      	ldr	r3, [pc, #520]	; (8009af4 <mix_sub_columns+0x28c>)
 80098ec:	5c5b      	ldrb	r3, [r3, r1]
 80098ee:	4053      	eors	r3, r2
 80098f0:	b2da      	uxtb	r2, r3
 80098f2:	7cbb      	ldrb	r3, [r7, #18]
 80098f4:	4619      	mov	r1, r3
 80098f6:	4b7d      	ldr	r3, [pc, #500]	; (8009aec <mix_sub_columns+0x284>)
 80098f8:	5c5b      	ldrb	r3, [r3, r1]
 80098fa:	4053      	eors	r3, r2
 80098fc:	b2d9      	uxtb	r1, r3
 80098fe:	7dfb      	ldrb	r3, [r7, #23]
 8009900:	461a      	mov	r2, r3
 8009902:	4b7b      	ldr	r3, [pc, #492]	; (8009af0 <mix_sub_columns+0x288>)
 8009904:	5c9a      	ldrb	r2, [r3, r2]
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	3302      	adds	r3, #2
 800990a:	404a      	eors	r2, r1
 800990c:	b2d2      	uxtb	r2, r2
 800990e:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8009910:	7a3b      	ldrb	r3, [r7, #8]
 8009912:	461a      	mov	r2, r3
 8009914:	4b76      	ldr	r3, [pc, #472]	; (8009af0 <mix_sub_columns+0x288>)
 8009916:	5c9a      	ldrb	r2, [r3, r2]
 8009918:	7b7b      	ldrb	r3, [r7, #13]
 800991a:	4619      	mov	r1, r3
 800991c:	4b75      	ldr	r3, [pc, #468]	; (8009af4 <mix_sub_columns+0x28c>)
 800991e:	5c5b      	ldrb	r3, [r3, r1]
 8009920:	4053      	eors	r3, r2
 8009922:	b2da      	uxtb	r2, r3
 8009924:	7cbb      	ldrb	r3, [r7, #18]
 8009926:	4619      	mov	r1, r3
 8009928:	4b72      	ldr	r3, [pc, #456]	; (8009af4 <mix_sub_columns+0x28c>)
 800992a:	5c5b      	ldrb	r3, [r3, r1]
 800992c:	4053      	eors	r3, r2
 800992e:	b2d9      	uxtb	r1, r3
 8009930:	7dfb      	ldrb	r3, [r7, #23]
 8009932:	461a      	mov	r2, r3
 8009934:	4b6d      	ldr	r3, [pc, #436]	; (8009aec <mix_sub_columns+0x284>)
 8009936:	5c9a      	ldrb	r2, [r3, r2]
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	3303      	adds	r3, #3
 800993c:	404a      	eors	r2, r1
 800993e:	b2d2      	uxtb	r2, r2
 8009940:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8009942:	7b3b      	ldrb	r3, [r7, #12]
 8009944:	461a      	mov	r2, r3
 8009946:	4b69      	ldr	r3, [pc, #420]	; (8009aec <mix_sub_columns+0x284>)
 8009948:	5c9a      	ldrb	r2, [r3, r2]
 800994a:	7c7b      	ldrb	r3, [r7, #17]
 800994c:	4619      	mov	r1, r3
 800994e:	4b68      	ldr	r3, [pc, #416]	; (8009af0 <mix_sub_columns+0x288>)
 8009950:	5c5b      	ldrb	r3, [r3, r1]
 8009952:	4053      	eors	r3, r2
 8009954:	b2da      	uxtb	r2, r3
 8009956:	7dbb      	ldrb	r3, [r7, #22]
 8009958:	4619      	mov	r1, r3
 800995a:	4b66      	ldr	r3, [pc, #408]	; (8009af4 <mix_sub_columns+0x28c>)
 800995c:	5c5b      	ldrb	r3, [r3, r1]
 800995e:	4053      	eors	r3, r2
 8009960:	b2d9      	uxtb	r1, r3
 8009962:	7afb      	ldrb	r3, [r7, #11]
 8009964:	461a      	mov	r2, r3
 8009966:	4b63      	ldr	r3, [pc, #396]	; (8009af4 <mix_sub_columns+0x28c>)
 8009968:	5c9a      	ldrb	r2, [r3, r2]
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	3304      	adds	r3, #4
 800996e:	404a      	eors	r2, r1
 8009970:	b2d2      	uxtb	r2, r2
 8009972:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 8009974:	7b3b      	ldrb	r3, [r7, #12]
 8009976:	461a      	mov	r2, r3
 8009978:	4b5e      	ldr	r3, [pc, #376]	; (8009af4 <mix_sub_columns+0x28c>)
 800997a:	5c9a      	ldrb	r2, [r3, r2]
 800997c:	7c7b      	ldrb	r3, [r7, #17]
 800997e:	4619      	mov	r1, r3
 8009980:	4b5a      	ldr	r3, [pc, #360]	; (8009aec <mix_sub_columns+0x284>)
 8009982:	5c5b      	ldrb	r3, [r3, r1]
 8009984:	4053      	eors	r3, r2
 8009986:	b2da      	uxtb	r2, r3
 8009988:	7dbb      	ldrb	r3, [r7, #22]
 800998a:	4619      	mov	r1, r3
 800998c:	4b58      	ldr	r3, [pc, #352]	; (8009af0 <mix_sub_columns+0x288>)
 800998e:	5c5b      	ldrb	r3, [r3, r1]
 8009990:	4053      	eors	r3, r2
 8009992:	b2d9      	uxtb	r1, r3
 8009994:	7afb      	ldrb	r3, [r7, #11]
 8009996:	461a      	mov	r2, r3
 8009998:	4b56      	ldr	r3, [pc, #344]	; (8009af4 <mix_sub_columns+0x28c>)
 800999a:	5c9a      	ldrb	r2, [r3, r2]
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	3305      	adds	r3, #5
 80099a0:	404a      	eors	r2, r1
 80099a2:	b2d2      	uxtb	r2, r2
 80099a4:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 80099a6:	7b3b      	ldrb	r3, [r7, #12]
 80099a8:	461a      	mov	r2, r3
 80099aa:	4b52      	ldr	r3, [pc, #328]	; (8009af4 <mix_sub_columns+0x28c>)
 80099ac:	5c9a      	ldrb	r2, [r3, r2]
 80099ae:	7c7b      	ldrb	r3, [r7, #17]
 80099b0:	4619      	mov	r1, r3
 80099b2:	4b50      	ldr	r3, [pc, #320]	; (8009af4 <mix_sub_columns+0x28c>)
 80099b4:	5c5b      	ldrb	r3, [r3, r1]
 80099b6:	4053      	eors	r3, r2
 80099b8:	b2da      	uxtb	r2, r3
 80099ba:	7dbb      	ldrb	r3, [r7, #22]
 80099bc:	4619      	mov	r1, r3
 80099be:	4b4b      	ldr	r3, [pc, #300]	; (8009aec <mix_sub_columns+0x284>)
 80099c0:	5c5b      	ldrb	r3, [r3, r1]
 80099c2:	4053      	eors	r3, r2
 80099c4:	b2d9      	uxtb	r1, r3
 80099c6:	7afb      	ldrb	r3, [r7, #11]
 80099c8:	461a      	mov	r2, r3
 80099ca:	4b49      	ldr	r3, [pc, #292]	; (8009af0 <mix_sub_columns+0x288>)
 80099cc:	5c9a      	ldrb	r2, [r3, r2]
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	3306      	adds	r3, #6
 80099d2:	404a      	eors	r2, r1
 80099d4:	b2d2      	uxtb	r2, r2
 80099d6:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 80099d8:	7b3b      	ldrb	r3, [r7, #12]
 80099da:	461a      	mov	r2, r3
 80099dc:	4b44      	ldr	r3, [pc, #272]	; (8009af0 <mix_sub_columns+0x288>)
 80099de:	5c9a      	ldrb	r2, [r3, r2]
 80099e0:	7c7b      	ldrb	r3, [r7, #17]
 80099e2:	4619      	mov	r1, r3
 80099e4:	4b43      	ldr	r3, [pc, #268]	; (8009af4 <mix_sub_columns+0x28c>)
 80099e6:	5c5b      	ldrb	r3, [r3, r1]
 80099e8:	4053      	eors	r3, r2
 80099ea:	b2da      	uxtb	r2, r3
 80099ec:	7dbb      	ldrb	r3, [r7, #22]
 80099ee:	4619      	mov	r1, r3
 80099f0:	4b40      	ldr	r3, [pc, #256]	; (8009af4 <mix_sub_columns+0x28c>)
 80099f2:	5c5b      	ldrb	r3, [r3, r1]
 80099f4:	4053      	eors	r3, r2
 80099f6:	b2d9      	uxtb	r1, r3
 80099f8:	7afb      	ldrb	r3, [r7, #11]
 80099fa:	461a      	mov	r2, r3
 80099fc:	4b3b      	ldr	r3, [pc, #236]	; (8009aec <mix_sub_columns+0x284>)
 80099fe:	5c9a      	ldrb	r2, [r3, r2]
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	3307      	adds	r3, #7
 8009a04:	404a      	eors	r2, r1
 8009a06:	b2d2      	uxtb	r2, r2
 8009a08:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8009a0a:	7c3b      	ldrb	r3, [r7, #16]
 8009a0c:	461a      	mov	r2, r3
 8009a0e:	4b37      	ldr	r3, [pc, #220]	; (8009aec <mix_sub_columns+0x284>)
 8009a10:	5c9a      	ldrb	r2, [r3, r2]
 8009a12:	7d7b      	ldrb	r3, [r7, #21]
 8009a14:	4619      	mov	r1, r3
 8009a16:	4b36      	ldr	r3, [pc, #216]	; (8009af0 <mix_sub_columns+0x288>)
 8009a18:	5c5b      	ldrb	r3, [r3, r1]
 8009a1a:	4053      	eors	r3, r2
 8009a1c:	b2da      	uxtb	r2, r3
 8009a1e:	7abb      	ldrb	r3, [r7, #10]
 8009a20:	4619      	mov	r1, r3
 8009a22:	4b34      	ldr	r3, [pc, #208]	; (8009af4 <mix_sub_columns+0x28c>)
 8009a24:	5c5b      	ldrb	r3, [r3, r1]
 8009a26:	4053      	eors	r3, r2
 8009a28:	b2d9      	uxtb	r1, r3
 8009a2a:	7bfb      	ldrb	r3, [r7, #15]
 8009a2c:	461a      	mov	r2, r3
 8009a2e:	4b31      	ldr	r3, [pc, #196]	; (8009af4 <mix_sub_columns+0x28c>)
 8009a30:	5c9a      	ldrb	r2, [r3, r2]
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	3308      	adds	r3, #8
 8009a36:	404a      	eors	r2, r1
 8009a38:	b2d2      	uxtb	r2, r2
 8009a3a:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 8009a3c:	7c3b      	ldrb	r3, [r7, #16]
 8009a3e:	461a      	mov	r2, r3
 8009a40:	4b2c      	ldr	r3, [pc, #176]	; (8009af4 <mix_sub_columns+0x28c>)
 8009a42:	5c9a      	ldrb	r2, [r3, r2]
 8009a44:	7d7b      	ldrb	r3, [r7, #21]
 8009a46:	4619      	mov	r1, r3
 8009a48:	4b28      	ldr	r3, [pc, #160]	; (8009aec <mix_sub_columns+0x284>)
 8009a4a:	5c5b      	ldrb	r3, [r3, r1]
 8009a4c:	4053      	eors	r3, r2
 8009a4e:	b2da      	uxtb	r2, r3
 8009a50:	7abb      	ldrb	r3, [r7, #10]
 8009a52:	4619      	mov	r1, r3
 8009a54:	4b26      	ldr	r3, [pc, #152]	; (8009af0 <mix_sub_columns+0x288>)
 8009a56:	5c5b      	ldrb	r3, [r3, r1]
 8009a58:	4053      	eors	r3, r2
 8009a5a:	b2d9      	uxtb	r1, r3
 8009a5c:	7bfb      	ldrb	r3, [r7, #15]
 8009a5e:	461a      	mov	r2, r3
 8009a60:	4b24      	ldr	r3, [pc, #144]	; (8009af4 <mix_sub_columns+0x28c>)
 8009a62:	5c9a      	ldrb	r2, [r3, r2]
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	3309      	adds	r3, #9
 8009a68:	404a      	eors	r2, r1
 8009a6a:	b2d2      	uxtb	r2, r2
 8009a6c:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 8009a6e:	7c3b      	ldrb	r3, [r7, #16]
 8009a70:	461a      	mov	r2, r3
 8009a72:	4b20      	ldr	r3, [pc, #128]	; (8009af4 <mix_sub_columns+0x28c>)
 8009a74:	5c9a      	ldrb	r2, [r3, r2]
 8009a76:	7d7b      	ldrb	r3, [r7, #21]
 8009a78:	4619      	mov	r1, r3
 8009a7a:	4b1e      	ldr	r3, [pc, #120]	; (8009af4 <mix_sub_columns+0x28c>)
 8009a7c:	5c5b      	ldrb	r3, [r3, r1]
 8009a7e:	4053      	eors	r3, r2
 8009a80:	b2da      	uxtb	r2, r3
 8009a82:	7abb      	ldrb	r3, [r7, #10]
 8009a84:	4619      	mov	r1, r3
 8009a86:	4b19      	ldr	r3, [pc, #100]	; (8009aec <mix_sub_columns+0x284>)
 8009a88:	5c5b      	ldrb	r3, [r3, r1]
 8009a8a:	4053      	eors	r3, r2
 8009a8c:	b2d9      	uxtb	r1, r3
 8009a8e:	7bfb      	ldrb	r3, [r7, #15]
 8009a90:	461a      	mov	r2, r3
 8009a92:	4b17      	ldr	r3, [pc, #92]	; (8009af0 <mix_sub_columns+0x288>)
 8009a94:	5c9a      	ldrb	r2, [r3, r2]
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	330a      	adds	r3, #10
 8009a9a:	404a      	eors	r2, r1
 8009a9c:	b2d2      	uxtb	r2, r2
 8009a9e:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 8009aa0:	7c3b      	ldrb	r3, [r7, #16]
 8009aa2:	461a      	mov	r2, r3
 8009aa4:	4b12      	ldr	r3, [pc, #72]	; (8009af0 <mix_sub_columns+0x288>)
 8009aa6:	5c9a      	ldrb	r2, [r3, r2]
 8009aa8:	7d7b      	ldrb	r3, [r7, #21]
 8009aaa:	4619      	mov	r1, r3
 8009aac:	4b11      	ldr	r3, [pc, #68]	; (8009af4 <mix_sub_columns+0x28c>)
 8009aae:	5c5b      	ldrb	r3, [r3, r1]
 8009ab0:	4053      	eors	r3, r2
 8009ab2:	b2da      	uxtb	r2, r3
 8009ab4:	7abb      	ldrb	r3, [r7, #10]
 8009ab6:	4619      	mov	r1, r3
 8009ab8:	4b0e      	ldr	r3, [pc, #56]	; (8009af4 <mix_sub_columns+0x28c>)
 8009aba:	5c5b      	ldrb	r3, [r3, r1]
 8009abc:	4053      	eors	r3, r2
 8009abe:	b2d9      	uxtb	r1, r3
 8009ac0:	7bfb      	ldrb	r3, [r7, #15]
 8009ac2:	461a      	mov	r2, r3
 8009ac4:	4b09      	ldr	r3, [pc, #36]	; (8009aec <mix_sub_columns+0x284>)
 8009ac6:	5c9a      	ldrb	r2, [r3, r2]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	330b      	adds	r3, #11
 8009acc:	404a      	eors	r2, r1
 8009ace:	b2d2      	uxtb	r2, r2
 8009ad0:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 8009ad2:	7d3b      	ldrb	r3, [r7, #20]
 8009ad4:	461a      	mov	r2, r3
 8009ad6:	4b05      	ldr	r3, [pc, #20]	; (8009aec <mix_sub_columns+0x284>)
 8009ad8:	5c9a      	ldrb	r2, [r3, r2]
 8009ada:	7a7b      	ldrb	r3, [r7, #9]
 8009adc:	4619      	mov	r1, r3
 8009ade:	4b04      	ldr	r3, [pc, #16]	; (8009af0 <mix_sub_columns+0x288>)
 8009ae0:	5c5b      	ldrb	r3, [r3, r1]
 8009ae2:	4053      	eors	r3, r2
 8009ae4:	b2da      	uxtb	r2, r3
 8009ae6:	7bbb      	ldrb	r3, [r7, #14]
 8009ae8:	4619      	mov	r1, r3
 8009aea:	e005      	b.n	8009af8 <mix_sub_columns+0x290>
 8009aec:	0801b16c 	.word	0x0801b16c
 8009af0:	0801b26c 	.word	0x0801b26c
 8009af4:	0801b06c 	.word	0x0801b06c
 8009af8:	4b2d      	ldr	r3, [pc, #180]	; (8009bb0 <mix_sub_columns+0x348>)
 8009afa:	5c5b      	ldrb	r3, [r3, r1]
 8009afc:	4053      	eors	r3, r2
 8009afe:	b2d9      	uxtb	r1, r3
 8009b00:	7cfb      	ldrb	r3, [r7, #19]
 8009b02:	461a      	mov	r2, r3
 8009b04:	4b2a      	ldr	r3, [pc, #168]	; (8009bb0 <mix_sub_columns+0x348>)
 8009b06:	5c9a      	ldrb	r2, [r3, r2]
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	330c      	adds	r3, #12
 8009b0c:	404a      	eors	r2, r1
 8009b0e:	b2d2      	uxtb	r2, r2
 8009b10:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 8009b12:	7d3b      	ldrb	r3, [r7, #20]
 8009b14:	461a      	mov	r2, r3
 8009b16:	4b26      	ldr	r3, [pc, #152]	; (8009bb0 <mix_sub_columns+0x348>)
 8009b18:	5c9a      	ldrb	r2, [r3, r2]
 8009b1a:	7a7b      	ldrb	r3, [r7, #9]
 8009b1c:	4619      	mov	r1, r3
 8009b1e:	4b25      	ldr	r3, [pc, #148]	; (8009bb4 <mix_sub_columns+0x34c>)
 8009b20:	5c5b      	ldrb	r3, [r3, r1]
 8009b22:	4053      	eors	r3, r2
 8009b24:	b2da      	uxtb	r2, r3
 8009b26:	7bbb      	ldrb	r3, [r7, #14]
 8009b28:	4619      	mov	r1, r3
 8009b2a:	4b23      	ldr	r3, [pc, #140]	; (8009bb8 <mix_sub_columns+0x350>)
 8009b2c:	5c5b      	ldrb	r3, [r3, r1]
 8009b2e:	4053      	eors	r3, r2
 8009b30:	b2d9      	uxtb	r1, r3
 8009b32:	7cfb      	ldrb	r3, [r7, #19]
 8009b34:	461a      	mov	r2, r3
 8009b36:	4b1e      	ldr	r3, [pc, #120]	; (8009bb0 <mix_sub_columns+0x348>)
 8009b38:	5c9a      	ldrb	r2, [r3, r2]
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	330d      	adds	r3, #13
 8009b3e:	404a      	eors	r2, r1
 8009b40:	b2d2      	uxtb	r2, r2
 8009b42:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 8009b44:	7d3b      	ldrb	r3, [r7, #20]
 8009b46:	461a      	mov	r2, r3
 8009b48:	4b19      	ldr	r3, [pc, #100]	; (8009bb0 <mix_sub_columns+0x348>)
 8009b4a:	5c9a      	ldrb	r2, [r3, r2]
 8009b4c:	7a7b      	ldrb	r3, [r7, #9]
 8009b4e:	4619      	mov	r1, r3
 8009b50:	4b17      	ldr	r3, [pc, #92]	; (8009bb0 <mix_sub_columns+0x348>)
 8009b52:	5c5b      	ldrb	r3, [r3, r1]
 8009b54:	4053      	eors	r3, r2
 8009b56:	b2da      	uxtb	r2, r3
 8009b58:	7bbb      	ldrb	r3, [r7, #14]
 8009b5a:	4619      	mov	r1, r3
 8009b5c:	4b15      	ldr	r3, [pc, #84]	; (8009bb4 <mix_sub_columns+0x34c>)
 8009b5e:	5c5b      	ldrb	r3, [r3, r1]
 8009b60:	4053      	eors	r3, r2
 8009b62:	b2d9      	uxtb	r1, r3
 8009b64:	7cfb      	ldrb	r3, [r7, #19]
 8009b66:	461a      	mov	r2, r3
 8009b68:	4b13      	ldr	r3, [pc, #76]	; (8009bb8 <mix_sub_columns+0x350>)
 8009b6a:	5c9a      	ldrb	r2, [r3, r2]
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	330e      	adds	r3, #14
 8009b70:	404a      	eors	r2, r1
 8009b72:	b2d2      	uxtb	r2, r2
 8009b74:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 8009b76:	7d3b      	ldrb	r3, [r7, #20]
 8009b78:	461a      	mov	r2, r3
 8009b7a:	4b0f      	ldr	r3, [pc, #60]	; (8009bb8 <mix_sub_columns+0x350>)
 8009b7c:	5c9a      	ldrb	r2, [r3, r2]
 8009b7e:	7a7b      	ldrb	r3, [r7, #9]
 8009b80:	4619      	mov	r1, r3
 8009b82:	4b0b      	ldr	r3, [pc, #44]	; (8009bb0 <mix_sub_columns+0x348>)
 8009b84:	5c5b      	ldrb	r3, [r3, r1]
 8009b86:	4053      	eors	r3, r2
 8009b88:	b2da      	uxtb	r2, r3
 8009b8a:	7bbb      	ldrb	r3, [r7, #14]
 8009b8c:	4619      	mov	r1, r3
 8009b8e:	4b08      	ldr	r3, [pc, #32]	; (8009bb0 <mix_sub_columns+0x348>)
 8009b90:	5c5b      	ldrb	r3, [r3, r1]
 8009b92:	4053      	eors	r3, r2
 8009b94:	b2d9      	uxtb	r1, r3
 8009b96:	7cfb      	ldrb	r3, [r7, #19]
 8009b98:	461a      	mov	r2, r3
 8009b9a:	4b06      	ldr	r3, [pc, #24]	; (8009bb4 <mix_sub_columns+0x34c>)
 8009b9c:	5c9a      	ldrb	r2, [r3, r2]
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	330f      	adds	r3, #15
 8009ba2:	404a      	eors	r2, r1
 8009ba4:	b2d2      	uxtb	r2, r2
 8009ba6:	701a      	strb	r2, [r3, #0]
  }
 8009ba8:	bf00      	nop
 8009baa:	3718      	adds	r7, #24
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}
 8009bb0:	0801b06c 	.word	0x0801b06c
 8009bb4:	0801b16c 	.word	0x0801b16c
 8009bb8:	0801b26c 	.word	0x0801b26c

08009bbc <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b086      	sub	sp, #24
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	60f8      	str	r0, [r7, #12]
 8009bc4:	460b      	mov	r3, r1
 8009bc6:	607a      	str	r2, [r7, #4]
 8009bc8:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 8009bca:	7afb      	ldrb	r3, [r7, #11]
 8009bcc:	3b10      	subs	r3, #16
 8009bce:	2b10      	cmp	r3, #16
 8009bd0:	bf8c      	ite	hi
 8009bd2:	2201      	movhi	r2, #1
 8009bd4:	2200      	movls	r2, #0
 8009bd6:	b2d2      	uxtb	r2, r2
 8009bd8:	2a00      	cmp	r2, #0
 8009bda:	d10d      	bne.n	8009bf8 <lorawan_aes_set_key+0x3c>
 8009bdc:	2201      	movs	r2, #1
 8009bde:	fa02 f303 	lsl.w	r3, r2, r3
 8009be2:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8009be6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	bf14      	ite	ne
 8009bee:	2301      	movne	r3, #1
 8009bf0:	2300      	moveq	r3, #0
 8009bf2:	b2db      	uxtb	r3, r3
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d105      	bne.n	8009c04 <lorawan_aes_set_key+0x48>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
        return ( uint8_t )-1;
 8009c00:	23ff      	movs	r3, #255	; 0xff
 8009c02:	e0b2      	b.n	8009d6a <lorawan_aes_set_key+0x1ae>
        break;
 8009c04:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	7afa      	ldrb	r2, [r7, #11]
 8009c0a:	68f9      	ldr	r1, [r7, #12]
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	f7ff fbfa 	bl	8009406 <copy_block_nn>
    hi = (keylen + 28) << 2;
 8009c12:	7afb      	ldrb	r3, [r7, #11]
 8009c14:	331c      	adds	r3, #28
 8009c16:	b2db      	uxtb	r3, r3
 8009c18:	009b      	lsls	r3, r3, #2
 8009c1a:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 8009c1c:	7c7b      	ldrb	r3, [r7, #17]
 8009c1e:	091b      	lsrs	r3, r3, #4
 8009c20:	b2db      	uxtb	r3, r3
 8009c22:	3b01      	subs	r3, #1
 8009c24:	b2da      	uxtb	r2, r3
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8009c2c:	7afb      	ldrb	r3, [r7, #11]
 8009c2e:	75fb      	strb	r3, [r7, #23]
 8009c30:	2301      	movs	r3, #1
 8009c32:	75bb      	strb	r3, [r7, #22]
 8009c34:	e093      	b.n	8009d5e <lorawan_aes_set_key+0x1a2>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 8009c36:	7dfb      	ldrb	r3, [r7, #23]
 8009c38:	3b04      	subs	r3, #4
 8009c3a:	687a      	ldr	r2, [r7, #4]
 8009c3c:	5cd3      	ldrb	r3, [r2, r3]
 8009c3e:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 8009c40:	7dfb      	ldrb	r3, [r7, #23]
 8009c42:	3b03      	subs	r3, #3
 8009c44:	687a      	ldr	r2, [r7, #4]
 8009c46:	5cd3      	ldrb	r3, [r2, r3]
 8009c48:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 8009c4a:	7dfb      	ldrb	r3, [r7, #23]
 8009c4c:	3b02      	subs	r3, #2
 8009c4e:	687a      	ldr	r2, [r7, #4]
 8009c50:	5cd3      	ldrb	r3, [r2, r3]
 8009c52:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 8009c54:	7dfb      	ldrb	r3, [r7, #23]
 8009c56:	3b01      	subs	r3, #1
 8009c58:	687a      	ldr	r2, [r7, #4]
 8009c5a:	5cd3      	ldrb	r3, [r2, r3]
 8009c5c:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 8009c5e:	7dfb      	ldrb	r3, [r7, #23]
 8009c60:	7afa      	ldrb	r2, [r7, #11]
 8009c62:	fbb3 f1f2 	udiv	r1, r3, r2
 8009c66:	fb02 f201 	mul.w	r2, r2, r1
 8009c6a:	1a9b      	subs	r3, r3, r2
 8009c6c:	b2db      	uxtb	r3, r3
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d127      	bne.n	8009cc2 <lorawan_aes_set_key+0x106>
        {
            tt = t0;
 8009c72:	7d7b      	ldrb	r3, [r7, #21]
 8009c74:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 8009c76:	7d3b      	ldrb	r3, [r7, #20]
 8009c78:	4a3e      	ldr	r2, [pc, #248]	; (8009d74 <lorawan_aes_set_key+0x1b8>)
 8009c7a:	5cd2      	ldrb	r2, [r2, r3]
 8009c7c:	7dbb      	ldrb	r3, [r7, #22]
 8009c7e:	4053      	eors	r3, r2
 8009c80:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 8009c82:	7cfb      	ldrb	r3, [r7, #19]
 8009c84:	4a3b      	ldr	r2, [pc, #236]	; (8009d74 <lorawan_aes_set_key+0x1b8>)
 8009c86:	5cd3      	ldrb	r3, [r2, r3]
 8009c88:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 8009c8a:	7cbb      	ldrb	r3, [r7, #18]
 8009c8c:	4a39      	ldr	r2, [pc, #228]	; (8009d74 <lorawan_aes_set_key+0x1b8>)
 8009c8e:	5cd3      	ldrb	r3, [r2, r3]
 8009c90:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 8009c92:	7c3b      	ldrb	r3, [r7, #16]
 8009c94:	4a37      	ldr	r2, [pc, #220]	; (8009d74 <lorawan_aes_set_key+0x1b8>)
 8009c96:	5cd3      	ldrb	r3, [r2, r3]
 8009c98:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 8009c9a:	7dbb      	ldrb	r3, [r7, #22]
 8009c9c:	005b      	lsls	r3, r3, #1
 8009c9e:	b25a      	sxtb	r2, r3
 8009ca0:	7dbb      	ldrb	r3, [r7, #22]
 8009ca2:	09db      	lsrs	r3, r3, #7
 8009ca4:	b2db      	uxtb	r3, r3
 8009ca6:	4619      	mov	r1, r3
 8009ca8:	0049      	lsls	r1, r1, #1
 8009caa:	440b      	add	r3, r1
 8009cac:	4619      	mov	r1, r3
 8009cae:	00c8      	lsls	r0, r1, #3
 8009cb0:	4619      	mov	r1, r3
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	440b      	add	r3, r1
 8009cb6:	b2db      	uxtb	r3, r3
 8009cb8:	b25b      	sxtb	r3, r3
 8009cba:	4053      	eors	r3, r2
 8009cbc:	b25b      	sxtb	r3, r3
 8009cbe:	75bb      	strb	r3, [r7, #22]
 8009cc0:	e01c      	b.n	8009cfc <lorawan_aes_set_key+0x140>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 8009cc2:	7afb      	ldrb	r3, [r7, #11]
 8009cc4:	2b18      	cmp	r3, #24
 8009cc6:	d919      	bls.n	8009cfc <lorawan_aes_set_key+0x140>
 8009cc8:	7dfb      	ldrb	r3, [r7, #23]
 8009cca:	7afa      	ldrb	r2, [r7, #11]
 8009ccc:	fbb3 f1f2 	udiv	r1, r3, r2
 8009cd0:	fb02 f201 	mul.w	r2, r2, r1
 8009cd4:	1a9b      	subs	r3, r3, r2
 8009cd6:	b2db      	uxtb	r3, r3
 8009cd8:	2b10      	cmp	r3, #16
 8009cda:	d10f      	bne.n	8009cfc <lorawan_aes_set_key+0x140>
        {
            t0 = s_box(t0);
 8009cdc:	7d7b      	ldrb	r3, [r7, #21]
 8009cde:	4a25      	ldr	r2, [pc, #148]	; (8009d74 <lorawan_aes_set_key+0x1b8>)
 8009ce0:	5cd3      	ldrb	r3, [r2, r3]
 8009ce2:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 8009ce4:	7d3b      	ldrb	r3, [r7, #20]
 8009ce6:	4a23      	ldr	r2, [pc, #140]	; (8009d74 <lorawan_aes_set_key+0x1b8>)
 8009ce8:	5cd3      	ldrb	r3, [r2, r3]
 8009cea:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 8009cec:	7cfb      	ldrb	r3, [r7, #19]
 8009cee:	4a21      	ldr	r2, [pc, #132]	; (8009d74 <lorawan_aes_set_key+0x1b8>)
 8009cf0:	5cd3      	ldrb	r3, [r2, r3]
 8009cf2:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 8009cf4:	7cbb      	ldrb	r3, [r7, #18]
 8009cf6:	4a1f      	ldr	r2, [pc, #124]	; (8009d74 <lorawan_aes_set_key+0x1b8>)
 8009cf8:	5cd3      	ldrb	r3, [r2, r3]
 8009cfa:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 8009cfc:	7dfa      	ldrb	r2, [r7, #23]
 8009cfe:	7afb      	ldrb	r3, [r7, #11]
 8009d00:	1ad3      	subs	r3, r2, r3
 8009d02:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 8009d04:	7c3b      	ldrb	r3, [r7, #16]
 8009d06:	687a      	ldr	r2, [r7, #4]
 8009d08:	5cd1      	ldrb	r1, [r2, r3]
 8009d0a:	7dfb      	ldrb	r3, [r7, #23]
 8009d0c:	7d7a      	ldrb	r2, [r7, #21]
 8009d0e:	404a      	eors	r2, r1
 8009d10:	b2d1      	uxtb	r1, r2
 8009d12:	687a      	ldr	r2, [r7, #4]
 8009d14:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 8009d16:	7c3b      	ldrb	r3, [r7, #16]
 8009d18:	3301      	adds	r3, #1
 8009d1a:	687a      	ldr	r2, [r7, #4]
 8009d1c:	5cd1      	ldrb	r1, [r2, r3]
 8009d1e:	7dfb      	ldrb	r3, [r7, #23]
 8009d20:	3301      	adds	r3, #1
 8009d22:	7d3a      	ldrb	r2, [r7, #20]
 8009d24:	404a      	eors	r2, r1
 8009d26:	b2d1      	uxtb	r1, r2
 8009d28:	687a      	ldr	r2, [r7, #4]
 8009d2a:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 8009d2c:	7c3b      	ldrb	r3, [r7, #16]
 8009d2e:	3302      	adds	r3, #2
 8009d30:	687a      	ldr	r2, [r7, #4]
 8009d32:	5cd1      	ldrb	r1, [r2, r3]
 8009d34:	7dfb      	ldrb	r3, [r7, #23]
 8009d36:	3302      	adds	r3, #2
 8009d38:	7cfa      	ldrb	r2, [r7, #19]
 8009d3a:	404a      	eors	r2, r1
 8009d3c:	b2d1      	uxtb	r1, r2
 8009d3e:	687a      	ldr	r2, [r7, #4]
 8009d40:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 8009d42:	7c3b      	ldrb	r3, [r7, #16]
 8009d44:	3303      	adds	r3, #3
 8009d46:	687a      	ldr	r2, [r7, #4]
 8009d48:	5cd1      	ldrb	r1, [r2, r3]
 8009d4a:	7dfb      	ldrb	r3, [r7, #23]
 8009d4c:	3303      	adds	r3, #3
 8009d4e:	7cba      	ldrb	r2, [r7, #18]
 8009d50:	404a      	eors	r2, r1
 8009d52:	b2d1      	uxtb	r1, r2
 8009d54:	687a      	ldr	r2, [r7, #4]
 8009d56:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8009d58:	7dfb      	ldrb	r3, [r7, #23]
 8009d5a:	3304      	adds	r3, #4
 8009d5c:	75fb      	strb	r3, [r7, #23]
 8009d5e:	7dfa      	ldrb	r2, [r7, #23]
 8009d60:	7c7b      	ldrb	r3, [r7, #17]
 8009d62:	429a      	cmp	r2, r3
 8009d64:	f4ff af67 	bcc.w	8009c36 <lorawan_aes_set_key+0x7a>
    }
    return 0;
 8009d68:	2300      	movs	r3, #0
}
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	3718      	adds	r7, #24
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	bd80      	pop	{r7, pc}
 8009d72:	bf00      	nop
 8009d74:	0801b06c 	.word	0x0801b06c

08009d78 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b08a      	sub	sp, #40	; 0x28
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	60f8      	str	r0, [r7, #12]
 8009d80:	60b9      	str	r1, [r7, #8]
 8009d82:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d038      	beq.n	8009e00 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 8009d8e:	687a      	ldr	r2, [r7, #4]
 8009d90:	f107 0314 	add.w	r3, r7, #20
 8009d94:	68f9      	ldr	r1, [r7, #12]
 8009d96:	4618      	mov	r0, r3
 8009d98:	f7ff fc07 	bl	80095aa <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009da2:	e014      	b.n	8009dce <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 8009da4:	f107 0314 	add.w	r3, r7, #20
 8009da8:	4618      	mov	r0, r3
 8009daa:	f7ff fd5d 	bl	8009868 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009db4:	0112      	lsls	r2, r2, #4
 8009db6:	441a      	add	r2, r3
 8009db8:	f107 0314 	add.w	r3, r7, #20
 8009dbc:	4611      	mov	r1, r2
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	f7ff fcab 	bl	800971a <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 8009dc4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009dc8:	3301      	adds	r3, #1
 8009dca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8009dd4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009dd8:	429a      	cmp	r2, r3
 8009dda:	d3e3      	bcc.n	8009da4 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 8009ddc:	f107 0314 	add.w	r3, r7, #20
 8009de0:	4618      	mov	r0, r3
 8009de2:	f7ff fca7 	bl	8009734 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009dec:	0112      	lsls	r2, r2, #4
 8009dee:	441a      	add	r2, r3
 8009df0:	f107 0314 	add.w	r3, r7, #20
 8009df4:	4619      	mov	r1, r3
 8009df6:	68b8      	ldr	r0, [r7, #8]
 8009df8:	f7ff fbd7 	bl	80095aa <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	e000      	b.n	8009e02 <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 8009e00:	23ff      	movs	r3, #255	; 0xff
}
 8009e02:	4618      	mov	r0, r3
 8009e04:	3728      	adds	r7, #40	; 0x28
 8009e06:	46bd      	mov	sp, r7
 8009e08:	bd80      	pop	{r7, pc}
	...

08009e0c <GetKeyByID>:
 * \param[IN]  keyID          - Key identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID(KeyIdentifier_t keyID, Key_t **keyItem)
{
 8009e0c:	b480      	push	{r7}
 8009e0e:	b085      	sub	sp, #20
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	4603      	mov	r3, r0
 8009e14:	6039      	str	r1, [r7, #0]
 8009e16:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 8009e18:	2300      	movs	r3, #0
 8009e1a:	73fb      	strb	r3, [r7, #15]
 8009e1c:	e018      	b.n	8009e50 <GetKeyByID+0x44>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 8009e1e:	7bfa      	ldrb	r2, [r7, #15]
 8009e20:	4910      	ldr	r1, [pc, #64]	; (8009e64 <GetKeyByID+0x58>)
 8009e22:	4613      	mov	r3, r2
 8009e24:	011b      	lsls	r3, r3, #4
 8009e26:	4413      	add	r3, r2
 8009e28:	440b      	add	r3, r1
 8009e2a:	3310      	adds	r3, #16
 8009e2c:	781b      	ldrb	r3, [r3, #0]
 8009e2e:	79fa      	ldrb	r2, [r7, #7]
 8009e30:	429a      	cmp	r2, r3
 8009e32:	d10a      	bne.n	8009e4a <GetKeyByID+0x3e>
    {
      *keyItem = &(SeNvmCtx.KeyList[i]);
 8009e34:	7bfa      	ldrb	r2, [r7, #15]
 8009e36:	4613      	mov	r3, r2
 8009e38:	011b      	lsls	r3, r3, #4
 8009e3a:	4413      	add	r3, r2
 8009e3c:	3310      	adds	r3, #16
 8009e3e:	4a09      	ldr	r2, [pc, #36]	; (8009e64 <GetKeyByID+0x58>)
 8009e40:	441a      	add	r2, r3
 8009e42:	683b      	ldr	r3, [r7, #0]
 8009e44:	601a      	str	r2, [r3, #0]
      return SECURE_ELEMENT_SUCCESS;
 8009e46:	2300      	movs	r3, #0
 8009e48:	e006      	b.n	8009e58 <GetKeyByID+0x4c>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 8009e4a:	7bfb      	ldrb	r3, [r7, #15]
 8009e4c:	3301      	adds	r3, #1
 8009e4e:	73fb      	strb	r3, [r7, #15]
 8009e50:	7bfb      	ldrb	r3, [r7, #15]
 8009e52:	2b09      	cmp	r3, #9
 8009e54:	d9e3      	bls.n	8009e1e <GetKeyByID+0x12>
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8009e56:	2303      	movs	r3, #3
}
 8009e58:	4618      	mov	r0, r3
 8009e5a:	3714      	adds	r7, #20
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	bc80      	pop	{r7}
 8009e60:	4770      	bx	lr
 8009e62:	bf00      	nop
 8009e64:	20000080 	.word	0x20000080

08009e68 <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB(void)
{
 8009e68:	b480      	push	{r7}
 8009e6a:	af00      	add	r7, sp, #0
  return;
 8009e6c:	bf00      	nop
}
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bc80      	pop	{r7}
 8009e72:	4770      	bx	lr

08009e74 <ComputeCmac>:
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                         uint32_t *cmac)
{
 8009e74:	b590      	push	{r4, r7, lr}
 8009e76:	b0d1      	sub	sp, #324	; 0x144
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	f107 040c 	add.w	r4, r7, #12
 8009e7e:	6020      	str	r0, [r4, #0]
 8009e80:	f107 0008 	add.w	r0, r7, #8
 8009e84:	6001      	str	r1, [r0, #0]
 8009e86:	4619      	mov	r1, r3
 8009e88:	1dbb      	adds	r3, r7, #6
 8009e8a:	801a      	strh	r2, [r3, #0]
 8009e8c:	1d7b      	adds	r3, r7, #5
 8009e8e:	460a      	mov	r2, r1
 8009e90:	701a      	strb	r2, [r3, #0]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8009e92:	2306      	movs	r3, #6
 8009e94:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
  if ((buffer == NULL) || (cmac == NULL))
 8009e98:	f107 0308 	add.w	r3, r7, #8
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d003      	beq.n	8009eaa <ComputeCmac+0x36>
 8009ea2:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d101      	bne.n	8009eae <ComputeCmac+0x3a>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8009eaa:	2302      	movs	r3, #2
 8009eac:	e04e      	b.n	8009f4c <ComputeCmac+0xd8>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t Cmac[16];
  AES_CMAC_CTX aesCmacCtx[1];

  AES_CMAC_Init(aesCmacCtx);
 8009eae:	f107 0314 	add.w	r3, r7, #20
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	f7fe fffe 	bl	8008eb4 <AES_CMAC_Init>

  Key_t *keyItem;
  retval = GetKeyByID(keyID, &keyItem);
 8009eb8:	f107 0210 	add.w	r2, r7, #16
 8009ebc:	1d7b      	adds	r3, r7, #5
 8009ebe:	781b      	ldrb	r3, [r3, #0]
 8009ec0:	4611      	mov	r1, r2
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	f7ff ffa2 	bl	8009e0c <GetKeyByID>
 8009ec8:	4603      	mov	r3, r0
 8009eca:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

  if (retval == SECURE_ELEMENT_SUCCESS)
 8009ece:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d138      	bne.n	8009f48 <ComputeCmac+0xd4>
  {
    AES_CMAC_SetKey(aesCmacCtx, keyItem->KeyValue);
 8009ed6:	f107 0310 	add.w	r3, r7, #16
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	1c5a      	adds	r2, r3, #1
 8009ede:	f107 0314 	add.w	r3, r7, #20
 8009ee2:	4611      	mov	r1, r2
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	f7fe fffe 	bl	8008ee6 <AES_CMAC_SetKey>

    if (micBxBuffer != NULL)
 8009eea:	f107 030c 	add.w	r3, r7, #12
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d007      	beq.n	8009f04 <ComputeCmac+0x90>
    {
      AES_CMAC_Update(aesCmacCtx, micBxBuffer, 16);
 8009ef4:	f107 030c 	add.w	r3, r7, #12
 8009ef8:	f107 0014 	add.w	r0, r7, #20
 8009efc:	2210      	movs	r2, #16
 8009efe:	6819      	ldr	r1, [r3, #0]
 8009f00:	f7ff f800 	bl	8008f04 <AES_CMAC_Update>
    }

    AES_CMAC_Update(aesCmacCtx, buffer, size);
 8009f04:	1dbb      	adds	r3, r7, #6
 8009f06:	881a      	ldrh	r2, [r3, #0]
 8009f08:	f107 0308 	add.w	r3, r7, #8
 8009f0c:	f107 0014 	add.w	r0, r7, #20
 8009f10:	6819      	ldr	r1, [r3, #0]
 8009f12:	f7fe fff7 	bl	8008f04 <AES_CMAC_Update>

    AES_CMAC_Final(Cmac, aesCmacCtx);
 8009f16:	f107 0214 	add.w	r2, r7, #20
 8009f1a:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 8009f1e:	4611      	mov	r1, r2
 8009f20:	4618      	mov	r0, r3
 8009f22:	f7ff f8b1 	bl	8009088 <AES_CMAC_Final>

    /* Bring into the required format */
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 8009f26:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8009f2a:	061a      	lsls	r2, r3, #24
 8009f2c:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 8009f30:	041b      	lsls	r3, r3, #16
 8009f32:	431a      	orrs	r2, r3
 8009f34:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8009f38:	021b      	lsls	r3, r3, #8
 8009f3a:	4313      	orrs	r3, r2
                       (uint32_t) Cmac[0]);
 8009f3c:	f897 212c 	ldrb.w	r2, [r7, #300]	; 0x12c
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 8009f40:	431a      	orrs	r2, r3
 8009f42:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8009f46:	601a      	str	r2, [r3, #0]
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 8009f48:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
}
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd90      	pop	{r4, r7, pc}
	...

08009f58 <SecureElementInit>:
/*
 * API functions
 */

SecureElementStatus_t SecureElementInit(SecureElementNvmEvent seNvmCtxChanged)
{
 8009f58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f5a:	b09d      	sub	sp, #116	; 0x74
 8009f5c:	af10      	add	r7, sp, #64	; 0x40
 8009f5e:	6278      	str	r0, [r7, #36]	; 0x24
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  Key_t *keyItem;
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8009f60:	2306      	movs	r3, #6
 8009f62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Initialize LoRaWAN Key List buffer */
  memcpy1((uint8_t *)(SeNvmCtx.KeyList), (const uint8_t *)InitialKeyList, sizeof(Key_t)*NUM_OF_KEYS);
 8009f66:	22aa      	movs	r2, #170	; 0xaa
 8009f68:	4990      	ldr	r1, [pc, #576]	; (800a1ac <SecureElementInit+0x254>)
 8009f6a:	4891      	ldr	r0, [pc, #580]	; (800a1b0 <SecureElementInit+0x258>)
 8009f6c:	f00c f955 	bl	801621a <memcpy1>

  retval = GetKeyByID(APP_KEY, &keyItem);
 8009f70:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009f74:	4619      	mov	r1, r3
 8009f76:	2000      	movs	r0, #0
 8009f78:	f7ff ff48 	bl	8009e0c <GetKeyByID>
 8009f7c:	4603      	mov	r3, r0
 8009f7e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  KEY_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 8009f82:	4b8c      	ldr	r3, [pc, #560]	; (800a1b4 <SecureElementInit+0x25c>)
 8009f84:	2200      	movs	r2, #0
 8009f86:	2100      	movs	r1, #0
 8009f88:	2002      	movs	r0, #2
 8009f8a:	f00f f803 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
  if (retval == SECURE_ELEMENT_SUCCESS)
 8009f8e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d14d      	bne.n	800a032 <SecureElementInit+0xda>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 8009f96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f98:	785b      	ldrb	r3, [r3, #1]
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f9e:	789b      	ldrb	r3, [r3, #2]
 8009fa0:	461c      	mov	r4, r3
 8009fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fa4:	78db      	ldrb	r3, [r3, #3]
 8009fa6:	461d      	mov	r5, r3
 8009fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009faa:	791b      	ldrb	r3, [r3, #4]
 8009fac:	461e      	mov	r6, r3
 8009fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fb0:	795b      	ldrb	r3, [r3, #5]
 8009fb2:	623b      	str	r3, [r7, #32]
 8009fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fb6:	799b      	ldrb	r3, [r3, #6]
 8009fb8:	61fb      	str	r3, [r7, #28]
 8009fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fbc:	79db      	ldrb	r3, [r3, #7]
 8009fbe:	61bb      	str	r3, [r7, #24]
 8009fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fc2:	7a1b      	ldrb	r3, [r3, #8]
 8009fc4:	617b      	str	r3, [r7, #20]
 8009fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fc8:	7a5b      	ldrb	r3, [r3, #9]
 8009fca:	613b      	str	r3, [r7, #16]
 8009fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fce:	7a9b      	ldrb	r3, [r3, #10]
 8009fd0:	60fb      	str	r3, [r7, #12]
 8009fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fd4:	7adb      	ldrb	r3, [r3, #11]
 8009fd6:	60bb      	str	r3, [r7, #8]
 8009fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fda:	7b1b      	ldrb	r3, [r3, #12]
 8009fdc:	607b      	str	r3, [r7, #4]
 8009fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fe0:	7b5b      	ldrb	r3, [r3, #13]
 8009fe2:	603b      	str	r3, [r7, #0]
 8009fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fe6:	7b9b      	ldrb	r3, [r3, #14]
 8009fe8:	4619      	mov	r1, r3
 8009fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fec:	7bdb      	ldrb	r3, [r3, #15]
 8009fee:	461a      	mov	r2, r3
 8009ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ff2:	7c1b      	ldrb	r3, [r3, #16]
 8009ff4:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ff6:	920e      	str	r2, [sp, #56]	; 0x38
 8009ff8:	910d      	str	r1, [sp, #52]	; 0x34
 8009ffa:	683a      	ldr	r2, [r7, #0]
 8009ffc:	920c      	str	r2, [sp, #48]	; 0x30
 8009ffe:	687a      	ldr	r2, [r7, #4]
 800a000:	920b      	str	r2, [sp, #44]	; 0x2c
 800a002:	68ba      	ldr	r2, [r7, #8]
 800a004:	920a      	str	r2, [sp, #40]	; 0x28
 800a006:	68fa      	ldr	r2, [r7, #12]
 800a008:	9209      	str	r2, [sp, #36]	; 0x24
 800a00a:	693a      	ldr	r2, [r7, #16]
 800a00c:	9208      	str	r2, [sp, #32]
 800a00e:	697a      	ldr	r2, [r7, #20]
 800a010:	9207      	str	r2, [sp, #28]
 800a012:	69ba      	ldr	r2, [r7, #24]
 800a014:	9206      	str	r2, [sp, #24]
 800a016:	69fa      	ldr	r2, [r7, #28]
 800a018:	9205      	str	r2, [sp, #20]
 800a01a:	6a3b      	ldr	r3, [r7, #32]
 800a01c:	9304      	str	r3, [sp, #16]
 800a01e:	9603      	str	r6, [sp, #12]
 800a020:	9502      	str	r5, [sp, #8]
 800a022:	9401      	str	r4, [sp, #4]
 800a024:	9000      	str	r0, [sp, #0]
 800a026:	4b64      	ldr	r3, [pc, #400]	; (800a1b8 <SecureElementInit+0x260>)
 800a028:	2200      	movs	r2, #0
 800a02a:	2100      	movs	r1, #0
 800a02c:	2002      	movs	r0, #2
 800a02e:	f00e ffb1 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
  }
  retval = GetKeyByID(NWK_KEY, &keyItem);
 800a032:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a036:	4619      	mov	r1, r3
 800a038:	2001      	movs	r0, #1
 800a03a:	f7ff fee7 	bl	8009e0c <GetKeyByID>
 800a03e:	4603      	mov	r3, r0
 800a040:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800a044:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d14d      	bne.n	800a0e8 <SecureElementInit+0x190>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800a04c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a04e:	785b      	ldrb	r3, [r3, #1]
 800a050:	4618      	mov	r0, r3
 800a052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a054:	789b      	ldrb	r3, [r3, #2]
 800a056:	461c      	mov	r4, r3
 800a058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a05a:	78db      	ldrb	r3, [r3, #3]
 800a05c:	461d      	mov	r5, r3
 800a05e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a060:	791b      	ldrb	r3, [r3, #4]
 800a062:	461e      	mov	r6, r3
 800a064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a066:	795b      	ldrb	r3, [r3, #5]
 800a068:	623b      	str	r3, [r7, #32]
 800a06a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a06c:	799b      	ldrb	r3, [r3, #6]
 800a06e:	61fb      	str	r3, [r7, #28]
 800a070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a072:	79db      	ldrb	r3, [r3, #7]
 800a074:	61bb      	str	r3, [r7, #24]
 800a076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a078:	7a1b      	ldrb	r3, [r3, #8]
 800a07a:	617b      	str	r3, [r7, #20]
 800a07c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a07e:	7a5b      	ldrb	r3, [r3, #9]
 800a080:	613b      	str	r3, [r7, #16]
 800a082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a084:	7a9b      	ldrb	r3, [r3, #10]
 800a086:	60fb      	str	r3, [r7, #12]
 800a088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a08a:	7adb      	ldrb	r3, [r3, #11]
 800a08c:	60bb      	str	r3, [r7, #8]
 800a08e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a090:	7b1b      	ldrb	r3, [r3, #12]
 800a092:	607b      	str	r3, [r7, #4]
 800a094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a096:	7b5b      	ldrb	r3, [r3, #13]
 800a098:	603b      	str	r3, [r7, #0]
 800a09a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a09c:	7b9b      	ldrb	r3, [r3, #14]
 800a09e:	4619      	mov	r1, r3
 800a0a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0a2:	7bdb      	ldrb	r3, [r3, #15]
 800a0a4:	461a      	mov	r2, r3
 800a0a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0a8:	7c1b      	ldrb	r3, [r3, #16]
 800a0aa:	930f      	str	r3, [sp, #60]	; 0x3c
 800a0ac:	920e      	str	r2, [sp, #56]	; 0x38
 800a0ae:	910d      	str	r1, [sp, #52]	; 0x34
 800a0b0:	683a      	ldr	r2, [r7, #0]
 800a0b2:	920c      	str	r2, [sp, #48]	; 0x30
 800a0b4:	687a      	ldr	r2, [r7, #4]
 800a0b6:	920b      	str	r2, [sp, #44]	; 0x2c
 800a0b8:	68ba      	ldr	r2, [r7, #8]
 800a0ba:	920a      	str	r2, [sp, #40]	; 0x28
 800a0bc:	68fa      	ldr	r2, [r7, #12]
 800a0be:	9209      	str	r2, [sp, #36]	; 0x24
 800a0c0:	693a      	ldr	r2, [r7, #16]
 800a0c2:	9208      	str	r2, [sp, #32]
 800a0c4:	697a      	ldr	r2, [r7, #20]
 800a0c6:	9207      	str	r2, [sp, #28]
 800a0c8:	69ba      	ldr	r2, [r7, #24]
 800a0ca:	9206      	str	r2, [sp, #24]
 800a0cc:	69fa      	ldr	r2, [r7, #28]
 800a0ce:	9205      	str	r2, [sp, #20]
 800a0d0:	6a3b      	ldr	r3, [r7, #32]
 800a0d2:	9304      	str	r3, [sp, #16]
 800a0d4:	9603      	str	r6, [sp, #12]
 800a0d6:	9502      	str	r5, [sp, #8]
 800a0d8:	9401      	str	r4, [sp, #4]
 800a0da:	9000      	str	r0, [sp, #0]
 800a0dc:	4b37      	ldr	r3, [pc, #220]	; (800a1bc <SecureElementInit+0x264>)
 800a0de:	2200      	movs	r2, #0
 800a0e0:	2100      	movs	r1, #0
 800a0e2:	2002      	movs	r0, #2
 800a0e4:	f00e ff56 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
  }
  KEY_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 800a0e8:	4b35      	ldr	r3, [pc, #212]	; (800a1c0 <SecureElementInit+0x268>)
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	2100      	movs	r1, #0
 800a0ee:	2002      	movs	r0, #2
 800a0f0:	f00e ff50 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
  retval = GetKeyByID(APP_S_KEY, &keyItem);
 800a0f4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a0f8:	4619      	mov	r1, r3
 800a0fa:	2003      	movs	r0, #3
 800a0fc:	f7ff fe86 	bl	8009e0c <GetKeyByID>
 800a100:	4603      	mov	r3, r0
 800a102:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800a106:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d15c      	bne.n	800a1c8 <SecureElementInit+0x270>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800a10e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a110:	785b      	ldrb	r3, [r3, #1]
 800a112:	4618      	mov	r0, r3
 800a114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a116:	789b      	ldrb	r3, [r3, #2]
 800a118:	461c      	mov	r4, r3
 800a11a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a11c:	78db      	ldrb	r3, [r3, #3]
 800a11e:	461d      	mov	r5, r3
 800a120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a122:	791b      	ldrb	r3, [r3, #4]
 800a124:	461e      	mov	r6, r3
 800a126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a128:	795b      	ldrb	r3, [r3, #5]
 800a12a:	623b      	str	r3, [r7, #32]
 800a12c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a12e:	799b      	ldrb	r3, [r3, #6]
 800a130:	61fb      	str	r3, [r7, #28]
 800a132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a134:	79db      	ldrb	r3, [r3, #7]
 800a136:	61bb      	str	r3, [r7, #24]
 800a138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a13a:	7a1b      	ldrb	r3, [r3, #8]
 800a13c:	617b      	str	r3, [r7, #20]
 800a13e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a140:	7a5b      	ldrb	r3, [r3, #9]
 800a142:	613b      	str	r3, [r7, #16]
 800a144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a146:	7a9b      	ldrb	r3, [r3, #10]
 800a148:	60fb      	str	r3, [r7, #12]
 800a14a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a14c:	7adb      	ldrb	r3, [r3, #11]
 800a14e:	60bb      	str	r3, [r7, #8]
 800a150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a152:	7b1b      	ldrb	r3, [r3, #12]
 800a154:	607b      	str	r3, [r7, #4]
 800a156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a158:	7b5b      	ldrb	r3, [r3, #13]
 800a15a:	603b      	str	r3, [r7, #0]
 800a15c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a15e:	7b9b      	ldrb	r3, [r3, #14]
 800a160:	4619      	mov	r1, r3
 800a162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a164:	7bdb      	ldrb	r3, [r3, #15]
 800a166:	461a      	mov	r2, r3
 800a168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a16a:	7c1b      	ldrb	r3, [r3, #16]
 800a16c:	930f      	str	r3, [sp, #60]	; 0x3c
 800a16e:	920e      	str	r2, [sp, #56]	; 0x38
 800a170:	910d      	str	r1, [sp, #52]	; 0x34
 800a172:	683a      	ldr	r2, [r7, #0]
 800a174:	920c      	str	r2, [sp, #48]	; 0x30
 800a176:	687a      	ldr	r2, [r7, #4]
 800a178:	920b      	str	r2, [sp, #44]	; 0x2c
 800a17a:	68ba      	ldr	r2, [r7, #8]
 800a17c:	920a      	str	r2, [sp, #40]	; 0x28
 800a17e:	68fa      	ldr	r2, [r7, #12]
 800a180:	9209      	str	r2, [sp, #36]	; 0x24
 800a182:	693a      	ldr	r2, [r7, #16]
 800a184:	9208      	str	r2, [sp, #32]
 800a186:	697a      	ldr	r2, [r7, #20]
 800a188:	9207      	str	r2, [sp, #28]
 800a18a:	69ba      	ldr	r2, [r7, #24]
 800a18c:	9206      	str	r2, [sp, #24]
 800a18e:	69fa      	ldr	r2, [r7, #28]
 800a190:	9205      	str	r2, [sp, #20]
 800a192:	6a3b      	ldr	r3, [r7, #32]
 800a194:	9304      	str	r3, [sp, #16]
 800a196:	9603      	str	r6, [sp, #12]
 800a198:	9502      	str	r5, [sp, #8]
 800a19a:	9401      	str	r4, [sp, #4]
 800a19c:	9000      	str	r0, [sp, #0]
 800a19e:	4b09      	ldr	r3, [pc, #36]	; (800a1c4 <SecureElementInit+0x26c>)
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	2100      	movs	r1, #0
 800a1a4:	2002      	movs	r0, #2
 800a1a6:	f00e fef5 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
 800a1aa:	e00d      	b.n	800a1c8 <SecureElementInit+0x270>
 800a1ac:	0801b36c 	.word	0x0801b36c
 800a1b0:	20000090 	.word	0x20000090
 800a1b4:	0801aa68 	.word	0x0801aa68
 800a1b8:	0801aa80 	.word	0x0801aa80
 800a1bc:	0801aae4 	.word	0x0801aae4
 800a1c0:	0801ab48 	.word	0x0801ab48
 800a1c4:	0801ab60 	.word	0x0801ab60
  }
  retval = GetKeyByID(NWK_S_KEY, &keyItem);
 800a1c8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a1cc:	4619      	mov	r1, r3
 800a1ce:	2002      	movs	r0, #2
 800a1d0:	f7ff fe1c 	bl	8009e0c <GetKeyByID>
 800a1d4:	4603      	mov	r3, r0
 800a1d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800a1da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d14d      	bne.n	800a27e <SecureElementInit+0x326>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800a1e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1e4:	785b      	ldrb	r3, [r3, #1]
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ea:	789b      	ldrb	r3, [r3, #2]
 800a1ec:	461c      	mov	r4, r3
 800a1ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1f0:	78db      	ldrb	r3, [r3, #3]
 800a1f2:	461d      	mov	r5, r3
 800a1f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1f6:	791b      	ldrb	r3, [r3, #4]
 800a1f8:	461e      	mov	r6, r3
 800a1fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1fc:	795b      	ldrb	r3, [r3, #5]
 800a1fe:	623b      	str	r3, [r7, #32]
 800a200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a202:	799b      	ldrb	r3, [r3, #6]
 800a204:	61fb      	str	r3, [r7, #28]
 800a206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a208:	79db      	ldrb	r3, [r3, #7]
 800a20a:	61bb      	str	r3, [r7, #24]
 800a20c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a20e:	7a1b      	ldrb	r3, [r3, #8]
 800a210:	617b      	str	r3, [r7, #20]
 800a212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a214:	7a5b      	ldrb	r3, [r3, #9]
 800a216:	613b      	str	r3, [r7, #16]
 800a218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a21a:	7a9b      	ldrb	r3, [r3, #10]
 800a21c:	60fb      	str	r3, [r7, #12]
 800a21e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a220:	7adb      	ldrb	r3, [r3, #11]
 800a222:	60bb      	str	r3, [r7, #8]
 800a224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a226:	7b1b      	ldrb	r3, [r3, #12]
 800a228:	607b      	str	r3, [r7, #4]
 800a22a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a22c:	7b5b      	ldrb	r3, [r3, #13]
 800a22e:	603b      	str	r3, [r7, #0]
 800a230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a232:	7b9b      	ldrb	r3, [r3, #14]
 800a234:	4619      	mov	r1, r3
 800a236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a238:	7bdb      	ldrb	r3, [r3, #15]
 800a23a:	461a      	mov	r2, r3
 800a23c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a23e:	7c1b      	ldrb	r3, [r3, #16]
 800a240:	930f      	str	r3, [sp, #60]	; 0x3c
 800a242:	920e      	str	r2, [sp, #56]	; 0x38
 800a244:	910d      	str	r1, [sp, #52]	; 0x34
 800a246:	683a      	ldr	r2, [r7, #0]
 800a248:	920c      	str	r2, [sp, #48]	; 0x30
 800a24a:	687a      	ldr	r2, [r7, #4]
 800a24c:	920b      	str	r2, [sp, #44]	; 0x2c
 800a24e:	68ba      	ldr	r2, [r7, #8]
 800a250:	920a      	str	r2, [sp, #40]	; 0x28
 800a252:	68fa      	ldr	r2, [r7, #12]
 800a254:	9209      	str	r2, [sp, #36]	; 0x24
 800a256:	693a      	ldr	r2, [r7, #16]
 800a258:	9208      	str	r2, [sp, #32]
 800a25a:	697a      	ldr	r2, [r7, #20]
 800a25c:	9207      	str	r2, [sp, #28]
 800a25e:	69ba      	ldr	r2, [r7, #24]
 800a260:	9206      	str	r2, [sp, #24]
 800a262:	69fa      	ldr	r2, [r7, #28]
 800a264:	9205      	str	r2, [sp, #20]
 800a266:	6a3b      	ldr	r3, [r7, #32]
 800a268:	9304      	str	r3, [sp, #16]
 800a26a:	9603      	str	r6, [sp, #12]
 800a26c:	9502      	str	r5, [sp, #8]
 800a26e:	9401      	str	r4, [sp, #4]
 800a270:	9000      	str	r0, [sp, #0]
 800a272:	4b0d      	ldr	r3, [pc, #52]	; (800a2a8 <SecureElementInit+0x350>)
 800a274:	2200      	movs	r2, #0
 800a276:	2100      	movs	r1, #0
 800a278:	2002      	movs	r0, #2
 800a27a:	f00e fe8b 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
  SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;

#endif /* LORAWAN_KMS */

  /* Assign callback */
  if (seNvmCtxChanged != 0)
 800a27e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a280:	2b00      	cmp	r3, #0
 800a282:	d003      	beq.n	800a28c <SecureElementInit+0x334>
  {
    SeNvmCtxChanged = seNvmCtxChanged;
 800a284:	4a09      	ldr	r2, [pc, #36]	; (800a2ac <SecureElementInit+0x354>)
 800a286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a288:	6013      	str	r3, [r2, #0]
 800a28a:	e002      	b.n	800a292 <SecureElementInit+0x33a>
  }
  else
  {
    SeNvmCtxChanged = DummyCB;
 800a28c:	4b07      	ldr	r3, [pc, #28]	; (800a2ac <SecureElementInit+0x354>)
 800a28e:	4a08      	ldr	r2, [pc, #32]	; (800a2b0 <SecureElementInit+0x358>)
 800a290:	601a      	str	r2, [r3, #0]
  }

#if !defined( SECURE_ELEMENT_PRE_PROVISIONED )
#if ( STATIC_DEVICE_EUI == 0 )
  /* Get a DevEUI from MCU unique ID */
  GetUniqueId(SeNvmCtx.DevEui);
 800a292:	4808      	ldr	r0, [pc, #32]	; (800a2b4 <SecureElementInit+0x35c>)
 800a294:	f7f7 fda7 	bl	8001de6 <GetUniqueId>
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
  SeNvmCtxChanged();
 800a298:	4b04      	ldr	r3, [pc, #16]	; (800a2ac <SecureElementInit+0x354>)
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	4798      	blx	r3

  return SECURE_ELEMENT_SUCCESS;
 800a29e:	2300      	movs	r3, #0
}
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	3734      	adds	r7, #52	; 0x34
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2a8:	0801abc4 	.word	0x0801abc4
 800a2ac:	2000035c 	.word	0x2000035c
 800a2b0:	08009e69 	.word	0x08009e69
 800a2b4:	20000080 	.word	0x20000080

0800a2b8 <SecureElementRestoreNvmCtx>:
  return SECURE_ELEMENT_SUCCESS;
#endif /* LORAWAN_KMS == 1 */
}

SecureElementStatus_t SecureElementRestoreNvmCtx(void *seNvmCtx)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b082      	sub	sp, #8
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
  /* Restore nvm context */
  if (seNvmCtx != 0)
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d006      	beq.n	800a2d4 <SecureElementRestoreNvmCtx+0x1c>
  {
    memcpy1((uint8_t *) &SeNvmCtx, (uint8_t *) seNvmCtx, sizeof(SeNvmCtx));
 800a2c6:	22ba      	movs	r2, #186	; 0xba
 800a2c8:	6879      	ldr	r1, [r7, #4]
 800a2ca:	4805      	ldr	r0, [pc, #20]	; (800a2e0 <SecureElementRestoreNvmCtx+0x28>)
 800a2cc:	f00b ffa5 	bl	801621a <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	e000      	b.n	800a2d6 <SecureElementRestoreNvmCtx+0x1e>
  }
  else
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a2d4:	2302      	movs	r3, #2
  }
}
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	3708      	adds	r7, #8
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	bd80      	pop	{r7, pc}
 800a2de:	bf00      	nop
 800a2e0:	20000080 	.word	0x20000080

0800a2e4 <SecureElementGetNvmCtx>:

void *SecureElementGetNvmCtx(size_t *seNvmCtxSize)
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	b083      	sub	sp, #12
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
  *seNvmCtxSize = sizeof(SeNvmCtx);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	22ba      	movs	r2, #186	; 0xba
 800a2f0:	601a      	str	r2, [r3, #0]
  return &SeNvmCtx;
 800a2f2:	4b03      	ldr	r3, [pc, #12]	; (800a300 <SecureElementGetNvmCtx+0x1c>)
}
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	370c      	adds	r7, #12
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	bc80      	pop	{r7}
 800a2fc:	4770      	bx	lr
 800a2fe:	bf00      	nop
 800a300:	20000080 	.word	0x20000080

0800a304 <SecureElementSetKey>:

SecureElementStatus_t SecureElementSetKey(KeyIdentifier_t keyID, uint8_t *key)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b088      	sub	sp, #32
 800a308:	af00      	add	r7, sp, #0
 800a30a:	4603      	mov	r3, r0
 800a30c:	6039      	str	r1, [r7, #0]
 800a30e:	71fb      	strb	r3, [r7, #7]
  if (key == NULL)
 800a310:	683b      	ldr	r3, [r7, #0]
 800a312:	2b00      	cmp	r3, #0
 800a314:	d101      	bne.n	800a31a <SecureElementSetKey+0x16>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a316:	2302      	movs	r3, #2
 800a318:	e04f      	b.n	800a3ba <SecureElementSetKey+0xb6>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800a31a:	2300      	movs	r3, #0
 800a31c:	77fb      	strb	r3, [r7, #31]
 800a31e:	e048      	b.n	800a3b2 <SecureElementSetKey+0xae>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 800a320:	7ffa      	ldrb	r2, [r7, #31]
 800a322:	4928      	ldr	r1, [pc, #160]	; (800a3c4 <SecureElementSetKey+0xc0>)
 800a324:	4613      	mov	r3, r2
 800a326:	011b      	lsls	r3, r3, #4
 800a328:	4413      	add	r3, r2
 800a32a:	440b      	add	r3, r1
 800a32c:	3310      	adds	r3, #16
 800a32e:	781b      	ldrb	r3, [r3, #0]
 800a330:	79fa      	ldrb	r2, [r7, #7]
 800a332:	429a      	cmp	r2, r3
 800a334:	d13a      	bne.n	800a3ac <SecureElementSetKey+0xa8>
    {
#if ( LORAMAC_MAX_MC_CTX == 1 )
      if (keyID == MC_KEY_0)
 800a336:	79fb      	ldrb	r3, [r7, #7]
 800a338:	2b80      	cmp	r3, #128	; 0x80
 800a33a:	d125      	bne.n	800a388 <SecureElementSetKey+0x84>
#else /* LORAMAC_MAX_MC_CTX > 1 */
      if ((keyID == MC_KEY_0) || (keyID == MC_KEY_1) || (keyID == MC_KEY_2) || (keyID == MC_KEY_3))
#endif /* LORAMAC_MAX_MC_CTX */
      {
        /* Decrypt the key if its a Mckey */
        SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a33c:	2306      	movs	r3, #6
 800a33e:	77bb      	strb	r3, [r7, #30]
        uint8_t decryptedKey[16] = { 0 };
 800a340:	2300      	movs	r3, #0
 800a342:	60fb      	str	r3, [r7, #12]
 800a344:	f107 0310 	add.w	r3, r7, #16
 800a348:	2200      	movs	r2, #0
 800a34a:	601a      	str	r2, [r3, #0]
 800a34c:	605a      	str	r2, [r3, #4]
 800a34e:	609a      	str	r2, [r3, #8]

        retval = SecureElementAesEncrypt(key, 16, MC_KE_KEY, decryptedKey);
 800a350:	f107 030c 	add.w	r3, r7, #12
 800a354:	227f      	movs	r2, #127	; 0x7f
 800a356:	2110      	movs	r1, #16
 800a358:	6838      	ldr	r0, [r7, #0]
 800a35a:	f000 f884 	bl	800a466 <SecureElementAesEncrypt>
 800a35e:	4603      	mov	r3, r0
 800a360:	77bb      	strb	r3, [r7, #30]

        memcpy1(SeNvmCtx.KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE);
 800a362:	7ffa      	ldrb	r2, [r7, #31]
 800a364:	4613      	mov	r3, r2
 800a366:	011b      	lsls	r3, r3, #4
 800a368:	4413      	add	r3, r2
 800a36a:	3310      	adds	r3, #16
 800a36c:	4a15      	ldr	r2, [pc, #84]	; (800a3c4 <SecureElementSetKey+0xc0>)
 800a36e:	4413      	add	r3, r2
 800a370:	3301      	adds	r3, #1
 800a372:	f107 010c 	add.w	r1, r7, #12
 800a376:	2210      	movs	r2, #16
 800a378:	4618      	mov	r0, r3
 800a37a:	f00b ff4e 	bl	801621a <memcpy1>
        SeNvmCtxChanged();
 800a37e:	4b12      	ldr	r3, [pc, #72]	; (800a3c8 <SecureElementSetKey+0xc4>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	4798      	blx	r3

        return retval;
 800a384:	7fbb      	ldrb	r3, [r7, #30]
 800a386:	e018      	b.n	800a3ba <SecureElementSetKey+0xb6>
      }
      else
      {
        memcpy1(SeNvmCtx.KeyList[i].KeyValue, key, SE_KEY_SIZE);
 800a388:	7ffa      	ldrb	r2, [r7, #31]
 800a38a:	4613      	mov	r3, r2
 800a38c:	011b      	lsls	r3, r3, #4
 800a38e:	4413      	add	r3, r2
 800a390:	3310      	adds	r3, #16
 800a392:	4a0c      	ldr	r2, [pc, #48]	; (800a3c4 <SecureElementSetKey+0xc0>)
 800a394:	4413      	add	r3, r2
 800a396:	3301      	adds	r3, #1
 800a398:	2210      	movs	r2, #16
 800a39a:	6839      	ldr	r1, [r7, #0]
 800a39c:	4618      	mov	r0, r3
 800a39e:	f00b ff3c 	bl	801621a <memcpy1>
        SeNvmCtxChanged();
 800a3a2:	4b09      	ldr	r3, [pc, #36]	; (800a3c8 <SecureElementSetKey+0xc4>)
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	4798      	blx	r3
        return SECURE_ELEMENT_SUCCESS;
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	e006      	b.n	800a3ba <SecureElementSetKey+0xb6>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800a3ac:	7ffb      	ldrb	r3, [r7, #31]
 800a3ae:	3301      	adds	r3, #1
 800a3b0:	77fb      	strb	r3, [r7, #31]
 800a3b2:	7ffb      	ldrb	r3, [r7, #31]
 800a3b4:	2b09      	cmp	r3, #9
 800a3b6:	d9b3      	bls.n	800a320 <SecureElementSetKey+0x1c>
      }
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800a3b8:	2303      	movs	r3, #3
#else /* LORAWAN_KMS == 1 */
  /* Indexes are already stored at init or when deriving the key */
  CK_OBJECT_HANDLE keyIndex;
  return GetKeyIndexByID(keyID, &keyIndex);
#endif /* LORAWAN_KMS */
}
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	3720      	adds	r7, #32
 800a3be:	46bd      	mov	sp, r7
 800a3c0:	bd80      	pop	{r7, pc}
 800a3c2:	bf00      	nop
 800a3c4:	20000080 	.word	0x20000080
 800a3c8:	2000035c 	.word	0x2000035c

0800a3cc <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size,
                                                  KeyIdentifier_t keyID, uint32_t *cmac)
{
 800a3cc:	b580      	push	{r7, lr}
 800a3ce:	b086      	sub	sp, #24
 800a3d0:	af02      	add	r7, sp, #8
 800a3d2:	60f8      	str	r0, [r7, #12]
 800a3d4:	60b9      	str	r1, [r7, #8]
 800a3d6:	4611      	mov	r1, r2
 800a3d8:	461a      	mov	r2, r3
 800a3da:	460b      	mov	r3, r1
 800a3dc:	80fb      	strh	r3, [r7, #6]
 800a3de:	4613      	mov	r3, r2
 800a3e0:	717b      	strb	r3, [r7, #5]
  if (keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS)
 800a3e2:	797b      	ldrb	r3, [r7, #5]
 800a3e4:	2b7e      	cmp	r3, #126	; 0x7e
 800a3e6:	d901      	bls.n	800a3ec <SecureElementComputeAesCmac+0x20>
  {
    /* Never accept multicast key identifier for cmac computation */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800a3e8:	2303      	movs	r3, #3
 800a3ea:	e009      	b.n	800a400 <SecureElementComputeAesCmac+0x34>
  }

  return ComputeCmac(micBxBuffer, buffer, size, keyID, cmac);
 800a3ec:	7979      	ldrb	r1, [r7, #5]
 800a3ee:	88fa      	ldrh	r2, [r7, #6]
 800a3f0:	69bb      	ldr	r3, [r7, #24]
 800a3f2:	9300      	str	r3, [sp, #0]
 800a3f4:	460b      	mov	r3, r1
 800a3f6:	68b9      	ldr	r1, [r7, #8]
 800a3f8:	68f8      	ldr	r0, [r7, #12]
 800a3fa:	f7ff fd3b 	bl	8009e74 <ComputeCmac>
 800a3fe:	4603      	mov	r3, r0
}
 800a400:	4618      	mov	r0, r3
 800a402:	3710      	adds	r7, #16
 800a404:	46bd      	mov	sp, r7
 800a406:	bd80      	pop	{r7, pc}

0800a408 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac(uint8_t *buffer, uint16_t size, uint32_t expectedCmac,
                                                 KeyIdentifier_t keyID)
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b088      	sub	sp, #32
 800a40c:	af02      	add	r7, sp, #8
 800a40e:	60f8      	str	r0, [r7, #12]
 800a410:	607a      	str	r2, [r7, #4]
 800a412:	461a      	mov	r2, r3
 800a414:	460b      	mov	r3, r1
 800a416:	817b      	strh	r3, [r7, #10]
 800a418:	4613      	mov	r3, r2
 800a41a:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a41c:	2306      	movs	r3, #6
 800a41e:	75fb      	strb	r3, [r7, #23]
  if (buffer == NULL)
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d101      	bne.n	800a42a <SecureElementVerifyAesCmac+0x22>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a426:	2302      	movs	r3, #2
 800a428:	e019      	b.n	800a45e <SecureElementVerifyAesCmac+0x56>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint32_t compCmac = 0;
 800a42a:	2300      	movs	r3, #0
 800a42c:	613b      	str	r3, [r7, #16]

  retval = ComputeCmac(NULL, buffer, size, keyID, &compCmac);
 800a42e:	7a79      	ldrb	r1, [r7, #9]
 800a430:	897a      	ldrh	r2, [r7, #10]
 800a432:	f107 0310 	add.w	r3, r7, #16
 800a436:	9300      	str	r3, [sp, #0]
 800a438:	460b      	mov	r3, r1
 800a43a:	68f9      	ldr	r1, [r7, #12]
 800a43c:	2000      	movs	r0, #0
 800a43e:	f7ff fd19 	bl	8009e74 <ComputeCmac>
 800a442:	4603      	mov	r3, r0
 800a444:	75fb      	strb	r3, [r7, #23]
  if (retval != SECURE_ELEMENT_SUCCESS)
 800a446:	7dfb      	ldrb	r3, [r7, #23]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d001      	beq.n	800a450 <SecureElementVerifyAesCmac+0x48>
  {
    return retval;
 800a44c:	7dfb      	ldrb	r3, [r7, #23]
 800a44e:	e006      	b.n	800a45e <SecureElementVerifyAesCmac+0x56>
  }

  if (expectedCmac != compCmac)
 800a450:	693b      	ldr	r3, [r7, #16]
 800a452:	687a      	ldr	r2, [r7, #4]
 800a454:	429a      	cmp	r2, r3
 800a456:	d001      	beq.n	800a45c <SecureElementVerifyAesCmac+0x54>
  {
    retval = SECURE_ELEMENT_FAIL_CMAC;
 800a458:	2301      	movs	r3, #1
 800a45a:	75fb      	strb	r3, [r7, #23]
    retval = SECURE_ELEMENT_ERROR;
  }

#endif /* LORAWAN_KMS */

  return retval;
 800a45c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a45e:	4618      	mov	r0, r3
 800a460:	3718      	adds	r7, #24
 800a462:	46bd      	mov	sp, r7
 800a464:	bd80      	pop	{r7, pc}

0800a466 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt(uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                              uint8_t *encBuffer)
{
 800a466:	b580      	push	{r7, lr}
 800a468:	b0c2      	sub	sp, #264	; 0x108
 800a46a:	af00      	add	r7, sp, #0
 800a46c:	60f8      	str	r0, [r7, #12]
 800a46e:	4608      	mov	r0, r1
 800a470:	4611      	mov	r1, r2
 800a472:	1d3a      	adds	r2, r7, #4
 800a474:	6013      	str	r3, [r2, #0]
 800a476:	4603      	mov	r3, r0
 800a478:	817b      	strh	r3, [r7, #10]
 800a47a:	460b      	mov	r3, r1
 800a47c:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a47e:	2306      	movs	r3, #6
 800a480:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
  if (buffer == NULL || encBuffer == NULL)
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d003      	beq.n	800a492 <SecureElementAesEncrypt+0x2c>
 800a48a:	1d3b      	adds	r3, r7, #4
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d101      	bne.n	800a496 <SecureElementAesEncrypt+0x30>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a492:	2302      	movs	r3, #2
 800a494:	e043      	b.n	800a51e <SecureElementAesEncrypt+0xb8>
  }

  /* Check if the size is divisible by 16 */
  if ((size % 16) != 0)
 800a496:	897b      	ldrh	r3, [r7, #10]
 800a498:	f003 030f 	and.w	r3, r3, #15
 800a49c:	b29b      	uxth	r3, r3
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d001      	beq.n	800a4a6 <SecureElementAesEncrypt+0x40>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800a4a2:	2305      	movs	r3, #5
 800a4a4:	e03b      	b.n	800a51e <SecureElementAesEncrypt+0xb8>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  lorawan_aes_context aesContext;
  memset1(aesContext.ksch, '\0', 240);
 800a4a6:	f107 0314 	add.w	r3, r7, #20
 800a4aa:	22f0      	movs	r2, #240	; 0xf0
 800a4ac:	2100      	movs	r1, #0
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	f00b feee 	bl	8016290 <memset1>

  Key_t *pItem;
  retval = GetKeyByID(keyID, &pItem);
 800a4b4:	f107 0210 	add.w	r2, r7, #16
 800a4b8:	7a7b      	ldrb	r3, [r7, #9]
 800a4ba:	4611      	mov	r1, r2
 800a4bc:	4618      	mov	r0, r3
 800a4be:	f7ff fca5 	bl	8009e0c <GetKeyByID>
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

  if (retval == SECURE_ELEMENT_SUCCESS)
 800a4c8:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d124      	bne.n	800a51a <SecureElementAesEncrypt+0xb4>
  {
    lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 800a4d0:	693b      	ldr	r3, [r7, #16]
 800a4d2:	3301      	adds	r3, #1
 800a4d4:	f107 0214 	add.w	r2, r7, #20
 800a4d8:	2110      	movs	r1, #16
 800a4da:	4618      	mov	r0, r3
 800a4dc:	f7ff fb6e 	bl	8009bbc <lorawan_aes_set_key>

    uint8_t block = 0;
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

    while (size != 0)
 800a4e6:	e015      	b.n	800a514 <SecureElementAesEncrypt+0xae>
    {
      lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 800a4e8:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800a4ec:	68fa      	ldr	r2, [r7, #12]
 800a4ee:	18d0      	adds	r0, r2, r3
 800a4f0:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800a4f4:	1d3a      	adds	r2, r7, #4
 800a4f6:	6812      	ldr	r2, [r2, #0]
 800a4f8:	4413      	add	r3, r2
 800a4fa:	f107 0214 	add.w	r2, r7, #20
 800a4fe:	4619      	mov	r1, r3
 800a500:	f7ff fc3a 	bl	8009d78 <lorawan_aes_encrypt>
      block = block + 16;
 800a504:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800a508:	3310      	adds	r3, #16
 800a50a:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
      size = size - 16;
 800a50e:	897b      	ldrh	r3, [r7, #10]
 800a510:	3b10      	subs	r3, #16
 800a512:	817b      	strh	r3, [r7, #10]
    while (size != 0)
 800a514:	897b      	ldrh	r3, [r7, #10]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d1e6      	bne.n	800a4e8 <SecureElementAesEncrypt+0x82>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800a51a:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
}
 800a51e:	4618      	mov	r0, r3
 800a520:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800a524:	46bd      	mov	sp, r7
 800a526:	bd80      	pop	{r7, pc}

0800a528 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey(Version_t version, uint8_t *input, KeyIdentifier_t rootKeyID,
                                                     KeyIdentifier_t targetKeyID)
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b08a      	sub	sp, #40	; 0x28
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	60f8      	str	r0, [r7, #12]
 800a530:	60b9      	str	r1, [r7, #8]
 800a532:	4611      	mov	r1, r2
 800a534:	461a      	mov	r2, r3
 800a536:	460b      	mov	r3, r1
 800a538:	71fb      	strb	r3, [r7, #7]
 800a53a:	4613      	mov	r3, r2
 800a53c:	71bb      	strb	r3, [r7, #6]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a53e:	2306      	movs	r3, #6
 800a540:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (input == NULL)
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d101      	bne.n	800a54e <SecureElementDeriveAndStoreKey+0x26>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a54a:	2302      	movs	r3, #2
 800a54c:	e033      	b.n	800a5b6 <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* In case of MC_KE_KEY, only McRootKey can be used as root key */
  if (targetKeyID == MC_KE_KEY)
 800a54e:	79bb      	ldrb	r3, [r7, #6]
 800a550:	2b7f      	cmp	r3, #127	; 0x7f
 800a552:	d104      	bne.n	800a55e <SecureElementDeriveAndStoreKey+0x36>
  {
    if (rootKeyID != MC_ROOT_KEY)
 800a554:	79fb      	ldrb	r3, [r7, #7]
 800a556:	2b04      	cmp	r3, #4
 800a558:	d001      	beq.n	800a55e <SecureElementDeriveAndStoreKey+0x36>
    {
      return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800a55a:	2303      	movs	r3, #3
 800a55c:	e02b      	b.n	800a5b6 <SecureElementDeriveAndStoreKey+0x8e>
    }
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t key[16] = { 0 };
 800a55e:	2300      	movs	r3, #0
 800a560:	617b      	str	r3, [r7, #20]
 800a562:	f107 0318 	add.w	r3, r7, #24
 800a566:	2200      	movs	r2, #0
 800a568:	601a      	str	r2, [r3, #0]
 800a56a:	605a      	str	r2, [r3, #4]
 800a56c:	609a      	str	r2, [r3, #8]
  /* Derive key */
  retval = SecureElementAesEncrypt(input, 16, rootKeyID, key);
 800a56e:	f107 0314 	add.w	r3, r7, #20
 800a572:	79fa      	ldrb	r2, [r7, #7]
 800a574:	2110      	movs	r1, #16
 800a576:	68b8      	ldr	r0, [r7, #8]
 800a578:	f7ff ff75 	bl	800a466 <SecureElementAesEncrypt>
 800a57c:	4603      	mov	r3, r0
 800a57e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 800a582:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a586:	2b00      	cmp	r3, #0
 800a588:	d002      	beq.n	800a590 <SecureElementDeriveAndStoreKey+0x68>
  {
    return retval;
 800a58a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a58e:	e012      	b.n	800a5b6 <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* Store key */
  retval = SecureElementSetKey(targetKeyID, key);
 800a590:	f107 0214 	add.w	r2, r7, #20
 800a594:	79bb      	ldrb	r3, [r7, #6]
 800a596:	4611      	mov	r1, r2
 800a598:	4618      	mov	r0, r3
 800a59a:	f7ff feb3 	bl	800a304 <SecureElementSetKey>
 800a59e:	4603      	mov	r3, r0
 800a5a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 800a5a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d002      	beq.n	800a5b2 <SecureElementDeriveAndStoreKey+0x8a>
  {
    return retval;
 800a5ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a5b0:	e001      	b.n	800a5b6 <SecureElementDeriveAndStoreKey+0x8e>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800a5b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	3728      	adds	r7, #40	; 0x28
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bd80      	pop	{r7, pc}

0800a5be <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept(JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                     uint16_t devNonce, uint8_t *encJoinAccept,
                                                     uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                     uint8_t *versionMinor)
{
 800a5be:	b580      	push	{r7, lr}
 800a5c0:	b086      	sub	sp, #24
 800a5c2:	af00      	add	r7, sp, #0
 800a5c4:	60b9      	str	r1, [r7, #8]
 800a5c6:	607b      	str	r3, [r7, #4]
 800a5c8:	4603      	mov	r3, r0
 800a5ca:	73fb      	strb	r3, [r7, #15]
 800a5cc:	4613      	mov	r3, r2
 800a5ce:	81bb      	strh	r3, [r7, #12]
  if ((encJoinAccept == NULL) || (decJoinAccept == NULL) || (versionMinor == NULL))
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d005      	beq.n	800a5e2 <SecureElementProcessJoinAccept+0x24>
 800a5d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d002      	beq.n	800a5e2 <SecureElementProcessJoinAccept+0x24>
 800a5dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d101      	bne.n	800a5e6 <SecureElementProcessJoinAccept+0x28>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a5e2:	2302      	movs	r3, #2
 800a5e4:	e064      	b.n	800a6b0 <SecureElementProcessJoinAccept+0xf2>
  }

  /* Check that frame size isn't bigger than a JoinAccept with CFList size */
  if (encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE)
 800a5e6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a5ea:	2b21      	cmp	r3, #33	; 0x21
 800a5ec:	d901      	bls.n	800a5f2 <SecureElementProcessJoinAccept+0x34>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800a5ee:	2305      	movs	r3, #5
 800a5f0:	e05e      	b.n	800a6b0 <SecureElementProcessJoinAccept+0xf2>
  }

  /* Determine decryption key */
  KeyIdentifier_t encKeyID = NWK_KEY;
 800a5f2:	2301      	movs	r3, #1
 800a5f4:	75fb      	strb	r3, [r7, #23]
  {
    encKeyID = J_S_ENC_KEY;
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

  memcpy1(decJoinAccept, encJoinAccept, encJoinAcceptSize);
 800a5f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a5fa:	b29b      	uxth	r3, r3
 800a5fc:	461a      	mov	r2, r3
 800a5fe:	6879      	ldr	r1, [r7, #4]
 800a600:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a602:	f00b fe0a 	bl	801621a <memcpy1>

  /* Decrypt JoinAccept, skip MHDR */
  if (SecureElementAesEncrypt(encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	1c58      	adds	r0, r3, #1
 800a60a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a60e:	b29b      	uxth	r3, r3
 800a610:	3b01      	subs	r3, #1
 800a612:	b299      	uxth	r1, r3
 800a614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a616:	3301      	adds	r3, #1
 800a618:	7dfa      	ldrb	r2, [r7, #23]
 800a61a:	f7ff ff24 	bl	800a466 <SecureElementAesEncrypt>
 800a61e:	4603      	mov	r3, r0
 800a620:	2b00      	cmp	r3, #0
 800a622:	d001      	beq.n	800a628 <SecureElementProcessJoinAccept+0x6a>
                              encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE) != SECURE_ELEMENT_SUCCESS)
  {
    return SECURE_ELEMENT_FAIL_ENCRYPT;
 800a624:	2307      	movs	r3, #7
 800a626:	e043      	b.n	800a6b0 <SecureElementProcessJoinAccept+0xf2>
  }

  *versionMinor = ((decJoinAccept[11] & 0x80) == 0x80) ? 1 : 0;
 800a628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a62a:	330b      	adds	r3, #11
 800a62c:	781b      	ldrb	r3, [r3, #0]
 800a62e:	09db      	lsrs	r3, r3, #7
 800a630:	b2da      	uxtb	r2, r3
 800a632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a634:	701a      	strb	r2, [r3, #0]

  uint32_t mic = 0;
 800a636:	2300      	movs	r3, #0
 800a638:	613b      	str	r3, [r7, #16]

  mic = ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0);
 800a63a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a63e:	3b04      	subs	r3, #4
 800a640:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a642:	4413      	add	r3, r2
 800a644:	781b      	ldrb	r3, [r3, #0]
 800a646:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8);
 800a648:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a64c:	3b03      	subs	r3, #3
 800a64e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a650:	4413      	add	r3, r2
 800a652:	781b      	ldrb	r3, [r3, #0]
 800a654:	021b      	lsls	r3, r3, #8
 800a656:	693a      	ldr	r2, [r7, #16]
 800a658:	4313      	orrs	r3, r2
 800a65a:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16);
 800a65c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a660:	3b02      	subs	r3, #2
 800a662:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a664:	4413      	add	r3, r2
 800a666:	781b      	ldrb	r3, [r3, #0]
 800a668:	041b      	lsls	r3, r3, #16
 800a66a:	693a      	ldr	r2, [r7, #16]
 800a66c:	4313      	orrs	r3, r2
 800a66e:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24);
 800a670:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a674:	3b01      	subs	r3, #1
 800a676:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a678:	4413      	add	r3, r2
 800a67a:	781b      	ldrb	r3, [r3, #0]
 800a67c:	061b      	lsls	r3, r3, #24
 800a67e:	693a      	ldr	r2, [r7, #16]
 800a680:	4313      	orrs	r3, r2
 800a682:	613b      	str	r3, [r7, #16]
  /*  - Header buffer to be used for MIC computation
   *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
   *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)] */

  /* Verify mic */
  if (*versionMinor == 0)
 800a684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a686:	781b      	ldrb	r3, [r3, #0]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d10e      	bne.n	800a6aa <SecureElementProcessJoinAccept+0xec>
  {
    /* For LoRaWAN 1.0.x
     *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
     *   CFListType) */
    if (SecureElementVerifyAesCmac(decJoinAccept, (encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE), mic, NWK_KEY) !=
 800a68c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a690:	b29b      	uxth	r3, r3
 800a692:	3b04      	subs	r3, #4
 800a694:	b299      	uxth	r1, r3
 800a696:	2301      	movs	r3, #1
 800a698:	693a      	ldr	r2, [r7, #16]
 800a69a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a69c:	f7ff feb4 	bl	800a408 <SecureElementVerifyAesCmac>
 800a6a0:	4603      	mov	r3, r0
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d003      	beq.n	800a6ae <SecureElementProcessJoinAccept+0xf0>
        SECURE_ELEMENT_SUCCESS)
    {
      return SECURE_ELEMENT_FAIL_CMAC;
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	e002      	b.n	800a6b0 <SecureElementProcessJoinAccept+0xf2>
    }
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
  else
  {
    return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800a6aa:	2304      	movs	r3, #4
 800a6ac:	e000      	b.n	800a6b0 <SecureElementProcessJoinAccept+0xf2>
  }

  return SECURE_ELEMENT_SUCCESS;
 800a6ae:	2300      	movs	r3, #0
}
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	3718      	adds	r7, #24
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bd80      	pop	{r7, pc}

0800a6b8 <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber(uint32_t *randomNum)
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b082      	sub	sp, #8
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
  if (randomNum == NULL)
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d101      	bne.n	800a6ca <SecureElementRandomNumber+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a6c6:	2302      	movs	r3, #2
 800a6c8:	e006      	b.n	800a6d8 <SecureElementRandomNumber+0x20>
  }
  *randomNum = Radio.Random( );
 800a6ca:	4b05      	ldr	r3, [pc, #20]	; (800a6e0 <SecureElementRandomNumber+0x28>)
 800a6cc:	695b      	ldr	r3, [r3, #20]
 800a6ce:	4798      	blx	r3
 800a6d0:	4602      	mov	r2, r0
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	601a      	str	r2, [r3, #0]
  return SECURE_ELEMENT_SUCCESS;
 800a6d6:	2300      	movs	r3, #0
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	3708      	adds	r7, #8
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd80      	pop	{r7, pc}
 800a6e0:	0801b4e4 	.word	0x0801b4e4

0800a6e4 <SecureElementSetDevEui>:

SecureElementStatus_t SecureElementSetDevEui(uint8_t *devEui)
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b082      	sub	sp, #8
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
  if (devEui == NULL)
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d101      	bne.n	800a6f6 <SecureElementSetDevEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a6f2:	2302      	movs	r3, #2
 800a6f4:	e008      	b.n	800a708 <SecureElementSetDevEui+0x24>
  }
  memcpy1(SeNvmCtx.DevEui, devEui, SE_EUI_SIZE);
 800a6f6:	2208      	movs	r2, #8
 800a6f8:	6879      	ldr	r1, [r7, #4]
 800a6fa:	4805      	ldr	r0, [pc, #20]	; (800a710 <SecureElementSetDevEui+0x2c>)
 800a6fc:	f00b fd8d 	bl	801621a <memcpy1>
  SeNvmCtxChanged();
 800a700:	4b04      	ldr	r3, [pc, #16]	; (800a714 <SecureElementSetDevEui+0x30>)
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 800a706:	2300      	movs	r3, #0
}
 800a708:	4618      	mov	r0, r3
 800a70a:	3708      	adds	r7, #8
 800a70c:	46bd      	mov	sp, r7
 800a70e:	bd80      	pop	{r7, pc}
 800a710:	20000080 	.word	0x20000080
 800a714:	2000035c 	.word	0x2000035c

0800a718 <SecureElementGetDevEui>:

uint8_t *SecureElementGetDevEui(void)
{
 800a718:	b480      	push	{r7}
 800a71a:	af00      	add	r7, sp, #0
  return SeNvmCtx.DevEui;
 800a71c:	4b02      	ldr	r3, [pc, #8]	; (800a728 <SecureElementGetDevEui+0x10>)
}
 800a71e:	4618      	mov	r0, r3
 800a720:	46bd      	mov	sp, r7
 800a722:	bc80      	pop	{r7}
 800a724:	4770      	bx	lr
 800a726:	bf00      	nop
 800a728:	20000080 	.word	0x20000080

0800a72c <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui(uint8_t *joinEui)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b082      	sub	sp, #8
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
  if (joinEui == NULL)
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2b00      	cmp	r3, #0
 800a738:	d101      	bne.n	800a73e <SecureElementSetJoinEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a73a:	2302      	movs	r3, #2
 800a73c:	e008      	b.n	800a750 <SecureElementSetJoinEui+0x24>
  }
  memcpy1(SeNvmCtx.JoinEui, joinEui, SE_EUI_SIZE);
 800a73e:	2208      	movs	r2, #8
 800a740:	6879      	ldr	r1, [r7, #4]
 800a742:	4805      	ldr	r0, [pc, #20]	; (800a758 <SecureElementSetJoinEui+0x2c>)
 800a744:	f00b fd69 	bl	801621a <memcpy1>
  SeNvmCtxChanged();
 800a748:	4b04      	ldr	r3, [pc, #16]	; (800a75c <SecureElementSetJoinEui+0x30>)
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 800a74e:	2300      	movs	r3, #0
}
 800a750:	4618      	mov	r0, r3
 800a752:	3708      	adds	r7, #8
 800a754:	46bd      	mov	sp, r7
 800a756:	bd80      	pop	{r7, pc}
 800a758:	20000088 	.word	0x20000088
 800a75c:	2000035c 	.word	0x2000035c

0800a760 <SecureElementGetJoinEui>:

uint8_t *SecureElementGetJoinEui(void)
{
 800a760:	b480      	push	{r7}
 800a762:	af00      	add	r7, sp, #0
  return SeNvmCtx.JoinEui;
 800a764:	4b02      	ldr	r3, [pc, #8]	; (800a770 <SecureElementGetJoinEui+0x10>)
}
 800a766:	4618      	mov	r0, r3
 800a768:	46bd      	mov	sp, r7
 800a76a:	bc80      	pop	{r7}
 800a76c:	4770      	bx	lr
 800a76e:	bf00      	nop
 800a770:	20000088 	.word	0x20000088

0800a774 <LmHandlerInit>:

static bool CtxRestoreDone = false;

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit(LmHandlerCallbacks_t *handlerCallbacks)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b082      	sub	sp, #8
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
  UTIL_MEM_cpy_8((void *)&LmHandlerCallbacks, (const void *)handlerCallbacks, sizeof(LmHandlerCallbacks_t));
 800a77c:	2218      	movs	r2, #24
 800a77e:	6879      	ldr	r1, [r7, #4]
 800a780:	4816      	ldr	r0, [pc, #88]	; (800a7dc <LmHandlerInit+0x68>)
 800a782:	f00e ff23 	bl	80195cc <UTIL_MEM_cpy_8>

  LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800a786:	4b16      	ldr	r3, [pc, #88]	; (800a7e0 <LmHandlerInit+0x6c>)
 800a788:	4a16      	ldr	r2, [pc, #88]	; (800a7e4 <LmHandlerInit+0x70>)
 800a78a:	601a      	str	r2, [r3, #0]
  LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800a78c:	4b14      	ldr	r3, [pc, #80]	; (800a7e0 <LmHandlerInit+0x6c>)
 800a78e:	4a16      	ldr	r2, [pc, #88]	; (800a7e8 <LmHandlerInit+0x74>)
 800a790:	605a      	str	r2, [r3, #4]
  LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800a792:	4b13      	ldr	r3, [pc, #76]	; (800a7e0 <LmHandlerInit+0x6c>)
 800a794:	4a15      	ldr	r2, [pc, #84]	; (800a7ec <LmHandlerInit+0x78>)
 800a796:	609a      	str	r2, [r3, #8]
  LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800a798:	4b11      	ldr	r3, [pc, #68]	; (800a7e0 <LmHandlerInit+0x6c>)
 800a79a:	4a15      	ldr	r2, [pc, #84]	; (800a7f0 <LmHandlerInit+0x7c>)
 800a79c:	60da      	str	r2, [r3, #12]
  LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks.GetBatteryLevel;
 800a79e:	4b0f      	ldr	r3, [pc, #60]	; (800a7dc <LmHandlerInit+0x68>)
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	4a14      	ldr	r2, [pc, #80]	; (800a7f4 <LmHandlerInit+0x80>)
 800a7a4:	6013      	str	r3, [r2, #0]
  LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks.GetTemperature;
 800a7a6:	4b0d      	ldr	r3, [pc, #52]	; (800a7dc <LmHandlerInit+0x68>)
 800a7a8:	685b      	ldr	r3, [r3, #4]
 800a7aa:	4a12      	ldr	r2, [pc, #72]	; (800a7f4 <LmHandlerInit+0x80>)
 800a7ac:	6053      	str	r3, [r2, #4]
  LoRaMacCallbacks.NvmContextChange = NvmCtxMgmtEvent;
 800a7ae:	4b11      	ldr	r3, [pc, #68]	; (800a7f4 <LmHandlerInit+0x80>)
 800a7b0:	4a11      	ldr	r2, [pc, #68]	; (800a7f8 <LmHandlerInit+0x84>)
 800a7b2:	609a      	str	r2, [r3, #8]
  LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks.OnMacProcess;
 800a7b4:	4b09      	ldr	r3, [pc, #36]	; (800a7dc <LmHandlerInit+0x68>)
 800a7b6:	689b      	ldr	r3, [r3, #8]
 800a7b8:	4a0e      	ldr	r2, [pc, #56]	; (800a7f4 <LmHandlerInit+0x80>)
 800a7ba:	60d3      	str	r3, [r2, #12]

  /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
  if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 800a7bc:	490f      	ldr	r1, [pc, #60]	; (800a7fc <LmHandlerInit+0x88>)
 800a7be:	2000      	movs	r0, #0
 800a7c0:	f000 fb60 	bl	800ae84 <LmHandlerPackageRegister>
 800a7c4:	4603      	mov	r3, r0
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d002      	beq.n	800a7d0 <LmHandlerInit+0x5c>
  {
    return LORAMAC_HANDLER_ERROR;
 800a7ca:	f04f 33ff 	mov.w	r3, #4294967295
 800a7ce:	e000      	b.n	800a7d2 <LmHandlerInit+0x5e>
  if (LmhpDataDistributionInit() != LORAMAC_HANDLER_SUCCESS)
  {
    return LORAMAC_HANDLER_ERROR;
  }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
  return LORAMAC_HANDLER_SUCCESS;
 800a7d0:	2300      	movs	r3, #0
}
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	3708      	adds	r7, #8
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	bd80      	pop	{r7, pc}
 800a7da:	bf00      	nop
 800a7dc:	20000380 	.word	0x20000380
 800a7e0:	20000398 	.word	0x20000398
 800a7e4:	0800afc9 	.word	0x0800afc9
 800a7e8:	0800b031 	.word	0x0800b031
 800a7ec:	0800b0f5 	.word	0x0800b0f5
 800a7f0:	0800b195 	.word	0x0800b195
 800a7f4:	200003a8 	.word	0x200003a8
 800a7f8:	0800b8f9 	.word	0x0800b8f9
 800a7fc:	20000154 	.word	0x20000154

0800a800 <LmHandlerConfigure>:

LmHandlerErrorStatus_t LmHandlerConfigure(LmHandlerParams_t *handlerParams)
{
 800a800:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a802:	b09b      	sub	sp, #108	; 0x6c
 800a804:	af08      	add	r7, sp, #32
 800a806:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  LoraInfo_t *loraInfo;

  UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 800a808:	2206      	movs	r2, #6
 800a80a:	6879      	ldr	r1, [r7, #4]
 800a80c:	487d      	ldr	r0, [pc, #500]	; (800aa04 <LmHandlerConfigure+0x204>)
 800a80e:	f00e fedd 	bl	80195cc <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
  IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

  loraInfo = LoraInfo_GetPtr();
 800a812:	f7f6 fcdf 	bl	80011d4 <LoraInfo_GetPtr>
 800a816:	6478      	str	r0, [r7, #68]	; 0x44

  if (0U != ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 800a818:	4b7a      	ldr	r3, [pc, #488]	; (800aa04 <LmHandlerConfigure+0x204>)
 800a81a:	781b      	ldrb	r3, [r3, #0]
 800a81c:	461a      	mov	r2, r3
 800a81e:	2301      	movs	r3, #1
 800a820:	4093      	lsls	r3, r2
 800a822:	461a      	mov	r2, r3
 800a824:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a826:	685b      	ldr	r3, [r3, #4]
 800a828:	4013      	ands	r3, r2
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d00c      	beq.n	800a848 <LmHandlerConfigure+0x48>
  {
    if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 800a82e:	4b75      	ldr	r3, [pc, #468]	; (800aa04 <LmHandlerConfigure+0x204>)
 800a830:	781b      	ldrb	r3, [r3, #0]
 800a832:	461a      	mov	r2, r3
 800a834:	4974      	ldr	r1, [pc, #464]	; (800aa08 <LmHandlerConfigure+0x208>)
 800a836:	4875      	ldr	r0, [pc, #468]	; (800aa0c <LmHandlerConfigure+0x20c>)
 800a838:	f004 fb60 	bl	800eefc <LoRaMacInitialization>
 800a83c:	4603      	mov	r3, r0
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d009      	beq.n	800a856 <LmHandlerConfigure+0x56>
    {
      return LORAMAC_HANDLER_ERROR;
 800a842:	f04f 33ff 	mov.w	r3, #4294967295
 800a846:	e0d8      	b.n	800a9fa <LmHandlerConfigure+0x1fa>
    }
  }
  else
  {
    MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 800a848:	4b71      	ldr	r3, [pc, #452]	; (800aa10 <LmHandlerConfigure+0x210>)
 800a84a:	2201      	movs	r2, #1
 800a84c:	2100      	movs	r1, #0
 800a84e:	2000      	movs	r0, #0
 800a850:	f00e fba0 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {}  /* error: Region is not defined in the MW */
 800a854:	e7fe      	b.n	800a854 <LmHandlerConfigure+0x54>
  }

  /* Try to restore from NVM and query the mac if possible. */
  if (NvmCtxMgmtRestore() == NVMCTXMGMT_STATUS_SUCCESS)
 800a856:	f001 f860 	bl	800b91a <NvmCtxMgmtRestore>
 800a85a:	4603      	mov	r3, r0
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d103      	bne.n	800a868 <LmHandlerConfigure+0x68>
  {
    CtxRestoreDone = true;
 800a860:	4b6c      	ldr	r3, [pc, #432]	; (800aa14 <LmHandlerConfigure+0x214>)
 800a862:	2201      	movs	r2, #1
 800a864:	701a      	strb	r2, [r3, #0]
 800a866:	e036      	b.n	800a8d6 <LmHandlerConfigure+0xd6>
  }
  else
  {
    CtxRestoreDone = false;
 800a868:	4b6a      	ldr	r3, [pc, #424]	; (800aa14 <LmHandlerConfigure+0x214>)
 800a86a:	2200      	movs	r2, #0
 800a86c:	701a      	strb	r2, [r3, #0]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    SecureElementSetObjHandler(SLOT_RAND_ZERO_KEY, KMS_ZERO_KEY_OBJECT_HANDLE);
#endif /* LORAMAC_CLASSB_ENABLED */
#endif /* LORAWAN_KMS == 1 */
    /* Read secure-element DEV_EUI and JOIN_EUI values. */
    mibReq.Type = MIB_DEV_EUI;
 800a86e:	2302      	movs	r3, #2
 800a870:	f887 3020 	strb.w	r3, [r7, #32]
    LoRaMacMibGetRequestConfirm(&mibReq);
 800a874:	f107 0320 	add.w	r3, r7, #32
 800a878:	4618      	mov	r0, r3
 800a87a:	f004 ff37 	bl	800f6ec <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.DevEui, mibReq.Param.DevEui, 8);
 800a87e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a880:	2208      	movs	r2, #8
 800a882:	4619      	mov	r1, r3
 800a884:	4864      	ldr	r0, [pc, #400]	; (800aa18 <LmHandlerConfigure+0x218>)
 800a886:	f00b fcc8 	bl	801621a <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 800a88a:	2303      	movs	r3, #3
 800a88c:	f887 3020 	strb.w	r3, [r7, #32]
    LoRaMacMibGetRequestConfirm(&mibReq);
 800a890:	f107 0320 	add.w	r3, r7, #32
 800a894:	4618      	mov	r0, r3
 800a896:	f004 ff29 	bl	800f6ec <LoRaMacMibGetRequestConfirm>
    //TEST CHANGE PROVIDER
    if(provider==0){
 800a89a:	4b60      	ldr	r3, [pc, #384]	; (800aa1c <LmHandlerConfigure+0x21c>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d10b      	bne.n	800a8ba <LmHandlerConfigure+0xba>
		memcpy1(CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8);
 800a8a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8a4:	2208      	movs	r2, #8
 800a8a6:	4619      	mov	r1, r3
 800a8a8:	485d      	ldr	r0, [pc, #372]	; (800aa20 <LmHandlerConfigure+0x220>)
 800a8aa:	f00b fcb6 	bl	801621a <memcpy1>
		provider++;
 800a8ae:	4b5b      	ldr	r3, [pc, #364]	; (800aa1c <LmHandlerConfigure+0x21c>)
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	3301      	adds	r3, #1
 800a8b4:	4a59      	ldr	r2, [pc, #356]	; (800aa1c <LmHandlerConfigure+0x21c>)
 800a8b6:	6013      	str	r3, [r2, #0]
 800a8b8:	e00d      	b.n	800a8d6 <LmHandlerConfigure+0xd6>
    }
    else{
    	uint8_t appEUI[8]={ 0x70, 0xB3, 0xD5, 0x7E, 0xD0, 0x03, 0xE3, 0x33 };
 800a8ba:	4a5a      	ldr	r2, [pc, #360]	; (800aa24 <LmHandlerConfigure+0x224>)
 800a8bc:	f107 030c 	add.w	r3, r7, #12
 800a8c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a8c4:	e883 0003 	stmia.w	r3, {r0, r1}
    	memcpy1(CommissioningParams.JoinEui,appEUI, 8);
 800a8c8:	f107 030c 	add.w	r3, r7, #12
 800a8cc:	2208      	movs	r2, #8
 800a8ce:	4619      	mov	r1, r3
 800a8d0:	4853      	ldr	r0, [pc, #332]	; (800aa20 <LmHandlerConfigure+0x220>)
 800a8d2:	f00b fca2 	bl	801621a <memcpy1>
    }
  }
  MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 800a8d6:	4b50      	ldr	r3, [pc, #320]	; (800aa18 <LmHandlerConfigure+0x218>)
 800a8d8:	781b      	ldrb	r3, [r3, #0]
 800a8da:	461a      	mov	r2, r3
 800a8dc:	4b4e      	ldr	r3, [pc, #312]	; (800aa18 <LmHandlerConfigure+0x218>)
 800a8de:	785b      	ldrb	r3, [r3, #1]
 800a8e0:	4619      	mov	r1, r3
 800a8e2:	4b4d      	ldr	r3, [pc, #308]	; (800aa18 <LmHandlerConfigure+0x218>)
 800a8e4:	789b      	ldrb	r3, [r3, #2]
 800a8e6:	4618      	mov	r0, r3
 800a8e8:	4b4b      	ldr	r3, [pc, #300]	; (800aa18 <LmHandlerConfigure+0x218>)
 800a8ea:	78db      	ldrb	r3, [r3, #3]
 800a8ec:	461c      	mov	r4, r3
 800a8ee:	4b4a      	ldr	r3, [pc, #296]	; (800aa18 <LmHandlerConfigure+0x218>)
 800a8f0:	791b      	ldrb	r3, [r3, #4]
 800a8f2:	461d      	mov	r5, r3
 800a8f4:	4b48      	ldr	r3, [pc, #288]	; (800aa18 <LmHandlerConfigure+0x218>)
 800a8f6:	795b      	ldrb	r3, [r3, #5]
 800a8f8:	461e      	mov	r6, r3
 800a8fa:	4b47      	ldr	r3, [pc, #284]	; (800aa18 <LmHandlerConfigure+0x218>)
 800a8fc:	799b      	ldrb	r3, [r3, #6]
 800a8fe:	603b      	str	r3, [r7, #0]
 800a900:	4b45      	ldr	r3, [pc, #276]	; (800aa18 <LmHandlerConfigure+0x218>)
 800a902:	79db      	ldrb	r3, [r3, #7]
 800a904:	9307      	str	r3, [sp, #28]
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	9306      	str	r3, [sp, #24]
 800a90a:	9605      	str	r6, [sp, #20]
 800a90c:	9504      	str	r5, [sp, #16]
 800a90e:	9403      	str	r4, [sp, #12]
 800a910:	9002      	str	r0, [sp, #8]
 800a912:	9101      	str	r1, [sp, #4]
 800a914:	9200      	str	r2, [sp, #0]
 800a916:	4b44      	ldr	r3, [pc, #272]	; (800aa28 <LmHandlerConfigure+0x228>)
 800a918:	2200      	movs	r2, #0
 800a91a:	2100      	movs	r1, #0
 800a91c:	2002      	movs	r0, #2
 800a91e:	f00e fb39 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.DevEui));
  MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 800a922:	4b3d      	ldr	r3, [pc, #244]	; (800aa18 <LmHandlerConfigure+0x218>)
 800a924:	7a1b      	ldrb	r3, [r3, #8]
 800a926:	461a      	mov	r2, r3
 800a928:	4b3b      	ldr	r3, [pc, #236]	; (800aa18 <LmHandlerConfigure+0x218>)
 800a92a:	7a5b      	ldrb	r3, [r3, #9]
 800a92c:	4619      	mov	r1, r3
 800a92e:	4b3a      	ldr	r3, [pc, #232]	; (800aa18 <LmHandlerConfigure+0x218>)
 800a930:	7a9b      	ldrb	r3, [r3, #10]
 800a932:	4618      	mov	r0, r3
 800a934:	4b38      	ldr	r3, [pc, #224]	; (800aa18 <LmHandlerConfigure+0x218>)
 800a936:	7adb      	ldrb	r3, [r3, #11]
 800a938:	461c      	mov	r4, r3
 800a93a:	4b37      	ldr	r3, [pc, #220]	; (800aa18 <LmHandlerConfigure+0x218>)
 800a93c:	7b1b      	ldrb	r3, [r3, #12]
 800a93e:	461d      	mov	r5, r3
 800a940:	4b35      	ldr	r3, [pc, #212]	; (800aa18 <LmHandlerConfigure+0x218>)
 800a942:	7b5b      	ldrb	r3, [r3, #13]
 800a944:	461e      	mov	r6, r3
 800a946:	4b34      	ldr	r3, [pc, #208]	; (800aa18 <LmHandlerConfigure+0x218>)
 800a948:	7b9b      	ldrb	r3, [r3, #14]
 800a94a:	603b      	str	r3, [r7, #0]
 800a94c:	4b32      	ldr	r3, [pc, #200]	; (800aa18 <LmHandlerConfigure+0x218>)
 800a94e:	7bdb      	ldrb	r3, [r3, #15]
 800a950:	9307      	str	r3, [sp, #28]
 800a952:	683b      	ldr	r3, [r7, #0]
 800a954:	9306      	str	r3, [sp, #24]
 800a956:	9605      	str	r6, [sp, #20]
 800a958:	9504      	str	r5, [sp, #16]
 800a95a:	9403      	str	r4, [sp, #12]
 800a95c:	9002      	str	r0, [sp, #8]
 800a95e:	9101      	str	r1, [sp, #4]
 800a960:	9200      	str	r2, [sp, #0]
 800a962:	4b32      	ldr	r3, [pc, #200]	; (800aa2c <LmHandlerConfigure+0x22c>)
 800a964:	2200      	movs	r2, #0
 800a966:	2100      	movs	r1, #0
 800a968:	2002      	movs	r0, #2
 800a96a:	f00e fb13 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.JoinEui));
#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
  MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

  mibReq.Type = MIB_PUBLIC_NETWORK;
 800a96e:	230f      	movs	r3, #15
 800a970:	f887 3020 	strb.w	r3, [r7, #32]
  mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800a974:	2301      	movs	r3, #1
 800a976:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  LoRaMacMibSetRequestConfirm(&mibReq);
 800a97a:	f107 0320 	add.w	r3, r7, #32
 800a97e:	4618      	mov	r0, r3
 800a980:	f005 f84c 	bl	800fa1c <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_REPEATER_SUPPORT;
 800a984:	2310      	movs	r3, #16
 800a986:	f887 3020 	strb.w	r3, [r7, #32]
  mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800a98a:	2300      	movs	r3, #0
 800a98c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  LoRaMacMibSetRequestConfirm(&mibReq);
 800a990:	f107 0320 	add.w	r3, r7, #32
 800a994:	4618      	mov	r0, r3
 800a996:	f005 f841 	bl	800fa1c <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_ADR;
 800a99a:	2304      	movs	r3, #4
 800a99c:	f887 3020 	strb.w	r3, [r7, #32]
  mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800a9a0:	4b18      	ldr	r3, [pc, #96]	; (800aa04 <LmHandlerConfigure+0x204>)
 800a9a2:	789b      	ldrb	r3, [r3, #2]
 800a9a4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  LoRaMacMibSetRequestConfirm(&mibReq);
 800a9a8:	f107 0320 	add.w	r3, r7, #32
 800a9ac:	4618      	mov	r0, r3
 800a9ae:	f005 f835 	bl	800fa1c <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800a9b2:	2322      	movs	r3, #34	; 0x22
 800a9b4:	f887 3020 	strb.w	r3, [r7, #32]
  mibReq.Param.SystemMaxRxError = 20;
 800a9b8:	2314      	movs	r3, #20
 800a9ba:	627b      	str	r3, [r7, #36]	; 0x24
  LoRaMacMibSetRequestConfirm(&mibReq);
 800a9bc:	f107 0320 	add.w	r3, r7, #32
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	f005 f82b 	bl	800fa1c <LoRaMacMibSetRequestConfirm>

  GetPhyParams_t getPhy;
  PhyParam_t phyParam;
  getPhy.Attribute = PHY_DUTY_CYCLE;
 800a9c6:	230f      	movs	r3, #15
 800a9c8:	763b      	strb	r3, [r7, #24]
  phyParam = RegionGetPhyParam(LmHandlerParams.ActiveRegion, &getPhy);
 800a9ca:	4b0e      	ldr	r3, [pc, #56]	; (800aa04 <LmHandlerConfigure+0x204>)
 800a9cc:	781b      	ldrb	r3, [r3, #0]
 800a9ce:	f107 0218 	add.w	r2, r7, #24
 800a9d2:	4611      	mov	r1, r2
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	f007 feea 	bl	80127ae <RegionGetPhyParam>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	617b      	str	r3, [r7, #20]
  LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 800a9de:	697b      	ldr	r3, [r7, #20]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	bf14      	ite	ne
 800a9e4:	2301      	movne	r3, #1
 800a9e6:	2300      	moveq	r3, #0
 800a9e8:	b2da      	uxtb	r2, r3
 800a9ea:	4b06      	ldr	r3, [pc, #24]	; (800aa04 <LmHandlerConfigure+0x204>)
 800a9ec:	711a      	strb	r2, [r3, #4]

  /* override previous value if reconfigure new region */
  LoRaMacTestSetDutyCycleOn(LmHandlerParams.DutyCycleEnabled);
 800a9ee:	4b05      	ldr	r3, [pc, #20]	; (800aa04 <LmHandlerConfigure+0x204>)
 800a9f0:	791b      	ldrb	r3, [r3, #4]
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	f005 fde0 	bl	80105b8 <LoRaMacTestSetDutyCycleOn>

  return LORAMAC_HANDLER_SUCCESS;
 800a9f8:	2300      	movs	r3, #0
}
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	374c      	adds	r7, #76	; 0x4c
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa02:	bf00      	nop
 800aa04:	20000378 	.word	0x20000378
 800aa08:	200003a8 	.word	0x200003a8
 800aa0c:	20000398 	.word	0x20000398
 800aa10:	0801ac28 	.word	0x0801ac28
 800aa14:	200004c2 	.word	0x200004c2
 800aa18:	2000013c 	.word	0x2000013c
 800aa1c:	20000360 	.word	0x20000360
 800aa20:	20000144 	.word	0x20000144
 800aa24:	0801acec 	.word	0x0801acec
 800aa28:	0801ac74 	.word	0x0801ac74
 800aa2c:	0801acb0 	.word	0x0801acb0

0800aa30 <LmHandlerProcess>:
  }
  return false;
}

void LmHandlerProcess(void)
{
 800aa30:	b580      	push	{r7, lr}
 800aa32:	b082      	sub	sp, #8
 800aa34:	af00      	add	r7, sp, #0
  /* Call at first the LoRaMAC process before to run all package process features */
  /* Processes the LoRaMac events */
  LoRaMacProcess();
 800aa36:	f004 fa21 	bl	800ee7c <LoRaMacProcess>

  /* Call all packages process functions */
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	71fb      	strb	r3, [r7, #7]
 800aa3e:	e022      	b.n	800aa86 <LmHandlerProcess+0x56>
  {
    if ((LmHandlerPackages[i] != NULL) &&
 800aa40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa44:	4a15      	ldr	r2, [pc, #84]	; (800aa9c <LmHandlerProcess+0x6c>)
 800aa46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d015      	beq.n	800aa7a <LmHandlerProcess+0x4a>
        (LmHandlerPackages[i]->Process != NULL) &&
 800aa4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa52:	4a12      	ldr	r2, [pc, #72]	; (800aa9c <LmHandlerProcess+0x6c>)
 800aa54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa58:	691b      	ldr	r3, [r3, #16]
    if ((LmHandlerPackages[i] != NULL) &&
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d00d      	beq.n	800aa7a <LmHandlerProcess+0x4a>
        (LmHandlerPackageIsInitialized(i) != false))
 800aa5e:	79fb      	ldrb	r3, [r7, #7]
 800aa60:	4618      	mov	r0, r3
 800aa62:	f000 fbab 	bl	800b1bc <LmHandlerPackageIsInitialized>
 800aa66:	4603      	mov	r3, r0
        (LmHandlerPackages[i]->Process != NULL) &&
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d006      	beq.n	800aa7a <LmHandlerProcess+0x4a>
    {
      LmHandlerPackages[i]->Process();
 800aa6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa70:	4a0a      	ldr	r2, [pc, #40]	; (800aa9c <LmHandlerProcess+0x6c>)
 800aa72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa76:	691b      	ldr	r3, [r3, #16]
 800aa78:	4798      	blx	r3
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800aa7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa7e:	b2db      	uxtb	r3, r3
 800aa80:	3301      	adds	r3, #1
 800aa82:	b2db      	uxtb	r3, r3
 800aa84:	71fb      	strb	r3, [r7, #7]
 800aa86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa8a:	2b04      	cmp	r3, #4
 800aa8c:	ddd8      	ble.n	800aa40 <LmHandlerProcess+0x10>
    }
  }

  NvmCtxMgmtStore();
 800aa8e:	f000 ff3d 	bl	800b90c <NvmCtxMgmtStore>
}
 800aa92:	bf00      	nop
 800aa94:	3708      	adds	r7, #8
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}
 800aa9a:	bf00      	nop
 800aa9c:	20000364 	.word	0x20000364

0800aaa0 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus(void)
{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	b08a      	sub	sp, #40	; 0x28
 800aaa4:	af00      	add	r7, sp, #0
  MibRequestConfirm_t mibReq;
  LoRaMacStatus_t status;

  mibReq.Type = MIB_NETWORK_ACTIVATION;
 800aaa6:	2301      	movs	r3, #1
 800aaa8:	703b      	strb	r3, [r7, #0]
  status = LoRaMacMibGetRequestConfirm(&mibReq);
 800aaaa:	463b      	mov	r3, r7
 800aaac:	4618      	mov	r0, r3
 800aaae:	f004 fe1d 	bl	800f6ec <LoRaMacMibGetRequestConfirm>
 800aab2:	4603      	mov	r3, r0
 800aab4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (status == LORAMAC_STATUS_OK)
 800aab8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d106      	bne.n	800aace <LmHandlerJoinStatus+0x2e>
  {
    if (mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE)
 800aac0:	793b      	ldrb	r3, [r7, #4]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d101      	bne.n	800aaca <LmHandlerJoinStatus+0x2a>
    {
      return LORAMAC_HANDLER_RESET;
 800aac6:	2300      	movs	r3, #0
 800aac8:	e002      	b.n	800aad0 <LmHandlerJoinStatus+0x30>
    }
    else
    {
      return LORAMAC_HANDLER_SET;
 800aaca:	2301      	movs	r3, #1
 800aacc:	e000      	b.n	800aad0 <LmHandlerJoinStatus+0x30>
    }
  }
  else
  {
    return LORAMAC_HANDLER_RESET;
 800aace:	2300      	movs	r3, #0
  }
}
 800aad0:	4618      	mov	r0, r3
 800aad2:	3728      	adds	r7, #40	; 0x28
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}

0800aad8 <LmHandlerJoin>:

void LmHandlerJoin(ActivationType_t mode)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b092      	sub	sp, #72	; 0x48
 800aadc:	af02      	add	r7, sp, #8
 800aade:	4603      	mov	r3, r0
 800aae0:	71fb      	strb	r3, [r7, #7]
  }
#endif /* ACTIVATION_BY_PERSONALISATION */
  SecureElementDeleteDerivedKeys(NULL);
#endif /* LORAWAN_KMS */

  if (mode == ACTIVATION_TYPE_OTAA)
 800aae2:	79fb      	ldrb	r3, [r7, #7]
 800aae4:	2b02      	cmp	r3, #2
 800aae6:	d111      	bne.n	800ab0c <LmHandlerJoin+0x34>
  {
    MlmeReq_t mlmeReq;
    JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800aae8:	4b31      	ldr	r3, [pc, #196]	; (800abb0 <LmHandlerJoin+0xd8>)
 800aaea:	2202      	movs	r2, #2
 800aaec:	709a      	strb	r2, [r3, #2]

    LoRaMacStart();
 800aaee:	f004 fd55 	bl	800f59c <LoRaMacStart>

    /* Starts the OTAA join procedure */
    mlmeReq.Type = MLME_JOIN;
 800aaf2:	2301      	movs	r3, #1
 800aaf4:	723b      	strb	r3, [r7, #8]
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800aaf6:	4b2f      	ldr	r3, [pc, #188]	; (800abb4 <LmHandlerJoin+0xdc>)
 800aaf8:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800aafc:	b2db      	uxtb	r3, r3
 800aafe:	733b      	strb	r3, [r7, #12]
    LoRaMacMlmeRequest(&mlmeReq);
 800ab00:	f107 0308 	add.w	r3, r7, #8
 800ab04:	4618      	mov	r0, r3
 800ab06:	f005 fb15 	bl	8010134 <LoRaMacMlmeRequest>
    LoRaMacMibSetRequestConfirm(&mibReq);

    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
  }
}
 800ab0a:	e04c      	b.n	800aba6 <LmHandlerJoin+0xce>
    JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800ab0c:	4b28      	ldr	r3, [pc, #160]	; (800abb0 <LmHandlerJoin+0xd8>)
 800ab0e:	2201      	movs	r2, #1
 800ab10:	709a      	strb	r2, [r3, #2]
    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800ab12:	4b27      	ldr	r3, [pc, #156]	; (800abb0 <LmHandlerJoin+0xd8>)
 800ab14:	2200      	movs	r2, #0
 800ab16:	705a      	strb	r2, [r3, #1]
    if (CtxRestoreDone == false)
 800ab18:	4b27      	ldr	r3, [pc, #156]	; (800abb8 <LmHandlerJoin+0xe0>)
 800ab1a:	781b      	ldrb	r3, [r3, #0]
 800ab1c:	f083 0301 	eor.w	r3, r3, #1
 800ab20:	b2db      	uxtb	r3, r3
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d02a      	beq.n	800ab7c <LmHandlerJoin+0xa4>
      mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800ab26:	2327      	movs	r3, #39	; 0x27
 800ab28:	773b      	strb	r3, [r7, #28]
      mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800ab2a:	4b24      	ldr	r3, [pc, #144]	; (800abbc <LmHandlerJoin+0xe4>)
 800ab2c:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800ab2e:	f107 031c 	add.w	r3, r7, #28
 800ab32:	4618      	mov	r0, r3
 800ab34:	f004 ff72 	bl	800fa1c <LoRaMacMibSetRequestConfirm>
      mibReq.Type = MIB_NET_ID;
 800ab38:	2305      	movs	r3, #5
 800ab3a:	773b      	strb	r3, [r7, #28]
      mibReq.Param.NetID = CommissioningParams.NetworkId;
 800ab3c:	4b20      	ldr	r3, [pc, #128]	; (800abc0 <LmHandlerJoin+0xe8>)
 800ab3e:	691b      	ldr	r3, [r3, #16]
 800ab40:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800ab42:	f107 031c 	add.w	r3, r7, #28
 800ab46:	4618      	mov	r0, r3
 800ab48:	f004 ff68 	bl	800fa1c <LoRaMacMibSetRequestConfirm>
      CommissioningParams.DevAddr = GetDevAddr();
 800ab4c:	f7f7 f9c7 	bl	8001ede <GetDevAddr>
 800ab50:	4603      	mov	r3, r0
 800ab52:	4a1b      	ldr	r2, [pc, #108]	; (800abc0 <LmHandlerJoin+0xe8>)
 800ab54:	6153      	str	r3, [r2, #20]
      mibReq.Type = MIB_DEV_ADDR;
 800ab56:	2306      	movs	r3, #6
 800ab58:	773b      	strb	r3, [r7, #28]
      mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 800ab5a:	4b19      	ldr	r3, [pc, #100]	; (800abc0 <LmHandlerJoin+0xe8>)
 800ab5c:	695b      	ldr	r3, [r3, #20]
 800ab5e:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800ab60:	f107 031c 	add.w	r3, r7, #28
 800ab64:	4618      	mov	r0, r3
 800ab66:	f004 ff59 	bl	800fa1c <LoRaMacMibSetRequestConfirm>
      MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr:   %08X\r\n", CommissioningParams.DevAddr);
 800ab6a:	4b15      	ldr	r3, [pc, #84]	; (800abc0 <LmHandlerJoin+0xe8>)
 800ab6c:	695b      	ldr	r3, [r3, #20]
 800ab6e:	9300      	str	r3, [sp, #0]
 800ab70:	4b14      	ldr	r3, [pc, #80]	; (800abc4 <LmHandlerJoin+0xec>)
 800ab72:	2200      	movs	r2, #0
 800ab74:	2100      	movs	r1, #0
 800ab76:	2002      	movs	r0, #2
 800ab78:	f00e fa0c 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
    LoRaMacStart();
 800ab7c:	f004 fd0e 	bl	800f59c <LoRaMacStart>
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800ab80:	2301      	movs	r3, #1
 800ab82:	773b      	strb	r3, [r7, #28]
    mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800ab84:	2301      	movs	r3, #1
 800ab86:	f887 3020 	strb.w	r3, [r7, #32]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800ab8a:	f107 031c 	add.w	r3, r7, #28
 800ab8e:	4618      	mov	r0, r3
 800ab90:	f004 ff44 	bl	800fa1c <LoRaMacMibSetRequestConfirm>
    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 800ab94:	4b0c      	ldr	r3, [pc, #48]	; (800abc8 <LmHandlerJoin+0xf0>)
 800ab96:	68db      	ldr	r3, [r3, #12]
 800ab98:	4805      	ldr	r0, [pc, #20]	; (800abb0 <LmHandlerJoin+0xd8>)
 800ab9a:	4798      	blx	r3
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800ab9c:	4b05      	ldr	r3, [pc, #20]	; (800abb4 <LmHandlerJoin+0xdc>)
 800ab9e:	785b      	ldrb	r3, [r3, #1]
 800aba0:	4618      	mov	r0, r3
 800aba2:	f000 f901 	bl	800ada8 <LmHandlerRequestClass>
}
 800aba6:	bf00      	nop
 800aba8:	3740      	adds	r7, #64	; 0x40
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}
 800abae:	bf00      	nop
 800abb0:	20000160 	.word	0x20000160
 800abb4:	20000378 	.word	0x20000378
 800abb8:	200004c2 	.word	0x200004c2
 800abbc:	01000300 	.word	0x01000300
 800abc0:	2000013c 	.word	0x2000013c
 800abc4:	0801acf4 	.word	0x0801acf4
 800abc8:	20000380 	.word	0x20000380

0800abcc <LmHandlerSend>:
  }
}

LmHandlerErrorStatus_t LmHandlerSend(LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                     TimerTime_t *nextTxIn, bool allowDelayedTx)
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	b08c      	sub	sp, #48	; 0x30
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	60f8      	str	r0, [r7, #12]
 800abd4:	607a      	str	r2, [r7, #4]
 800abd6:	461a      	mov	r2, r3
 800abd8:	460b      	mov	r3, r1
 800abda:	72fb      	strb	r3, [r7, #11]
 800abdc:	4613      	mov	r3, r2
 800abde:	72bb      	strb	r3, [r7, #10]
  LoRaMacStatus_t status;
  LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800abe0:	23ff      	movs	r3, #255	; 0xff
 800abe2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  McpsReq_t mcpsReq;
  LoRaMacTxInfo_t txInfo;

  if (LoRaMacIsBusy() == true)
 800abe6:	f004 f933 	bl	800ee50 <LoRaMacIsBusy>
 800abea:	4603      	mov	r3, r0
 800abec:	2b00      	cmp	r3, #0
 800abee:	d008      	beq.n	800ac02 <LmHandlerSend+0x36>
  {
	  APP_LOG(TS_ON, VLEVEL_L, "LoraMAC is Busy\r\n");
 800abf0:	4b66      	ldr	r3, [pc, #408]	; (800ad8c <LmHandlerSend+0x1c0>)
 800abf2:	2201      	movs	r2, #1
 800abf4:	2100      	movs	r1, #0
 800abf6:	2001      	movs	r0, #1
 800abf8:	f00e f9cc 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
    return LORAMAC_HANDLER_BUSY_ERROR;
 800abfc:	f06f 0301 	mvn.w	r3, #1
 800ac00:	e0c0      	b.n	800ad84 <LmHandlerSend+0x1b8>
  }

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800ac02:	f7ff ff4d 	bl	800aaa0 <LmHandlerJoinStatus>
 800ac06:	4603      	mov	r3, r0
 800ac08:	2b01      	cmp	r3, #1
 800ac0a:	d00d      	beq.n	800ac28 <LmHandlerSend+0x5c>
  {
    /* The network isn't yet joined, try again later. */
	APP_LOG(TS_ON, VLEVEL_L, "Not joined yet\r\n");
 800ac0c:	4b60      	ldr	r3, [pc, #384]	; (800ad90 <LmHandlerSend+0x1c4>)
 800ac0e:	2201      	movs	r2, #1
 800ac10:	2100      	movs	r1, #0
 800ac12:	2001      	movs	r0, #1
 800ac14:	f00e f9be 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
    LmHandlerJoin(JoinParams.Mode);
 800ac18:	4b5e      	ldr	r3, [pc, #376]	; (800ad94 <LmHandlerSend+0x1c8>)
 800ac1a:	789b      	ldrb	r3, [r3, #2]
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	f7ff ff5b 	bl	800aad8 <LmHandlerJoin>
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800ac22:	f06f 0302 	mvn.w	r3, #2
 800ac26:	e0ad      	b.n	800ad84 <LmHandlerSend+0x1b8>
  }

  if ((LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() == true)
 800ac28:	4b5b      	ldr	r3, [pc, #364]	; (800ad98 <LmHandlerSend+0x1cc>)
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	68db      	ldr	r3, [r3, #12]
 800ac2e:	4798      	blx	r3
 800ac30:	4603      	mov	r3, r0
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d00d      	beq.n	800ac52 <LmHandlerSend+0x86>
      && (appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port) && (appData->Port != 0))
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	781a      	ldrb	r2, [r3, #0]
 800ac3a:	4b57      	ldr	r3, [pc, #348]	; (800ad98 <LmHandlerSend+0x1cc>)
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	781b      	ldrb	r3, [r3, #0]
 800ac40:	429a      	cmp	r2, r3
 800ac42:	d006      	beq.n	800ac52 <LmHandlerSend+0x86>
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	781b      	ldrb	r3, [r3, #0]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d002      	beq.n	800ac52 <LmHandlerSend+0x86>
  {
    return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 800ac4c:	f06f 0303 	mvn.w	r3, #3
 800ac50:	e098      	b.n	800ad84 <LmHandlerSend+0x1b8>
  }

  mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800ac52:	4b52      	ldr	r3, [pc, #328]	; (800ad9c <LmHandlerSend+0x1d0>)
 800ac54:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800ac58:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  if (LoRaMacQueryTxPossible(appData->BufferSize, &txInfo) != LORAMAC_STATUS_OK)
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	785b      	ldrb	r3, [r3, #1]
 800ac60:	f107 0214 	add.w	r2, r7, #20
 800ac64:	4611      	mov	r1, r2
 800ac66:	4618      	mov	r0, r3
 800ac68:	f004 fca6 	bl	800f5b8 <LoRaMacQueryTxPossible>
 800ac6c:	4603      	mov	r3, r0
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d009      	beq.n	800ac86 <LmHandlerSend+0xba>
  {
    /* Send empty frame in order to flush MAC commands */
    TxParams.MsgType = LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800ac72:	4b4b      	ldr	r3, [pc, #300]	; (800ada0 <LmHandlerSend+0x1d4>)
 800ac74:	2200      	movs	r2, #0
 800ac76:	709a      	strb	r2, [r3, #2]
    mcpsReq.Type = MCPS_UNCONFIRMED;
 800ac78:	2300      	movs	r3, #0
 800ac7a:	763b      	strb	r3, [r7, #24]
    mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	623b      	str	r3, [r7, #32]
    mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800ac80:	2300      	movs	r3, #0
 800ac82:	84bb      	strh	r3, [r7, #36]	; 0x24
 800ac84:	e017      	b.n	800acb6 <LmHandlerSend+0xea>
  }
  else
  {
    TxParams.MsgType = isTxConfirmed;
 800ac86:	4a46      	ldr	r2, [pc, #280]	; (800ada0 <LmHandlerSend+0x1d4>)
 800ac88:	7afb      	ldrb	r3, [r7, #11]
 800ac8a:	7093      	strb	r3, [r2, #2]
    mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	781b      	ldrb	r3, [r3, #0]
 800ac90:	773b      	strb	r3, [r7, #28]
    mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	785b      	ldrb	r3, [r3, #1]
 800ac96:	b29b      	uxth	r3, r3
 800ac98:	84bb      	strh	r3, [r7, #36]	; 0x24
    mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	685b      	ldr	r3, [r3, #4]
 800ac9e:	623b      	str	r3, [r7, #32]
    if (isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG)
 800aca0:	7afb      	ldrb	r3, [r7, #11]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d102      	bne.n	800acac <LmHandlerSend+0xe0>
    {
      mcpsReq.Type = MCPS_UNCONFIRMED;
 800aca6:	2300      	movs	r3, #0
 800aca8:	763b      	strb	r3, [r7, #24]
 800acaa:	e004      	b.n	800acb6 <LmHandlerSend+0xea>
    }
    else
    {
      mcpsReq.Type = MCPS_CONFIRMED;
 800acac:	2301      	movs	r3, #1
 800acae:	763b      	strb	r3, [r7, #24]
      mcpsReq.Req.Confirmed.NbTrials = 8;
 800acb0:	2308      	movs	r3, #8
 800acb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  TxParams.AppData = *appData;
 800acb6:	4b3a      	ldr	r3, [pc, #232]	; (800ada0 <LmHandlerSend+0x1d4>)
 800acb8:	68fa      	ldr	r2, [r7, #12]
 800acba:	330c      	adds	r3, #12
 800acbc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800acc0:	e883 0003 	stmia.w	r3, {r0, r1}
  TxParams.Datarate = LmHandlerParams.TxDatarate;
 800acc4:	4b35      	ldr	r3, [pc, #212]	; (800ad9c <LmHandlerSend+0x1d0>)
 800acc6:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800acca:	4b35      	ldr	r3, [pc, #212]	; (800ada0 <LmHandlerSend+0x1d4>)
 800accc:	711a      	strb	r2, [r3, #4]

  status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 800acce:	7aba      	ldrb	r2, [r7, #10]
 800acd0:	f107 0318 	add.w	r3, r7, #24
 800acd4:	4611      	mov	r1, r2
 800acd6:	4618      	mov	r0, r3
 800acd8:	f005 fb70 	bl	80103bc <LoRaMacMcpsRequest>
 800acdc:	4603      	mov	r3, r0
 800acde:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  if (nextTxIn != NULL)
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d002      	beq.n	800acee <LmHandlerSend+0x122>
  {
    *nextTxIn = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800ace8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	601a      	str	r2, [r3, #0]
  }

  switch(status)
 800acee:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800acf2:	2b11      	cmp	r3, #17
 800acf4:	d840      	bhi.n	800ad78 <LmHandlerSend+0x1ac>
 800acf6:	a201      	add	r2, pc, #4	; (adr r2, 800acfc <LmHandlerSend+0x130>)
 800acf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acfc:	0800ad45 	.word	0x0800ad45
 800ad00:	0800ad4d 	.word	0x0800ad4d
 800ad04:	0800ad79 	.word	0x0800ad79
 800ad08:	0800ad79 	.word	0x0800ad79
 800ad0c:	0800ad79 	.word	0x0800ad79
 800ad10:	0800ad79 	.word	0x0800ad79
 800ad14:	0800ad79 	.word	0x0800ad79
 800ad18:	0800ad55 	.word	0x0800ad55
 800ad1c:	0800ad79 	.word	0x0800ad79
 800ad20:	0800ad79 	.word	0x0800ad79
 800ad24:	0800ad79 	.word	0x0800ad79
 800ad28:	0800ad71 	.word	0x0800ad71
 800ad2c:	0800ad79 	.word	0x0800ad79
 800ad30:	0800ad79 	.word	0x0800ad79
 800ad34:	0800ad4d 	.word	0x0800ad4d
 800ad38:	0800ad4d 	.word	0x0800ad4d
 800ad3c:	0800ad4d 	.word	0x0800ad4d
 800ad40:	0800ad69 	.word	0x0800ad69
  {
  case LORAMAC_STATUS_OK:
    lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800ad44:	2300      	movs	r3, #0
 800ad46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ad4a:	e019      	b.n	800ad80 <LmHandlerSend+0x1b4>
  case LORAMAC_STATUS_BUSY:
  case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
  case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
  case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
    lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800ad4c:	23fe      	movs	r3, #254	; 0xfe
 800ad4e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ad52:	e015      	b.n	800ad80 <LmHandlerSend+0x1b4>
  case LORAMAC_STATUS_NO_NETWORK_JOINED:
	  APP_LOG(TS_ON, VLEVEL_L, "No network joined\r\n");
 800ad54:	4b13      	ldr	r3, [pc, #76]	; (800ada4 <LmHandlerSend+0x1d8>)
 800ad56:	2201      	movs	r2, #1
 800ad58:	2100      	movs	r1, #0
 800ad5a:	2001      	movs	r0, #1
 800ad5c:	f00e f91a 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
    lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800ad60:	23fd      	movs	r3, #253	; 0xfd
 800ad62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ad66:	e00b      	b.n	800ad80 <LmHandlerSend+0x1b4>
  case LORAMAC_STATUS_CRYPTO_ERROR:
    lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800ad68:	23fb      	movs	r3, #251	; 0xfb
 800ad6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ad6e:	e007      	b.n	800ad80 <LmHandlerSend+0x1b4>
  case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
    lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800ad70:	23fa      	movs	r3, #250	; 0xfa
 800ad72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ad76:	e003      	b.n	800ad80 <LmHandlerSend+0x1b4>
  case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
  case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
  case LORAMAC_STATUS_NO_CHANNEL_FOUND:
  case LORAMAC_STATUS_LENGTH_ERROR:
  default:
    lmhStatus = LORAMAC_HANDLER_ERROR;
 800ad78:	23ff      	movs	r3, #255	; 0xff
 800ad7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ad7e:	bf00      	nop
  }
      
  return lmhStatus;
 800ad80:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800ad84:	4618      	mov	r0, r3
 800ad86:	3730      	adds	r7, #48	; 0x30
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bd80      	pop	{r7, pc}
 800ad8c:	0801ad10 	.word	0x0801ad10
 800ad90:	0801ad24 	.word	0x0801ad24
 800ad94:	20000160 	.word	0x20000160
 800ad98:	20000364 	.word	0x20000364
 800ad9c:	20000378 	.word	0x20000378
 800ada0:	200003b8 	.word	0x200003b8
 800ada4:	0801ad38 	.word	0x0801ad38

0800ada8 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass(DeviceClass_t newClass)
{
 800ada8:	b580      	push	{r7, lr}
 800adaa:	b08c      	sub	sp, #48	; 0x30
 800adac:	af00      	add	r7, sp, #0
 800adae:	4603      	mov	r3, r0
 800adb0:	71fb      	strb	r3, [r7, #7]
  MibRequestConfirm_t mibReq;
  DeviceClass_t currentClass;
  LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800adb2:	2300      	movs	r3, #0
 800adb4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800adb8:	f7ff fe72 	bl	800aaa0 <LmHandlerJoinStatus>
 800adbc:	4603      	mov	r3, r0
 800adbe:	2b01      	cmp	r3, #1
 800adc0:	d002      	beq.n	800adc8 <LmHandlerRequestClass+0x20>
  {
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800adc2:	f06f 0302 	mvn.w	r3, #2
 800adc6:	e059      	b.n	800ae7c <LmHandlerRequestClass+0xd4>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 800adc8:	2300      	movs	r3, #0
 800adca:	723b      	strb	r3, [r7, #8]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 800adcc:	f107 0308 	add.w	r3, r7, #8
 800add0:	4618      	mov	r0, r3
 800add2:	f004 fc8b 	bl	800f6ec <LoRaMacMibGetRequestConfirm>
 800add6:	4603      	mov	r3, r0
 800add8:	2b00      	cmp	r3, #0
 800adda:	d002      	beq.n	800ade2 <LmHandlerRequestClass+0x3a>
  {
    return LORAMAC_HANDLER_ERROR;
 800addc:	f04f 33ff 	mov.w	r3, #4294967295
 800ade0:	e04c      	b.n	800ae7c <LmHandlerRequestClass+0xd4>
  }
  currentClass = mibReq.Param.Class;
 800ade2:	7b3b      	ldrb	r3, [r7, #12]
 800ade4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

  /* Attempt to switch only if class update */
  if (currentClass != newClass)
 800ade8:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800adec:	79fb      	ldrb	r3, [r7, #7]
 800adee:	429a      	cmp	r2, r3
 800adf0:	d03d      	beq.n	800ae6e <LmHandlerRequestClass+0xc6>
  {
    switch (newClass)
 800adf2:	79fb      	ldrb	r3, [r7, #7]
 800adf4:	2b02      	cmp	r3, #2
 800adf6:	d020      	beq.n	800ae3a <LmHandlerRequestClass+0x92>
 800adf8:	2b02      	cmp	r3, #2
 800adfa:	dc3a      	bgt.n	800ae72 <LmHandlerRequestClass+0xca>
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d002      	beq.n	800ae06 <LmHandlerRequestClass+0x5e>
 800ae00:	2b01      	cmp	r3, #1
 800ae02:	d016      	beq.n	800ae32 <LmHandlerRequestClass+0x8a>
          }
        }
      }
      break;
      default:
        break;
 800ae04:	e035      	b.n	800ae72 <LmHandlerRequestClass+0xca>
        if (currentClass != CLASS_A)
 800ae06:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d033      	beq.n	800ae76 <LmHandlerRequestClass+0xce>
          mibReq.Param.Class = CLASS_A;
 800ae0e:	2300      	movs	r3, #0
 800ae10:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 800ae12:	f107 0308 	add.w	r3, r7, #8
 800ae16:	4618      	mov	r0, r3
 800ae18:	f004 fe00 	bl	800fa1c <LoRaMacMibSetRequestConfirm>
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d103      	bne.n	800ae2a <LmHandlerRequestClass+0x82>
            DisplayClassUpdate(CLASS_A);
 800ae22:	2000      	movs	r0, #0
 800ae24:	f000 fa64 	bl	800b2f0 <DisplayClassUpdate>
      break;
 800ae28:	e025      	b.n	800ae76 <LmHandlerRequestClass+0xce>
            errorStatus = LORAMAC_HANDLER_ERROR;
 800ae2a:	23ff      	movs	r3, #255	; 0xff
 800ae2c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800ae30:	e021      	b.n	800ae76 <LmHandlerRequestClass+0xce>
        errorStatus = LORAMAC_HANDLER_ERROR;
 800ae32:	23ff      	movs	r3, #255	; 0xff
 800ae34:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800ae38:	e01e      	b.n	800ae78 <LmHandlerRequestClass+0xd0>
        if (currentClass != CLASS_A)
 800ae3a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d003      	beq.n	800ae4a <LmHandlerRequestClass+0xa2>
          errorStatus = LORAMAC_HANDLER_ERROR;
 800ae42:	23ff      	movs	r3, #255	; 0xff
 800ae44:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800ae48:	e016      	b.n	800ae78 <LmHandlerRequestClass+0xd0>
          mibReq.Param.Class = CLASS_C;
 800ae4a:	2302      	movs	r3, #2
 800ae4c:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 800ae4e:	f107 0308 	add.w	r3, r7, #8
 800ae52:	4618      	mov	r0, r3
 800ae54:	f004 fde2 	bl	800fa1c <LoRaMacMibSetRequestConfirm>
 800ae58:	4603      	mov	r3, r0
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d103      	bne.n	800ae66 <LmHandlerRequestClass+0xbe>
            DisplayClassUpdate(CLASS_C);
 800ae5e:	2002      	movs	r0, #2
 800ae60:	f000 fa46 	bl	800b2f0 <DisplayClassUpdate>
      break;
 800ae64:	e008      	b.n	800ae78 <LmHandlerRequestClass+0xd0>
            errorStatus = LORAMAC_HANDLER_ERROR;
 800ae66:	23ff      	movs	r3, #255	; 0xff
 800ae68:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800ae6c:	e004      	b.n	800ae78 <LmHandlerRequestClass+0xd0>
    }
  }
 800ae6e:	bf00      	nop
 800ae70:	e002      	b.n	800ae78 <LmHandlerRequestClass+0xd0>
        break;
 800ae72:	bf00      	nop
 800ae74:	e000      	b.n	800ae78 <LmHandlerRequestClass+0xd0>
      break;
 800ae76:	bf00      	nop
  return errorStatus;
 800ae78:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800ae7c:	4618      	mov	r0, r3
 800ae7e:	3730      	adds	r7, #48	; 0x30
 800ae80:	46bd      	mov	sp, r7
 800ae82:	bd80      	pop	{r7, pc}

0800ae84 <LmHandlerPackageRegister>:

LmHandlerErrorStatus_t LmHandlerPackageRegister(uint8_t id, void *params)
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b084      	sub	sp, #16
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	4603      	mov	r3, r0
 800ae8c:	6039      	str	r1, [r7, #0]
 800ae8e:	71fb      	strb	r3, [r7, #7]
  LmhPackage_t *package = NULL;
 800ae90:	2300      	movs	r3, #0
 800ae92:	60fb      	str	r3, [r7, #12]
  switch (id)
 800ae94:	79fb      	ldrb	r3, [r7, #7]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d103      	bne.n	800aea2 <LmHandlerPackageRegister+0x1e>
  {
    case PACKAGE_ID_COMPLIANCE:
    {
      package = LmphCompliancePackageFactory();
 800ae9a:	f000 fa41 	bl	800b320 <LmphCompliancePackageFactory>
 800ae9e:	60f8      	str	r0, [r7, #12]
      break;
 800aea0:	e000      	b.n	800aea4 <LmHandlerPackageRegister+0x20>
    default:
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
      LmhpDataDistributionPackageRegister(id, &package);
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
      break;
 800aea2:	bf00      	nop
  }

  if (package != NULL)
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d022      	beq.n	800aef0 <LmHandlerPackageRegister+0x6c>
  {
    LmHandlerPackages[id] = package;
 800aeaa:	79fb      	ldrb	r3, [r7, #7]
 800aeac:	4913      	ldr	r1, [pc, #76]	; (800aefc <LmHandlerPackageRegister+0x78>)
 800aeae:	68fa      	ldr	r2, [r7, #12]
 800aeb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800aeb4:	79fb      	ldrb	r3, [r7, #7]
 800aeb6:	4a11      	ldr	r2, [pc, #68]	; (800aefc <LmHandlerPackageRegister+0x78>)
 800aeb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aebc:	4a10      	ldr	r2, [pc, #64]	; (800af00 <LmHandlerPackageRegister+0x7c>)
 800aebe:	621a      	str	r2, [r3, #32]
    LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 800aec0:	79fb      	ldrb	r3, [r7, #7]
 800aec2:	4a0e      	ldr	r2, [pc, #56]	; (800aefc <LmHandlerPackageRegister+0x78>)
 800aec4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aec8:	4a0e      	ldr	r2, [pc, #56]	; (800af04 <LmHandlerPackageRegister+0x80>)
 800aeca:	625a      	str	r2, [r3, #36]	; 0x24
    LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800aecc:	79fb      	ldrb	r3, [r7, #7]
 800aece:	4a0b      	ldr	r2, [pc, #44]	; (800aefc <LmHandlerPackageRegister+0x78>)
 800aed0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aed4:	4a0c      	ldr	r2, [pc, #48]	; (800af08 <LmHandlerPackageRegister+0x84>)
 800aed6:	629a      	str	r2, [r3, #40]	; 0x28
    LmHandlerPackages[id]->Init(params, AppData.Buffer, LORAWAN_APP_DATA_BUFFER_MAX_SIZE);
 800aed8:	79fb      	ldrb	r3, [r7, #7]
 800aeda:	4a08      	ldr	r2, [pc, #32]	; (800aefc <LmHandlerPackageRegister+0x78>)
 800aedc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aee0:	685b      	ldr	r3, [r3, #4]
 800aee2:	4a0a      	ldr	r2, [pc, #40]	; (800af0c <LmHandlerPackageRegister+0x88>)
 800aee4:	6851      	ldr	r1, [r2, #4]
 800aee6:	22f2      	movs	r2, #242	; 0xf2
 800aee8:	6838      	ldr	r0, [r7, #0]
 800aeea:	4798      	blx	r3

    return LORAMAC_HANDLER_SUCCESS;
 800aeec:	2300      	movs	r3, #0
 800aeee:	e001      	b.n	800aef4 <LmHandlerPackageRegister+0x70>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 800aef0:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 800aef4:	4618      	mov	r0, r3
 800aef6:	3710      	adds	r7, #16
 800aef8:	46bd      	mov	sp, r7
 800aefa:	bd80      	pop	{r7, pc}
 800aefc:	20000364 	.word	0x20000364
 800af00:	0800aad9 	.word	0x0800aad9
 800af04:	0800abcd 	.word	0x0800abcd
 800af08:	0800af9d 	.word	0x0800af9d
 800af0c:	20000174 	.word	0x20000174

0800af10 <LmHandlerGetCurrentClass>:

int32_t LmHandlerGetCurrentClass(DeviceClass_t *deviceClass)
{
 800af10:	b580      	push	{r7, lr}
 800af12:	b08c      	sub	sp, #48	; 0x30
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  if (deviceClass == NULL)
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d102      	bne.n	800af24 <LmHandlerGetCurrentClass+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 800af1e:	f04f 33ff 	mov.w	r3, #4294967295
 800af22:	e010      	b.n	800af46 <LmHandlerGetCurrentClass+0x36>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 800af24:	2300      	movs	r3, #0
 800af26:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 800af28:	f107 030c 	add.w	r3, r7, #12
 800af2c:	4618      	mov	r0, r3
 800af2e:	f004 fbdd 	bl	800f6ec <LoRaMacMibGetRequestConfirm>
 800af32:	4603      	mov	r3, r0
 800af34:	2b00      	cmp	r3, #0
 800af36:	d002      	beq.n	800af3e <LmHandlerGetCurrentClass+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 800af38:	f04f 33ff 	mov.w	r3, #4294967295
 800af3c:	e003      	b.n	800af46 <LmHandlerGetCurrentClass+0x36>
  }

  *deviceClass = mibReq.Param.Class;
 800af3e:	7c3a      	ldrb	r2, [r7, #16]
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	701a      	strb	r2, [r3, #0]
  return LORAMAC_HANDLER_SUCCESS;
 800af44:	2300      	movs	r3, #0
}
 800af46:	4618      	mov	r0, r3
 800af48:	3730      	adds	r7, #48	; 0x30
 800af4a:	46bd      	mov	sp, r7
 800af4c:	bd80      	pop	{r7, pc}
	...

0800af50 <LmHandlerGetTxDatarate>:

int32_t LmHandlerGetTxDatarate(int8_t *txDatarate)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b08c      	sub	sp, #48	; 0x30
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibGet;
  if (txDatarate == NULL)
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d102      	bne.n	800af64 <LmHandlerGetTxDatarate+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 800af5e:	f04f 33ff 	mov.w	r3, #4294967295
 800af62:	e015      	b.n	800af90 <LmHandlerGetTxDatarate+0x40>
  }

  mibGet.Type = MIB_CHANNELS_DATARATE;
 800af64:	231f      	movs	r3, #31
 800af66:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibGet) != LORAMAC_STATUS_OK)
 800af68:	f107 030c 	add.w	r3, r7, #12
 800af6c:	4618      	mov	r0, r3
 800af6e:	f004 fbbd 	bl	800f6ec <LoRaMacMibGetRequestConfirm>
 800af72:	4603      	mov	r3, r0
 800af74:	2b00      	cmp	r3, #0
 800af76:	d002      	beq.n	800af7e <LmHandlerGetTxDatarate+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 800af78:	f04f 33ff 	mov.w	r3, #4294967295
 800af7c:	e008      	b.n	800af90 <LmHandlerGetTxDatarate+0x40>
  }

  *txDatarate = mibGet.Param.ChannelsDatarate;
 800af7e:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	701a      	strb	r2, [r3, #0]
  LmHandlerParams.TxDatarate = mibGet.Param.ChannelsDatarate;
 800af86:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800af8a:	4b03      	ldr	r3, [pc, #12]	; (800af98 <LmHandlerGetTxDatarate+0x48>)
 800af8c:	70da      	strb	r2, [r3, #3]
  return LORAMAC_HANDLER_SUCCESS;
 800af8e:	2300      	movs	r3, #0
}
 800af90:	4618      	mov	r0, r3
 800af92:	3730      	adds	r7, #48	; 0x30
 800af94:	46bd      	mov	sp, r7
 800af96:	bd80      	pop	{r7, pc}
 800af98:	20000378 	.word	0x20000378

0800af9c <LmHandlerDeviceTimeReq>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

/* Private  functions ---------------------------------------------------------*/
static LmHandlerErrorStatus_t LmHandlerDeviceTimeReq(void)
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b086      	sub	sp, #24
 800afa0:	af00      	add	r7, sp, #0
  LoRaMacStatus_t status;
  MlmeReq_t mlmeReq;

  mlmeReq.Type = MLME_DEVICE_TIME;
 800afa2:	230a      	movs	r3, #10
 800afa4:	703b      	strb	r3, [r7, #0]

  status = LoRaMacMlmeRequest(&mlmeReq);
 800afa6:	463b      	mov	r3, r7
 800afa8:	4618      	mov	r0, r3
 800afaa:	f005 f8c3 	bl	8010134 <LoRaMacMlmeRequest>
 800afae:	4603      	mov	r3, r0
 800afb0:	75fb      	strb	r3, [r7, #23]

  if (status == LORAMAC_STATUS_OK)
 800afb2:	7dfb      	ldrb	r3, [r7, #23]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d101      	bne.n	800afbc <LmHandlerDeviceTimeReq+0x20>
  {
    return LORAMAC_HANDLER_SUCCESS;
 800afb8:	2300      	movs	r3, #0
 800afba:	e001      	b.n	800afc0 <LmHandlerDeviceTimeReq+0x24>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 800afbc:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 800afc0:	4618      	mov	r0, r3
 800afc2:	3718      	adds	r7, #24
 800afc4:	46bd      	mov	sp, r7
 800afc6:	bd80      	pop	{r7, pc}

0800afc8 <McpsConfirm>:
  }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

static void McpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b082      	sub	sp, #8
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 1;
 800afd0:	4b15      	ldr	r3, [pc, #84]	; (800b028 <McpsConfirm+0x60>)
 800afd2:	2201      	movs	r2, #1
 800afd4:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mcpsConfirm->Status;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	785a      	ldrb	r2, [r3, #1]
 800afda:	4b13      	ldr	r3, [pc, #76]	; (800b028 <McpsConfirm+0x60>)
 800afdc:	705a      	strb	r2, [r3, #1]
  TxParams.Datarate = mcpsConfirm->Datarate;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	789b      	ldrb	r3, [r3, #2]
 800afe2:	b25a      	sxtb	r2, r3
 800afe4:	4b10      	ldr	r3, [pc, #64]	; (800b028 <McpsConfirm+0x60>)
 800afe6:	711a      	strb	r2, [r3, #4]
  TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	68db      	ldr	r3, [r3, #12]
 800afec:	4a0e      	ldr	r2, [pc, #56]	; (800b028 <McpsConfirm+0x60>)
 800afee:	6093      	str	r3, [r2, #8]
  TxParams.TxPower = mcpsConfirm->TxPower;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800aff6:	4b0c      	ldr	r3, [pc, #48]	; (800b028 <McpsConfirm+0x60>)
 800aff8:	751a      	strb	r2, [r3, #20]
  TxParams.Channel = mcpsConfirm->Channel;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	691b      	ldr	r3, [r3, #16]
 800affe:	b2da      	uxtb	r2, r3
 800b000:	4b09      	ldr	r3, [pc, #36]	; (800b028 <McpsConfirm+0x60>)
 800b002:	755a      	strb	r2, [r3, #21]
  TxParams.AckReceived = mcpsConfirm->AckReceived;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	791b      	ldrb	r3, [r3, #4]
 800b008:	461a      	mov	r2, r3
 800b00a:	4b07      	ldr	r3, [pc, #28]	; (800b028 <McpsConfirm+0x60>)
 800b00c:	70da      	strb	r2, [r3, #3]

  LmHandlerCallbacks.OnTxData(&TxParams);
 800b00e:	4b07      	ldr	r3, [pc, #28]	; (800b02c <McpsConfirm+0x64>)
 800b010:	691b      	ldr	r3, [r3, #16]
 800b012:	4805      	ldr	r0, [pc, #20]	; (800b028 <McpsConfirm+0x60>)
 800b014:	4798      	blx	r3

  LmHandlerPackagesNotify(PACKAGE_MCPS_CONFIRM, mcpsConfirm);
 800b016:	6879      	ldr	r1, [r7, #4]
 800b018:	2000      	movs	r0, #0
 800b01a:	f000 f8ed 	bl	800b1f8 <LmHandlerPackagesNotify>
}
 800b01e:	bf00      	nop
 800b020:	3708      	adds	r7, #8
 800b022:	46bd      	mov	sp, r7
 800b024:	bd80      	pop	{r7, pc}
 800b026:	bf00      	nop
 800b028:	200003b8 	.word	0x200003b8
 800b02c:	20000380 	.word	0x20000380

0800b030 <McpsIndication>:

static void McpsIndication(McpsIndication_t *mcpsIndication)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b088      	sub	sp, #32
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
  LmHandlerAppData_t appData;
  DeviceClass_t deviceClass;
  RxParams.IsMcpsIndication = 1;
 800b038:	4b2c      	ldr	r3, [pc, #176]	; (800b0ec <McpsIndication+0xbc>)
 800b03a:	2201      	movs	r2, #1
 800b03c:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mcpsIndication->Status;
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	785a      	ldrb	r2, [r3, #1]
 800b042:	4b2a      	ldr	r3, [pc, #168]	; (800b0ec <McpsIndication+0xbc>)
 800b044:	705a      	strb	r2, [r3, #1]

  if (RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK)
 800b046:	4b29      	ldr	r3, [pc, #164]	; (800b0ec <McpsIndication+0xbc>)
 800b048:	785b      	ldrb	r3, [r3, #1]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d14a      	bne.n	800b0e4 <McpsIndication+0xb4>
  {
    return;
  }

  if (mcpsIndication->BufferSize > 0)
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	7b1b      	ldrb	r3, [r3, #12]
 800b052:	2b00      	cmp	r3, #0
 800b054:	d028      	beq.n	800b0a8 <McpsIndication+0x78>
  {
    RxParams.Datarate = mcpsIndication->RxDatarate;
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	791b      	ldrb	r3, [r3, #4]
 800b05a:	b25a      	sxtb	r2, r3
 800b05c:	4b23      	ldr	r3, [pc, #140]	; (800b0ec <McpsIndication+0xbc>)
 800b05e:	709a      	strb	r2, [r3, #2]
    RxParams.Rssi = mcpsIndication->Rssi;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800b066:	b25a      	sxtb	r2, r3
 800b068:	4b20      	ldr	r3, [pc, #128]	; (800b0ec <McpsIndication+0xbc>)
 800b06a:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = mcpsIndication->Snr;
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	f993 2010 	ldrsb.w	r2, [r3, #16]
 800b072:	4b1e      	ldr	r3, [pc, #120]	; (800b0ec <McpsIndication+0xbc>)
 800b074:	711a      	strb	r2, [r3, #4]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	695b      	ldr	r3, [r3, #20]
 800b07a:	4a1c      	ldr	r2, [pc, #112]	; (800b0ec <McpsIndication+0xbc>)
 800b07c:	6093      	str	r3, [r2, #8]
    RxParams.RxSlot = mcpsIndication->RxSlot;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	7c5b      	ldrb	r3, [r3, #17]
 800b082:	b25a      	sxtb	r2, r3
 800b084:	4b19      	ldr	r3, [pc, #100]	; (800b0ec <McpsIndication+0xbc>)
 800b086:	731a      	strb	r2, [r3, #12]

    appData.Port = mcpsIndication->Port;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	78db      	ldrb	r3, [r3, #3]
 800b08c:	763b      	strb	r3, [r7, #24]
    appData.BufferSize = mcpsIndication->BufferSize;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	7b1b      	ldrb	r3, [r3, #12]
 800b092:	767b      	strb	r3, [r7, #25]
    appData.Buffer = mcpsIndication->Buffer;
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	689b      	ldr	r3, [r3, #8]
 800b098:	61fb      	str	r3, [r7, #28]

    LmHandlerCallbacks.OnRxData(&appData, &RxParams);
 800b09a:	4b15      	ldr	r3, [pc, #84]	; (800b0f0 <McpsIndication+0xc0>)
 800b09c:	695b      	ldr	r3, [r3, #20]
 800b09e:	f107 0218 	add.w	r2, r7, #24
 800b0a2:	4912      	ldr	r1, [pc, #72]	; (800b0ec <McpsIndication+0xbc>)
 800b0a4:	4610      	mov	r0, r2
 800b0a6:	4798      	blx	r3
  }

  /* Call packages RxProcess function */
  LmHandlerPackagesNotify(PACKAGE_MCPS_INDICATION, mcpsIndication);
 800b0a8:	6879      	ldr	r1, [r7, #4]
 800b0aa:	2001      	movs	r0, #1
 800b0ac:	f000 f8a4 	bl	800b1f8 <LmHandlerPackagesNotify>
  LmHandlerGetCurrentClass(&deviceClass);
 800b0b0:	f107 0317 	add.w	r3, r7, #23
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	f7ff ff2b 	bl	800af10 <LmHandlerGetCurrentClass>
  if ((mcpsIndication->FramePending == true) && (deviceClass == CLASS_A))
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	795b      	ldrb	r3, [r3, #5]
 800b0be:	2b01      	cmp	r3, #1
 800b0c0:	d111      	bne.n	800b0e6 <McpsIndication+0xb6>
 800b0c2:	7dfb      	ldrb	r3, [r7, #23]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d10e      	bne.n	800b0e6 <McpsIndication+0xb6>
  {
    /* The server signals that it has pending data to be sent. */
    /* We schedule an uplink as soon as possible to flush the server. */

    /* Send an empty message */
    LmHandlerAppData_t appData =
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	733b      	strb	r3, [r7, #12]
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	737b      	strb	r3, [r7, #13]
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	613b      	str	r3, [r7, #16]
    {
      .Buffer = NULL,
      .BufferSize = 0,
      .Port = 0
    };
    LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true);
 800b0d4:	f107 000c 	add.w	r0, r7, #12
 800b0d8:	2301      	movs	r3, #1
 800b0da:	2200      	movs	r2, #0
 800b0dc:	2100      	movs	r1, #0
 800b0de:	f7ff fd75 	bl	800abcc <LmHandlerSend>
 800b0e2:	e000      	b.n	800b0e6 <McpsIndication+0xb6>
    return;
 800b0e4:	bf00      	nop
  }
}
 800b0e6:	3720      	adds	r7, #32
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	bd80      	pop	{r7, pc}
 800b0ec:	20000164 	.word	0x20000164
 800b0f0:	20000380 	.word	0x20000380

0800b0f4 <MlmeConfirm>:

static void MlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b08c      	sub	sp, #48	; 0x30
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 0;
 800b0fc:	4b20      	ldr	r3, [pc, #128]	; (800b180 <MlmeConfirm+0x8c>)
 800b0fe:	2200      	movs	r2, #0
 800b100:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mlmeConfirm->Status;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	785a      	ldrb	r2, [r3, #1]
 800b106:	4b1e      	ldr	r3, [pc, #120]	; (800b180 <MlmeConfirm+0x8c>)
 800b108:	705a      	strb	r2, [r3, #1]

  LmHandlerPackagesNotify(PACKAGE_MLME_CONFIRM, mlmeConfirm);
 800b10a:	6879      	ldr	r1, [r7, #4]
 800b10c:	2002      	movs	r0, #2
 800b10e:	f000 f873 	bl	800b1f8 <LmHandlerPackagesNotify>

  switch (mlmeConfirm->MlmeRequest)
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	781b      	ldrb	r3, [r3, #0]
 800b116:	2b0a      	cmp	r3, #10
 800b118:	d028      	beq.n	800b16c <MlmeConfirm+0x78>
 800b11a:	2b0a      	cmp	r3, #10
 800b11c:	dc28      	bgt.n	800b170 <MlmeConfirm+0x7c>
 800b11e:	2b01      	cmp	r3, #1
 800b120:	d002      	beq.n	800b128 <MlmeConfirm+0x34>
 800b122:	2b04      	cmp	r3, #4
 800b124:	d026      	beq.n	800b174 <MlmeConfirm+0x80>
      }
    }
    break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 800b126:	e023      	b.n	800b170 <MlmeConfirm+0x7c>
      mibReq.Type = MIB_DEV_ADDR;
 800b128:	2306      	movs	r3, #6
 800b12a:	733b      	strb	r3, [r7, #12]
      LoRaMacMibGetRequestConfirm(&mibReq);
 800b12c:	f107 030c 	add.w	r3, r7, #12
 800b130:	4618      	mov	r0, r3
 800b132:	f004 fadb 	bl	800f6ec <LoRaMacMibGetRequestConfirm>
      CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800b136:	693b      	ldr	r3, [r7, #16]
 800b138:	4a12      	ldr	r2, [pc, #72]	; (800b184 <MlmeConfirm+0x90>)
 800b13a:	6153      	str	r3, [r2, #20]
      LmHandlerGetTxDatarate(&JoinParams.Datarate);
 800b13c:	4812      	ldr	r0, [pc, #72]	; (800b188 <MlmeConfirm+0x94>)
 800b13e:	f7ff ff07 	bl	800af50 <LmHandlerGetTxDatarate>
      if (mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK)
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	785b      	ldrb	r3, [r3, #1]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d108      	bne.n	800b15c <MlmeConfirm+0x68>
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800b14a:	4b0f      	ldr	r3, [pc, #60]	; (800b188 <MlmeConfirm+0x94>)
 800b14c:	2200      	movs	r2, #0
 800b14e:	705a      	strb	r2, [r3, #1]
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800b150:	4b0e      	ldr	r3, [pc, #56]	; (800b18c <MlmeConfirm+0x98>)
 800b152:	785b      	ldrb	r3, [r3, #1]
 800b154:	4618      	mov	r0, r3
 800b156:	f7ff fe27 	bl	800ada8 <LmHandlerRequestClass>
 800b15a:	e002      	b.n	800b162 <MlmeConfirm+0x6e>
        JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800b15c:	4b0a      	ldr	r3, [pc, #40]	; (800b188 <MlmeConfirm+0x94>)
 800b15e:	22ff      	movs	r2, #255	; 0xff
 800b160:	705a      	strb	r2, [r3, #1]
      LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 800b162:	4b0b      	ldr	r3, [pc, #44]	; (800b190 <MlmeConfirm+0x9c>)
 800b164:	68db      	ldr	r3, [r3, #12]
 800b166:	4808      	ldr	r0, [pc, #32]	; (800b188 <MlmeConfirm+0x94>)
 800b168:	4798      	blx	r3
    break;
 800b16a:	e004      	b.n	800b176 <MlmeConfirm+0x82>
    break;
 800b16c:	bf00      	nop
 800b16e:	e002      	b.n	800b176 <MlmeConfirm+0x82>
      break;
 800b170:	bf00      	nop
 800b172:	e000      	b.n	800b176 <MlmeConfirm+0x82>
    break;
 800b174:	bf00      	nop
  }
}
 800b176:	bf00      	nop
 800b178:	3730      	adds	r7, #48	; 0x30
 800b17a:	46bd      	mov	sp, r7
 800b17c:	bd80      	pop	{r7, pc}
 800b17e:	bf00      	nop
 800b180:	200003b8 	.word	0x200003b8
 800b184:	2000013c 	.word	0x2000013c
 800b188:	20000160 	.word	0x20000160
 800b18c:	20000378 	.word	0x20000378
 800b190:	20000380 	.word	0x20000380

0800b194 <MlmeIndication>:

static void MlmeIndication(MlmeIndication_t *mlmeIndication)
{
 800b194:	b480      	push	{r7}
 800b196:	b083      	sub	sp, #12
 800b198:	af00      	add	r7, sp, #0
 800b19a:	6078      	str	r0, [r7, #4]
  RxParams.IsMcpsIndication = 0;
 800b19c:	4b06      	ldr	r3, [pc, #24]	; (800b1b8 <MlmeIndication+0x24>)
 800b19e:	2200      	movs	r2, #0
 800b1a0:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mlmeIndication->Status;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	785a      	ldrb	r2, [r3, #1]
 800b1a6:	4b04      	ldr	r3, [pc, #16]	; (800b1b8 <MlmeIndication+0x24>)
 800b1a8:	705a      	strb	r2, [r3, #1]
      }
      break;
    }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 800b1aa:	bf00      	nop
  }
}
 800b1ac:	bf00      	nop
 800b1ae:	370c      	adds	r7, #12
 800b1b0:	46bd      	mov	sp, r7
 800b1b2:	bc80      	pop	{r7}
 800b1b4:	4770      	bx	lr
 800b1b6:	bf00      	nop
 800b1b8:	20000164 	.word	0x20000164

0800b1bc <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized(uint8_t id)
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b082      	sub	sp, #8
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	71fb      	strb	r3, [r7, #7]
  if ((id < PKG_MAX_NUMBER) && (LmHandlerPackages[id]->IsInitialized != NULL))
 800b1c6:	79fb      	ldrb	r3, [r7, #7]
 800b1c8:	2b04      	cmp	r3, #4
 800b1ca:	d80e      	bhi.n	800b1ea <LmHandlerPackageIsInitialized+0x2e>
 800b1cc:	79fb      	ldrb	r3, [r7, #7]
 800b1ce:	4a09      	ldr	r2, [pc, #36]	; (800b1f4 <LmHandlerPackageIsInitialized+0x38>)
 800b1d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b1d4:	689b      	ldr	r3, [r3, #8]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d007      	beq.n	800b1ea <LmHandlerPackageIsInitialized+0x2e>
  {
    return LmHandlerPackages[id]->IsInitialized();
 800b1da:	79fb      	ldrb	r3, [r7, #7]
 800b1dc:	4a05      	ldr	r2, [pc, #20]	; (800b1f4 <LmHandlerPackageIsInitialized+0x38>)
 800b1de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b1e2:	689b      	ldr	r3, [r3, #8]
 800b1e4:	4798      	blx	r3
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	e000      	b.n	800b1ec <LmHandlerPackageIsInitialized+0x30>
  }
  else
  {
    return false;
 800b1ea:	2300      	movs	r3, #0
  }
}
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	3708      	adds	r7, #8
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	bd80      	pop	{r7, pc}
 800b1f4:	20000364 	.word	0x20000364

0800b1f8 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify(PackageNotifyTypes_t notifyType, void *params)
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b084      	sub	sp, #16
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	4603      	mov	r3, r0
 800b200:	6039      	str	r1, [r7, #0]
 800b202:	71fb      	strb	r3, [r7, #7]
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800b204:	2300      	movs	r3, #0
 800b206:	73fb      	strb	r3, [r7, #15]
 800b208:	e067      	b.n	800b2da <LmHandlerPackagesNotify+0xe2>
  {
    if (LmHandlerPackages[i] != NULL)
 800b20a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b20e:	4a37      	ldr	r2, [pc, #220]	; (800b2ec <LmHandlerPackagesNotify+0xf4>)
 800b210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b214:	2b00      	cmp	r3, #0
 800b216:	d051      	beq.n	800b2bc <LmHandlerPackagesNotify+0xc4>
    {
      switch (notifyType)
 800b218:	79fb      	ldrb	r3, [r7, #7]
 800b21a:	2b02      	cmp	r3, #2
 800b21c:	d03d      	beq.n	800b29a <LmHandlerPackagesNotify+0xa2>
 800b21e:	2b02      	cmp	r3, #2
 800b220:	dc4e      	bgt.n	800b2c0 <LmHandlerPackagesNotify+0xc8>
 800b222:	2b00      	cmp	r3, #0
 800b224:	d002      	beq.n	800b22c <LmHandlerPackagesNotify+0x34>
 800b226:	2b01      	cmp	r3, #1
 800b228:	d011      	beq.n	800b24e <LmHandlerPackagesNotify+0x56>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
          }
          break;
        }
        default:
          break;
 800b22a:	e049      	b.n	800b2c0 <LmHandlerPackagesNotify+0xc8>
          if (LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL)
 800b22c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b230:	4a2e      	ldr	r2, [pc, #184]	; (800b2ec <LmHandlerPackagesNotify+0xf4>)
 800b232:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b236:	695b      	ldr	r3, [r3, #20]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d043      	beq.n	800b2c4 <LmHandlerPackagesNotify+0xcc>
            LmHandlerPackages[i]->OnMcpsConfirmProcess(params);
 800b23c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b240:	4a2a      	ldr	r2, [pc, #168]	; (800b2ec <LmHandlerPackagesNotify+0xf4>)
 800b242:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b246:	695b      	ldr	r3, [r3, #20]
 800b248:	6838      	ldr	r0, [r7, #0]
 800b24a:	4798      	blx	r3
          break;
 800b24c:	e03a      	b.n	800b2c4 <LmHandlerPackagesNotify+0xcc>
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 800b24e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b252:	4a26      	ldr	r2, [pc, #152]	; (800b2ec <LmHandlerPackagesNotify+0xf4>)
 800b254:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b258:	699b      	ldr	r3, [r3, #24]
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d034      	beq.n	800b2c8 <LmHandlerPackagesNotify+0xd0>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 800b25e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b262:	4a22      	ldr	r2, [pc, #136]	; (800b2ec <LmHandlerPackagesNotify+0xf4>)
 800b264:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b268:	781a      	ldrb	r2, [r3, #0]
 800b26a:	683b      	ldr	r3, [r7, #0]
 800b26c:	78db      	ldrb	r3, [r3, #3]
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 800b26e:	429a      	cmp	r2, r3
 800b270:	d00a      	beq.n	800b288 <LmHandlerPackagesNotify+0x90>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 800b272:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d126      	bne.n	800b2c8 <LmHandlerPackagesNotify+0xd0>
               ((i == PACKAGE_ID_COMPLIANCE) && (LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning()))))
 800b27a:	4b1c      	ldr	r3, [pc, #112]	; (800b2ec <LmHandlerPackagesNotify+0xf4>)
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	68db      	ldr	r3, [r3, #12]
 800b280:	4798      	blx	r3
 800b282:	4603      	mov	r3, r0
 800b284:	2b00      	cmp	r3, #0
 800b286:	d01f      	beq.n	800b2c8 <LmHandlerPackagesNotify+0xd0>
            LmHandlerPackages[i]->OnMcpsIndicationProcess(params);
 800b288:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b28c:	4a17      	ldr	r2, [pc, #92]	; (800b2ec <LmHandlerPackagesNotify+0xf4>)
 800b28e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b292:	699b      	ldr	r3, [r3, #24]
 800b294:	6838      	ldr	r0, [r7, #0]
 800b296:	4798      	blx	r3
          break;
 800b298:	e016      	b.n	800b2c8 <LmHandlerPackagesNotify+0xd0>
          if (LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL)
 800b29a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b29e:	4a13      	ldr	r2, [pc, #76]	; (800b2ec <LmHandlerPackagesNotify+0xf4>)
 800b2a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2a4:	69db      	ldr	r3, [r3, #28]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d010      	beq.n	800b2cc <LmHandlerPackagesNotify+0xd4>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
 800b2aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b2ae:	4a0f      	ldr	r2, [pc, #60]	; (800b2ec <LmHandlerPackagesNotify+0xf4>)
 800b2b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2b4:	69db      	ldr	r3, [r3, #28]
 800b2b6:	6838      	ldr	r0, [r7, #0]
 800b2b8:	4798      	blx	r3
          break;
 800b2ba:	e007      	b.n	800b2cc <LmHandlerPackagesNotify+0xd4>
      }
    }
 800b2bc:	bf00      	nop
 800b2be:	e006      	b.n	800b2ce <LmHandlerPackagesNotify+0xd6>
          break;
 800b2c0:	bf00      	nop
 800b2c2:	e004      	b.n	800b2ce <LmHandlerPackagesNotify+0xd6>
          break;
 800b2c4:	bf00      	nop
 800b2c6:	e002      	b.n	800b2ce <LmHandlerPackagesNotify+0xd6>
          break;
 800b2c8:	bf00      	nop
 800b2ca:	e000      	b.n	800b2ce <LmHandlerPackagesNotify+0xd6>
          break;
 800b2cc:	bf00      	nop
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800b2ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b2d2:	b2db      	uxtb	r3, r3
 800b2d4:	3301      	adds	r3, #1
 800b2d6:	b2db      	uxtb	r3, r3
 800b2d8:	73fb      	strb	r3, [r7, #15]
 800b2da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b2de:	2b04      	cmp	r3, #4
 800b2e0:	dd93      	ble.n	800b20a <LmHandlerPackagesNotify+0x12>
  }
}
 800b2e2:	bf00      	nop
 800b2e4:	bf00      	nop
 800b2e6:	3710      	adds	r7, #16
 800b2e8:	46bd      	mov	sp, r7
 800b2ea:	bd80      	pop	{r7, pc}
 800b2ec:	20000364 	.word	0x20000364

0800b2f0 <DisplayClassUpdate>:

static void DisplayClassUpdate(DeviceClass_t deviceClass)
{
 800b2f0:	b580      	push	{r7, lr}
 800b2f2:	b084      	sub	sp, #16
 800b2f4:	af02      	add	r7, sp, #8
 800b2f6:	4603      	mov	r3, r0
 800b2f8:	71fb      	strb	r3, [r7, #7]
  MW_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800b2fa:	79fb      	ldrb	r3, [r7, #7]
 800b2fc:	4a06      	ldr	r2, [pc, #24]	; (800b318 <DisplayClassUpdate+0x28>)
 800b2fe:	5cd3      	ldrb	r3, [r2, r3]
 800b300:	9300      	str	r3, [sp, #0]
 800b302:	4b06      	ldr	r3, [pc, #24]	; (800b31c <DisplayClassUpdate+0x2c>)
 800b304:	2200      	movs	r2, #0
 800b306:	2100      	movs	r1, #0
 800b308:	2002      	movs	r0, #2
 800b30a:	f00d fe43 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
}
 800b30e:	bf00      	nop
 800b310:	3708      	adds	r7, #8
 800b312:	46bd      	mov	sp, r7
 800b314:	bd80      	pop	{r7, pc}
 800b316:	bf00      	nop
 800b318:	0801ad68 	.word	0x0801ad68
 800b31c:	0801ad4c 	.word	0x0801ad4c

0800b320 <LmphCompliancePackageFactory>:
  .OnDeviceTimeRequest =        NULL,                           /* To be initialized by LmHandler */
};

/* Exported functions ---------------------------------------------------------*/
LmhPackage_t *LmphCompliancePackageFactory(void)
{
 800b320:	b480      	push	{r7}
 800b322:	af00      	add	r7, sp, #0
  return &LmhpCompliancePackage;
 800b324:	4b02      	ldr	r3, [pc, #8]	; (800b330 <LmphCompliancePackageFactory+0x10>)
}
 800b326:	4618      	mov	r0, r3
 800b328:	46bd      	mov	sp, r7
 800b32a:	bc80      	pop	{r7}
 800b32c:	4770      	bx	lr
 800b32e:	bf00      	nop
 800b330:	2000017c 	.word	0x2000017c

0800b334 <LmhpComplianceInit>:

/* Private  functions ---------------------------------------------------------*/
static void LmhpComplianceInit(void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize)
{
 800b334:	b480      	push	{r7}
 800b336:	b085      	sub	sp, #20
 800b338:	af00      	add	r7, sp, #0
 800b33a:	60f8      	str	r0, [r7, #12]
 800b33c:	60b9      	str	r1, [r7, #8]
 800b33e:	4613      	mov	r3, r2
 800b340:	71fb      	strb	r3, [r7, #7]
  if ((params != NULL) && (dataBuffer != NULL))
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d00f      	beq.n	800b368 <LmhpComplianceInit+0x34>
 800b348:	68bb      	ldr	r3, [r7, #8]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d00c      	beq.n	800b368 <LmhpComplianceInit+0x34>
  {
    LmhpComplianceParams = (LmhpComplianceParams_t *)params;
 800b34e:	4a0c      	ldr	r2, [pc, #48]	; (800b380 <LmhpComplianceInit+0x4c>)
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	6013      	str	r3, [r2, #0]
    ComplianceTestState.DataBuffer = dataBuffer;
 800b354:	4a0b      	ldr	r2, [pc, #44]	; (800b384 <LmhpComplianceInit+0x50>)
 800b356:	68bb      	ldr	r3, [r7, #8]
 800b358:	6093      	str	r3, [r2, #8]
    ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800b35a:	4a0a      	ldr	r2, [pc, #40]	; (800b384 <LmhpComplianceInit+0x50>)
 800b35c:	79fb      	ldrb	r3, [r7, #7]
 800b35e:	7193      	strb	r3, [r2, #6]
    ComplianceTestState.Initialized = true;
 800b360:	4b08      	ldr	r3, [pc, #32]	; (800b384 <LmhpComplianceInit+0x50>)
 800b362:	2201      	movs	r2, #1
 800b364:	701a      	strb	r2, [r3, #0]
 800b366:	e006      	b.n	800b376 <LmhpComplianceInit+0x42>
  }
  else
  {
    LmhpComplianceParams = NULL;
 800b368:	4b05      	ldr	r3, [pc, #20]	; (800b380 <LmhpComplianceInit+0x4c>)
 800b36a:	2200      	movs	r2, #0
 800b36c:	601a      	str	r2, [r3, #0]
    ComplianceTestState.Initialized = false;
 800b36e:	4b05      	ldr	r3, [pc, #20]	; (800b384 <LmhpComplianceInit+0x50>)
 800b370:	2200      	movs	r2, #0
 800b372:	701a      	strb	r2, [r3, #0]
  }
}
 800b374:	bf00      	nop
 800b376:	bf00      	nop
 800b378:	3714      	adds	r7, #20
 800b37a:	46bd      	mov	sp, r7
 800b37c:	bc80      	pop	{r7}
 800b37e:	4770      	bx	lr
 800b380:	200004f0 	.word	0x200004f0
 800b384:	200004dc 	.word	0x200004dc

0800b388 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized(void)
{
 800b388:	b480      	push	{r7}
 800b38a:	af00      	add	r7, sp, #0
  return ComplianceTestState.Initialized;
 800b38c:	4b02      	ldr	r3, [pc, #8]	; (800b398 <LmhpComplianceIsInitialized+0x10>)
 800b38e:	781b      	ldrb	r3, [r3, #0]
}
 800b390:	4618      	mov	r0, r3
 800b392:	46bd      	mov	sp, r7
 800b394:	bc80      	pop	{r7}
 800b396:	4770      	bx	lr
 800b398:	200004dc 	.word	0x200004dc

0800b39c <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning(void)
{
 800b39c:	b480      	push	{r7}
 800b39e:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 800b3a0:	4b07      	ldr	r3, [pc, #28]	; (800b3c0 <LmhpComplianceIsRunning+0x24>)
 800b3a2:	781b      	ldrb	r3, [r3, #0]
 800b3a4:	f083 0301 	eor.w	r3, r3, #1
 800b3a8:	b2db      	uxtb	r3, r3
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d001      	beq.n	800b3b2 <LmhpComplianceIsRunning+0x16>
  {
    return false;
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	e001      	b.n	800b3b6 <LmhpComplianceIsRunning+0x1a>
  }

  return ComplianceTestState.IsRunning;
 800b3b2:	4b03      	ldr	r3, [pc, #12]	; (800b3c0 <LmhpComplianceIsRunning+0x24>)
 800b3b4:	785b      	ldrb	r3, [r3, #1]
}
 800b3b6:	4618      	mov	r0, r3
 800b3b8:	46bd      	mov	sp, r7
 800b3ba:	bc80      	pop	{r7}
 800b3bc:	4770      	bx	lr
 800b3be:	bf00      	nop
 800b3c0:	200004dc 	.word	0x200004dc

0800b3c4 <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 800b3c4:	b480      	push	{r7}
 800b3c6:	b083      	sub	sp, #12
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800b3cc:	4b0f      	ldr	r3, [pc, #60]	; (800b40c <LmhpComplianceOnMcpsConfirm+0x48>)
 800b3ce:	781b      	ldrb	r3, [r3, #0]
 800b3d0:	f083 0301 	eor.w	r3, r3, #1
 800b3d4:	b2db      	uxtb	r3, r3
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d112      	bne.n	800b400 <LmhpComplianceOnMcpsConfirm+0x3c>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 800b3da:	4b0c      	ldr	r3, [pc, #48]	; (800b40c <LmhpComplianceOnMcpsConfirm+0x48>)
 800b3dc:	785b      	ldrb	r3, [r3, #1]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d00f      	beq.n	800b402 <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	781b      	ldrb	r3, [r3, #0]
  if ((ComplianceTestState.IsRunning == true) &&
 800b3e6:	2b01      	cmp	r3, #1
 800b3e8:	d10b      	bne.n	800b402 <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->AckReceived != 0))
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	791b      	ldrb	r3, [r3, #4]
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d007      	beq.n	800b402 <LmhpComplianceOnMcpsConfirm+0x3e>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 800b3f2:	4b06      	ldr	r3, [pc, #24]	; (800b40c <LmhpComplianceOnMcpsConfirm+0x48>)
 800b3f4:	899b      	ldrh	r3, [r3, #12]
 800b3f6:	3301      	adds	r3, #1
 800b3f8:	b29a      	uxth	r2, r3
 800b3fa:	4b04      	ldr	r3, [pc, #16]	; (800b40c <LmhpComplianceOnMcpsConfirm+0x48>)
 800b3fc:	819a      	strh	r2, [r3, #12]
 800b3fe:	e000      	b.n	800b402 <LmhpComplianceOnMcpsConfirm+0x3e>
    return;
 800b400:	bf00      	nop
  }
}
 800b402:	370c      	adds	r7, #12
 800b404:	46bd      	mov	sp, r7
 800b406:	bc80      	pop	{r7}
 800b408:	4770      	bx	lr
 800b40a:	bf00      	nop
 800b40c:	200004dc 	.word	0x200004dc

0800b410 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 800b410:	b480      	push	{r7}
 800b412:	b083      	sub	sp, #12
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800b418:	4b0d      	ldr	r3, [pc, #52]	; (800b450 <LmhpComplianceOnMlmeConfirm+0x40>)
 800b41a:	781b      	ldrb	r3, [r3, #0]
 800b41c:	f083 0301 	eor.w	r3, r3, #1
 800b420:	b2db      	uxtb	r3, r3
 800b422:	2b00      	cmp	r3, #0
 800b424:	d10f      	bne.n	800b446 <LmhpComplianceOnMlmeConfirm+0x36>
  {
    return;
  }

  if (mlmeConfirm->MlmeRequest == MLME_LINK_CHECK)
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	781b      	ldrb	r3, [r3, #0]
 800b42a:	2b04      	cmp	r3, #4
 800b42c:	d10c      	bne.n	800b448 <LmhpComplianceOnMlmeConfirm+0x38>
  {
    ComplianceTestState.LinkCheck = true;
 800b42e:	4b08      	ldr	r3, [pc, #32]	; (800b450 <LmhpComplianceOnMlmeConfirm+0x40>)
 800b430:	2201      	movs	r2, #1
 800b432:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	7a1a      	ldrb	r2, [r3, #8]
 800b438:	4b05      	ldr	r3, [pc, #20]	; (800b450 <LmhpComplianceOnMlmeConfirm+0x40>)
 800b43a:	73da      	strb	r2, [r3, #15]
    ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	7a5a      	ldrb	r2, [r3, #9]
 800b440:	4b03      	ldr	r3, [pc, #12]	; (800b450 <LmhpComplianceOnMlmeConfirm+0x40>)
 800b442:	741a      	strb	r2, [r3, #16]
 800b444:	e000      	b.n	800b448 <LmhpComplianceOnMlmeConfirm+0x38>
    return;
 800b446:	bf00      	nop
  }
}
 800b448:	370c      	adds	r7, #12
 800b44a:	46bd      	mov	sp, r7
 800b44c:	bc80      	pop	{r7}
 800b44e:	4770      	bx	lr
 800b450:	200004dc 	.word	0x200004dc

0800b454 <LmhpComplianceTxProcess>:

static LmHandlerErrorStatus_t LmhpComplianceTxProcess(void)
{
 800b454:	b590      	push	{r4, r7, lr}
 800b456:	b085      	sub	sp, #20
 800b458:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 800b45a:	4b30      	ldr	r3, [pc, #192]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b45c:	781b      	ldrb	r3, [r3, #0]
 800b45e:	f083 0301 	eor.w	r3, r3, #1
 800b462:	b2db      	uxtb	r3, r3
 800b464:	2b00      	cmp	r3, #0
 800b466:	d002      	beq.n	800b46e <LmhpComplianceTxProcess+0x1a>
  {
    return LORAMAC_HANDLER_ERROR;
 800b468:	f04f 33ff 	mov.w	r3, #4294967295
 800b46c:	e052      	b.n	800b514 <LmhpComplianceTxProcess+0xc0>
  }

  if (ComplianceTestState.LinkCheck == true)
 800b46e:	4b2b      	ldr	r3, [pc, #172]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b470:	7b9b      	ldrb	r3, [r3, #14]
 800b472:	2b00      	cmp	r3, #0
 800b474:	d019      	beq.n	800b4aa <LmhpComplianceTxProcess+0x56>
  {
    ComplianceTestState.LinkCheck = false;
 800b476:	4b29      	ldr	r3, [pc, #164]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b478:	2200      	movs	r2, #0
 800b47a:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DataBufferSize = 3;
 800b47c:	4b27      	ldr	r3, [pc, #156]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b47e:	2203      	movs	r2, #3
 800b480:	71da      	strb	r2, [r3, #7]
    ComplianceTestState.DataBuffer[0] = 5;
 800b482:	4b26      	ldr	r3, [pc, #152]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b484:	689b      	ldr	r3, [r3, #8]
 800b486:	2205      	movs	r2, #5
 800b488:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 800b48a:	4b24      	ldr	r3, [pc, #144]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b48c:	689b      	ldr	r3, [r3, #8]
 800b48e:	3301      	adds	r3, #1
 800b490:	4a22      	ldr	r2, [pc, #136]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b492:	7bd2      	ldrb	r2, [r2, #15]
 800b494:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 800b496:	4b21      	ldr	r3, [pc, #132]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b498:	689b      	ldr	r3, [r3, #8]
 800b49a:	3302      	adds	r3, #2
 800b49c:	4a1f      	ldr	r2, [pc, #124]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b49e:	7c12      	ldrb	r2, [r2, #16]
 800b4a0:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.State = 1;
 800b4a2:	4b1e      	ldr	r3, [pc, #120]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b4a4:	2201      	movs	r2, #1
 800b4a6:	709a      	strb	r2, [r3, #2]
 800b4a8:	e01c      	b.n	800b4e4 <LmhpComplianceTxProcess+0x90>
  }
  else
  {
    switch (ComplianceTestState.State)
 800b4aa:	4b1c      	ldr	r3, [pc, #112]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b4ac:	789b      	ldrb	r3, [r3, #2]
 800b4ae:	2b01      	cmp	r3, #1
 800b4b0:	d005      	beq.n	800b4be <LmhpComplianceTxProcess+0x6a>
 800b4b2:	2b04      	cmp	r3, #4
 800b4b4:	d116      	bne.n	800b4e4 <LmhpComplianceTxProcess+0x90>
    {
      case 4:
        ComplianceTestState.State = 1;
 800b4b6:	4b19      	ldr	r3, [pc, #100]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b4b8:	2201      	movs	r2, #1
 800b4ba:	709a      	strb	r2, [r3, #2]
        break;
 800b4bc:	e012      	b.n	800b4e4 <LmhpComplianceTxProcess+0x90>
      case 1:
        ComplianceTestState.DataBufferSize = 2;
 800b4be:	4b17      	ldr	r3, [pc, #92]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b4c0:	2202      	movs	r2, #2
 800b4c2:	71da      	strb	r2, [r3, #7]
        ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 800b4c4:	4b15      	ldr	r3, [pc, #84]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b4c6:	899b      	ldrh	r3, [r3, #12]
 800b4c8:	0a1b      	lsrs	r3, r3, #8
 800b4ca:	b29a      	uxth	r2, r3
 800b4cc:	4b13      	ldr	r3, [pc, #76]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b4ce:	689b      	ldr	r3, [r3, #8]
 800b4d0:	b2d2      	uxtb	r2, r2
 800b4d2:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 800b4d4:	4b11      	ldr	r3, [pc, #68]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b4d6:	899a      	ldrh	r2, [r3, #12]
 800b4d8:	4b10      	ldr	r3, [pc, #64]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b4da:	689b      	ldr	r3, [r3, #8]
 800b4dc:	3301      	adds	r3, #1
 800b4de:	b2d2      	uxtb	r2, r2
 800b4e0:	701a      	strb	r2, [r3, #0]
        break;
 800b4e2:	bf00      	nop
    }
  }
  LmHandlerAppData_t appData =
 800b4e4:	23e0      	movs	r3, #224	; 0xe0
 800b4e6:	723b      	strb	r3, [r7, #8]
  {
    .Buffer = ComplianceTestState.DataBuffer,
    .BufferSize = ComplianceTestState.DataBufferSize,
 800b4e8:	4b0c      	ldr	r3, [pc, #48]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b4ea:	79db      	ldrb	r3, [r3, #7]
  LmHandlerAppData_t appData =
 800b4ec:	727b      	strb	r3, [r7, #9]
    .Buffer = ComplianceTestState.DataBuffer,
 800b4ee:	4b0b      	ldr	r3, [pc, #44]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b4f0:	689b      	ldr	r3, [r3, #8]
  LmHandlerAppData_t appData =
 800b4f2:	60fb      	str	r3, [r7, #12]
    .Port = COMPLIANCE_PORT
  };
  TimerTime_t nextTxIn = 0;
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	607b      	str	r3, [r7, #4]

  /* Schedule next transmission */
  TimerStart(&ComplianceTxNextPacketTimer);
 800b4f8:	4809      	ldr	r0, [pc, #36]	; (800b520 <LmhpComplianceTxProcess+0xcc>)
 800b4fa:	f00e fb55 	bl	8019ba8 <UTIL_TIMER_Start>

  return LmhpCompliancePackage.OnSendRequest(&appData, (LmHandlerMsgTypes_t)ComplianceTestState.IsTxConfirmed, &nextTxIn,
 800b4fe:	4b09      	ldr	r3, [pc, #36]	; (800b524 <LmhpComplianceTxProcess+0xd0>)
 800b500:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800b502:	4b06      	ldr	r3, [pc, #24]	; (800b51c <LmhpComplianceTxProcess+0xc8>)
 800b504:	791b      	ldrb	r3, [r3, #4]
 800b506:	4619      	mov	r1, r3
 800b508:	1d3a      	adds	r2, r7, #4
 800b50a:	f107 0008 	add.w	r0, r7, #8
 800b50e:	2301      	movs	r3, #1
 800b510:	47a0      	blx	r4
 800b512:	4603      	mov	r3, r0
                                             true);
}
 800b514:	4618      	mov	r0, r3
 800b516:	3714      	adds	r7, #20
 800b518:	46bd      	mov	sp, r7
 800b51a:	bd90      	pop	{r4, r7, pc}
 800b51c:	200004dc 	.word	0x200004dc
 800b520:	200004c4 	.word	0x200004c4
 800b524:	2000017c 	.word	0x2000017c

0800b528 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication(McpsIndication_t *mcpsIndication)
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b0a2      	sub	sp, #136	; 0x88
 800b52c:	af02      	add	r7, sp, #8
 800b52e:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800b530:	4bae      	ldr	r3, [pc, #696]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b532:	781b      	ldrb	r3, [r3, #0]
 800b534:	f083 0301 	eor.w	r3, r3, #1
 800b538:	b2db      	uxtb	r3, r3
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	f040 81be 	bne.w	800b8bc <LmhpComplianceOnMcpsIndication+0x394>
  {
    return;
  }

  if (mcpsIndication->RxData == false)
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	7b5b      	ldrb	r3, [r3, #13]
 800b544:	f083 0301 	eor.w	r3, r3, #1
 800b548:	b2db      	uxtb	r3, r3
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	f040 81b8 	bne.w	800b8c0 <LmhpComplianceOnMcpsIndication+0x398>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 800b550:	4ba6      	ldr	r3, [pc, #664]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b552:	785b      	ldrb	r3, [r3, #1]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d00c      	beq.n	800b572 <LmhpComplianceOnMcpsIndication+0x4a>
      (mcpsIndication->AckReceived == 0))
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	7c9b      	ldrb	r3, [r3, #18]
 800b55c:	f083 0301 	eor.w	r3, r3, #1
 800b560:	b2db      	uxtb	r3, r3
  if ((ComplianceTestState.IsRunning == true) &&
 800b562:	2b00      	cmp	r3, #0
 800b564:	d005      	beq.n	800b572 <LmhpComplianceOnMcpsIndication+0x4a>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 800b566:	4ba1      	ldr	r3, [pc, #644]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b568:	899b      	ldrh	r3, [r3, #12]
 800b56a:	3301      	adds	r3, #1
 800b56c:	b29a      	uxth	r2, r3
 800b56e:	4b9f      	ldr	r3, [pc, #636]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b570:	819a      	strh	r2, [r3, #12]
  }

  if (mcpsIndication->Port != COMPLIANCE_PORT)
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	78db      	ldrb	r3, [r3, #3]
 800b576:	2be0      	cmp	r3, #224	; 0xe0
 800b578:	f040 81a4 	bne.w	800b8c4 <LmhpComplianceOnMcpsIndication+0x39c>
  {
    return;
  }

  if (ComplianceTestState.IsRunning == false)
 800b57c:	4b9b      	ldr	r3, [pc, #620]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b57e:	785b      	ldrb	r3, [r3, #1]
 800b580:	f083 0301 	eor.w	r3, r3, #1
 800b584:	b2db      	uxtb	r3, r3
 800b586:	2b00      	cmp	r3, #0
 800b588:	d060      	beq.n	800b64c <LmhpComplianceOnMcpsIndication+0x124>
  {
    /* Check compliance test enable command (i) */
    if ((mcpsIndication->BufferSize == 4) &&
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	7b1b      	ldrb	r3, [r3, #12]
 800b58e:	2b04      	cmp	r3, #4
 800b590:	f040 819d 	bne.w	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[0] == 0x01) &&
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	689b      	ldr	r3, [r3, #8]
 800b598:	781b      	ldrb	r3, [r3, #0]
    if ((mcpsIndication->BufferSize == 4) &&
 800b59a:	2b01      	cmp	r3, #1
 800b59c:	f040 8197 	bne.w	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[1] == 0x01) &&
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	689b      	ldr	r3, [r3, #8]
 800b5a4:	3301      	adds	r3, #1
 800b5a6:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[0] == 0x01) &&
 800b5a8:	2b01      	cmp	r3, #1
 800b5aa:	f040 8190 	bne.w	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[2] == 0x01) &&
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	689b      	ldr	r3, [r3, #8]
 800b5b2:	3302      	adds	r3, #2
 800b5b4:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[1] == 0x01) &&
 800b5b6:	2b01      	cmp	r3, #1
 800b5b8:	f040 8189 	bne.w	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[3] == 0x01))
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	689b      	ldr	r3, [r3, #8]
 800b5c0:	3303      	adds	r3, #3
 800b5c2:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[2] == 0x01) &&
 800b5c4:	2b01      	cmp	r3, #1
 800b5c6:	f040 8182 	bne.w	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
    {
      MibRequestConfirm_t mibReq;

      /* Initialize compliance test mode context */
      ComplianceTestState.IsTxConfirmed = false;
 800b5ca:	4b88      	ldr	r3, [pc, #544]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b5cc:	2200      	movs	r2, #0
 800b5ce:	711a      	strb	r2, [r3, #4]
      ComplianceTestState.Port = 224;
 800b5d0:	4b86      	ldr	r3, [pc, #536]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b5d2:	22e0      	movs	r2, #224	; 0xe0
 800b5d4:	715a      	strb	r2, [r3, #5]
      ComplianceTestState.DataBufferSize = 2;
 800b5d6:	4b85      	ldr	r3, [pc, #532]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b5d8:	2202      	movs	r2, #2
 800b5da:	71da      	strb	r2, [r3, #7]
      ComplianceTestState.DownLinkCounter = 0;
 800b5dc:	4b83      	ldr	r3, [pc, #524]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b5de:	2200      	movs	r2, #0
 800b5e0:	819a      	strh	r2, [r3, #12]
      ComplianceTestState.LinkCheck = false;
 800b5e2:	4b82      	ldr	r3, [pc, #520]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	739a      	strb	r2, [r3, #14]
      ComplianceTestState.DemodMargin = 0;
 800b5e8:	4b80      	ldr	r3, [pc, #512]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	73da      	strb	r2, [r3, #15]
      ComplianceTestState.NbGateways = 0;
 800b5ee:	4b7f      	ldr	r3, [pc, #508]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	741a      	strb	r2, [r3, #16]
      ComplianceTestState.IsRunning = true;
 800b5f4:	4b7d      	ldr	r3, [pc, #500]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b5f6:	2201      	movs	r2, #1
 800b5f8:	705a      	strb	r2, [r3, #1]
      ComplianceTestState.State = 1;
 800b5fa:	4b7c      	ldr	r3, [pc, #496]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b5fc:	2201      	movs	r2, #1
 800b5fe:	709a      	strb	r2, [r3, #2]

      /* Enable ADR while in compliance test mode */
      mibReq.Type = MIB_ADR;
 800b600:	2304      	movs	r3, #4
 800b602:	723b      	strb	r3, [r7, #8]
      mibReq.Param.AdrEnable = true;
 800b604:	2301      	movs	r3, #1
 800b606:	733b      	strb	r3, [r7, #12]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800b608:	f107 0308 	add.w	r3, r7, #8
 800b60c:	4618      	mov	r0, r3
 800b60e:	f004 fa05 	bl	800fa1c <LoRaMacMibSetRequestConfirm>

      /* Disable duty cycle enforcement while in compliance test mode */
      LoRaMacTestSetDutyCycleOn(false);
 800b612:	2000      	movs	r0, #0
 800b614:	f004 ffd0 	bl	80105b8 <LoRaMacTestSetDutyCycleOn>

      /* Stop peripherals */
      if (LmhpComplianceParams->StopPeripherals != NULL)
 800b618:	4b75      	ldr	r3, [pc, #468]	; (800b7f0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	685b      	ldr	r3, [r3, #4]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d003      	beq.n	800b62a <LmhpComplianceOnMcpsIndication+0x102>
      {
        LmhpComplianceParams->StopPeripherals();
 800b622:	4b73      	ldr	r3, [pc, #460]	; (800b7f0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	685b      	ldr	r3, [r3, #4]
 800b628:	4798      	blx	r3
      }
      /* Initialize compliance protocol transmission timer */
      TimerInit(&ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent);
 800b62a:	2300      	movs	r3, #0
 800b62c:	9300      	str	r3, [sp, #0]
 800b62e:	4b71      	ldr	r3, [pc, #452]	; (800b7f4 <LmhpComplianceOnMcpsIndication+0x2cc>)
 800b630:	2200      	movs	r2, #0
 800b632:	f04f 31ff 	mov.w	r1, #4294967295
 800b636:	4870      	ldr	r0, [pc, #448]	; (800b7f8 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800b638:	f00e fa80 	bl	8019b3c <UTIL_TIMER_Create>
      TimerSetValue(&ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE);
 800b63c:	f241 3188 	movw	r1, #5000	; 0x1388
 800b640:	486d      	ldr	r0, [pc, #436]	; (800b7f8 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800b642:	f00e fb8f 	bl	8019d64 <UTIL_TIMER_SetPeriod>

      /* Confirm compliance test protocol activation */
      LmhpComplianceTxProcess();
 800b646:	f7ff ff05 	bl	800b454 <LmhpComplianceTxProcess>
 800b64a:	e140      	b.n	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
    }
  }
  else
  {
    /* Parse compliance test protocol */
    ComplianceTestState.State = mcpsIndication->Buffer[0];
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	689b      	ldr	r3, [r3, #8]
 800b650:	781a      	ldrb	r2, [r3, #0]
 800b652:	4b66      	ldr	r3, [pc, #408]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b654:	709a      	strb	r2, [r3, #2]
    switch (ComplianceTestState.State)
 800b656:	4b65      	ldr	r3, [pc, #404]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b658:	789b      	ldrb	r3, [r3, #2]
 800b65a:	2b0a      	cmp	r3, #10
 800b65c:	f200 8134 	bhi.w	800b8c8 <LmhpComplianceOnMcpsIndication+0x3a0>
 800b660:	a201      	add	r2, pc, #4	; (adr r2, 800b668 <LmhpComplianceOnMcpsIndication+0x140>)
 800b662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b666:	bf00      	nop
 800b668:	0800b695 	.word	0x0800b695
 800b66c:	0800b6df 	.word	0x0800b6df
 800b670:	0800b6e7 	.word	0x0800b6e7
 800b674:	0800b6f5 	.word	0x0800b6f5
 800b678:	0800b703 	.word	0x0800b703
 800b67c:	0800b75b 	.word	0x0800b75b
 800b680:	0800b76d 	.word	0x0800b76d
 800b684:	0800b7bd 	.word	0x0800b7bd
 800b688:	0800b875 	.word	0x0800b875
 800b68c:	0800b887 	.word	0x0800b887
 800b690:	0800b8a1 	.word	0x0800b8a1
    {
      case 0: /* Check compliance test disable command (ii) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 800b694:	4858      	ldr	r0, [pc, #352]	; (800b7f8 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800b696:	f00e faf5 	bl	8019c84 <UTIL_TIMER_Stop>

        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 800b69a:	4b54      	ldr	r3, [pc, #336]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b69c:	2200      	movs	r2, #0
 800b69e:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 800b6a0:	4b52      	ldr	r3, [pc, #328]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b6a2:	2200      	movs	r2, #0
 800b6a4:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 800b6a6:	2304      	movs	r3, #4
 800b6a8:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800b6aa:	4b51      	ldr	r3, [pc, #324]	; (800b7f0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	781b      	ldrb	r3, [r3, #0]
 800b6b0:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800b6b2:	f107 0308 	add.w	r3, r7, #8
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	f004 f9b0 	bl	800fa1c <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 800b6bc:	4b4c      	ldr	r3, [pc, #304]	; (800b7f0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	785b      	ldrb	r3, [r3, #1]
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	f004 ff78 	bl	80105b8 <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 800b6c8:	4b49      	ldr	r3, [pc, #292]	; (800b7f0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	689b      	ldr	r3, [r3, #8]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	f000 80fc 	beq.w	800b8cc <LmhpComplianceOnMcpsIndication+0x3a4>
        {
          LmhpComplianceParams->StartPeripherals();
 800b6d4:	4b46      	ldr	r3, [pc, #280]	; (800b7f0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	689b      	ldr	r3, [r3, #8]
 800b6da:	4798      	blx	r3
        }
      }
      break;
 800b6dc:	e0f6      	b.n	800b8cc <LmhpComplianceOnMcpsIndication+0x3a4>
      case 1: /* (iii, iv) */
        ComplianceTestState.DataBufferSize = 2;
 800b6de:	4b43      	ldr	r3, [pc, #268]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b6e0:	2202      	movs	r2, #2
 800b6e2:	71da      	strb	r2, [r3, #7]
        break;
 800b6e4:	e0f3      	b.n	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
      case 2: /* Enable confirmed messages (v) */
        ComplianceTestState.IsTxConfirmed = true;
 800b6e6:	4b41      	ldr	r3, [pc, #260]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b6e8:	2201      	movs	r2, #1
 800b6ea:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 800b6ec:	4b3f      	ldr	r3, [pc, #252]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b6ee:	2201      	movs	r2, #1
 800b6f0:	709a      	strb	r2, [r3, #2]
        break;
 800b6f2:	e0ec      	b.n	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
      case 3:  /* Disable confirmed messages (vi) */
        ComplianceTestState.IsTxConfirmed = false;
 800b6f4:	4b3d      	ldr	r3, [pc, #244]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 800b6fa:	4b3c      	ldr	r3, [pc, #240]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b6fc:	2201      	movs	r2, #1
 800b6fe:	709a      	strb	r2, [r3, #2]
        break;
 800b700:	e0e5      	b.n	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
      case 4: /* (vii) */
        ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	7b1a      	ldrb	r2, [r3, #12]
 800b706:	4b39      	ldr	r3, [pc, #228]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b708:	71da      	strb	r2, [r3, #7]

        ComplianceTestState.DataBuffer[0] = 4;
 800b70a:	4b38      	ldr	r3, [pc, #224]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b70c:	689b      	ldr	r3, [r3, #8]
 800b70e:	2204      	movs	r2, #4
 800b710:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 800b712:	2301      	movs	r3, #1
 800b714:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800b718:	e012      	b.n	800b740 <LmhpComplianceOnMcpsIndication+0x218>
        {
          ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	689a      	ldr	r2, [r3, #8]
 800b71e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800b722:	4413      	add	r3, r2
 800b724:	781a      	ldrb	r2, [r3, #0]
 800b726:	4b31      	ldr	r3, [pc, #196]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b728:	6899      	ldr	r1, [r3, #8]
 800b72a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800b72e:	440b      	add	r3, r1
 800b730:	3201      	adds	r2, #1
 800b732:	b2d2      	uxtb	r2, r2
 800b734:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 800b736:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800b73a:	3301      	adds	r3, #1
 800b73c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800b740:	4b2a      	ldr	r3, [pc, #168]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b742:	799a      	ldrb	r2, [r3, #6]
 800b744:	4b29      	ldr	r3, [pc, #164]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b746:	79db      	ldrb	r3, [r3, #7]
 800b748:	4293      	cmp	r3, r2
 800b74a:	bf28      	it	cs
 800b74c:	4613      	movcs	r3, r2
 800b74e:	b2db      	uxtb	r3, r3
 800b750:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800b754:	429a      	cmp	r2, r3
 800b756:	d3e0      	bcc.n	800b71a <LmhpComplianceOnMcpsIndication+0x1f2>
        }
        break;
 800b758:	e0b9      	b.n	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
      case 5: /* (viii) */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_LINK_CHECK;
 800b75a:	2304      	movs	r3, #4
 800b75c:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

        LoRaMacMlmeRequest(&mlmeReq);
 800b760:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800b764:	4618      	mov	r0, r3
 800b766:	f004 fce5 	bl	8010134 <LoRaMacMlmeRequest>
      }
      break;
 800b76a:	e0b0      	b.n	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
      case 6: /* (ix) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 800b76c:	4822      	ldr	r0, [pc, #136]	; (800b7f8 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800b76e:	f00e fa89 	bl	8019c84 <UTIL_TIMER_Stop>

        /* Disable TestMode and revert back to normal operation */
        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 800b772:	4b1e      	ldr	r3, [pc, #120]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b774:	2200      	movs	r2, #0
 800b776:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 800b778:	4b1c      	ldr	r3, [pc, #112]	; (800b7ec <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b77a:	2200      	movs	r2, #0
 800b77c:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 800b77e:	2304      	movs	r3, #4
 800b780:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800b782:	4b1b      	ldr	r3, [pc, #108]	; (800b7f0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	781b      	ldrb	r3, [r3, #0]
 800b788:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800b78a:	f107 0308 	add.w	r3, r7, #8
 800b78e:	4618      	mov	r0, r3
 800b790:	f004 f944 	bl	800fa1c <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 800b794:	4b16      	ldr	r3, [pc, #88]	; (800b7f0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	785b      	ldrb	r3, [r3, #1]
 800b79a:	4618      	mov	r0, r3
 800b79c:	f004 ff0c 	bl	80105b8 <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 800b7a0:	4b13      	ldr	r3, [pc, #76]	; (800b7f0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	689b      	ldr	r3, [r3, #8]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d003      	beq.n	800b7b2 <LmhpComplianceOnMcpsIndication+0x28a>
        {
          LmhpComplianceParams->StartPeripherals();
 800b7aa:	4b11      	ldr	r3, [pc, #68]	; (800b7f0 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	689b      	ldr	r3, [r3, #8]
 800b7b0:	4798      	blx	r3
        }

        LmhpCompliancePackage.OnJoinRequest(ACTIVATION_TYPE_OTAA);
 800b7b2:	4b12      	ldr	r3, [pc, #72]	; (800b7fc <LmhpComplianceOnMcpsIndication+0x2d4>)
 800b7b4:	6a1b      	ldr	r3, [r3, #32]
 800b7b6:	2002      	movs	r0, #2
 800b7b8:	4798      	blx	r3
      }
      break;
 800b7ba:	e088      	b.n	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
      case 7: /* (x) */
      {
        MlmeReq_t mlmeReq;
        if (mcpsIndication->BufferSize == 3)
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	7b1b      	ldrb	r3, [r3, #12]
 800b7c0:	2b03      	cmp	r3, #3
 800b7c2:	d11d      	bne.n	800b800 <LmhpComplianceOnMcpsIndication+0x2d8>
        {
          mlmeReq.Type = MLME_TXCW;
 800b7c4:	2305      	movs	r3, #5
 800b7c6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	689b      	ldr	r3, [r3, #8]
 800b7ce:	3301      	adds	r3, #1
 800b7d0:	781b      	ldrb	r3, [r3, #0]
 800b7d2:	021b      	lsls	r3, r3, #8
 800b7d4:	b21a      	sxth	r2, r3
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	689b      	ldr	r3, [r3, #8]
 800b7da:	3302      	adds	r3, #2
 800b7dc:	781b      	ldrb	r3, [r3, #0]
 800b7de:	b21b      	sxth	r3, r3
 800b7e0:	4313      	orrs	r3, r2
 800b7e2:	b21b      	sxth	r3, r3
 800b7e4:	b29b      	uxth	r3, r3
 800b7e6:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 800b7ea:	e03a      	b.n	800b862 <LmhpComplianceOnMcpsIndication+0x33a>
 800b7ec:	200004dc 	.word	0x200004dc
 800b7f0:	200004f0 	.word	0x200004f0
 800b7f4:	0800b8e5 	.word	0x0800b8e5
 800b7f8:	200004c4 	.word	0x200004c4
 800b7fc:	2000017c 	.word	0x2000017c
        }
        else if (mcpsIndication->BufferSize == 7)
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	7b1b      	ldrb	r3, [r3, #12]
 800b804:	2b07      	cmp	r3, #7
 800b806:	d12c      	bne.n	800b862 <LmhpComplianceOnMcpsIndication+0x33a>
        {
          mlmeReq.Type = MLME_TXCW_1;
 800b808:	2306      	movs	r3, #6
 800b80a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	689b      	ldr	r3, [r3, #8]
 800b812:	3301      	adds	r3, #1
 800b814:	781b      	ldrb	r3, [r3, #0]
 800b816:	021b      	lsls	r3, r3, #8
 800b818:	b21a      	sxth	r2, r3
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	689b      	ldr	r3, [r3, #8]
 800b81e:	3302      	adds	r3, #2
 800b820:	781b      	ldrb	r3, [r3, #0]
 800b822:	b21b      	sxth	r3, r3
 800b824:	4313      	orrs	r3, r2
 800b826:	b21b      	sxth	r3, r3
 800b828:	b29b      	uxth	r3, r3
 800b82a:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
          mlmeReq.Req.TxCw.Frequency = (uint32_t)((mcpsIndication->Buffer[3] << 16) | (mcpsIndication->Buffer[4] << 8) | mcpsIndication->Buffer[5]) * 100;
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	689b      	ldr	r3, [r3, #8]
 800b832:	3303      	adds	r3, #3
 800b834:	781b      	ldrb	r3, [r3, #0]
 800b836:	041a      	lsls	r2, r3, #16
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	689b      	ldr	r3, [r3, #8]
 800b83c:	3304      	adds	r3, #4
 800b83e:	781b      	ldrb	r3, [r3, #0]
 800b840:	021b      	lsls	r3, r3, #8
 800b842:	4313      	orrs	r3, r2
 800b844:	687a      	ldr	r2, [r7, #4]
 800b846:	6892      	ldr	r2, [r2, #8]
 800b848:	3205      	adds	r2, #5
 800b84a:	7812      	ldrb	r2, [r2, #0]
 800b84c:	4313      	orrs	r3, r2
 800b84e:	461a      	mov	r2, r3
 800b850:	2364      	movs	r3, #100	; 0x64
 800b852:	fb03 f302 	mul.w	r3, r3, r2
 800b856:	65fb      	str	r3, [r7, #92]	; 0x5c
          mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	689b      	ldr	r3, [r3, #8]
 800b85c:	799b      	ldrb	r3, [r3, #6]
 800b85e:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
        }
        LoRaMacMlmeRequest(&mlmeReq);
 800b862:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800b866:	4618      	mov	r0, r3
 800b868:	f004 fc64 	bl	8010134 <LoRaMacMlmeRequest>
        ComplianceTestState.State = 1;
 800b86c:	4b19      	ldr	r3, [pc, #100]	; (800b8d4 <LmhpComplianceOnMcpsIndication+0x3ac>)
 800b86e:	2201      	movs	r2, #1
 800b870:	709a      	strb	r2, [r3, #2]
      }
      break;
 800b872:	e02c      	b.n	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
      case 8: /* Send DeviceTimeReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_DEVICE_TIME;
 800b874:	230a      	movs	r3, #10
 800b876:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

        LoRaMacMlmeRequest(&mlmeReq);
 800b87a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800b87e:	4618      	mov	r0, r3
 800b880:	f004 fc58 	bl	8010134 <LoRaMacMlmeRequest>
      }
      break;
 800b884:	e023      	b.n	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
      case 9: /* Switch end device Class */
      {
        MibRequestConfirm_t mibReq;

        mibReq.Type = MIB_DEVICE_CLASS;
 800b886:	2300      	movs	r3, #0
 800b888:	723b      	strb	r3, [r7, #8]
        /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
        mibReq.Param.Class = (DeviceClass_t)mcpsIndication->Buffer[1];;
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	689b      	ldr	r3, [r3, #8]
 800b88e:	3301      	adds	r3, #1
 800b890:	781b      	ldrb	r3, [r3, #0]
 800b892:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800b894:	f107 0308 	add.w	r3, r7, #8
 800b898:	4618      	mov	r0, r3
 800b89a:	f004 f8bf 	bl	800fa1c <LoRaMacMibSetRequestConfirm>
      }
      break;
 800b89e:	e016      	b.n	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
      case 10: /* Send PingSlotInfoReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_PING_SLOT_INFO;
 800b8a0:	230d      	movs	r3, #13
 800b8a2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	689b      	ldr	r3, [r3, #8]
 800b8aa:	785b      	ldrb	r3, [r3, #1]
 800b8ac:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

        LoRaMacMlmeRequest(&mlmeReq);
 800b8b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	f004 fc3d 	bl	8010134 <LoRaMacMlmeRequest>
      }
      break;
 800b8ba:	e008      	b.n	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 800b8bc:	bf00      	nop
 800b8be:	e006      	b.n	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 800b8c0:	bf00      	nop
 800b8c2:	e004      	b.n	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 800b8c4:	bf00      	nop
 800b8c6:	e002      	b.n	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
      default:
        break;
 800b8c8:	bf00      	nop
 800b8ca:	e000      	b.n	800b8ce <LmhpComplianceOnMcpsIndication+0x3a6>
      break;
 800b8cc:	bf00      	nop
    }
  }
}
 800b8ce:	3780      	adds	r7, #128	; 0x80
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	bd80      	pop	{r7, pc}
 800b8d4:	200004dc 	.word	0x200004dc

0800b8d8 <LmhpComplianceProcess>:

static void LmhpComplianceProcess(void)
{
 800b8d8:	b480      	push	{r7}
 800b8da:	af00      	add	r7, sp, #0
  /* Nothing to process */
}
 800b8dc:	bf00      	nop
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	bc80      	pop	{r7}
 800b8e2:	4770      	bx	lr

0800b8e4 <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent(void *context)
{
 800b8e4:	b580      	push	{r7, lr}
 800b8e6:	b082      	sub	sp, #8
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	6078      	str	r0, [r7, #4]
  LmhpComplianceTxProcess();
 800b8ec:	f7ff fdb2 	bl	800b454 <LmhpComplianceTxProcess>
}
 800b8f0:	bf00      	nop
 800b8f2:	3708      	adds	r7, #8
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	bd80      	pop	{r7, pc}

0800b8f8 <NvmCtxMgmtEvent>:
#endif /* MAX_PERSISTENT_CTX_MGMT_ENABLED == 1 */
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

/* Exported functions ---------------------------------------------------------*/
void NvmCtxMgmtEvent(LoRaMacNvmCtxModule_t module)
{
 800b8f8:	b480      	push	{r7}
 800b8fa:	b083      	sub	sp, #12
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	4603      	mov	r3, r0
 800b900:	71fb      	strb	r3, [r7, #7]
    {
      break;
    }
  }
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800b902:	bf00      	nop
 800b904:	370c      	adds	r7, #12
 800b906:	46bd      	mov	sp, r7
 800b908:	bc80      	pop	{r7}
 800b90a:	4770      	bx	lr

0800b90c <NvmCtxMgmtStore>:

NvmCtxMgmtStatus_t NvmCtxMgmtStore(void)
{
 800b90c:	b480      	push	{r7}
 800b90e:	af00      	add	r7, sp, #0
  /* Resume LoRaMac */
  LoRaMacStart();

  return NVMCTXMGMT_STATUS_SUCCESS;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 800b910:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800b912:	4618      	mov	r0, r3
 800b914:	46bd      	mov	sp, r7
 800b916:	bc80      	pop	{r7}
 800b918:	4770      	bx	lr

0800b91a <NvmCtxMgmtRestore>:

NvmCtxMgmtStatus_t NvmCtxMgmtRestore(void)
{
 800b91a:	b480      	push	{r7}
 800b91c:	af00      	add	r7, sp, #0
    LoRaMacMibSetRequestConfirm(&mibReq);
  }

  return status;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 800b91e:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800b920:	4618      	mov	r0, r3
 800b922:	46bd      	mov	sp, r7
 800b924:	bc80      	pop	{r7}
 800b926:	4770      	bx	lr

0800b928 <OnRadioTxDone>:
 */
static void LoRaMacHandleIndicationEvents( void );

/* Private  functions ---------------------------------------------------------*/
static void OnRadioTxDone( void )
{
 800b928:	b590      	push	{r4, r7, lr}
 800b92a:	b083      	sub	sp, #12
 800b92c:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800b92e:	f00e fac3 	bl	8019eb8 <UTIL_TIMER_GetCurrentTime>
 800b932:	4603      	mov	r3, r0
 800b934:	4a16      	ldr	r2, [pc, #88]	; (800b990 <OnRadioTxDone+0x68>)
 800b936:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800b938:	4c16      	ldr	r4, [pc, #88]	; (800b994 <OnRadioTxDone+0x6c>)
 800b93a:	463b      	mov	r3, r7
 800b93c:	4618      	mov	r0, r3
 800b93e:	f00e f895 	bl	8019a6c <SysTimeGet>
 800b942:	f504 734e 	add.w	r3, r4, #824	; 0x338
 800b946:	463a      	mov	r2, r7
 800b948:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b94c:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800b950:	4a11      	ldr	r2, [pc, #68]	; (800b998 <OnRadioTxDone+0x70>)
 800b952:	7813      	ldrb	r3, [r2, #0]
 800b954:	f043 0310 	orr.w	r3, r3, #16
 800b958:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800b95a:	4b0e      	ldr	r3, [pc, #56]	; (800b994 <OnRadioTxDone+0x6c>)
 800b95c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800b960:	2b00      	cmp	r3, #0
 800b962:	d00a      	beq.n	800b97a <OnRadioTxDone+0x52>
 800b964:	4b0b      	ldr	r3, [pc, #44]	; (800b994 <OnRadioTxDone+0x6c>)
 800b966:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800b96a:	68db      	ldr	r3, [r3, #12]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d004      	beq.n	800b97a <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800b970:	4b08      	ldr	r3, [pc, #32]	; (800b994 <OnRadioTxDone+0x6c>)
 800b972:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800b976:	68db      	ldr	r3, [r3, #12]
 800b978:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800b97a:	4b08      	ldr	r3, [pc, #32]	; (800b99c <OnRadioTxDone+0x74>)
 800b97c:	2201      	movs	r2, #1
 800b97e:	2100      	movs	r1, #0
 800b980:	2002      	movs	r0, #2
 800b982:	f00d fb07 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
}
 800b986:	bf00      	nop
 800b988:	370c      	adds	r7, #12
 800b98a:	46bd      	mov	sp, r7
 800b98c:	bd90      	pop	{r4, r7, pc}
 800b98e:	bf00      	nop
 800b990:	200017e8 	.word	0x200017e8
 800b994:	200004f4 	.word	0x200004f4
 800b998:	20000b24 	.word	0x20000b24
 800b99c:	0801ad6c 	.word	0x0801ad6c

0800b9a0 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800b9a0:	b580      	push	{r7, lr}
 800b9a2:	b084      	sub	sp, #16
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	60f8      	str	r0, [r7, #12]
 800b9a8:	4608      	mov	r0, r1
 800b9aa:	4611      	mov	r1, r2
 800b9ac:	461a      	mov	r2, r3
 800b9ae:	4603      	mov	r3, r0
 800b9b0:	817b      	strh	r3, [r7, #10]
 800b9b2:	460b      	mov	r3, r1
 800b9b4:	813b      	strh	r3, [r7, #8]
 800b9b6:	4613      	mov	r3, r2
 800b9b8:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800b9ba:	f00e fa7d 	bl	8019eb8 <UTIL_TIMER_GetCurrentTime>
 800b9be:	4603      	mov	r3, r0
 800b9c0:	4a16      	ldr	r2, [pc, #88]	; (800ba1c <OnRadioRxDone+0x7c>)
 800b9c2:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800b9c4:	4a15      	ldr	r2, [pc, #84]	; (800ba1c <OnRadioRxDone+0x7c>)
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800b9ca:	4a14      	ldr	r2, [pc, #80]	; (800ba1c <OnRadioRxDone+0x7c>)
 800b9cc:	897b      	ldrh	r3, [r7, #10]
 800b9ce:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800b9d0:	4a12      	ldr	r2, [pc, #72]	; (800ba1c <OnRadioRxDone+0x7c>)
 800b9d2:	893b      	ldrh	r3, [r7, #8]
 800b9d4:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800b9d6:	4a11      	ldr	r2, [pc, #68]	; (800ba1c <OnRadioRxDone+0x7c>)
 800b9d8:	79fb      	ldrb	r3, [r7, #7]
 800b9da:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800b9dc:	4a10      	ldr	r2, [pc, #64]	; (800ba20 <OnRadioRxDone+0x80>)
 800b9de:	7813      	ldrb	r3, [r2, #0]
 800b9e0:	f043 0308 	orr.w	r3, r3, #8
 800b9e4:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800b9e6:	4b0f      	ldr	r3, [pc, #60]	; (800ba24 <OnRadioRxDone+0x84>)
 800b9e8:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d00a      	beq.n	800ba06 <OnRadioRxDone+0x66>
 800b9f0:	4b0c      	ldr	r3, [pc, #48]	; (800ba24 <OnRadioRxDone+0x84>)
 800b9f2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800b9f6:	68db      	ldr	r3, [r3, #12]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d004      	beq.n	800ba06 <OnRadioRxDone+0x66>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800b9fc:	4b09      	ldr	r3, [pc, #36]	; (800ba24 <OnRadioRxDone+0x84>)
 800b9fe:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ba02:	68db      	ldr	r3, [r3, #12]
 800ba04:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800ba06:	4b08      	ldr	r3, [pc, #32]	; (800ba28 <OnRadioRxDone+0x88>)
 800ba08:	2201      	movs	r2, #1
 800ba0a:	2100      	movs	r1, #0
 800ba0c:	2002      	movs	r0, #2
 800ba0e:	f00d fac1 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
}
 800ba12:	bf00      	nop
 800ba14:	3710      	adds	r7, #16
 800ba16:	46bd      	mov	sp, r7
 800ba18:	bd80      	pop	{r7, pc}
 800ba1a:	bf00      	nop
 800ba1c:	200017ec 	.word	0x200017ec
 800ba20:	20000b24 	.word	0x20000b24
 800ba24:	200004f4 	.word	0x200004f4
 800ba28:	0801ad7c 	.word	0x0801ad7c

0800ba2c <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800ba30:	4a0e      	ldr	r2, [pc, #56]	; (800ba6c <OnRadioTxTimeout+0x40>)
 800ba32:	7813      	ldrb	r3, [r2, #0]
 800ba34:	f043 0304 	orr.w	r3, r3, #4
 800ba38:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800ba3a:	4b0d      	ldr	r3, [pc, #52]	; (800ba70 <OnRadioTxTimeout+0x44>)
 800ba3c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d00a      	beq.n	800ba5a <OnRadioTxTimeout+0x2e>
 800ba44:	4b0a      	ldr	r3, [pc, #40]	; (800ba70 <OnRadioTxTimeout+0x44>)
 800ba46:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ba4a:	68db      	ldr	r3, [r3, #12]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d004      	beq.n	800ba5a <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800ba50:	4b07      	ldr	r3, [pc, #28]	; (800ba70 <OnRadioTxTimeout+0x44>)
 800ba52:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ba56:	68db      	ldr	r3, [r3, #12]
 800ba58:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800ba5a:	4b06      	ldr	r3, [pc, #24]	; (800ba74 <OnRadioTxTimeout+0x48>)
 800ba5c:	2201      	movs	r2, #1
 800ba5e:	2100      	movs	r1, #0
 800ba60:	2002      	movs	r0, #2
 800ba62:	f00d fa97 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
}
 800ba66:	bf00      	nop
 800ba68:	bd80      	pop	{r7, pc}
 800ba6a:	bf00      	nop
 800ba6c:	20000b24 	.word	0x20000b24
 800ba70:	200004f4 	.word	0x200004f4
 800ba74:	0801ad8c 	.word	0x0801ad8c

0800ba78 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800ba7c:	4a0b      	ldr	r2, [pc, #44]	; (800baac <OnRadioRxError+0x34>)
 800ba7e:	7813      	ldrb	r3, [r2, #0]
 800ba80:	f043 0302 	orr.w	r3, r3, #2
 800ba84:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800ba86:	4b0a      	ldr	r3, [pc, #40]	; (800bab0 <OnRadioRxError+0x38>)
 800ba88:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d00a      	beq.n	800baa6 <OnRadioRxError+0x2e>
 800ba90:	4b07      	ldr	r3, [pc, #28]	; (800bab0 <OnRadioRxError+0x38>)
 800ba92:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ba96:	68db      	ldr	r3, [r3, #12]
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d004      	beq.n	800baa6 <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800ba9c:	4b04      	ldr	r3, [pc, #16]	; (800bab0 <OnRadioRxError+0x38>)
 800ba9e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800baa2:	68db      	ldr	r3, [r3, #12]
 800baa4:	4798      	blx	r3
    }
}
 800baa6:	bf00      	nop
 800baa8:	bd80      	pop	{r7, pc}
 800baaa:	bf00      	nop
 800baac:	20000b24 	.word	0x20000b24
 800bab0:	200004f4 	.word	0x200004f4

0800bab4 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800bab8:	4a0e      	ldr	r2, [pc, #56]	; (800baf4 <OnRadioRxTimeout+0x40>)
 800baba:	7813      	ldrb	r3, [r2, #0]
 800babc:	f043 0301 	orr.w	r3, r3, #1
 800bac0:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800bac2:	4b0d      	ldr	r3, [pc, #52]	; (800baf8 <OnRadioRxTimeout+0x44>)
 800bac4:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d00a      	beq.n	800bae2 <OnRadioRxTimeout+0x2e>
 800bacc:	4b0a      	ldr	r3, [pc, #40]	; (800baf8 <OnRadioRxTimeout+0x44>)
 800bace:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bad2:	68db      	ldr	r3, [r3, #12]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d004      	beq.n	800bae2 <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800bad8:	4b07      	ldr	r3, [pc, #28]	; (800baf8 <OnRadioRxTimeout+0x44>)
 800bada:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bade:	68db      	ldr	r3, [r3, #12]
 800bae0:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800bae2:	4b06      	ldr	r3, [pc, #24]	; (800bafc <OnRadioRxTimeout+0x48>)
 800bae4:	2201      	movs	r2, #1
 800bae6:	2100      	movs	r1, #0
 800bae8:	2002      	movs	r0, #2
 800baea:	f00d fa53 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
}
 800baee:	bf00      	nop
 800baf0:	bd80      	pop	{r7, pc}
 800baf2:	bf00      	nop
 800baf4:	20000b24 	.word	0x20000b24
 800baf8:	200004f4 	.word	0x200004f4
 800bafc:	0801ad9c 	.word	0x0801ad9c

0800bb00 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800bb00:	b480      	push	{r7}
 800bb02:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800bb04:	4b09      	ldr	r3, [pc, #36]	; (800bb2c <UpdateRxSlotIdleState+0x2c>)
 800bb06:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bb0a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800bb0e:	2b02      	cmp	r3, #2
 800bb10:	d004      	beq.n	800bb1c <UpdateRxSlotIdleState+0x1c>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800bb12:	4b06      	ldr	r3, [pc, #24]	; (800bb2c <UpdateRxSlotIdleState+0x2c>)
 800bb14:	2206      	movs	r2, #6
 800bb16:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800bb1a:	e003      	b.n	800bb24 <UpdateRxSlotIdleState+0x24>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800bb1c:	4b03      	ldr	r3, [pc, #12]	; (800bb2c <UpdateRxSlotIdleState+0x2c>)
 800bb1e:	2202      	movs	r2, #2
 800bb20:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
}
 800bb24:	bf00      	nop
 800bb26:	46bd      	mov	sp, r7
 800bb28:	bc80      	pop	{r7}
 800bb2a:	4770      	bx	lr
 800bb2c:	200004f4 	.word	0x200004f4

0800bb30 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b08e      	sub	sp, #56	; 0x38
 800bb34:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800bb36:	4b4b      	ldr	r3, [pc, #300]	; (800bc64 <ProcessRadioTxDone+0x134>)
 800bb38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bb3c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800bb40:	2b02      	cmp	r3, #2
 800bb42:	d002      	beq.n	800bb4a <ProcessRadioTxDone+0x1a>
    {
        Radio.Sleep( );
 800bb44:	4b48      	ldr	r3, [pc, #288]	; (800bc68 <ProcessRadioTxDone+0x138>)
 800bb46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb48:	4798      	blx	r3
    }
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 800bb4a:	4b46      	ldr	r3, [pc, #280]	; (800bc64 <ProcessRadioTxDone+0x134>)
 800bb4c:	f8d3 33b0 	ldr.w	r3, [r3, #944]	; 0x3b0
 800bb50:	4619      	mov	r1, r3
 800bb52:	4846      	ldr	r0, [pc, #280]	; (800bc6c <ProcessRadioTxDone+0x13c>)
 800bb54:	f00e f906 	bl	8019d64 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800bb58:	4844      	ldr	r0, [pc, #272]	; (800bc6c <ProcessRadioTxDone+0x13c>)
 800bb5a:	f00e f825 	bl	8019ba8 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 800bb5e:	4b41      	ldr	r3, [pc, #260]	; (800bc64 <ProcessRadioTxDone+0x134>)
 800bb60:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800bb64:	4619      	mov	r1, r3
 800bb66:	4842      	ldr	r0, [pc, #264]	; (800bc70 <ProcessRadioTxDone+0x140>)
 800bb68:	f00e f8fc 	bl	8019d64 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800bb6c:	4840      	ldr	r0, [pc, #256]	; (800bc70 <ProcessRadioTxDone+0x140>)
 800bb6e:	f00e f81b 	bl	8019ba8 <UTIL_TIMER_Start>

    if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 800bb72:	4b3c      	ldr	r3, [pc, #240]	; (800bc64 <ProcessRadioTxDone+0x134>)
 800bb74:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bb78:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800bb7c:	2b02      	cmp	r3, #2
 800bb7e:	d004      	beq.n	800bb8a <ProcessRadioTxDone+0x5a>
 800bb80:	4b38      	ldr	r3, [pc, #224]	; (800bc64 <ProcessRadioTxDone+0x134>)
 800bb82:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d01a      	beq.n	800bbc0 <ProcessRadioTxDone+0x90>
    {
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 800bb8a:	2316      	movs	r3, #22
 800bb8c:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800bb90:	4b34      	ldr	r3, [pc, #208]	; (800bc64 <ProcessRadioTxDone+0x134>)
 800bb92:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bb96:	781b      	ldrb	r3, [r3, #0]
 800bb98:	f107 0220 	add.w	r2, r7, #32
 800bb9c:	4611      	mov	r1, r2
 800bb9e:	4618      	mov	r0, r3
 800bba0:	f006 fe05 	bl	80127ae <RegionGetPhyParam>
 800bba4:	4603      	mov	r3, r0
 800bba6:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800bba8:	4b2e      	ldr	r3, [pc, #184]	; (800bc64 <ProcessRadioTxDone+0x134>)
 800bbaa:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 800bbae:	69fb      	ldr	r3, [r7, #28]
 800bbb0:	4413      	add	r3, r2
 800bbb2:	4619      	mov	r1, r3
 800bbb4:	482f      	ldr	r0, [pc, #188]	; (800bc74 <ProcessRadioTxDone+0x144>)
 800bbb6:	f00e f8d5 	bl	8019d64 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 800bbba:	482e      	ldr	r0, [pc, #184]	; (800bc74 <ProcessRadioTxDone+0x144>)
 800bbbc:	f00d fff4 	bl	8019ba8 <UTIL_TIMER_Start>
    }

    // Update Aggregated last tx done time
    MacCtx.NvmCtx->LastTxDoneTime = TxDoneParams.CurTime;
 800bbc0:	4b28      	ldr	r3, [pc, #160]	; (800bc64 <ProcessRadioTxDone+0x134>)
 800bbc2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bbc6:	4a2c      	ldr	r2, [pc, #176]	; (800bc78 <ProcessRadioTxDone+0x148>)
 800bbc8:	6812      	ldr	r2, [r2, #0]
 800bbca:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800bbce:	4b25      	ldr	r3, [pc, #148]	; (800bc64 <ProcessRadioTxDone+0x134>)
 800bbd0:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800bbd4:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800bbd6:	4b28      	ldr	r3, [pc, #160]	; (800bc78 <ProcessRadioTxDone+0x148>)
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 800bbdc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	f00d ff7b 	bl	8019adc <SysTimeGetMcuTime>
 800bbe6:	4b1f      	ldr	r3, [pc, #124]	; (800bc64 <ProcessRadioTxDone+0x134>)
 800bbe8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bbec:	4638      	mov	r0, r7
 800bbee:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 800bbf2:	9200      	str	r2, [sp, #0]
 800bbf4:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800bbf8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800bbfc:	ca06      	ldmia	r2, {r1, r2}
 800bbfe:	f00d fece 	bl	801999e <SysTimeSub>
 800bc02:	f107 0314 	add.w	r3, r7, #20
 800bc06:	463a      	mov	r2, r7
 800bc08:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bc0c:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800bc10:	4b14      	ldr	r3, [pc, #80]	; (800bc64 <ProcessRadioTxDone+0x134>)
 800bc12:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800bc16:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800bc18:	2301      	movs	r3, #1
 800bc1a:	727b      	strb	r3, [r7, #9]
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800bc1c:	4b11      	ldr	r3, [pc, #68]	; (800bc64 <ProcessRadioTxDone+0x134>)
 800bc1e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bc22:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d101      	bne.n	800bc2e <ProcessRadioTxDone+0xfe>
    {
        txDone.Joined  = false;
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 800bc2e:	4b0d      	ldr	r3, [pc, #52]	; (800bc64 <ProcessRadioTxDone+0x134>)
 800bc30:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bc34:	781b      	ldrb	r3, [r3, #0]
 800bc36:	f107 0208 	add.w	r2, r7, #8
 800bc3a:	4611      	mov	r1, r2
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	f006 fdd8 	bl	80127f2 <RegionSetBandTxDone>

    if( MacCtx.NodeAckRequested == false )
 800bc42:	4b08      	ldr	r3, [pc, #32]	; (800bc64 <ProcessRadioTxDone+0x134>)
 800bc44:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bc48:	f083 0301 	eor.w	r3, r3, #1
 800bc4c:	b2db      	uxtb	r3, r3
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d003      	beq.n	800bc5a <ProcessRadioTxDone+0x12a>
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800bc52:	4b04      	ldr	r3, [pc, #16]	; (800bc64 <ProcessRadioTxDone+0x134>)
 800bc54:	2200      	movs	r2, #0
 800bc56:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    }
}
 800bc5a:	bf00      	nop
 800bc5c:	3730      	adds	r7, #48	; 0x30
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	bd80      	pop	{r7, pc}
 800bc62:	bf00      	nop
 800bc64:	200004f4 	.word	0x200004f4
 800bc68:	0801b4e4 	.word	0x0801b4e4
 800bc6c:	20000874 	.word	0x20000874
 800bc70:	2000088c 	.word	0x2000088c
 800bc74:	200008ec 	.word	0x200008ec
 800bc78:	200017e8 	.word	0x200017e8

0800bc7c <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800bc80:	4b10      	ldr	r3, [pc, #64]	; (800bcc4 <PrepareRxDoneAbort+0x48>)
 800bc82:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800bc86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc8a:	4a0e      	ldr	r2, [pc, #56]	; (800bcc4 <PrepareRxDoneAbort+0x48>)
 800bc8c:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    if( MacCtx.NodeAckRequested == true )
 800bc90:	4b0c      	ldr	r3, [pc, #48]	; (800bcc4 <PrepareRxDoneAbort+0x48>)
 800bc92:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d002      	beq.n	800bca0 <PrepareRxDoneAbort+0x24>
    {
        OnAckTimeoutTimerEvent( NULL );
 800bc9a:	2000      	movs	r0, #0
 800bc9c:	f001 f846 	bl	800cd2c <OnAckTimeoutTimerEvent>
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800bca0:	4a08      	ldr	r2, [pc, #32]	; (800bcc4 <PrepareRxDoneAbort+0x48>)
 800bca2:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800bca6:	f043 0302 	orr.w	r3, r3, #2
 800bcaa:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 800bcae:	4a05      	ldr	r2, [pc, #20]	; (800bcc4 <PrepareRxDoneAbort+0x48>)
 800bcb0:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800bcb4:	f043 0320 	orr.w	r3, r3, #32
 800bcb8:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 800bcbc:	f7ff ff20 	bl	800bb00 <UpdateRxSlotIdleState>
}
 800bcc0:	bf00      	nop
 800bcc2:	bd80      	pop	{r7, pc}
 800bcc4:	200004f4 	.word	0x200004f4

0800bcc8 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800bcc8:	b5b0      	push	{r4, r5, r7, lr}
 800bcca:	b0a6      	sub	sp, #152	; 0x98
 800bccc:	af04      	add	r7, sp, #16
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800bcce:	2313      	movs	r3, #19
 800bcd0:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800bcd4:	4bcb      	ldr	r3, [pc, #812]	; (800c004 <ProcessRadioRxDone+0x33c>)
 800bcd6:	685b      	ldr	r3, [r3, #4]
 800bcd8:	67fb      	str	r3, [r7, #124]	; 0x7c
    uint16_t size = RxDoneParams.Size;
 800bcda:	4bca      	ldr	r3, [pc, #808]	; (800c004 <ProcessRadioRxDone+0x33c>)
 800bcdc:	891b      	ldrh	r3, [r3, #8]
 800bcde:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    int16_t rssi = RxDoneParams.Rssi;
 800bce2:	4bc8      	ldr	r3, [pc, #800]	; (800c004 <ProcessRadioRxDone+0x33c>)
 800bce4:	895b      	ldrh	r3, [r3, #10]
 800bce6:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
    int8_t snr = RxDoneParams.Snr;
 800bcea:	4bc6      	ldr	r3, [pc, #792]	; (800c004 <ProcessRadioRxDone+0x33c>)
 800bcec:	7b1b      	ldrb	r3, [r3, #12]
 800bcee:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

    uint8_t pktHeaderLen = 0;
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

    uint32_t downLinkCounter = 0;
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	607b      	str	r3, [r7, #4]
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 800bcfc:	4bc2      	ldr	r3, [pc, #776]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bcfe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bd02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bd04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint8_t multicast = 0;
 800bd08:	2300      	movs	r3, #0
 800bd0a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800bd0e:	2301      	movs	r3, #1
 800bd10:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
    FCntIdentifier_t fCntID;

    MacCtx.McpsConfirm.AckReceived = false;
 800bd14:	4bbc      	ldr	r3, [pc, #752]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bd16:	2200      	movs	r2, #0
 800bd18:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    MacCtx.McpsIndication.Rssi = rssi;
 800bd1c:	4aba      	ldr	r2, [pc, #744]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bd1e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800bd22:	f8a2 342a 	strh.w	r3, [r2, #1066]	; 0x42a
    MacCtx.McpsIndication.Snr = snr;
 800bd26:	4ab8      	ldr	r2, [pc, #736]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bd28:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800bd2c:	f882 342c 	strb.w	r3, [r2, #1068]	; 0x42c
    MacCtx.McpsIndication.RxSlot = MacCtx.RxSlot;
 800bd30:	4bb5      	ldr	r3, [pc, #724]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bd32:	f893 2480 	ldrb.w	r2, [r3, #1152]	; 0x480
 800bd36:	4bb4      	ldr	r3, [pc, #720]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bd38:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
    MacCtx.McpsIndication.Port = 0;
 800bd3c:	4bb2      	ldr	r3, [pc, #712]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bd3e:	2200      	movs	r2, #0
 800bd40:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
    MacCtx.McpsIndication.Multicast = 0;
 800bd44:	4bb0      	ldr	r3, [pc, #704]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bd46:	2200      	movs	r2, #0
 800bd48:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    MacCtx.McpsIndication.FramePending = 0;
 800bd4c:	4bae      	ldr	r3, [pc, #696]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bd4e:	2200      	movs	r2, #0
 800bd50:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
    MacCtx.McpsIndication.Buffer = NULL;
 800bd54:	4bac      	ldr	r3, [pc, #688]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bd56:	2200      	movs	r2, #0
 800bd58:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
    MacCtx.McpsIndication.BufferSize = 0;
 800bd5c:	4baa      	ldr	r3, [pc, #680]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bd5e:	2200      	movs	r2, #0
 800bd60:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
    MacCtx.McpsIndication.RxData = false;
 800bd64:	4ba8      	ldr	r3, [pc, #672]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bd66:	2200      	movs	r2, #0
 800bd68:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
    MacCtx.McpsIndication.AckReceived = false;
 800bd6c:	4ba6      	ldr	r3, [pc, #664]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bd6e:	2200      	movs	r2, #0
 800bd70:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800bd74:	4ba4      	ldr	r3, [pc, #656]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bd76:	2200      	movs	r2, #0
 800bd78:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800bd7c:	4ba2      	ldr	r3, [pc, #648]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bd7e:	2200      	movs	r2, #0
 800bd80:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.McpsIndication.DevAddress = 0;
 800bd84:	4ba0      	ldr	r3, [pc, #640]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bd86:	2200      	movs	r2, #0
 800bd88:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800bd8c:	4b9e      	ldr	r3, [pc, #632]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bd8e:	2200      	movs	r2, #0
 800bd90:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438

    Radio.Sleep( );
 800bd94:	4b9d      	ldr	r3, [pc, #628]	; (800c00c <ProcessRadioRxDone+0x344>)
 800bd96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd98:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 800bd9a:	489d      	ldr	r0, [pc, #628]	; (800c010 <ProcessRadioRxDone+0x348>)
 800bd9c:	f00d ff72 	bl	8019c84 <UTIL_TIMER_Stop>

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800bda0:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800bda4:	4619      	mov	r1, r3
 800bda6:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800bda8:	f004 fd4e 	bl	8010848 <LoRaMacClassBRxBeacon>
 800bdac:	4603      	mov	r3, r0
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d00b      	beq.n	800bdca <ProcessRadioRxDone+0x102>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800bdb2:	4a95      	ldr	r2, [pc, #596]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bdb4:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800bdb8:	f8a2 3476 	strh.w	r3, [r2, #1142]	; 0x476
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800bdbc:	4a92      	ldr	r2, [pc, #584]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bdbe:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800bdc2:	f882 3478 	strb.w	r3, [r2, #1144]	; 0x478
        return;
 800bdc6:	f000 bc09 	b.w	800c5dc <ProcessRadioRxDone+0x914>
    }
    // Check if we expect a ping or a multicast slot.
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800bdca:	4b8f      	ldr	r3, [pc, #572]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bdcc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bdd0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800bdd4:	2b01      	cmp	r3, #1
 800bdd6:	d11e      	bne.n	800be16 <ProcessRadioRxDone+0x14e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800bdd8:	f004 fd49 	bl	801086e <LoRaMacClassBIsPingExpected>
 800bddc:	4603      	mov	r3, r0
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d00a      	beq.n	800bdf8 <ProcessRadioRxDone+0x130>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800bde2:	2000      	movs	r0, #0
 800bde4:	f004 fcfa 	bl	80107dc <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800bde8:	2000      	movs	r0, #0
 800bdea:	f004 fd1b 	bl	8010824 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800bdee:	4b86      	ldr	r3, [pc, #536]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bdf0:	2204      	movs	r2, #4
 800bdf2:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
 800bdf6:	e00e      	b.n	800be16 <ProcessRadioRxDone+0x14e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800bdf8:	f004 fd40 	bl	801087c <LoRaMacClassBIsMulticastExpected>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d009      	beq.n	800be16 <ProcessRadioRxDone+0x14e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800be02:	2000      	movs	r0, #0
 800be04:	f004 fcf4 	bl	80107f0 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800be08:	2000      	movs	r0, #0
 800be0a:	f004 fd14 	bl	8010836 <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800be0e:	4b7e      	ldr	r3, [pc, #504]	; (800c008 <ProcessRadioRxDone+0x340>)
 800be10:	2205      	movs	r2, #5
 800be12:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 800be16:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800be1a:	1c5a      	adds	r2, r3, #1
 800be1c:	f887 2076 	strb.w	r2, [r7, #118]	; 0x76
 800be20:	461a      	mov	r2, r3
 800be22:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800be24:	4413      	add	r3, r2
 800be26:	781b      	ldrb	r3, [r3, #0]
 800be28:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74

    switch( macHdr.Bits.MType )
 800be2c:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800be30:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800be34:	b2db      	uxtb	r3, r3
 800be36:	3b01      	subs	r3, #1
 800be38:	2b06      	cmp	r3, #6
 800be3a:	f200 83a6 	bhi.w	800c58a <ProcessRadioRxDone+0x8c2>
 800be3e:	a201      	add	r2, pc, #4	; (adr r2, 800be44 <ProcessRadioRxDone+0x17c>)
 800be40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be44:	0800be61 	.word	0x0800be61
 800be48:	0800c58b 	.word	0x0800c58b
 800be4c:	0800c01d 	.word	0x0800c01d
 800be50:	0800c58b 	.word	0x0800c58b
 800be54:	0800c015 	.word	0x0800c015
 800be58:	0800c58b 	.word	0x0800c58b
 800be5c:	0800c531 	.word	0x0800c531
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800be60:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800be64:	2b10      	cmp	r3, #16
 800be66:	d806      	bhi.n	800be76 <ProcessRadioRxDone+0x1ae>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800be68:	4b67      	ldr	r3, [pc, #412]	; (800c008 <ProcessRadioRxDone+0x340>)
 800be6a:	2201      	movs	r2, #1
 800be6c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800be70:	f7ff ff04 	bl	800bc7c <PrepareRxDoneAbort>
                return;
 800be74:	e3b2      	b.n	800c5dc <ProcessRadioRxDone+0x914>
            }
            macMsgJoinAccept.Buffer = payload;
 800be76:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800be78:	60bb      	str	r3, [r7, #8]
            macMsgJoinAccept.BufSize = size;
 800be7a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800be7e:	b2db      	uxtb	r3, r3
 800be80:	733b      	strb	r3, [r7, #12]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 800be82:	4b61      	ldr	r3, [pc, #388]	; (800c008 <ProcessRadioRxDone+0x340>)
 800be84:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800be88:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d006      	beq.n	800be9e <ProcessRadioRxDone+0x1d6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800be90:	4b5d      	ldr	r3, [pc, #372]	; (800c008 <ProcessRadioRxDone+0x340>)
 800be92:	2201      	movs	r2, #1
 800be94:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800be98:	f7ff fef0 	bl	800bc7c <PrepareRxDoneAbort>
                return;
 800be9c:	e39e      	b.n	800c5dc <ProcessRadioRxDone+0x914>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 800be9e:	f7fe fc5f 	bl	800a760 <SecureElementGetJoinEui>
 800bea2:	4601      	mov	r1, r0
 800bea4:	f107 0308 	add.w	r3, r7, #8
 800bea8:	461a      	mov	r2, r3
 800beaa:	20ff      	movs	r0, #255	; 0xff
 800beac:	f005 ff14 	bl	8011cd8 <LoRaMacCryptoHandleJoinAccept>
 800beb0:	4603      	mov	r3, r0
 800beb2:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800beb6:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800beba:	2b00      	cmp	r3, #0
 800bebc:	f040 8095 	bne.w	800bfea <ProcessRadioRxDone+0x322>
            {
                // Network ID
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800bec0:	7c7a      	ldrb	r2, [r7, #17]
 800bec2:	4b51      	ldr	r3, [pc, #324]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bec4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bec8:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800beca:	4b4f      	ldr	r3, [pc, #316]	; (800c008 <ProcessRadioRxDone+0x340>)
 800becc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bed0:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800bed2:	7cbb      	ldrb	r3, [r7, #18]
 800bed4:	021a      	lsls	r2, r3, #8
 800bed6:	4b4c      	ldr	r3, [pc, #304]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bed8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bedc:	430a      	orrs	r2, r1
 800bede:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800bee0:	4b49      	ldr	r3, [pc, #292]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bee2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bee6:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800bee8:	7cfb      	ldrb	r3, [r7, #19]
 800beea:	041a      	lsls	r2, r3, #16
 800beec:	4b46      	ldr	r3, [pc, #280]	; (800c008 <ProcessRadioRxDone+0x340>)
 800beee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bef2:	430a      	orrs	r2, r1
 800bef4:	649a      	str	r2, [r3, #72]	; 0x48

                // Device Address
                MacCtx.NvmCtx->DevAddr = macMsgJoinAccept.DevAddr;
 800bef6:	4b44      	ldr	r3, [pc, #272]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bef8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800befc:	697a      	ldr	r2, [r7, #20]
 800befe:	64da      	str	r2, [r3, #76]	; 0x4c

                // DLSettings
                MacCtx.NvmCtx->MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800bf00:	7e3b      	ldrb	r3, [r7, #24]
 800bf02:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800bf06:	b2da      	uxtb	r2, r3
 800bf08:	4b3f      	ldr	r3, [pc, #252]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bf0a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bf0e:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800bf12:	7e3b      	ldrb	r3, [r7, #24]
 800bf14:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800bf18:	b2da      	uxtb	r2, r3
 800bf1a:	4b3b      	ldr	r3, [pc, #236]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bf1c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bf20:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800bf24:	7e3b      	ldrb	r3, [r7, #24]
 800bf26:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800bf2a:	b2da      	uxtb	r2, r3
 800bf2c:	4b36      	ldr	r3, [pc, #216]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bf2e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bf32:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                // RxDelay
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800bf36:	7e7a      	ldrb	r2, [r7, #25]
 800bf38:	4b33      	ldr	r3, [pc, #204]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bf3a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bf3e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                if( MacCtx.NvmCtx->MacParams.ReceiveDelay1 == 0 )
 800bf42:	4b31      	ldr	r3, [pc, #196]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bf44:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bf48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d105      	bne.n	800bf5c <ProcessRadioRxDone+0x294>
                {
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 800bf50:	4b2d      	ldr	r3, [pc, #180]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bf52:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bf56:	2201      	movs	r2, #1
 800bf58:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 *= 1000;
 800bf5c:	4b2a      	ldr	r3, [pc, #168]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bf5e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bf62:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800bf66:	4b28      	ldr	r3, [pc, #160]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bf68:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bf6c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800bf70:	fb01 f202 	mul.w	r2, r1, r2
 800bf74:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 800bf78:	4b23      	ldr	r3, [pc, #140]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bf7a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bf7e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800bf82:	4b21      	ldr	r3, [pc, #132]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bf84:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bf88:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 800bf8c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 800bf90:	4b1d      	ldr	r3, [pc, #116]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bf92:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bf96:	2200      	movs	r2, #0
 800bf98:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800bf9c:	f107 0308 	add.w	r3, r7, #8
 800bfa0:	3312      	adds	r3, #18
 800bfa2:	66fb      	str	r3, [r7, #108]	; 0x6c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800bfa4:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800bfa8:	b2db      	uxtb	r3, r3
 800bfaa:	3b11      	subs	r3, #17
 800bfac:	b2db      	uxtb	r3, r3
 800bfae:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70

                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 800bfb2:	4b15      	ldr	r3, [pc, #84]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bfb4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bfb8:	781b      	ldrb	r3, [r3, #0]
 800bfba:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800bfbe:	4611      	mov	r1, r2
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	f006 fc81 	bl	80128c8 <RegionApplyCFList>

                MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_OTAA;
 800bfc6:	4b10      	ldr	r3, [pc, #64]	; (800c008 <ProcessRadioRxDone+0x340>)
 800bfc8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bfcc:	2202      	movs	r2, #2
 800bfce:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800bfd2:	2001      	movs	r0, #1
 800bfd4:	f005 f98e 	bl	80112f4 <LoRaMacConfirmQueueIsCmdActive>
 800bfd8:	4603      	mov	r3, r0
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	f000 82dc 	beq.w	800c598 <ProcessRadioRxDone+0x8d0>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 800bfe0:	2101      	movs	r1, #1
 800bfe2:	2000      	movs	r0, #0
 800bfe4:	f005 f8fa 	bl	80111dc <LoRaMacConfirmQueueSetStatus>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }
            break;
 800bfe8:	e2d6      	b.n	800c598 <ProcessRadioRxDone+0x8d0>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800bfea:	2001      	movs	r0, #1
 800bfec:	f005 f982 	bl	80112f4 <LoRaMacConfirmQueueIsCmdActive>
 800bff0:	4603      	mov	r3, r0
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	f000 82d0 	beq.w	800c598 <ProcessRadioRxDone+0x8d0>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800bff8:	2101      	movs	r1, #1
 800bffa:	2007      	movs	r0, #7
 800bffc:	f005 f8ee 	bl	80111dc <LoRaMacConfirmQueueSetStatus>
            break;
 800c000:	e2ca      	b.n	800c598 <ProcessRadioRxDone+0x8d0>
 800c002:	bf00      	nop
 800c004:	200017ec 	.word	0x200017ec
 800c008:	200004f4 	.word	0x200004f4
 800c00c:	0801b4e4 	.word	0x0801b4e4
 800c010:	2000088c 	.word	0x2000088c
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800c014:	4bbc      	ldr	r3, [pc, #752]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c016:	2201      	movs	r2, #1
 800c018:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800c01c:	4bba      	ldr	r3, [pc, #744]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c01e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c022:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800c026:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800c02a:	4bb7      	ldr	r3, [pc, #732]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c02c:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 800c030:	b25b      	sxtb	r3, r3
 800c032:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800c036:	230d      	movs	r3, #13
 800c038:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

            // Get the maximum payload length
            if( MacCtx.NvmCtx->RepeaterSupport == true )
 800c03c:	4bb2      	ldr	r3, [pc, #712]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c03e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c042:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 800c046:	2b00      	cmp	r3, #0
 800c048:	d002      	beq.n	800c050 <ProcessRadioRxDone+0x388>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800c04a:	230e      	movs	r3, #14
 800c04c:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            }

            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800c050:	4bad      	ldr	r3, [pc, #692]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c052:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c056:	781b      	ldrb	r3, [r3, #0]
 800c058:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800c05c:	4611      	mov	r1, r2
 800c05e:	4618      	mov	r0, r3
 800c060:	f006 fba5 	bl	80127ae <RegionGetPhyParam>
 800c064:	4603      	mov	r3, r0
 800c066:	663b      	str	r3, [r7, #96]	; 0x60
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800c068:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c06c:	3b0d      	subs	r3, #13
 800c06e:	b29b      	uxth	r3, r3
 800c070:	b21b      	sxth	r3, r3
 800c072:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c076:	b21a      	sxth	r2, r3
 800c078:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c07a:	b21b      	sxth	r3, r3
 800c07c:	429a      	cmp	r2, r3
 800c07e:	dc03      	bgt.n	800c088 <ProcessRadioRxDone+0x3c0>
 800c080:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c084:	2b0b      	cmp	r3, #11
 800c086:	d806      	bhi.n	800c096 <ProcessRadioRxDone+0x3ce>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c088:	4b9f      	ldr	r3, [pc, #636]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c08a:	2201      	movs	r2, #1
 800c08c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c090:	f7ff fdf4 	bl	800bc7c <PrepareRxDoneAbort>
                return;
 800c094:	e2a2      	b.n	800c5dc <ProcessRadioRxDone+0x914>
            }
            macMsgData.Buffer = payload;
 800c096:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c098:	633b      	str	r3, [r7, #48]	; 0x30
            macMsgData.BufSize = size;
 800c09a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c09e:	b2db      	uxtb	r3, r3
 800c0a0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800c0a4:	4b99      	ldr	r3, [pc, #612]	; (800c30c <ProcessRadioRxDone+0x644>)
 800c0a6:	657b      	str	r3, [r7, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800c0a8:	23ff      	movs	r3, #255	; 0xff
 800c0aa:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800c0ae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	f006 f8f9 	bl	80122aa <LoRaMacParserData>
 800c0b8:	4603      	mov	r3, r0
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d006      	beq.n	800c0cc <ProcessRadioRxDone+0x404>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c0be:	4b92      	ldr	r3, [pc, #584]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c0c0:	2201      	movs	r2, #1
 800c0c2:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c0c6:	f7ff fdd9 	bl	800bc7c <PrepareRxDoneAbort>
                return;
 800c0ca:	e287      	b.n	800c5dc <ProcessRadioRxDone+0x914>
            }

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800c0cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0ce:	4a8e      	ldr	r2, [pc, #568]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c0d0:	f8c2 3434 	str.w	r3, [r2, #1076]	; 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800c0d4:	1cba      	adds	r2, r7, #2
 800c0d6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c0da:	4611      	mov	r1, r2
 800c0dc:	4618      	mov	r0, r3
 800c0de:	f002 fcfd 	bl	800eadc <DetermineFrameType>
 800c0e2:	4603      	mov	r3, r0
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d006      	beq.n	800c0f6 <ProcessRadioRxDone+0x42e>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c0e8:	4b87      	ldr	r3, [pc, #540]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c0ea:	2201      	movs	r2, #1
 800c0ec:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c0f0:	f7ff fdc4 	bl	800bc7c <PrepareRxDoneAbort>
                return;
 800c0f4:	e272      	b.n	800c5dc <ProcessRadioRxDone+0x914>
            }

            //Check if it is a multicast message
            multicast = 0;
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
            downLinkCounter = 0;
 800c0fc:	2300      	movs	r3, #0
 800c0fe:	607b      	str	r3, [r7, #4]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800c100:	2300      	movs	r3, #0
 800c102:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 800c106:	e055      	b.n	800c1b4 <ProcessRadioRxDone+0x4ec>
            {
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800c108:	4b7f      	ldr	r3, [pc, #508]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c10a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c10e:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c112:	212c      	movs	r1, #44	; 0x2c
 800c114:	fb01 f303 	mul.w	r3, r1, r3
 800c118:	4413      	add	r3, r2
 800c11a:	3354      	adds	r3, #84	; 0x54
 800c11c:	681a      	ldr	r2, [r3, #0]
 800c11e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c120:	429a      	cmp	r2, r3
 800c122:	d142      	bne.n	800c1aa <ProcessRadioRxDone+0x4e2>
                    ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800c124:	4b78      	ldr	r3, [pc, #480]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c126:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c12a:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c12e:	212c      	movs	r1, #44	; 0x2c
 800c130:	fb01 f303 	mul.w	r3, r1, r3
 800c134:	4413      	add	r3, r2
 800c136:	3352      	adds	r3, #82	; 0x52
 800c138:	781b      	ldrb	r3, [r3, #0]
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d035      	beq.n	800c1aa <ProcessRadioRxDone+0x4e2>
                {
                    multicast = 1;
 800c13e:	2301      	movs	r3, #1
 800c140:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 800c144:	4b70      	ldr	r3, [pc, #448]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c146:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c14a:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c14e:	212c      	movs	r1, #44	; 0x2c
 800c150:	fb01 f303 	mul.w	r3, r1, r3
 800c154:	4413      	add	r3, r2
 800c156:	3353      	adds	r3, #83	; 0x53
 800c158:	781b      	ldrb	r3, [r3, #0]
 800c15a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 800c15e:	4b6a      	ldr	r3, [pc, #424]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c160:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c164:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c168:	212c      	movs	r1, #44	; 0x2c
 800c16a:	fb01 f303 	mul.w	r3, r1, r3
 800c16e:	4413      	add	r3, r2
 800c170:	3370      	adds	r3, #112	; 0x70
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	607b      	str	r3, [r7, #4]
                    address = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address;
 800c178:	4b63      	ldr	r3, [pc, #396]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c17a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c17e:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c182:	212c      	movs	r1, #44	; 0x2c
 800c184:	fb01 f303 	mul.w	r3, r1, r3
 800c188:	4413      	add	r3, r2
 800c18a:	3354      	adds	r3, #84	; 0x54
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
                    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 800c192:	4b5d      	ldr	r3, [pc, #372]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c194:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c198:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c19c:	2b02      	cmp	r3, #2
 800c19e:	d10e      	bne.n	800c1be <ProcessRadioRxDone+0x4f6>
                    {
                        MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800c1a0:	4b59      	ldr	r3, [pc, #356]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c1a2:	2203      	movs	r2, #3
 800c1a4:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
                    }
                    break;
 800c1a8:	e009      	b.n	800c1be <ProcessRadioRxDone+0x4f6>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800c1aa:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c1ae:	3301      	adds	r3, #1
 800c1b0:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 800c1b4:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d0a5      	beq.n	800c108 <ProcessRadioRxDone+0x440>
 800c1bc:	e000      	b.n	800c1c0 <ProcessRadioRxDone+0x4f8>
                    break;
 800c1be:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800c1c0:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800c1c4:	2b01      	cmp	r3, #1
 800c1c6:	d117      	bne.n	800c1f8 <ProcessRadioRxDone+0x530>
 800c1c8:	78bb      	ldrb	r3, [r7, #2]
 800c1ca:	2b03      	cmp	r3, #3
 800c1cc:	d10d      	bne.n	800c1ea <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800c1ce:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c1d2:	f003 0320 	and.w	r3, r3, #32
 800c1d6:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d106      	bne.n	800c1ea <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800c1dc:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c1e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1e4:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d006      	beq.n	800c1f8 <ProcessRadioRxDone+0x530>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c1ea:	4b47      	ldr	r3, [pc, #284]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c1ec:	2201      	movs	r2, #1
 800c1ee:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c1f2:	f7ff fd43 	bl	800bc7c <PrepareRxDoneAbort>
                return;
 800c1f6:	e1f1      	b.n	800c5dc <ProcessRadioRxDone+0x914>
            }

            // Get maximum allowed counter difference
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 800c1f8:	2315      	movs	r3, #21
 800c1fa:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800c1fe:	4b42      	ldr	r3, [pc, #264]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c200:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c204:	781b      	ldrb	r3, [r3, #0]
 800c206:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800c20a:	4611      	mov	r1, r2
 800c20c:	4618      	mov	r0, r3
 800c20e:	f006 face 	bl	80127ae <RegionGetPhyParam>
 800c212:	4603      	mov	r3, r0
 800c214:	663b      	str	r3, [r7, #96]	; 0x60

            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 800c216:	78bc      	ldrb	r4, [r7, #2]
 800c218:	4b3b      	ldr	r3, [pc, #236]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c21a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c21e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c220:	b292      	uxth	r2, r2
 800c222:	f107 0530 	add.w	r5, r7, #48	; 0x30
 800c226:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 800c22a:	1d39      	adds	r1, r7, #4
 800c22c:	9102      	str	r1, [sp, #8]
 800c22e:	1cf9      	adds	r1, r7, #3
 800c230:	9101      	str	r1, [sp, #4]
 800c232:	9200      	str	r2, [sp, #0]
 800c234:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800c238:	462a      	mov	r2, r5
 800c23a:	4621      	mov	r1, r4
 800c23c:	f000 fdac 	bl	800cd98 <GetFCntDown>
 800c240:	4603      	mov	r3, r0
 800c242:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800c246:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d038      	beq.n	800c2c0 <ProcessRadioRxDone+0x5f8>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800c24e:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c252:	2b07      	cmp	r3, #7
 800c254:	d120      	bne.n	800c298 <ProcessRadioRxDone+0x5d0>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800c256:	4b2c      	ldr	r3, [pc, #176]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c258:	2208      	movs	r2, #8
 800c25a:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    if( ( MacCtx.NvmCtx->Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( MacCtx.NvmCtx->LastRxMic == macMsgData.MIC ) )
 800c25e:	4b2a      	ldr	r3, [pc, #168]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c260:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c264:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d122      	bne.n	800c2b2 <ProcessRadioRxDone+0x5ea>
 800c26c:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800c270:	f023 031f 	bic.w	r3, r3, #31
 800c274:	b2db      	uxtb	r3, r3
 800c276:	2ba0      	cmp	r3, #160	; 0xa0
 800c278:	d11b      	bne.n	800c2b2 <ProcessRadioRxDone+0x5ea>
 800c27a:	4b23      	ldr	r3, [pc, #140]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c27c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c280:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 800c284:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c286:	429a      	cmp	r2, r3
 800c288:	d113      	bne.n	800c2b2 <ProcessRadioRxDone+0x5ea>
                    {
                        MacCtx.NvmCtx->SrvAckRequested = true;
 800c28a:	4b1f      	ldr	r3, [pc, #124]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c28c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c290:	2201      	movs	r2, #1
 800c292:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 800c296:	e00c      	b.n	800c2b2 <ProcessRadioRxDone+0x5ea>
                    }
                }
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 800c298:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c29c:	2b08      	cmp	r3, #8
 800c29e:	d104      	bne.n	800c2aa <ProcessRadioRxDone+0x5e2>
                {
                    // Lost too many frames
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 800c2a0:	4b19      	ldr	r3, [pc, #100]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c2a2:	220a      	movs	r2, #10
 800c2a4:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 800c2a8:	e003      	b.n	800c2b2 <ProcessRadioRxDone+0x5ea>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c2aa:	4b17      	ldr	r3, [pc, #92]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c2ac:	2201      	movs	r2, #1
 800c2ae:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	4a14      	ldr	r2, [pc, #80]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c2b6:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
                PrepareRxDoneAbort( );
 800c2ba:	f7ff fcdf 	bl	800bc7c <PrepareRxDoneAbort>
                return;
 800c2be:	e18d      	b.n	800c5dc <ProcessRadioRxDone+0x914>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800c2c0:	78fa      	ldrb	r2, [r7, #3]
 800c2c2:	6879      	ldr	r1, [r7, #4]
 800c2c4:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 800c2c8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c2cc:	9300      	str	r3, [sp, #0]
 800c2ce:	460b      	mov	r3, r1
 800c2d0:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800c2d4:	f005 fe2e 	bl	8011f34 <LoRaMacCryptoUnsecureMessage>
 800c2d8:	4603      	mov	r3, r0
 800c2da:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800c2de:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d014      	beq.n	800c310 <ProcessRadioRxDone+0x648>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800c2e6:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c2ea:	2b02      	cmp	r3, #2
 800c2ec:	d104      	bne.n	800c2f8 <ProcessRadioRxDone+0x630>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800c2ee:	4b06      	ldr	r3, [pc, #24]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c2f0:	220b      	movs	r2, #11
 800c2f2:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 800c2f6:	e003      	b.n	800c300 <ProcessRadioRxDone+0x638>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800c2f8:	4b03      	ldr	r3, [pc, #12]	; (800c308 <ProcessRadioRxDone+0x640>)
 800c2fa:	220c      	movs	r2, #12
 800c2fc:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                PrepareRxDoneAbort( );
 800c300:	f7ff fcbc 	bl	800bc7c <PrepareRxDoneAbort>
                return;
 800c304:	e16a      	b.n	800c5dc <ProcessRadioRxDone+0x914>
 800c306:	bf00      	nop
 800c308:	200004f4 	.word	0x200004f4
 800c30c:	2000072c 	.word	0x2000072c
            }

            // Frame is valid
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c310:	4bb4      	ldr	r3, [pc, #720]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c312:	2200      	movs	r2, #0
 800c314:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Multicast = multicast;
 800c318:	4ab2      	ldr	r2, [pc, #712]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c31a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800c31e:	f882 341e 	strb.w	r3, [r2, #1054]	; 0x41e
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 800c322:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c326:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800c32a:	b2db      	uxtb	r3, r3
 800c32c:	461a      	mov	r2, r3
 800c32e:	4bad      	ldr	r3, [pc, #692]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c330:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = NULL;
 800c334:	4bab      	ldr	r3, [pc, #684]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c336:	2200      	movs	r2, #0
 800c338:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = 0;
 800c33c:	4ba9      	ldr	r3, [pc, #676]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c33e:	2200      	movs	r2, #0
 800c340:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	4aa7      	ldr	r2, [pc, #668]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c348:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800c34c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c350:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800c354:	b2db      	uxtb	r3, r3
 800c356:	2b00      	cmp	r3, #0
 800c358:	bf14      	ite	ne
 800c35a:	2301      	movne	r3, #1
 800c35c:	2300      	moveq	r3, #0
 800c35e:	b2da      	uxtb	r2, r3
 800c360:	4ba0      	ldr	r3, [pc, #640]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c362:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c366:	4b9f      	ldr	r3, [pc, #636]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c368:	2200      	movs	r2, #0
 800c36a:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800c36e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c372:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800c376:	b2db      	uxtb	r3, r3
 800c378:	2b00      	cmp	r3, #0
 800c37a:	bf14      	ite	ne
 800c37c:	2301      	movne	r3, #1
 800c37e:	2300      	moveq	r3, #0
 800c380:	b2da      	uxtb	r2, r3
 800c382:	4b98      	ldr	r3, [pc, #608]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c384:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 800c388:	4b96      	ldr	r3, [pc, #600]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c38a:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d004      	beq.n	800c39c <ProcessRadioRxDone+0x6d4>
                ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_2 ) )
 800c392:	4b94      	ldr	r3, [pc, #592]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c394:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 800c398:	2b01      	cmp	r3, #1
 800c39a:	d105      	bne.n	800c3a8 <ProcessRadioRxDone+0x6e0>
            {
                MacCtx.NvmCtx->AdrAckCounter = 0;
 800c39c:	4b91      	ldr	r3, [pc, #580]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c39e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c3a2:	2200      	movs	r2, #0
 800c3a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800c3a8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800c3ac:	2b01      	cmp	r3, #1
 800c3ae:	d104      	bne.n	800c3ba <ProcessRadioRxDone+0x6f2>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800c3b0:	4b8c      	ldr	r3, [pc, #560]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c3b2:	2202      	movs	r2, #2
 800c3b4:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 800c3b8:	e028      	b.n	800c40c <ProcessRadioRxDone+0x744>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800c3ba:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800c3be:	f023 031f 	bic.w	r3, r3, #31
 800c3c2:	b2db      	uxtb	r3, r3
 800c3c4:	2ba0      	cmp	r3, #160	; 0xa0
 800c3c6:	d117      	bne.n	800c3f8 <ProcessRadioRxDone+0x730>
                {
                    MacCtx.NvmCtx->SrvAckRequested = true;
 800c3c8:	4b86      	ldr	r3, [pc, #536]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c3ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c3ce:	2201      	movs	r2, #1
 800c3d0:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 800c3d4:	4b83      	ldr	r3, [pc, #524]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c3d6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c3da:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d105      	bne.n	800c3ee <ProcessRadioRxDone+0x726>
                    {
                        MacCtx.NvmCtx->LastRxMic = macMsgData.MIC;
 800c3e2:	4b80      	ldr	r3, [pc, #512]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c3e4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c3e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c3ea:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800c3ee:	4b7d      	ldr	r3, [pc, #500]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c3f0:	2201      	movs	r2, #1
 800c3f2:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 800c3f6:	e009      	b.n	800c40c <ProcessRadioRxDone+0x744>
                }
                else
                {
                    MacCtx.NvmCtx->SrvAckRequested = false;
 800c3f8:	4b7a      	ldr	r3, [pc, #488]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c3fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c3fe:	2200      	movs	r2, #0
 800c400:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800c404:	4b77      	ldr	r3, [pc, #476]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c406:	2200      	movs	r2, #0
 800c408:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
                }
            }

            RemoveMacCommands( MacCtx.McpsIndication.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800c40c:	4b75      	ldr	r3, [pc, #468]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c40e:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c412:	4a74      	ldr	r2, [pc, #464]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c414:	f892 243c 	ldrb.w	r2, [r2, #1084]	; 0x43c
 800c418:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 800c41c:	4618      	mov	r0, r3
 800c41e:	f001 fecd 	bl	800e1bc <RemoveMacCommands>

            switch( fType )
 800c422:	78bb      	ldrb	r3, [r7, #2]
 800c424:	2b03      	cmp	r3, #3
 800c426:	d874      	bhi.n	800c512 <ProcessRadioRxDone+0x84a>
 800c428:	a201      	add	r2, pc, #4	; (adr r2, 800c430 <ProcessRadioRxDone+0x768>)
 800c42a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c42e:	bf00      	nop
 800c430:	0800c441 	.word	0x0800c441
 800c434:	0800c491 	.word	0x0800c491
 800c438:	0800c4c7 	.word	0x0800c4c7
 800c43c:	0800c4ed 	.word	0x0800c4ed
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 800c440:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c444:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c448:	b2db      	uxtb	r3, r3
 800c44a:	461c      	mov	r4, r3
 800c44c:	4b65      	ldr	r3, [pc, #404]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c44e:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c452:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800c456:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800c45a:	f102 0010 	add.w	r0, r2, #16
 800c45e:	9300      	str	r3, [sp, #0]
 800c460:	460b      	mov	r3, r1
 800c462:	4622      	mov	r2, r4
 800c464:	2100      	movs	r1, #0
 800c466:	f000 fe2b 	bl	800d0c0 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c46a:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c46e:	4b5d      	ldr	r3, [pc, #372]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c470:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800c474:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c476:	4a5b      	ldr	r2, [pc, #364]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c478:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800c47c:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800c480:	4b58      	ldr	r3, [pc, #352]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c482:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 800c486:	4b57      	ldr	r3, [pc, #348]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c488:	2201      	movs	r2, #1
 800c48a:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 800c48e:	e047      	b.n	800c520 <ProcessRadioRxDone+0x858>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 800c490:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c494:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c498:	b2db      	uxtb	r3, r3
 800c49a:	461c      	mov	r4, r3
 800c49c:	4b51      	ldr	r3, [pc, #324]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c49e:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c4a2:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800c4a6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800c4aa:	f102 0010 	add.w	r0, r2, #16
 800c4ae:	9300      	str	r3, [sp, #0]
 800c4b0:	460b      	mov	r3, r1
 800c4b2:	4622      	mov	r2, r4
 800c4b4:	2100      	movs	r1, #0
 800c4b6:	f000 fe03 	bl	800d0c0 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c4ba:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c4be:	4b49      	ldr	r3, [pc, #292]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c4c0:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 800c4c4:	e02c      	b.n	800c520 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 800c4c6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800c4c8:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800c4cc:	4b45      	ldr	r3, [pc, #276]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c4ce:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c4d2:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800c4d6:	9300      	str	r3, [sp, #0]
 800c4d8:	460b      	mov	r3, r1
 800c4da:	2100      	movs	r1, #0
 800c4dc:	f000 fdf0 	bl	800d0c0 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c4e0:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c4e4:	4b3f      	ldr	r3, [pc, #252]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c4e6:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 800c4ea:	e019      	b.n	800c520 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c4ec:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c4f0:	4b3c      	ldr	r3, [pc, #240]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c4f2:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800c4f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c4f8:	4a3a      	ldr	r2, [pc, #232]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c4fa:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800c4fe:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800c502:	4b38      	ldr	r3, [pc, #224]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c504:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 800c508:	4b36      	ldr	r3, [pc, #216]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c50a:	2201      	movs	r2, #1
 800c50c:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 800c510:	e006      	b.n	800c520 <ProcessRadioRxDone+0x858>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c512:	4b34      	ldr	r3, [pc, #208]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c514:	2201      	movs	r2, #1
 800c516:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    PrepareRxDoneAbort( );
 800c51a:	f7ff fbaf 	bl	800bc7c <PrepareRxDoneAbort>
                    break;
 800c51e:	bf00      	nop
            }

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800c520:	4a30      	ldr	r2, [pc, #192]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c522:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c526:	f043 0302 	orr.w	r3, r3, #2
 800c52a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

            break;
 800c52e:	e034      	b.n	800c59a <ProcessRadioRxDone+0x8d2>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800c530:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800c534:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800c536:	18d1      	adds	r1, r2, r3
 800c538:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800c53c:	b29b      	uxth	r3, r3
 800c53e:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800c542:	1ad3      	subs	r3, r2, r3
 800c544:	b29b      	uxth	r3, r3
 800c546:	461a      	mov	r2, r3
 800c548:	4827      	ldr	r0, [pc, #156]	; (800c5e8 <ProcessRadioRxDone+0x920>)
 800c54a:	f009 fe66 	bl	801621a <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800c54e:	4b25      	ldr	r3, [pc, #148]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c550:	2203      	movs	r2, #3
 800c552:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c556:	4b23      	ldr	r3, [pc, #140]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c558:	2200      	movs	r2, #0
 800c55a:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800c55e:	4b21      	ldr	r3, [pc, #132]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c560:	4a21      	ldr	r2, [pc, #132]	; (800c5e8 <ProcessRadioRxDone+0x920>)
 800c562:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800c566:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c56a:	b2da      	uxtb	r2, r3
 800c56c:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800c570:	1ad3      	subs	r3, r2, r3
 800c572:	b2da      	uxtb	r2, r3
 800c574:	4b1b      	ldr	r3, [pc, #108]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c576:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800c57a:	4a1a      	ldr	r2, [pc, #104]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c57c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c580:	f043 0302 	orr.w	r3, r3, #2
 800c584:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 800c588:	e007      	b.n	800c59a <ProcessRadioRxDone+0x8d2>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c58a:	4b16      	ldr	r3, [pc, #88]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c58c:	2201      	movs	r2, #1
 800c58e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            PrepareRxDoneAbort( );
 800c592:	f7ff fb73 	bl	800bc7c <PrepareRxDoneAbort>
            break;
 800c596:	e000      	b.n	800c59a <ProcessRadioRxDone+0x8d2>
            break;
 800c598:	bf00      	nop
    }

    // Verify if we need to disable the AckTimeoutTimer
    if( MacCtx.NodeAckRequested == true )
 800c59a:	4b12      	ldr	r3, [pc, #72]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c59c:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d008      	beq.n	800c5b6 <ProcessRadioRxDone+0x8ee>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800c5a4:	4b0f      	ldr	r3, [pc, #60]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c5a6:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d00d      	beq.n	800c5ca <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 800c5ae:	2000      	movs	r0, #0
 800c5b0:	f000 fbbc 	bl	800cd2c <OnAckTimeoutTimerEvent>
 800c5b4:	e009      	b.n	800c5ca <ProcessRadioRxDone+0x902>
        }
    }
    else
    {
        if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 800c5b6:	4b0b      	ldr	r3, [pc, #44]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c5b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c5bc:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c5c0:	2b02      	cmp	r3, #2
 800c5c2:	d102      	bne.n	800c5ca <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 800c5c4:	2000      	movs	r0, #0
 800c5c6:	f000 fbb1 	bl	800cd2c <OnAckTimeoutTimerEvent>
        }
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800c5ca:	4a06      	ldr	r2, [pc, #24]	; (800c5e4 <ProcessRadioRxDone+0x91c>)
 800c5cc:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c5d0:	f043 0320 	orr.w	r3, r3, #32
 800c5d4:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 800c5d8:	f7ff fa92 	bl	800bb00 <UpdateRxSlotIdleState>
}
 800c5dc:	3788      	adds	r7, #136	; 0x88
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	bdb0      	pop	{r4, r5, r7, pc}
 800c5e2:	bf00      	nop
 800c5e4:	200004f4 	.word	0x200004f4
 800c5e8:	2000072c 	.word	0x2000072c

0800c5ec <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800c5ec:	b580      	push	{r7, lr}
 800c5ee:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800c5f0:	4b12      	ldr	r3, [pc, #72]	; (800c63c <ProcessRadioTxTimeout+0x50>)
 800c5f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c5f6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c5fa:	2b02      	cmp	r3, #2
 800c5fc:	d002      	beq.n	800c604 <ProcessRadioTxTimeout+0x18>
    {
        Radio.Sleep( );
 800c5fe:	4b10      	ldr	r3, [pc, #64]	; (800c640 <ProcessRadioTxTimeout+0x54>)
 800c600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c602:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800c604:	f7ff fa7c 	bl	800bb00 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800c608:	4b0c      	ldr	r3, [pc, #48]	; (800c63c <ProcessRadioTxTimeout+0x50>)
 800c60a:	2202      	movs	r2, #2
 800c60c:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800c610:	2002      	movs	r0, #2
 800c612:	f004 fe3b 	bl	801128c <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800c616:	4b09      	ldr	r3, [pc, #36]	; (800c63c <ProcessRadioTxTimeout+0x50>)
 800c618:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d003      	beq.n	800c628 <ProcessRadioTxTimeout+0x3c>
    {
        MacCtx.AckTimeoutRetry = true;
 800c620:	4b06      	ldr	r3, [pc, #24]	; (800c63c <ProcessRadioTxTimeout+0x50>)
 800c622:	2201      	movs	r2, #1
 800c624:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800c628:	4a04      	ldr	r2, [pc, #16]	; (800c63c <ProcessRadioTxTimeout+0x50>)
 800c62a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c62e:	f043 0320 	orr.w	r3, r3, #32
 800c632:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 800c636:	bf00      	nop
 800c638:	bd80      	pop	{r7, pc}
 800c63a:	bf00      	nop
 800c63c:	200004f4 	.word	0x200004f4
 800c640:	0801b4e4 	.word	0x0801b4e4

0800c644 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 800c644:	b580      	push	{r7, lr}
 800c646:	b084      	sub	sp, #16
 800c648:	af00      	add	r7, sp, #0
 800c64a:	4603      	mov	r3, r0
 800c64c:	460a      	mov	r2, r1
 800c64e:	71fb      	strb	r3, [r7, #7]
 800c650:	4613      	mov	r3, r2
 800c652:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 800c654:	2300      	movs	r3, #0
 800c656:	73fb      	strb	r3, [r7, #15]

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800c658:	4b44      	ldr	r3, [pc, #272]	; (800c76c <HandleRadioRxErrorTimeout+0x128>)
 800c65a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c65e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c662:	2b02      	cmp	r3, #2
 800c664:	d002      	beq.n	800c66c <HandleRadioRxErrorTimeout+0x28>
    {
        Radio.Sleep( );
 800c666:	4b42      	ldr	r3, [pc, #264]	; (800c770 <HandleRadioRxErrorTimeout+0x12c>)
 800c668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c66a:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800c66c:	f004 f8f8 	bl	8010860 <LoRaMacClassBIsBeaconExpected>
 800c670:	4603      	mov	r3, r0
 800c672:	2b00      	cmp	r3, #0
 800c674:	d007      	beq.n	800c686 <HandleRadioRxErrorTimeout+0x42>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800c676:	2002      	movs	r0, #2
 800c678:	f004 f8a6 	bl	80107c8 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800c67c:	2000      	movs	r0, #0
 800c67e:	f004 f8c8 	bl	8010812 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800c682:	2301      	movs	r3, #1
 800c684:	73fb      	strb	r3, [r7, #15]
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800c686:	4b39      	ldr	r3, [pc, #228]	; (800c76c <HandleRadioRxErrorTimeout+0x128>)
 800c688:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c68c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c690:	2b01      	cmp	r3, #1
 800c692:	d119      	bne.n	800c6c8 <HandleRadioRxErrorTimeout+0x84>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800c694:	f004 f8eb 	bl	801086e <LoRaMacClassBIsPingExpected>
 800c698:	4603      	mov	r3, r0
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d007      	beq.n	800c6ae <HandleRadioRxErrorTimeout+0x6a>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c69e:	2000      	movs	r0, #0
 800c6a0:	f004 f89c 	bl	80107dc <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800c6a4:	2000      	movs	r0, #0
 800c6a6:	f004 f8bd 	bl	8010824 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800c6aa:	2301      	movs	r3, #1
 800c6ac:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800c6ae:	f004 f8e5 	bl	801087c <LoRaMacClassBIsMulticastExpected>
 800c6b2:	4603      	mov	r3, r0
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d007      	beq.n	800c6c8 <HandleRadioRxErrorTimeout+0x84>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c6b8:	2000      	movs	r0, #0
 800c6ba:	f004 f899 	bl	80107f0 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800c6be:	2000      	movs	r0, #0
 800c6c0:	f004 f8b9 	bl	8010836 <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 800c6c4:	2301      	movs	r3, #1
 800c6c6:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 800c6c8:	7bfb      	ldrb	r3, [r7, #15]
 800c6ca:	f083 0301 	eor.w	r3, r3, #1
 800c6ce:	b2db      	uxtb	r3, r3
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d045      	beq.n	800c760 <HandleRadioRxErrorTimeout+0x11c>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800c6d4:	4b25      	ldr	r3, [pc, #148]	; (800c76c <HandleRadioRxErrorTimeout+0x128>)
 800c6d6:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d125      	bne.n	800c72a <HandleRadioRxErrorTimeout+0xe6>
        {
            if( MacCtx.NodeAckRequested == true )
 800c6de:	4b23      	ldr	r3, [pc, #140]	; (800c76c <HandleRadioRxErrorTimeout+0x128>)
 800c6e0:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d003      	beq.n	800c6f0 <HandleRadioRxErrorTimeout+0xac>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800c6e8:	4a20      	ldr	r2, [pc, #128]	; (800c76c <HandleRadioRxErrorTimeout+0x128>)
 800c6ea:	79fb      	ldrb	r3, [r7, #7]
 800c6ec:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800c6f0:	79fb      	ldrb	r3, [r7, #7]
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	f004 fdca 	bl	801128c <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( MacCtx.NvmCtx->LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800c6f8:	4b1c      	ldr	r3, [pc, #112]	; (800c76c <HandleRadioRxErrorTimeout+0x128>)
 800c6fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c6fe:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800c702:	4618      	mov	r0, r3
 800c704:	f00d fbea 	bl	8019edc <UTIL_TIMER_GetElapsedTime>
 800c708:	4602      	mov	r2, r0
 800c70a:	4b18      	ldr	r3, [pc, #96]	; (800c76c <HandleRadioRxErrorTimeout+0x128>)
 800c70c:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800c710:	429a      	cmp	r2, r3
 800c712:	d325      	bcc.n	800c760 <HandleRadioRxErrorTimeout+0x11c>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 800c714:	4817      	ldr	r0, [pc, #92]	; (800c774 <HandleRadioRxErrorTimeout+0x130>)
 800c716:	f00d fab5 	bl	8019c84 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800c71a:	4a14      	ldr	r2, [pc, #80]	; (800c76c <HandleRadioRxErrorTimeout+0x128>)
 800c71c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c720:	f043 0320 	orr.w	r3, r3, #32
 800c724:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 800c728:	e01a      	b.n	800c760 <HandleRadioRxErrorTimeout+0x11c>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 800c72a:	4b10      	ldr	r3, [pc, #64]	; (800c76c <HandleRadioRxErrorTimeout+0x128>)
 800c72c:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c730:	2b00      	cmp	r3, #0
 800c732:	d003      	beq.n	800c73c <HandleRadioRxErrorTimeout+0xf8>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800c734:	4a0d      	ldr	r2, [pc, #52]	; (800c76c <HandleRadioRxErrorTimeout+0x128>)
 800c736:	79bb      	ldrb	r3, [r7, #6]
 800c738:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800c73c:	79bb      	ldrb	r3, [r7, #6]
 800c73e:	4618      	mov	r0, r3
 800c740:	f004 fda4 	bl	801128c <LoRaMacConfirmQueueSetStatusCmn>

            if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800c744:	4b09      	ldr	r3, [pc, #36]	; (800c76c <HandleRadioRxErrorTimeout+0x128>)
 800c746:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c74a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c74e:	2b02      	cmp	r3, #2
 800c750:	d006      	beq.n	800c760 <HandleRadioRxErrorTimeout+0x11c>
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
 800c752:	4a06      	ldr	r2, [pc, #24]	; (800c76c <HandleRadioRxErrorTimeout+0x128>)
 800c754:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c758:	f043 0320 	orr.w	r3, r3, #32
 800c75c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }
    }

    UpdateRxSlotIdleState( );
 800c760:	f7ff f9ce 	bl	800bb00 <UpdateRxSlotIdleState>
}
 800c764:	bf00      	nop
 800c766:	3710      	adds	r7, #16
 800c768:	46bd      	mov	sp, r7
 800c76a:	bd80      	pop	{r7, pc}
 800c76c:	200004f4 	.word	0x200004f4
 800c770:	0801b4e4 	.word	0x0801b4e4
 800c774:	2000088c 	.word	0x2000088c

0800c778 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 800c778:	b580      	push	{r7, lr}
 800c77a:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800c77c:	2106      	movs	r1, #6
 800c77e:	2005      	movs	r0, #5
 800c780:	f7ff ff60 	bl	800c644 <HandleRadioRxErrorTimeout>
}
 800c784:	bf00      	nop
 800c786:	bd80      	pop	{r7, pc}

0800c788 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 800c788:	b580      	push	{r7, lr}
 800c78a:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800c78c:	2104      	movs	r1, #4
 800c78e:	2003      	movs	r0, #3
 800c790:	f7ff ff58 	bl	800c644 <HandleRadioRxErrorTimeout>
}
 800c794:	bf00      	nop
 800c796:	bd80      	pop	{r7, pc}

0800c798 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 800c798:	b580      	push	{r7, lr}
 800c79a:	b084      	sub	sp, #16
 800c79c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c79e:	f3ef 8310 	mrs	r3, PRIMASK
 800c7a2:	607b      	str	r3, [r7, #4]
  return(result);
 800c7a4:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 800c7a6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800c7a8:	b672      	cpsid	i
}
 800c7aa:	bf00      	nop
    events = LoRaMacRadioEvents;
 800c7ac:	4b1d      	ldr	r3, [pc, #116]	; (800c824 <LoRaMacHandleIrqEvents+0x8c>)
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 800c7b2:	4b1c      	ldr	r3, [pc, #112]	; (800c824 <LoRaMacHandleIrqEvents+0x8c>)
 800c7b4:	2200      	movs	r2, #0
 800c7b6:	601a      	str	r2, [r3, #0]
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c7bc:	68bb      	ldr	r3, [r7, #8]
 800c7be:	f383 8810 	msr	PRIMASK, r3
}
 800c7c2:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 800c7c4:	683b      	ldr	r3, [r7, #0]
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d027      	beq.n	800c81a <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 800c7ca:	783b      	ldrb	r3, [r7, #0]
 800c7cc:	f003 0310 	and.w	r3, r3, #16
 800c7d0:	b2db      	uxtb	r3, r3
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d001      	beq.n	800c7da <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 800c7d6:	f7ff f9ab 	bl	800bb30 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 800c7da:	783b      	ldrb	r3, [r7, #0]
 800c7dc:	f003 0308 	and.w	r3, r3, #8
 800c7e0:	b2db      	uxtb	r3, r3
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d001      	beq.n	800c7ea <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 800c7e6:	f7ff fa6f 	bl	800bcc8 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 800c7ea:	783b      	ldrb	r3, [r7, #0]
 800c7ec:	f003 0304 	and.w	r3, r3, #4
 800c7f0:	b2db      	uxtb	r3, r3
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d001      	beq.n	800c7fa <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 800c7f6:	f7ff fef9 	bl	800c5ec <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 800c7fa:	783b      	ldrb	r3, [r7, #0]
 800c7fc:	f003 0302 	and.w	r3, r3, #2
 800c800:	b2db      	uxtb	r3, r3
 800c802:	2b00      	cmp	r3, #0
 800c804:	d001      	beq.n	800c80a <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 800c806:	f7ff ffb7 	bl	800c778 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 800c80a:	783b      	ldrb	r3, [r7, #0]
 800c80c:	f003 0301 	and.w	r3, r3, #1
 800c810:	b2db      	uxtb	r3, r3
 800c812:	2b00      	cmp	r3, #0
 800c814:	d001      	beq.n	800c81a <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 800c816:	f7ff ffb7 	bl	800c788 <ProcessRadioRxTimeout>
        }
    }
}
 800c81a:	bf00      	nop
 800c81c:	3710      	adds	r7, #16
 800c81e:	46bd      	mov	sp, r7
 800c820:	bd80      	pop	{r7, pc}
 800c822:	bf00      	nop
 800c824:	20000b24 	.word	0x20000b24

0800c828 <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 800c828:	b480      	push	{r7}
 800c82a:	b083      	sub	sp, #12
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	4603      	mov	r3, r0
 800c830:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 800c832:	4a04      	ldr	r2, [pc, #16]	; (800c844 <LoRaMacEnableRequests+0x1c>)
 800c834:	79fb      	ldrb	r3, [r7, #7]
 800c836:	f882 3482 	strb.w	r3, [r2, #1154]	; 0x482
}
 800c83a:	bf00      	nop
 800c83c:	370c      	adds	r7, #12
 800c83e:	46bd      	mov	sp, r7
 800c840:	bc80      	pop	{r7}
 800c842:	4770      	bx	lr
 800c844:	200004f4 	.word	0x200004f4

0800c848 <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 800c848:	b580      	push	{r7, lr}
 800c84a:	b082      	sub	sp, #8
 800c84c:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 800c84e:	4b2c      	ldr	r3, [pc, #176]	; (800c900 <LoRaMacHandleRequestEvents+0xb8>)
 800c850:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c854:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 800c856:	4b2a      	ldr	r3, [pc, #168]	; (800c900 <LoRaMacHandleRequestEvents+0xb8>)
 800c858:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d14a      	bne.n	800c8f6 <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800c860:	4b27      	ldr	r3, [pc, #156]	; (800c900 <LoRaMacHandleRequestEvents+0xb8>)
 800c862:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c866:	f003 0301 	and.w	r3, r3, #1
 800c86a:	b2db      	uxtb	r3, r3
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d006      	beq.n	800c87e <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800c870:	4a23      	ldr	r2, [pc, #140]	; (800c900 <LoRaMacHandleRequestEvents+0xb8>)
 800c872:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c876:	f36f 0300 	bfc	r3, #0, #1
 800c87a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800c87e:	4b20      	ldr	r3, [pc, #128]	; (800c900 <LoRaMacHandleRequestEvents+0xb8>)
 800c880:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c884:	f003 0304 	and.w	r3, r3, #4
 800c888:	b2db      	uxtb	r3, r3
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d006      	beq.n	800c89c <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800c88e:	4a1c      	ldr	r2, [pc, #112]	; (800c900 <LoRaMacHandleRequestEvents+0xb8>)
 800c890:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c894:	f36f 0382 	bfc	r3, #2, #1
 800c898:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800c89c:	2001      	movs	r0, #1
 800c89e:	f7ff ffc3 	bl	800c828 <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 800c8a2:	793b      	ldrb	r3, [r7, #4]
 800c8a4:	f003 0301 	and.w	r3, r3, #1
 800c8a8:	b2db      	uxtb	r3, r3
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d005      	beq.n	800c8ba <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800c8ae:	4b14      	ldr	r3, [pc, #80]	; (800c900 <LoRaMacHandleRequestEvents+0xb8>)
 800c8b0:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	4813      	ldr	r0, [pc, #76]	; (800c904 <LoRaMacHandleRequestEvents+0xbc>)
 800c8b8:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 800c8ba:	793b      	ldrb	r3, [r7, #4]
 800c8bc:	f003 0304 	and.w	r3, r3, #4
 800c8c0:	b2db      	uxtb	r3, r3
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d00e      	beq.n	800c8e4 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800c8c6:	4810      	ldr	r0, [pc, #64]	; (800c908 <LoRaMacHandleRequestEvents+0xc0>)
 800c8c8:	f004 fd2e 	bl	8011328 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800c8cc:	f004 fd78 	bl	80113c0 <LoRaMacConfirmQueueGetCnt>
 800c8d0:	4603      	mov	r3, r0
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d006      	beq.n	800c8e4 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800c8d6:	4a0a      	ldr	r2, [pc, #40]	; (800c900 <LoRaMacHandleRequestEvents+0xb8>)
 800c8d8:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c8dc:	f043 0304 	orr.w	r3, r3, #4
 800c8e0:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 800c8e4:	f003 ffe8 	bl	80108b8 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 800c8e8:	4a05      	ldr	r2, [pc, #20]	; (800c900 <LoRaMacHandleRequestEvents+0xb8>)
 800c8ea:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c8ee:	f36f 1345 	bfc	r3, #5, #1
 800c8f2:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
}
 800c8f6:	bf00      	nop
 800c8f8:	3708      	adds	r7, #8
 800c8fa:	46bd      	mov	sp, r7
 800c8fc:	bd80      	pop	{r7, pc}
 800c8fe:	bf00      	nop
 800c900:	200004f4 	.word	0x200004f4
 800c904:	20000930 	.word	0x20000930
 800c908:	20000944 	.word	0x20000944

0800c90c <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 800c90c:	b580      	push	{r7, lr}
 800c90e:	b082      	sub	sp, #8
 800c910:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 800c912:	4b0a      	ldr	r3, [pc, #40]	; (800c93c <LoRaMacHandleScheduleUplinkEvent+0x30>)
 800c914:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d10a      	bne.n	800c932 <LoRaMacHandleScheduleUplinkEvent+0x26>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 800c91c:	2300      	movs	r3, #0
 800c91e:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 800c920:	1dfb      	adds	r3, r7, #7
 800c922:	4618      	mov	r0, r3
 800c924:	f004 fab4 	bl	8010e90 <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 800c928:	79fb      	ldrb	r3, [r7, #7]
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d001      	beq.n	800c932 <LoRaMacHandleScheduleUplinkEvent+0x26>
        {// Setup MLME indication
            SetMlmeScheduleUplinkIndication( );
 800c92e:	f000 fbb7 	bl	800d0a0 <SetMlmeScheduleUplinkIndication>
        }
    }
}
 800c932:	bf00      	nop
 800c934:	3708      	adds	r7, #8
 800c936:	46bd      	mov	sp, r7
 800c938:	bd80      	pop	{r7, pc}
 800c93a:	bf00      	nop
 800c93c:	200004f4 	.word	0x200004f4

0800c940 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 800c940:	b580      	push	{r7, lr}
 800c942:	b088      	sub	sp, #32
 800c944:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800c946:	4b24      	ldr	r3, [pc, #144]	; (800c9d8 <LoRaMacHandleIndicationEvents+0x98>)
 800c948:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c94c:	f003 0308 	and.w	r3, r3, #8
 800c950:	b2db      	uxtb	r3, r3
 800c952:	2b00      	cmp	r3, #0
 800c954:	d00c      	beq.n	800c970 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800c956:	4a20      	ldr	r2, [pc, #128]	; (800c9d8 <LoRaMacHandleIndicationEvents+0x98>)
 800c958:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c95c:	f36f 03c3 	bfc	r3, #3, #1
 800c960:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication );
 800c964:	4b1c      	ldr	r3, [pc, #112]	; (800c9d8 <LoRaMacHandleIndicationEvents+0x98>)
 800c966:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800c96a:	68db      	ldr	r3, [r3, #12]
 800c96c:	481b      	ldr	r0, [pc, #108]	; (800c9dc <LoRaMacHandleIndicationEvents+0x9c>)
 800c96e:	4798      	blx	r3
    }

    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 800c970:	4b19      	ldr	r3, [pc, #100]	; (800c9d8 <LoRaMacHandleIndicationEvents+0x98>)
 800c972:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c976:	f003 0310 	and.w	r3, r3, #16
 800c97a:	b2db      	uxtb	r3, r3
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d011      	beq.n	800c9a4 <LoRaMacHandleIndicationEvents+0x64>
    {
        MlmeIndication_t schduleUplinkIndication;
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 800c980:	2307      	movs	r3, #7
 800c982:	713b      	strb	r3, [r7, #4]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c984:	2300      	movs	r3, #0
 800c986:	717b      	strb	r3, [r7, #5]

        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 800c988:	4b13      	ldr	r3, [pc, #76]	; (800c9d8 <LoRaMacHandleIndicationEvents+0x98>)
 800c98a:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800c98e:	68db      	ldr	r3, [r3, #12]
 800c990:	1d3a      	adds	r2, r7, #4
 800c992:	4610      	mov	r0, r2
 800c994:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 800c996:	4a10      	ldr	r2, [pc, #64]	; (800c9d8 <LoRaMacHandleIndicationEvents+0x98>)
 800c998:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c99c:	f36f 1304 	bfc	r3, #4, #1
 800c9a0:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800c9a4:	4b0c      	ldr	r3, [pc, #48]	; (800c9d8 <LoRaMacHandleIndicationEvents+0x98>)
 800c9a6:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c9aa:	f003 0302 	and.w	r3, r3, #2
 800c9ae:	b2db      	uxtb	r3, r3
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d00c      	beq.n	800c9ce <LoRaMacHandleIndicationEvents+0x8e>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800c9b4:	4a08      	ldr	r2, [pc, #32]	; (800c9d8 <LoRaMacHandleIndicationEvents+0x98>)
 800c9b6:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c9ba:	f36f 0341 	bfc	r3, #1, #1
 800c9be:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication );
 800c9c2:	4b05      	ldr	r3, [pc, #20]	; (800c9d8 <LoRaMacHandleIndicationEvents+0x98>)
 800c9c4:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800c9c8:	685b      	ldr	r3, [r3, #4]
 800c9ca:	4805      	ldr	r0, [pc, #20]	; (800c9e0 <LoRaMacHandleIndicationEvents+0xa0>)
 800c9cc:	4798      	blx	r3
    }
}
 800c9ce:	bf00      	nop
 800c9d0:	3720      	adds	r7, #32
 800c9d2:	46bd      	mov	sp, r7
 800c9d4:	bd80      	pop	{r7, pc}
 800c9d6:	bf00      	nop
 800c9d8:	200004f4 	.word	0x200004f4
 800c9dc:	20000958 	.word	0x20000958
 800c9e0:	20000910 	.word	0x20000910

0800c9e4 <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 800c9e4:	b580      	push	{r7, lr}
 800c9e6:	b082      	sub	sp, #8
 800c9e8:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800c9ea:	4b33      	ldr	r3, [pc, #204]	; (800cab8 <LoRaMacHandleMcpsRequest+0xd4>)
 800c9ec:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c9f0:	f003 0301 	and.w	r3, r3, #1
 800c9f4:	b2db      	uxtb	r3, r3
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d05a      	beq.n	800cab0 <LoRaMacHandleMcpsRequest+0xcc>
    {
        bool stopRetransmission = false;
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 800c9fe:	2300      	movs	r3, #0
 800ca00:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800ca02:	4b2d      	ldr	r3, [pc, #180]	; (800cab8 <LoRaMacHandleMcpsRequest+0xd4>)
 800ca04:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d004      	beq.n	800ca16 <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 800ca0c:	4b2a      	ldr	r3, [pc, #168]	; (800cab8 <LoRaMacHandleMcpsRequest+0xd4>)
 800ca0e:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800ca12:	2b03      	cmp	r3, #3
 800ca14:	d104      	bne.n	800ca20 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800ca16:	f002 f8af 	bl	800eb78 <CheckRetransUnconfirmedUplink>
 800ca1a:	4603      	mov	r3, r0
 800ca1c:	71fb      	strb	r3, [r7, #7]
 800ca1e:	e022      	b.n	800ca66 <LoRaMacHandleMcpsRequest+0x82>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800ca20:	4b25      	ldr	r3, [pc, #148]	; (800cab8 <LoRaMacHandleMcpsRequest+0xd4>)
 800ca22:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 800ca26:	2b01      	cmp	r3, #1
 800ca28:	d11d      	bne.n	800ca66 <LoRaMacHandleMcpsRequest+0x82>
        {
            if( MacCtx.AckTimeoutRetry == true )
 800ca2a:	4b23      	ldr	r3, [pc, #140]	; (800cab8 <LoRaMacHandleMcpsRequest+0xd4>)
 800ca2c:	f893 3413 	ldrb.w	r3, [r3, #1043]	; 0x413
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d016      	beq.n	800ca62 <LoRaMacHandleMcpsRequest+0x7e>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 800ca34:	f002 f8ce 	bl	800ebd4 <CheckRetransConfirmedUplink>
 800ca38:	4603      	mov	r3, r0
 800ca3a:	71fb      	strb	r3, [r7, #7]

                if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 800ca3c:	4b1e      	ldr	r3, [pc, #120]	; (800cab8 <LoRaMacHandleMcpsRequest+0xd4>)
 800ca3e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ca42:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d10d      	bne.n	800ca66 <LoRaMacHandleMcpsRequest+0x82>
                {
                    if( stopRetransmission == false )
 800ca4a:	79fb      	ldrb	r3, [r7, #7]
 800ca4c:	f083 0301 	eor.w	r3, r3, #1
 800ca50:	b2db      	uxtb	r3, r3
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d002      	beq.n	800ca5c <LoRaMacHandleMcpsRequest+0x78>
                    {
                        AckTimeoutRetriesProcess( );
 800ca56:	f002 f91d 	bl	800ec94 <AckTimeoutRetriesProcess>
 800ca5a:	e004      	b.n	800ca66 <LoRaMacHandleMcpsRequest+0x82>
                    }
                    else
                    {
                        AckTimeoutRetriesFinalize( );
 800ca5c:	f002 f95c 	bl	800ed18 <AckTimeoutRetriesFinalize>
 800ca60:	e001      	b.n	800ca66 <LoRaMacHandleMcpsRequest+0x82>
                    }
                }
            }
            else
            {
                waitForRetransmission = true;
 800ca62:	2301      	movs	r3, #1
 800ca64:	71bb      	strb	r3, [r7, #6]
            }
        }

        if( stopRetransmission == true )
 800ca66:	79fb      	ldrb	r3, [r7, #7]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d00d      	beq.n	800ca88 <LoRaMacHandleMcpsRequest+0xa4>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 800ca6c:	4813      	ldr	r0, [pc, #76]	; (800cabc <LoRaMacHandleMcpsRequest+0xd8>)
 800ca6e:	f00d f909 	bl	8019c84 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800ca72:	4b11      	ldr	r3, [pc, #68]	; (800cab8 <LoRaMacHandleMcpsRequest+0xd4>)
 800ca74:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ca78:	f023 0320 	bic.w	r3, r3, #32
 800ca7c:	4a0e      	ldr	r2, [pc, #56]	; (800cab8 <LoRaMacHandleMcpsRequest+0xd4>)
 800ca7e:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            StopRetransmission( );
 800ca82:	f002 f8c9 	bl	800ec18 <StopRetransmission>
            MacCtx.AckTimeoutRetry = false;
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 800ca86:	e013      	b.n	800cab0 <LoRaMacHandleMcpsRequest+0xcc>
        else if( waitForRetransmission == false )
 800ca88:	79bb      	ldrb	r3, [r7, #6]
 800ca8a:	f083 0301 	eor.w	r3, r3, #1
 800ca8e:	b2db      	uxtb	r3, r3
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d00d      	beq.n	800cab0 <LoRaMacHandleMcpsRequest+0xcc>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800ca94:	4a08      	ldr	r2, [pc, #32]	; (800cab8 <LoRaMacHandleMcpsRequest+0xd4>)
 800ca96:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ca9a:	f36f 1345 	bfc	r3, #5, #1
 800ca9e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            MacCtx.AckTimeoutRetry = false;
 800caa2:	4b05      	ldr	r3, [pc, #20]	; (800cab8 <LoRaMacHandleMcpsRequest+0xd4>)
 800caa4:	2200      	movs	r2, #0
 800caa6:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
            OnTxDelayedTimerEvent( NULL );
 800caaa:	2000      	movs	r0, #0
 800caac:	f000 f88c 	bl	800cbc8 <OnTxDelayedTimerEvent>
}
 800cab0:	bf00      	nop
 800cab2:	3708      	adds	r7, #8
 800cab4:	46bd      	mov	sp, r7
 800cab6:	bd80      	pop	{r7, pc}
 800cab8:	200004f4 	.word	0x200004f4
 800cabc:	2000085c 	.word	0x2000085c

0800cac0 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 800cac0:	b580      	push	{r7, lr}
 800cac2:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800cac4:	4b1b      	ldr	r3, [pc, #108]	; (800cb34 <LoRaMacHandleMlmeRequest+0x74>)
 800cac6:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800caca:	f003 0304 	and.w	r3, r3, #4
 800cace:	b2db      	uxtb	r3, r3
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d02c      	beq.n	800cb2e <LoRaMacHandleMlmeRequest+0x6e>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800cad4:	2001      	movs	r0, #1
 800cad6:	f004 fc0d 	bl	80112f4 <LoRaMacConfirmQueueIsCmdActive>
 800cada:	4603      	mov	r3, r0
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d012      	beq.n	800cb06 <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800cae0:	2001      	movs	r0, #1
 800cae2:	f004 fba9 	bl	8011238 <LoRaMacConfirmQueueGetStatus>
 800cae6:	4603      	mov	r3, r0
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d103      	bne.n	800caf4 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 800caec:	4b11      	ldr	r3, [pc, #68]	; (800cb34 <LoRaMacHandleMlmeRequest+0x74>)
 800caee:	2200      	movs	r2, #0
 800caf0:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800caf4:	4b0f      	ldr	r3, [pc, #60]	; (800cb34 <LoRaMacHandleMlmeRequest+0x74>)
 800caf6:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cafa:	f023 0302 	bic.w	r3, r3, #2
 800cafe:	4a0d      	ldr	r2, [pc, #52]	; (800cb34 <LoRaMacHandleMlmeRequest+0x74>)
 800cb00:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
    }
}
 800cb04:	e013      	b.n	800cb2e <LoRaMacHandleMlmeRequest+0x6e>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800cb06:	2005      	movs	r0, #5
 800cb08:	f004 fbf4 	bl	80112f4 <LoRaMacConfirmQueueIsCmdActive>
 800cb0c:	4603      	mov	r3, r0
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d105      	bne.n	800cb1e <LoRaMacHandleMlmeRequest+0x5e>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 800cb12:	2006      	movs	r0, #6
 800cb14:	f004 fbee 	bl	80112f4 <LoRaMacConfirmQueueIsCmdActive>
 800cb18:	4603      	mov	r3, r0
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d007      	beq.n	800cb2e <LoRaMacHandleMlmeRequest+0x6e>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800cb1e:	4b05      	ldr	r3, [pc, #20]	; (800cb34 <LoRaMacHandleMlmeRequest+0x74>)
 800cb20:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cb24:	f023 0302 	bic.w	r3, r3, #2
 800cb28:	4a02      	ldr	r2, [pc, #8]	; (800cb34 <LoRaMacHandleMlmeRequest+0x74>)
 800cb2a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 800cb2e:	bf00      	nop
 800cb30:	bd80      	pop	{r7, pc}
 800cb32:	bf00      	nop
 800cb34:	200004f4 	.word	0x200004f4

0800cb38 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 800cb38:	b580      	push	{r7, lr}
 800cb3a:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800cb3c:	200c      	movs	r0, #12
 800cb3e:	f004 fbd9 	bl	80112f4 <LoRaMacConfirmQueueIsCmdActive>
 800cb42:	4603      	mov	r3, r0
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d019      	beq.n	800cb7c <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800cb48:	4b0e      	ldr	r3, [pc, #56]	; (800cb84 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800cb4a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cb4e:	f003 0301 	and.w	r3, r3, #1
 800cb52:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d111      	bne.n	800cb7c <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800cb58:	4b0a      	ldr	r3, [pc, #40]	; (800cb84 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800cb5a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cb5e:	f003 0304 	and.w	r3, r3, #4
 800cb62:	b2db      	uxtb	r3, r3
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d009      	beq.n	800cb7c <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800cb68:	4b06      	ldr	r3, [pc, #24]	; (800cb84 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800cb6a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cb6e:	f023 0302 	bic.w	r3, r3, #2
 800cb72:	4a04      	ldr	r2, [pc, #16]	; (800cb84 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800cb74:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 800cb78:	2301      	movs	r3, #1
 800cb7a:	e000      	b.n	800cb7e <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 800cb7c:	2300      	movs	r3, #0
}
 800cb7e:	4618      	mov	r0, r3
 800cb80:	bd80      	pop	{r7, pc}
 800cb82:	bf00      	nop
 800cb84:	200004f4 	.word	0x200004f4

0800cb88 <LoRaMacCheckForRxAbort>:

static void LoRaMacCheckForRxAbort( void )
{
 800cb88:	b480      	push	{r7}
 800cb8a:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800cb8c:	4b0d      	ldr	r3, [pc, #52]	; (800cbc4 <LoRaMacCheckForRxAbort+0x3c>)
 800cb8e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cb92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d00f      	beq.n	800cbba <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 800cb9a:	4b0a      	ldr	r3, [pc, #40]	; (800cbc4 <LoRaMacCheckForRxAbort+0x3c>)
 800cb9c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cba0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cba4:	4a07      	ldr	r2, [pc, #28]	; (800cbc4 <LoRaMacCheckForRxAbort+0x3c>)
 800cba6:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800cbaa:	4b06      	ldr	r3, [pc, #24]	; (800cbc4 <LoRaMacCheckForRxAbort+0x3c>)
 800cbac:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cbb0:	f023 0302 	bic.w	r3, r3, #2
 800cbb4:	4a03      	ldr	r2, [pc, #12]	; (800cbc4 <LoRaMacCheckForRxAbort+0x3c>)
 800cbb6:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 800cbba:	bf00      	nop
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	bc80      	pop	{r7}
 800cbc0:	4770      	bx	lr
 800cbc2:	bf00      	nop
 800cbc4:	200004f4 	.word	0x200004f4

0800cbc8 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 800cbc8:	b580      	push	{r7, lr}
 800cbca:	b082      	sub	sp, #8
 800cbcc:	af00      	add	r7, sp, #0
 800cbce:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 800cbd0:	4818      	ldr	r0, [pc, #96]	; (800cc34 <OnTxDelayedTimerEvent+0x6c>)
 800cbd2:	f00d f857 	bl	8019c84 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800cbd6:	4b18      	ldr	r3, [pc, #96]	; (800cc38 <OnTxDelayedTimerEvent+0x70>)
 800cbd8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cbdc:	f023 0320 	bic.w	r3, r3, #32
 800cbe0:	4a15      	ldr	r2, [pc, #84]	; (800cc38 <OnTxDelayedTimerEvent+0x70>)
 800cbe2:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 800cbe6:	2001      	movs	r0, #1
 800cbe8:	f001 f9a8 	bl	800df3c <ScheduleTx>
 800cbec:	4603      	mov	r3, r0
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d01a      	beq.n	800cc28 <OnTxDelayedTimerEvent+0x60>
 800cbf2:	2b0b      	cmp	r3, #11
 800cbf4:	d018      	beq.n	800cc28 <OnTxDelayedTimerEvent+0x60>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800cbf6:	4b10      	ldr	r3, [pc, #64]	; (800cc38 <OnTxDelayedTimerEvent+0x70>)
 800cbf8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cbfc:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800cc00:	b2da      	uxtb	r2, r3
 800cc02:	4b0d      	ldr	r3, [pc, #52]	; (800cc38 <OnTxDelayedTimerEvent+0x70>)
 800cc04:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800cc08:	4b0b      	ldr	r3, [pc, #44]	; (800cc38 <OnTxDelayedTimerEvent+0x70>)
 800cc0a:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800cc0e:	4b0a      	ldr	r3, [pc, #40]	; (800cc38 <OnTxDelayedTimerEvent+0x70>)
 800cc10:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 800cc14:	4b08      	ldr	r3, [pc, #32]	; (800cc38 <OnTxDelayedTimerEvent+0x70>)
 800cc16:	2209      	movs	r2, #9
 800cc18:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 800cc1c:	2009      	movs	r0, #9
 800cc1e:	f004 fb35 	bl	801128c <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 800cc22:	f001 fff9 	bl	800ec18 <StopRetransmission>
            break;
 800cc26:	e000      	b.n	800cc2a <OnTxDelayedTimerEvent+0x62>
            break;
 800cc28:	bf00      	nop
        }
    }
}
 800cc2a:	bf00      	nop
 800cc2c:	3708      	adds	r7, #8
 800cc2e:	46bd      	mov	sp, r7
 800cc30:	bd80      	pop	{r7, pc}
 800cc32:	bf00      	nop
 800cc34:	2000085c 	.word	0x2000085c
 800cc38:	200004f4 	.word	0x200004f4

0800cc3c <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 800cc3c:	b580      	push	{r7, lr}
 800cc3e:	b082      	sub	sp, #8
 800cc40:	af00      	add	r7, sp, #0
 800cc42:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 800cc44:	4b17      	ldr	r3, [pc, #92]	; (800cca4 <OnRxWindow1TimerEvent+0x68>)
 800cc46:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800cc4a:	4b16      	ldr	r3, [pc, #88]	; (800cca4 <OnRxWindow1TimerEvent+0x68>)
 800cc4c:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = MacCtx.NvmCtx->MacParams.Rx1DrOffset;
 800cc50:	4b14      	ldr	r3, [pc, #80]	; (800cca4 <OnRxWindow1TimerEvent+0x68>)
 800cc52:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cc56:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800cc5a:	b25a      	sxtb	r2, r3
 800cc5c:	4b11      	ldr	r3, [pc, #68]	; (800cca4 <OnRxWindow1TimerEvent+0x68>)
 800cc5e:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800cc62:	4b10      	ldr	r3, [pc, #64]	; (800cca4 <OnRxWindow1TimerEvent+0x68>)
 800cc64:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cc68:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800cc6c:	4b0d      	ldr	r3, [pc, #52]	; (800cca4 <OnRxWindow1TimerEvent+0x68>)
 800cc6e:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800cc72:	4b0c      	ldr	r3, [pc, #48]	; (800cca4 <OnRxWindow1TimerEvent+0x68>)
 800cc74:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cc78:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800cc7c:	4b09      	ldr	r3, [pc, #36]	; (800cca4 <OnRxWindow1TimerEvent+0x68>)
 800cc7e:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 800cc82:	4b08      	ldr	r3, [pc, #32]	; (800cca4 <OnRxWindow1TimerEvent+0x68>)
 800cc84:	2200      	movs	r2, #0
 800cc86:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 800cc8a:	4b06      	ldr	r3, [pc, #24]	; (800cca4 <OnRxWindow1TimerEvent+0x68>)
 800cc8c:	2200      	movs	r2, #0
 800cc8e:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 800cc92:	4905      	ldr	r1, [pc, #20]	; (800cca8 <OnRxWindow1TimerEvent+0x6c>)
 800cc94:	4805      	ldr	r0, [pc, #20]	; (800ccac <OnRxWindow1TimerEvent+0x70>)
 800cc96:	f001 fb91 	bl	800e3bc <RxWindowSetup>
}
 800cc9a:	bf00      	nop
 800cc9c:	3708      	adds	r7, #8
 800cc9e:	46bd      	mov	sp, r7
 800cca0:	bd80      	pop	{r7, pc}
 800cca2:	bf00      	nop
 800cca4:	200004f4 	.word	0x200004f4
 800cca8:	200008ac 	.word	0x200008ac
 800ccac:	20000874 	.word	0x20000874

0800ccb0 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 800ccb0:	b580      	push	{r7, lr}
 800ccb2:	b082      	sub	sp, #8
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800ccb8:	4b19      	ldr	r3, [pc, #100]	; (800cd20 <OnRxWindow2TimerEvent+0x70>)
 800ccba:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d02a      	beq.n	800cd18 <OnRxWindow2TimerEvent+0x68>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800ccc2:	4b17      	ldr	r3, [pc, #92]	; (800cd20 <OnRxWindow2TimerEvent+0x70>)
 800ccc4:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800ccc8:	4b15      	ldr	r3, [pc, #84]	; (800cd20 <OnRxWindow2TimerEvent+0x70>)
 800ccca:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 800ccce:	4b14      	ldr	r3, [pc, #80]	; (800cd20 <OnRxWindow2TimerEvent+0x70>)
 800ccd0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ccd4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800ccd8:	4a11      	ldr	r2, [pc, #68]	; (800cd20 <OnRxWindow2TimerEvent+0x70>)
 800ccda:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800ccde:	4b10      	ldr	r3, [pc, #64]	; (800cd20 <OnRxWindow2TimerEvent+0x70>)
 800cce0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cce4:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800cce8:	4b0d      	ldr	r3, [pc, #52]	; (800cd20 <OnRxWindow2TimerEvent+0x70>)
 800ccea:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800ccee:	4b0c      	ldr	r3, [pc, #48]	; (800cd20 <OnRxWindow2TimerEvent+0x70>)
 800ccf0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ccf4:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800ccf8:	4b09      	ldr	r3, [pc, #36]	; (800cd20 <OnRxWindow2TimerEvent+0x70>)
 800ccfa:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800ccfe:	4b08      	ldr	r3, [pc, #32]	; (800cd20 <OnRxWindow2TimerEvent+0x70>)
 800cd00:	2200      	movs	r2, #0
 800cd02:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800cd06:	4b06      	ldr	r3, [pc, #24]	; (800cd20 <OnRxWindow2TimerEvent+0x70>)
 800cd08:	2201      	movs	r2, #1
 800cd0a:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 800cd0e:	4905      	ldr	r1, [pc, #20]	; (800cd24 <OnRxWindow2TimerEvent+0x74>)
 800cd10:	4805      	ldr	r0, [pc, #20]	; (800cd28 <OnRxWindow2TimerEvent+0x78>)
 800cd12:	f001 fb53 	bl	800e3bc <RxWindowSetup>
 800cd16:	e000      	b.n	800cd1a <OnRxWindow2TimerEvent+0x6a>
        return;
 800cd18:	bf00      	nop
}
 800cd1a:	3708      	adds	r7, #8
 800cd1c:	46bd      	mov	sp, r7
 800cd1e:	bd80      	pop	{r7, pc}
 800cd20:	200004f4 	.word	0x200004f4
 800cd24:	200008c0 	.word	0x200008c0
 800cd28:	2000088c 	.word	0x2000088c

0800cd2c <OnAckTimeoutTimerEvent>:

static void OnAckTimeoutTimerEvent( void* context )
{
 800cd2c:	b580      	push	{r7, lr}
 800cd2e:	b082      	sub	sp, #8
 800cd30:	af00      	add	r7, sp, #0
 800cd32:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.AckTimeoutTimer );
 800cd34:	4816      	ldr	r0, [pc, #88]	; (800cd90 <OnAckTimeoutTimerEvent+0x64>)
 800cd36:	f00c ffa5 	bl	8019c84 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 800cd3a:	4b16      	ldr	r3, [pc, #88]	; (800cd94 <OnAckTimeoutTimerEvent+0x68>)
 800cd3c:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d003      	beq.n	800cd4c <OnAckTimeoutTimerEvent+0x20>
    {
        MacCtx.AckTimeoutRetry = true;
 800cd44:	4b13      	ldr	r3, [pc, #76]	; (800cd94 <OnAckTimeoutTimerEvent+0x68>)
 800cd46:	2201      	movs	r2, #1
 800cd48:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 800cd4c:	4b11      	ldr	r3, [pc, #68]	; (800cd94 <OnAckTimeoutTimerEvent+0x68>)
 800cd4e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cd52:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800cd56:	2b02      	cmp	r3, #2
 800cd58:	d106      	bne.n	800cd68 <OnAckTimeoutTimerEvent+0x3c>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 800cd5a:	4a0e      	ldr	r2, [pc, #56]	; (800cd94 <OnAckTimeoutTimerEvent+0x68>)
 800cd5c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cd60:	f043 0320 	orr.w	r3, r3, #32
 800cd64:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800cd68:	4b0a      	ldr	r3, [pc, #40]	; (800cd94 <OnAckTimeoutTimerEvent+0x68>)
 800cd6a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d00a      	beq.n	800cd88 <OnAckTimeoutTimerEvent+0x5c>
 800cd72:	4b08      	ldr	r3, [pc, #32]	; (800cd94 <OnAckTimeoutTimerEvent+0x68>)
 800cd74:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800cd78:	68db      	ldr	r3, [r3, #12]
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d004      	beq.n	800cd88 <OnAckTimeoutTimerEvent+0x5c>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800cd7e:	4b05      	ldr	r3, [pc, #20]	; (800cd94 <OnAckTimeoutTimerEvent+0x68>)
 800cd80:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800cd84:	68db      	ldr	r3, [r3, #12]
 800cd86:	4798      	blx	r3
    }
}
 800cd88:	bf00      	nop
 800cd8a:	3708      	adds	r7, #8
 800cd8c:	46bd      	mov	sp, r7
 800cd8e:	bd80      	pop	{r7, pc}
 800cd90:	200008ec 	.word	0x200008ec
 800cd94:	200004f4 	.word	0x200004f4

0800cd98 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          uint16_t maxFCntGap, FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 800cd98:	b580      	push	{r7, lr}
 800cd9a:	b084      	sub	sp, #16
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	60ba      	str	r2, [r7, #8]
 800cda0:	607b      	str	r3, [r7, #4]
 800cda2:	4603      	mov	r3, r0
 800cda4:	73fb      	strb	r3, [r7, #15]
 800cda6:	460b      	mov	r3, r1
 800cda8:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 800cdaa:	68bb      	ldr	r3, [r7, #8]
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d005      	beq.n	800cdbc <GetFCntDown+0x24>
 800cdb0:	69fb      	ldr	r3, [r7, #28]
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d002      	beq.n	800cdbc <GetFCntDown+0x24>
 800cdb6:	6a3b      	ldr	r3, [r7, #32]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d101      	bne.n	800cdc0 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 800cdbc:	230a      	movs	r3, #10
 800cdbe:	e029      	b.n	800ce14 <GetFCntDown+0x7c>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 800cdc0:	7bfb      	ldrb	r3, [r7, #15]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d016      	beq.n	800cdf4 <GetFCntDown+0x5c>
 800cdc6:	2b01      	cmp	r3, #1
 800cdc8:	d118      	bne.n	800cdfc <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 800cdca:	79bb      	ldrb	r3, [r7, #6]
 800cdcc:	2b01      	cmp	r3, #1
 800cdce:	d10d      	bne.n	800cdec <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 800cdd0:	7bbb      	ldrb	r3, [r7, #14]
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d002      	beq.n	800cddc <GetFCntDown+0x44>
 800cdd6:	7bbb      	ldrb	r3, [r7, #14]
 800cdd8:	2b03      	cmp	r3, #3
 800cdda:	d103      	bne.n	800cde4 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 800cddc:	69fb      	ldr	r3, [r7, #28]
 800cdde:	2202      	movs	r2, #2
 800cde0:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 800cde2:	e00d      	b.n	800ce00 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 800cde4:	69fb      	ldr	r3, [r7, #28]
 800cde6:	2201      	movs	r2, #1
 800cde8:	701a      	strb	r2, [r3, #0]
            break;
 800cdea:	e009      	b.n	800ce00 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 800cdec:	69fb      	ldr	r3, [r7, #28]
 800cdee:	2203      	movs	r2, #3
 800cdf0:	701a      	strb	r2, [r3, #0]
            break;
 800cdf2:	e005      	b.n	800ce00 <GetFCntDown+0x68>
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 800cdf4:	69fb      	ldr	r3, [r7, #28]
 800cdf6:	2204      	movs	r2, #4
 800cdf8:	701a      	strb	r2, [r3, #0]
            break;
 800cdfa:	e001      	b.n	800ce00 <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 800cdfc:	2305      	movs	r3, #5
 800cdfe:	e009      	b.n	800ce14 <GetFCntDown+0x7c>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 800ce00:	69fb      	ldr	r3, [r7, #28]
 800ce02:	7818      	ldrb	r0, [r3, #0]
 800ce04:	68bb      	ldr	r3, [r7, #8]
 800ce06:	89db      	ldrh	r3, [r3, #14]
 800ce08:	461a      	mov	r2, r3
 800ce0a:	8b39      	ldrh	r1, [r7, #24]
 800ce0c:	6a3b      	ldr	r3, [r7, #32]
 800ce0e:	f004 fe71 	bl	8011af4 <LoRaMacCryptoGetFCntDown>
 800ce12:	4603      	mov	r3, r0
}
 800ce14:	4618      	mov	r0, r3
 800ce16:	3710      	adds	r7, #16
 800ce18:	46bd      	mov	sp, r7
 800ce1a:	bd80      	pop	{r7, pc}

0800ce1c <SwitchClass>:

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 800ce1c:	b5b0      	push	{r4, r5, r7, lr}
 800ce1e:	b084      	sub	sp, #16
 800ce20:	af00      	add	r7, sp, #0
 800ce22:	4603      	mov	r3, r0
 800ce24:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800ce26:	2303      	movs	r3, #3
 800ce28:	73fb      	strb	r3, [r7, #15]

    switch( MacCtx.NvmCtx->DeviceClass )
 800ce2a:	4b71      	ldr	r3, [pc, #452]	; (800cff0 <SwitchClass+0x1d4>)
 800ce2c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ce30:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ce34:	2b02      	cmp	r3, #2
 800ce36:	f000 80c1 	beq.w	800cfbc <SwitchClass+0x1a0>
 800ce3a:	2b02      	cmp	r3, #2
 800ce3c:	f300 80d2 	bgt.w	800cfe4 <SwitchClass+0x1c8>
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d003      	beq.n	800ce4c <SwitchClass+0x30>
 800ce44:	2b01      	cmp	r3, #1
 800ce46:	f000 80a9 	beq.w	800cf9c <SwitchClass+0x180>
 800ce4a:	e0cb      	b.n	800cfe4 <SwitchClass+0x1c8>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 800ce4c:	79fb      	ldrb	r3, [r7, #7]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d10b      	bne.n	800ce6a <SwitchClass+0x4e>
            {
                // Revert back RxC parameters
                MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 800ce52:	4b67      	ldr	r3, [pc, #412]	; (800cff0 <SwitchClass+0x1d4>)
 800ce54:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800ce58:	4b65      	ldr	r3, [pc, #404]	; (800cff0 <SwitchClass+0x1d4>)
 800ce5a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ce5e:	33b0      	adds	r3, #176	; 0xb0
 800ce60:	32a8      	adds	r2, #168	; 0xa8
 800ce62:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ce66:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 800ce6a:	79fb      	ldrb	r3, [r7, #7]
 800ce6c:	2b01      	cmp	r3, #1
 800ce6e:	d10e      	bne.n	800ce8e <SwitchClass+0x72>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 800ce70:	79fb      	ldrb	r3, [r7, #7]
 800ce72:	4618      	mov	r0, r3
 800ce74:	f003 fd26 	bl	80108c4 <LoRaMacClassBSwitchClass>
 800ce78:	4603      	mov	r3, r0
 800ce7a:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 800ce7c:	7bfb      	ldrb	r3, [r7, #15]
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d105      	bne.n	800ce8e <SwitchClass+0x72>
                {
                    MacCtx.NvmCtx->DeviceClass = deviceClass;
 800ce82:	4b5b      	ldr	r3, [pc, #364]	; (800cff0 <SwitchClass+0x1d4>)
 800ce84:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ce88:	79fa      	ldrb	r2, [r7, #7]
 800ce8a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
                }
            }

            if( deviceClass == CLASS_C )
 800ce8e:	79fb      	ldrb	r3, [r7, #7]
 800ce90:	2b02      	cmp	r3, #2
 800ce92:	f040 80a2 	bne.w	800cfda <SwitchClass+0x1be>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 800ce96:	4b56      	ldr	r3, [pc, #344]	; (800cff0 <SwitchClass+0x1d4>)
 800ce98:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ce9c:	79fa      	ldrb	r2, [r7, #7]
 800ce9e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800cea2:	4a53      	ldr	r2, [pc, #332]	; (800cff0 <SwitchClass+0x1d4>)
 800cea4:	4b52      	ldr	r3, [pc, #328]	; (800cff0 <SwitchClass+0x1d4>)
 800cea6:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 800ceaa:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 800ceae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ceb0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ceb2:	682b      	ldr	r3, [r5, #0]
 800ceb4:	6023      	str	r3, [r4, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800ceb6:	4b4e      	ldr	r3, [pc, #312]	; (800cff0 <SwitchClass+0x1d4>)
 800ceb8:	2202      	movs	r2, #2
 800ceba:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800cebe:	2300      	movs	r3, #0
 800cec0:	73bb      	strb	r3, [r7, #14]
 800cec2:	e05b      	b.n	800cf7c <SwitchClass+0x160>
                {
                    if( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true )
 800cec4:	4b4a      	ldr	r3, [pc, #296]	; (800cff0 <SwitchClass+0x1d4>)
 800cec6:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800ceca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cece:	212c      	movs	r1, #44	; 0x2c
 800ced0:	fb01 f303 	mul.w	r3, r1, r3
 800ced4:	4413      	add	r3, r2
 800ced6:	3352      	adds	r3, #82	; 0x52
 800ced8:	781b      	ldrb	r3, [r3, #0]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d048      	beq.n	800cf70 <SwitchClass+0x154>
                    {
                        MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 800cede:	4b44      	ldr	r3, [pc, #272]	; (800cff0 <SwitchClass+0x1d4>)
 800cee0:	f8d3 1484 	ldr.w	r1, [r3, #1156]	; 0x484
 800cee4:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800cee8:	4b41      	ldr	r3, [pc, #260]	; (800cff0 <SwitchClass+0x1d4>)
 800ceea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ceee:	202c      	movs	r0, #44	; 0x2c
 800cef0:	fb00 f202 	mul.w	r2, r0, r2
 800cef4:	440a      	add	r2, r1
 800cef6:	3268      	adds	r2, #104	; 0x68
 800cef8:	6812      	ldr	r2, [r2, #0]
 800cefa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                        MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 800cefe:	4b3c      	ldr	r3, [pc, #240]	; (800cff0 <SwitchClass+0x1d4>)
 800cf00:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800cf04:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cf08:	212c      	movs	r1, #44	; 0x2c
 800cf0a:	fb01 f303 	mul.w	r3, r1, r3
 800cf0e:	4413      	add	r3, r2
 800cf10:	336c      	adds	r3, #108	; 0x6c
 800cf12:	f993 2000 	ldrsb.w	r2, [r3]
 800cf16:	4b36      	ldr	r3, [pc, #216]	; (800cff0 <SwitchClass+0x1d4>)
 800cf18:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cf1c:	b2d2      	uxtb	r2, r2
 800cf1e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800cf22:	4b33      	ldr	r3, [pc, #204]	; (800cff0 <SwitchClass+0x1d4>)
 800cf24:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800cf28:	4b31      	ldr	r3, [pc, #196]	; (800cff0 <SwitchClass+0x1d4>)
 800cf2a:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 800cf2e:	4b30      	ldr	r3, [pc, #192]	; (800cff0 <SwitchClass+0x1d4>)
 800cf30:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cf34:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800cf38:	4a2d      	ldr	r2, [pc, #180]	; (800cff0 <SwitchClass+0x1d4>)
 800cf3a:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800cf3e:	4b2c      	ldr	r3, [pc, #176]	; (800cff0 <SwitchClass+0x1d4>)
 800cf40:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cf44:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800cf48:	4b29      	ldr	r3, [pc, #164]	; (800cff0 <SwitchClass+0x1d4>)
 800cf4a:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800cf4e:	4b28      	ldr	r3, [pc, #160]	; (800cff0 <SwitchClass+0x1d4>)
 800cf50:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cf54:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800cf58:	4b25      	ldr	r3, [pc, #148]	; (800cff0 <SwitchClass+0x1d4>)
 800cf5a:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800cf5e:	4b24      	ldr	r3, [pc, #144]	; (800cff0 <SwitchClass+0x1d4>)
 800cf60:	2203      	movs	r2, #3
 800cf62:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 800cf66:	4b22      	ldr	r3, [pc, #136]	; (800cff0 <SwitchClass+0x1d4>)
 800cf68:	2201      	movs	r2, #1
 800cf6a:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
                        break;
 800cf6e:	e009      	b.n	800cf84 <SwitchClass+0x168>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800cf70:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cf74:	b2db      	uxtb	r3, r3
 800cf76:	3301      	adds	r3, #1
 800cf78:	b2db      	uxtb	r3, r3
 800cf7a:	73bb      	strb	r3, [r7, #14]
 800cf7c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	dd9f      	ble.n	800cec4 <SwitchClass+0xa8>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 800cf84:	4b1a      	ldr	r3, [pc, #104]	; (800cff0 <SwitchClass+0x1d4>)
 800cf86:	2200      	movs	r2, #0
 800cf88:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 800cf8c:	4b19      	ldr	r3, [pc, #100]	; (800cff4 <SwitchClass+0x1d8>)
 800cf8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf90:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 800cf92:	f001 fa43 	bl	800e41c <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 800cf96:	2300      	movs	r3, #0
 800cf98:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800cf9a:	e01e      	b.n	800cfda <SwitchClass+0x1be>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 800cf9c:	79fb      	ldrb	r3, [r7, #7]
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	f003 fc90 	bl	80108c4 <LoRaMacClassBSwitchClass>
 800cfa4:	4603      	mov	r3, r0
 800cfa6:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 800cfa8:	7bfb      	ldrb	r3, [r7, #15]
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d117      	bne.n	800cfde <SwitchClass+0x1c2>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 800cfae:	4b10      	ldr	r3, [pc, #64]	; (800cff0 <SwitchClass+0x1d4>)
 800cfb0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cfb4:	79fa      	ldrb	r2, [r7, #7]
 800cfb6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
            }
            break;
 800cfba:	e010      	b.n	800cfde <SwitchClass+0x1c2>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 800cfbc:	79fb      	ldrb	r3, [r7, #7]
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d10f      	bne.n	800cfe2 <SwitchClass+0x1c6>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 800cfc2:	4b0b      	ldr	r3, [pc, #44]	; (800cff0 <SwitchClass+0x1d4>)
 800cfc4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cfc8:	79fa      	ldrb	r2, [r7, #7]
 800cfca:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 800cfce:	4b09      	ldr	r3, [pc, #36]	; (800cff4 <SwitchClass+0x1d8>)
 800cfd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cfd2:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 800cfd4:	2300      	movs	r3, #0
 800cfd6:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800cfd8:	e003      	b.n	800cfe2 <SwitchClass+0x1c6>
            break;
 800cfda:	bf00      	nop
 800cfdc:	e002      	b.n	800cfe4 <SwitchClass+0x1c8>
            break;
 800cfde:	bf00      	nop
 800cfe0:	e000      	b.n	800cfe4 <SwitchClass+0x1c8>
            break;
 800cfe2:	bf00      	nop
        }
    }

    return status;
 800cfe4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfe6:	4618      	mov	r0, r3
 800cfe8:	3710      	adds	r7, #16
 800cfea:	46bd      	mov	sp, r7
 800cfec:	bdb0      	pop	{r4, r5, r7, pc}
 800cfee:	bf00      	nop
 800cff0:	200004f4 	.word	0x200004f4
 800cff4:	0801b4e4 	.word	0x0801b4e4

0800cff8 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 800cff8:	b580      	push	{r7, lr}
 800cffa:	b086      	sub	sp, #24
 800cffc:	af00      	add	r7, sp, #0
 800cffe:	4603      	mov	r3, r0
 800d000:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800d002:	4b12      	ldr	r3, [pc, #72]	; (800d04c <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 800d004:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d008:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800d00c:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 800d00e:	79fb      	ldrb	r3, [r7, #7]
 800d010:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 800d012:	230d      	movs	r3, #13
 800d014:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( MacCtx.NvmCtx->RepeaterSupport == true )
 800d016:	4b0d      	ldr	r3, [pc, #52]	; (800d04c <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 800d018:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d01c:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 800d020:	2b00      	cmp	r3, #0
 800d022:	d001      	beq.n	800d028 <GetMaxAppPayloadWithoutFOptsLength+0x30>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800d024:	230e      	movs	r3, #14
 800d026:	743b      	strb	r3, [r7, #16]
    }

    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800d028:	4b08      	ldr	r3, [pc, #32]	; (800d04c <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 800d02a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d02e:	781b      	ldrb	r3, [r3, #0]
 800d030:	f107 0210 	add.w	r2, r7, #16
 800d034:	4611      	mov	r1, r2
 800d036:	4618      	mov	r0, r3
 800d038:	f005 fbb9 	bl	80127ae <RegionGetPhyParam>
 800d03c:	4603      	mov	r3, r0
 800d03e:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	b2db      	uxtb	r3, r3
}
 800d044:	4618      	mov	r0, r3
 800d046:	3718      	adds	r7, #24
 800d048:	46bd      	mov	sp, r7
 800d04a:	bd80      	pop	{r7, pc}
 800d04c:	200004f4 	.word	0x200004f4

0800d050 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 800d050:	b580      	push	{r7, lr}
 800d052:	b084      	sub	sp, #16
 800d054:	af00      	add	r7, sp, #0
 800d056:	4603      	mov	r3, r0
 800d058:	71fb      	strb	r3, [r7, #7]
 800d05a:	460b      	mov	r3, r1
 800d05c:	71bb      	strb	r3, [r7, #6]
 800d05e:	4613      	mov	r3, r2
 800d060:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 800d062:	2300      	movs	r3, #0
 800d064:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 800d066:	2300      	movs	r3, #0
 800d068:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800d06a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800d06e:	4618      	mov	r0, r3
 800d070:	f7ff ffc2 	bl	800cff8 <GetMaxAppPayloadWithoutFOptsLength>
 800d074:	4603      	mov	r3, r0
 800d076:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 800d078:	79fb      	ldrb	r3, [r7, #7]
 800d07a:	b29a      	uxth	r2, r3
 800d07c:	797b      	ldrb	r3, [r7, #5]
 800d07e:	b29b      	uxth	r3, r3
 800d080:	4413      	add	r3, r2
 800d082:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 800d084:	89ba      	ldrh	r2, [r7, #12]
 800d086:	89fb      	ldrh	r3, [r7, #14]
 800d088:	429a      	cmp	r2, r3
 800d08a:	d804      	bhi.n	800d096 <ValidatePayloadLength+0x46>
 800d08c:	89bb      	ldrh	r3, [r7, #12]
 800d08e:	2bff      	cmp	r3, #255	; 0xff
 800d090:	d801      	bhi.n	800d096 <ValidatePayloadLength+0x46>
    {
        return true;
 800d092:	2301      	movs	r3, #1
 800d094:	e000      	b.n	800d098 <ValidatePayloadLength+0x48>
    }
    return false;
 800d096:	2300      	movs	r3, #0
}
 800d098:	4618      	mov	r0, r3
 800d09a:	3710      	adds	r7, #16
 800d09c:	46bd      	mov	sp, r7
 800d09e:	bd80      	pop	{r7, pc}

0800d0a0 <SetMlmeScheduleUplinkIndication>:

static void SetMlmeScheduleUplinkIndication( void )
{
 800d0a0:	b480      	push	{r7}
 800d0a2:	af00      	add	r7, sp, #0
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 800d0a4:	4a05      	ldr	r2, [pc, #20]	; (800d0bc <SetMlmeScheduleUplinkIndication+0x1c>)
 800d0a6:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d0aa:	f043 0310 	orr.w	r3, r3, #16
 800d0ae:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 800d0b2:	bf00      	nop
 800d0b4:	46bd      	mov	sp, r7
 800d0b6:	bc80      	pop	{r7}
 800d0b8:	4770      	bx	lr
 800d0ba:	bf00      	nop
 800d0bc:	200004f4 	.word	0x200004f4

0800d0c0 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 800d0c0:	b590      	push	{r4, r7, lr}
 800d0c2:	b0a5      	sub	sp, #148	; 0x94
 800d0c4:	af02      	add	r7, sp, #8
 800d0c6:	6078      	str	r0, [r7, #4]
 800d0c8:	4608      	mov	r0, r1
 800d0ca:	4611      	mov	r1, r2
 800d0cc:	461a      	mov	r2, r3
 800d0ce:	4603      	mov	r3, r0
 800d0d0:	70fb      	strb	r3, [r7, #3]
 800d0d2:	460b      	mov	r3, r1
 800d0d4:	70bb      	strb	r3, [r7, #2]
 800d0d6:	4613      	mov	r3, r2
 800d0d8:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 800d0da:	2300      	movs	r3, #0
 800d0dc:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    bool adrBlockFound = false;
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800d0e6:	2300      	movs	r3, #0
 800d0e8:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

    while( macIndex < commandsSize )
 800d0ec:	f000 bca5 	b.w	800da3a <ProcessMacCommands+0x97a>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 800d0f0:	78fb      	ldrb	r3, [r7, #3]
 800d0f2:	687a      	ldr	r2, [r7, #4]
 800d0f4:	4413      	add	r3, r2
 800d0f6:	781b      	ldrb	r3, [r3, #0]
 800d0f8:	4618      	mov	r0, r3
 800d0fa:	f003 fef1 	bl	8010ee0 <LoRaMacCommandsGetCmdSize>
 800d0fe:	4603      	mov	r3, r0
 800d100:	461a      	mov	r2, r3
 800d102:	78fb      	ldrb	r3, [r7, #3]
 800d104:	441a      	add	r2, r3
 800d106:	78bb      	ldrb	r3, [r7, #2]
 800d108:	429a      	cmp	r2, r3
 800d10a:	f300 849c 	bgt.w	800da46 <ProcessMacCommands+0x986>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 800d10e:	78fb      	ldrb	r3, [r7, #3]
 800d110:	1c5a      	adds	r2, r3, #1
 800d112:	70fa      	strb	r2, [r7, #3]
 800d114:	461a      	mov	r2, r3
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	4413      	add	r3, r2
 800d11a:	781b      	ldrb	r3, [r3, #0]
 800d11c:	3b02      	subs	r3, #2
 800d11e:	2b11      	cmp	r3, #17
 800d120:	f200 8493 	bhi.w	800da4a <ProcessMacCommands+0x98a>
 800d124:	a201      	add	r2, pc, #4	; (adr r2, 800d12c <ProcessMacCommands+0x6c>)
 800d126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d12a:	bf00      	nop
 800d12c:	0800d175 	.word	0x0800d175
 800d130:	0800d1b7 	.word	0x0800d1b7
 800d134:	0800d2fb 	.word	0x0800d2fb
 800d138:	0800d347 	.word	0x0800d347
 800d13c:	0800d451 	.word	0x0800d451
 800d140:	0800d4a9 	.word	0x0800d4a9
 800d144:	0800d55b 	.word	0x0800d55b
 800d148:	0800d5c5 	.word	0x0800d5c5
 800d14c:	0800d6c7 	.word	0x0800d6c7
 800d150:	0800da4b 	.word	0x0800da4b
 800d154:	0800da4b 	.word	0x0800da4b
 800d158:	0800d765 	.word	0x0800d765
 800d15c:	0800da4b 	.word	0x0800da4b
 800d160:	0800da4b 	.word	0x0800da4b
 800d164:	0800d87b 	.word	0x0800d87b
 800d168:	0800d8af 	.word	0x0800d8af
 800d16c:	0800d93f 	.word	0x0800d93f
 800d170:	0800d9b5 	.word	0x0800d9b5
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 800d174:	2004      	movs	r0, #4
 800d176:	f004 f8bd 	bl	80112f4 <LoRaMacConfirmQueueIsCmdActive>
 800d17a:	4603      	mov	r3, r0
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	f000 845c 	beq.w	800da3a <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 800d182:	2104      	movs	r1, #4
 800d184:	2000      	movs	r0, #0
 800d186:	f004 f829 	bl	80111dc <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 800d18a:	78fb      	ldrb	r3, [r7, #3]
 800d18c:	1c5a      	adds	r2, r3, #1
 800d18e:	70fa      	strb	r2, [r7, #3]
 800d190:	461a      	mov	r2, r3
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	4413      	add	r3, r2
 800d196:	781a      	ldrb	r2, [r3, #0]
 800d198:	4bc1      	ldr	r3, [pc, #772]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d19a:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 800d19e:	78fb      	ldrb	r3, [r7, #3]
 800d1a0:	1c5a      	adds	r2, r3, #1
 800d1a2:	70fa      	strb	r2, [r7, #3]
 800d1a4:	461a      	mov	r2, r3
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	4413      	add	r3, r2
 800d1aa:	781a      	ldrb	r2, [r3, #0]
 800d1ac:	4bbc      	ldr	r3, [pc, #752]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d1ae:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
                }
                break;
 800d1b2:	f000 bc42 	b.w	800da3a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 800d1b6:	2300      	movs	r3, #0
 800d1b8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 800d1bc:	2300      	movs	r3, #0
 800d1be:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                uint8_t linkAdrNbRep = 0;
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

                if( adrBlockFound == false )
 800d1ce:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800d1d2:	f083 0301 	eor.w	r3, r3, #1
 800d1d6:	b2db      	uxtb	r3, r3
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	f000 808c 	beq.w	800d2f6 <ProcessMacCommands+0x236>
                {
                    adrBlockFound = true;
 800d1de:	2301      	movs	r3, #1
 800d1e0:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

                    // Fill parameter structure
                    linkAdrReq.Payload = &payload[macIndex - 1];
 800d1e4:	78fb      	ldrb	r3, [r7, #3]
 800d1e6:	3b01      	subs	r3, #1
 800d1e8:	687a      	ldr	r2, [r7, #4]
 800d1ea:	4413      	add	r3, r2
 800d1ec:	65fb      	str	r3, [r7, #92]	; 0x5c
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 800d1ee:	78ba      	ldrb	r2, [r7, #2]
 800d1f0:	78fb      	ldrb	r3, [r7, #3]
 800d1f2:	1ad3      	subs	r3, r2, r3
 800d1f4:	b2db      	uxtb	r3, r3
 800d1f6:	3301      	adds	r3, #1
 800d1f8:	b2db      	uxtb	r3, r3
 800d1fa:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 800d1fe:	4ba8      	ldr	r3, [pc, #672]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d200:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d204:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800d208:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
                    linkAdrReq.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800d20c:	4ba4      	ldr	r3, [pc, #656]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d20e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d212:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800d216:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
                    linkAdrReq.CurrentDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800d21a:	4ba1      	ldr	r3, [pc, #644]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d21c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d220:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800d224:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                    linkAdrReq.CurrentTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800d228:	4b9d      	ldr	r3, [pc, #628]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d22a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d22e:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800d232:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                    linkAdrReq.CurrentNbRep = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 800d236:	4b9a      	ldr	r3, [pc, #616]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d238:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d23c:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 800d240:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 800d244:	4b96      	ldr	r3, [pc, #600]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d246:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d24a:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800d24e:	65bb      	str	r3, [r7, #88]	; 0x58

                    // Process the ADR requests
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 800d250:	4b93      	ldr	r3, [pc, #588]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d252:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d256:	7818      	ldrb	r0, [r3, #0]
 800d258:	f107 0456 	add.w	r4, r7, #86	; 0x56
 800d25c:	f107 0257 	add.w	r2, r7, #87	; 0x57
 800d260:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800d264:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800d268:	9301      	str	r3, [sp, #4]
 800d26a:	f107 0355 	add.w	r3, r7, #85	; 0x55
 800d26e:	9300      	str	r3, [sp, #0]
 800d270:	4623      	mov	r3, r4
 800d272:	f005 fbbf 	bl	80129f4 <RegionLinkAdrReq>
 800d276:	4603      	mov	r3, r0
 800d278:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                                               &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                    if( ( status & 0x07 ) == 0x07 )
 800d27c:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d280:	f003 0307 	and.w	r3, r3, #7
 800d284:	2b07      	cmp	r3, #7
 800d286:	d114      	bne.n	800d2b2 <ProcessMacCommands+0x1f2>
                    {
                        MacCtx.NvmCtx->MacParams.ChannelsDatarate = linkAdrDatarate;
 800d288:	4b85      	ldr	r3, [pc, #532]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d28a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d28e:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 800d292:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
                        MacCtx.NvmCtx->MacParams.ChannelsTxPower = linkAdrTxPower;
 800d296:	4b82      	ldr	r3, [pc, #520]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d298:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d29c:	f997 2056 	ldrsb.w	r2, [r7, #86]	; 0x56
 800d2a0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
                        MacCtx.NvmCtx->MacParams.ChannelsNbTrans = linkAdrNbRep;
 800d2a4:	4b7e      	ldr	r3, [pc, #504]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d2a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d2aa:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 800d2ae:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
                    }

                    // Add the answers to the buffer
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800d2b2:	2300      	movs	r3, #0
 800d2b4:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800d2b8:	e00b      	b.n	800d2d2 <ProcessMacCommands+0x212>
                    {
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 800d2ba:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 800d2be:	2201      	movs	r2, #1
 800d2c0:	4619      	mov	r1, r3
 800d2c2:	2003      	movs	r0, #3
 800d2c4:	f003 fcb4 	bl	8010c30 <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800d2c8:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 800d2cc:	3301      	adds	r3, #1
 800d2ce:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800d2d2:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800d2d6:	4a73      	ldr	r2, [pc, #460]	; (800d4a4 <ProcessMacCommands+0x3e4>)
 800d2d8:	fba2 2303 	umull	r2, r3, r2, r3
 800d2dc:	089b      	lsrs	r3, r3, #2
 800d2de:	b2db      	uxtb	r3, r3
 800d2e0:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 800d2e4:	429a      	cmp	r2, r3
 800d2e6:	d3e8      	bcc.n	800d2ba <ProcessMacCommands+0x1fa>
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
 800d2e8:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800d2ec:	78fb      	ldrb	r3, [r7, #3]
 800d2ee:	4413      	add	r3, r2
 800d2f0:	b2db      	uxtb	r3, r3
 800d2f2:	3b01      	subs	r3, #1
 800d2f4:	70fb      	strb	r3, [r7, #3]
                }
                break;
 800d2f6:	bf00      	nop
 800d2f8:	e39f      	b.n	800da3a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 800d2fa:	78fb      	ldrb	r3, [r7, #3]
 800d2fc:	1c5a      	adds	r2, r3, #1
 800d2fe:	70fa      	strb	r2, [r7, #3]
 800d300:	461a      	mov	r2, r3
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	4413      	add	r3, r2
 800d306:	781a      	ldrb	r2, [r3, #0]
 800d308:	4b65      	ldr	r3, [pc, #404]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d30a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d30e:	f002 020f 	and.w	r2, r2, #15
 800d312:	b2d2      	uxtb	r2, r2
 800d314:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 800d318:	4b61      	ldr	r3, [pc, #388]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d31a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d31e:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800d322:	461a      	mov	r2, r3
 800d324:	2301      	movs	r3, #1
 800d326:	fa03 f202 	lsl.w	r2, r3, r2
 800d32a:	4b5d      	ldr	r3, [pc, #372]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d32c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d330:	b292      	uxth	r2, r2
 800d332:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 800d336:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d33a:	2200      	movs	r2, #0
 800d33c:	4619      	mov	r1, r3
 800d33e:	2004      	movs	r0, #4
 800d340:	f003 fc76 	bl	8010c30 <LoRaMacCommandsAddCmd>
                break;
 800d344:	e379      	b.n	800da3a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 800d346:	2307      	movs	r3, #7
 800d348:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 800d34c:	78fb      	ldrb	r3, [r7, #3]
 800d34e:	687a      	ldr	r2, [r7, #4]
 800d350:	4413      	add	r3, r2
 800d352:	781b      	ldrb	r3, [r3, #0]
 800d354:	091b      	lsrs	r3, r3, #4
 800d356:	b2db      	uxtb	r3, r3
 800d358:	b25b      	sxtb	r3, r3
 800d35a:	f003 0307 	and.w	r3, r3, #7
 800d35e:	b25b      	sxtb	r3, r3
 800d360:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 800d364:	78fb      	ldrb	r3, [r7, #3]
 800d366:	687a      	ldr	r2, [r7, #4]
 800d368:	4413      	add	r3, r2
 800d36a:	781b      	ldrb	r3, [r3, #0]
 800d36c:	b25b      	sxtb	r3, r3
 800d36e:	f003 030f 	and.w	r3, r3, #15
 800d372:	b25b      	sxtb	r3, r3
 800d374:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
                macIndex++;
 800d378:	78fb      	ldrb	r3, [r7, #3]
 800d37a:	3301      	adds	r3, #1
 800d37c:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 800d37e:	78fb      	ldrb	r3, [r7, #3]
 800d380:	1c5a      	adds	r2, r3, #1
 800d382:	70fa      	strb	r2, [r7, #3]
 800d384:	461a      	mov	r2, r3
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	4413      	add	r3, r2
 800d38a:	781b      	ldrb	r3, [r3, #0]
 800d38c:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800d38e:	78fb      	ldrb	r3, [r7, #3]
 800d390:	1c5a      	adds	r2, r3, #1
 800d392:	70fa      	strb	r2, [r7, #3]
 800d394:	461a      	mov	r2, r3
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	4413      	add	r3, r2
 800d39a:	781b      	ldrb	r3, [r3, #0]
 800d39c:	021a      	lsls	r2, r3, #8
 800d39e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d3a0:	4313      	orrs	r3, r2
 800d3a2:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800d3a4:	78fb      	ldrb	r3, [r7, #3]
 800d3a6:	1c5a      	adds	r2, r3, #1
 800d3a8:	70fa      	strb	r2, [r7, #3]
 800d3aa:	461a      	mov	r2, r3
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	4413      	add	r3, r2
 800d3b0:	781b      	ldrb	r3, [r3, #0]
 800d3b2:	041a      	lsls	r2, r3, #16
 800d3b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d3b6:	4313      	orrs	r3, r2
 800d3b8:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency *= 100;
 800d3ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d3bc:	2264      	movs	r2, #100	; 0x64
 800d3be:	fb02 f303 	mul.w	r3, r2, r3
 800d3c2:	653b      	str	r3, [r7, #80]	; 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 800d3c4:	4b36      	ldr	r3, [pc, #216]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d3c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d3ca:	781b      	ldrb	r3, [r3, #0]
 800d3cc:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800d3d0:	4611      	mov	r1, r2
 800d3d2:	4618      	mov	r0, r3
 800d3d4:	f005 fb35 	bl	8012a42 <RegionRxParamSetupReq>
 800d3d8:	4603      	mov	r3, r0
 800d3da:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( status & 0x07 ) == 0x07 )
 800d3de:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d3e2:	f003 0307 	and.w	r3, r3, #7
 800d3e6:	2b07      	cmp	r3, #7
 800d3e8:	d123      	bne.n	800d432 <ProcessMacCommands+0x372>
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 800d3ea:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 800d3ee:	4b2c      	ldr	r3, [pc, #176]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d3f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d3f4:	b2d2      	uxtb	r2, r2
 800d3f6:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                    MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 800d3fa:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 800d3fe:	4b28      	ldr	r3, [pc, #160]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d400:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d404:	b2d2      	uxtb	r2, r2
 800d406:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 800d40a:	4b25      	ldr	r3, [pc, #148]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d40c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d410:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d412:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                    MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 800d416:	4b22      	ldr	r3, [pc, #136]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d418:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d41c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d41e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                    MacCtx.NvmCtx->MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 800d422:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 800d426:	4b1e      	ldr	r3, [pc, #120]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d428:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d42c:	b2d2      	uxtb	r2, r2
 800d42e:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                }
                macCmdPayload[0] = status;
 800d432:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d436:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 800d43a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d43e:	2201      	movs	r2, #1
 800d440:	4619      	mov	r1, r3
 800d442:	2005      	movs	r0, #5
 800d444:	f003 fbf4 	bl	8010c30 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800d448:	f7ff fe2a 	bl	800d0a0 <SetMlmeScheduleUplinkIndication>
                break;
 800d44c:	bf00      	nop
 800d44e:	e2f4      	b.n	800da3a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 800d450:	23ff      	movs	r3, #255	; 0xff
 800d452:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 800d456:	4b12      	ldr	r3, [pc, #72]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d458:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d00d      	beq.n	800d47c <ProcessMacCommands+0x3bc>
 800d460:	4b0f      	ldr	r3, [pc, #60]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d462:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d007      	beq.n	800d47c <ProcessMacCommands+0x3bc>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 800d46c:	4b0c      	ldr	r3, [pc, #48]	; (800d4a0 <ProcessMacCommands+0x3e0>)
 800d46e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	4798      	blx	r3
 800d476:	4603      	mov	r3, r0
 800d478:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                }
                macCmdPayload[0] = batteryLevel;
 800d47c:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 800d480:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 800d484:	787b      	ldrb	r3, [r7, #1]
 800d486:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d48a:	b2db      	uxtb	r3, r3
 800d48c:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 800d490:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d494:	2202      	movs	r2, #2
 800d496:	4619      	mov	r1, r3
 800d498:	2006      	movs	r0, #6
 800d49a:	f003 fbc9 	bl	8010c30 <LoRaMacCommandsAddCmd>
                break;
 800d49e:	e2cc      	b.n	800da3a <ProcessMacCommands+0x97a>
 800d4a0:	200004f4 	.word	0x200004f4
 800d4a4:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 800d4a8:	2303      	movs	r3, #3
 800d4aa:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 800d4ae:	78fb      	ldrb	r3, [r7, #3]
 800d4b0:	1c5a      	adds	r2, r3, #1
 800d4b2:	70fa      	strb	r2, [r7, #3]
 800d4b4:	461a      	mov	r2, r3
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	4413      	add	r3, r2
 800d4ba:	781b      	ldrb	r3, [r3, #0]
 800d4bc:	b25b      	sxtb	r3, r3
 800d4be:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                newChannelReq.NewChannel = &chParam;
 800d4c2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800d4c6:	647b      	str	r3, [r7, #68]	; 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 800d4c8:	78fb      	ldrb	r3, [r7, #3]
 800d4ca:	1c5a      	adds	r2, r3, #1
 800d4cc:	70fa      	strb	r2, [r7, #3]
 800d4ce:	461a      	mov	r2, r3
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	4413      	add	r3, r2
 800d4d4:	781b      	ldrb	r3, [r3, #0]
 800d4d6:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800d4d8:	78fb      	ldrb	r3, [r7, #3]
 800d4da:	1c5a      	adds	r2, r3, #1
 800d4dc:	70fa      	strb	r2, [r7, #3]
 800d4de:	461a      	mov	r2, r3
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	4413      	add	r3, r2
 800d4e4:	781b      	ldrb	r3, [r3, #0]
 800d4e6:	021a      	lsls	r2, r3, #8
 800d4e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4ea:	4313      	orrs	r3, r2
 800d4ec:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800d4ee:	78fb      	ldrb	r3, [r7, #3]
 800d4f0:	1c5a      	adds	r2, r3, #1
 800d4f2:	70fa      	strb	r2, [r7, #3]
 800d4f4:	461a      	mov	r2, r3
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	4413      	add	r3, r2
 800d4fa:	781b      	ldrb	r3, [r3, #0]
 800d4fc:	041a      	lsls	r2, r3, #16
 800d4fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d500:	4313      	orrs	r3, r2
 800d502:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency *= 100;
 800d504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d506:	2264      	movs	r2, #100	; 0x64
 800d508:	fb02 f303 	mul.w	r3, r2, r3
 800d50c:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Rx1Frequency = 0;
 800d50e:	2300      	movs	r3, #0
 800d510:	63fb      	str	r3, [r7, #60]	; 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 800d512:	78fb      	ldrb	r3, [r7, #3]
 800d514:	1c5a      	adds	r2, r3, #1
 800d516:	70fa      	strb	r2, [r7, #3]
 800d518:	461a      	mov	r2, r3
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	4413      	add	r3, r2
 800d51e:	781b      	ldrb	r3, [r3, #0]
 800d520:	b25b      	sxtb	r3, r3
 800d522:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 800d526:	4b8d      	ldr	r3, [pc, #564]	; (800d75c <ProcessMacCommands+0x69c>)
 800d528:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d52c:	781b      	ldrb	r3, [r3, #0]
 800d52e:	f107 0244 	add.w	r2, r7, #68	; 0x44
 800d532:	4611      	mov	r1, r2
 800d534:	4618      	mov	r0, r3
 800d536:	f005 fa9f 	bl	8012a78 <RegionNewChannelReq>
 800d53a:	4603      	mov	r3, r0
 800d53c:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                macCmdPayload[0] = status;
 800d540:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d544:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 800d548:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d54c:	2201      	movs	r2, #1
 800d54e:	4619      	mov	r1, r3
 800d550:	2007      	movs	r0, #7
 800d552:	f003 fb6d 	bl	8010c30 <LoRaMacCommandsAddCmd>
                break;
 800d556:	bf00      	nop
 800d558:	e26f      	b.n	800da3a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 800d55a:	78fb      	ldrb	r3, [r7, #3]
 800d55c:	1c5a      	adds	r2, r3, #1
 800d55e:	70fa      	strb	r2, [r7, #3]
 800d560:	461a      	mov	r2, r3
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	4413      	add	r3, r2
 800d566:	781b      	ldrb	r3, [r3, #0]
 800d568:	f003 030f 	and.w	r3, r3, #15
 800d56c:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84

                if( delay == 0 )
 800d570:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800d574:	2b00      	cmp	r3, #0
 800d576:	d104      	bne.n	800d582 <ProcessMacCommands+0x4c2>
                {
                    delay++;
 800d578:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800d57c:	3301      	adds	r3, #1
 800d57e:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 800d582:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800d586:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d58a:	fb02 f203 	mul.w	r2, r2, r3
 800d58e:	4b73      	ldr	r3, [pc, #460]	; (800d75c <ProcessMacCommands+0x69c>)
 800d590:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d594:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 800d598:	4b70      	ldr	r3, [pc, #448]	; (800d75c <ProcessMacCommands+0x69c>)
 800d59a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d59e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800d5a2:	4b6e      	ldr	r3, [pc, #440]	; (800d75c <ProcessMacCommands+0x69c>)
 800d5a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d5a8:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 800d5ac:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 800d5b0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d5b4:	2200      	movs	r2, #0
 800d5b6:	4619      	mov	r1, r3
 800d5b8:	2008      	movs	r0, #8
 800d5ba:	f003 fb39 	bl	8010c30 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800d5be:	f7ff fd6f 	bl	800d0a0 <SetMlmeScheduleUplinkIndication>
                break;
 800d5c2:	e23a      	b.n	800da3a <ProcessMacCommands+0x97a>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 800d5c4:	78fb      	ldrb	r3, [r7, #3]
 800d5c6:	1c5a      	adds	r2, r3, #1
 800d5c8:	70fa      	strb	r2, [r7, #3]
 800d5ca:	461a      	mov	r2, r3
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	4413      	add	r3, r2
 800d5d0:	781b      	ldrb	r3, [r3, #0]
 800d5d2:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 800d5d6:	2300      	movs	r3, #0
 800d5d8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 800d5dc:	2300      	movs	r3, #0
 800d5de:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 800d5e2:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800d5e6:	f003 0320 	and.w	r3, r3, #32
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d002      	beq.n	800d5f4 <ProcessMacCommands+0x534>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 800d5ee:	2301      	movs	r3, #1
 800d5f0:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 800d5f4:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800d5f8:	f003 0310 	and.w	r3, r3, #16
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d002      	beq.n	800d606 <ProcessMacCommands+0x546>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 800d600:	2301      	movs	r3, #1
 800d602:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 800d606:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800d60a:	f003 030f 	and.w	r3, r3, #15
 800d60e:	b2db      	uxtb	r3, r3
 800d610:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 800d614:	4b51      	ldr	r3, [pc, #324]	; (800d75c <ProcessMacCommands+0x69c>)
 800d616:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d61a:	781b      	ldrb	r3, [r3, #0]
 800d61c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800d620:	4611      	mov	r1, r2
 800d622:	4618      	mov	r0, r3
 800d624:	f005 fa43 	bl	8012aae <RegionTxParamSetupReq>
 800d628:	4603      	mov	r3, r0
 800d62a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d62e:	d048      	beq.n	800d6c2 <ProcessMacCommands+0x602>
                {
                    // Accept command
                    MacCtx.NvmCtx->MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 800d630:	4b4a      	ldr	r3, [pc, #296]	; (800d75c <ProcessMacCommands+0x69c>)
 800d632:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d636:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 800d63a:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
                    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 800d63e:	4b47      	ldr	r3, [pc, #284]	; (800d75c <ProcessMacCommands+0x69c>)
 800d640:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d644:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800d648:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 800d64c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800d650:	461a      	mov	r2, r3
 800d652:	4b43      	ldr	r3, [pc, #268]	; (800d760 <ProcessMacCommands+0x6a0>)
 800d654:	5c9b      	ldrb	r3, [r3, r2]
 800d656:	4a41      	ldr	r2, [pc, #260]	; (800d75c <ProcessMacCommands+0x69c>)
 800d658:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 800d65c:	4618      	mov	r0, r3
 800d65e:	f7f3 f8b5 	bl	80007cc <__aeabi_ui2f>
 800d662:	4603      	mov	r3, r0
 800d664:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 800d668:	2302      	movs	r3, #2
 800d66a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800d66e:	4b3b      	ldr	r3, [pc, #236]	; (800d75c <ProcessMacCommands+0x69c>)
 800d670:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d674:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800d678:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800d67c:	4b37      	ldr	r3, [pc, #220]	; (800d75c <ProcessMacCommands+0x69c>)
 800d67e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d682:	781b      	ldrb	r3, [r3, #0]
 800d684:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800d688:	4611      	mov	r1, r2
 800d68a:	4618      	mov	r0, r3
 800d68c:	f005 f88f 	bl	80127ae <RegionGetPhyParam>
 800d690:	4603      	mov	r3, r0
 800d692:	62bb      	str	r3, [r7, #40]	; 0x28
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 800d694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d696:	b259      	sxtb	r1, r3
 800d698:	4b30      	ldr	r3, [pc, #192]	; (800d75c <ProcessMacCommands+0x69c>)
 800d69a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d69e:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 800d6a2:	4b2e      	ldr	r3, [pc, #184]	; (800d75c <ProcessMacCommands+0x69c>)
 800d6a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d6a8:	428a      	cmp	r2, r1
 800d6aa:	bfb8      	it	lt
 800d6ac:	460a      	movlt	r2, r1
 800d6ae:	b252      	sxtb	r2, r2
 800d6b0:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 800d6b4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d6b8:	2200      	movs	r2, #0
 800d6ba:	4619      	mov	r1, r3
 800d6bc:	2009      	movs	r0, #9
 800d6be:	f003 fab7 	bl	8010c30 <LoRaMacCommandsAddCmd>
                }
                break;
 800d6c2:	bf00      	nop
 800d6c4:	e1b9      	b.n	800da3a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 800d6c6:	2303      	movs	r3, #3
 800d6c8:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 800d6cc:	78fb      	ldrb	r3, [r7, #3]
 800d6ce:	1c5a      	adds	r2, r3, #1
 800d6d0:	70fa      	strb	r2, [r7, #3]
 800d6d2:	461a      	mov	r2, r3
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	4413      	add	r3, r2
 800d6d8:	781b      	ldrb	r3, [r3, #0]
 800d6da:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 800d6de:	78fb      	ldrb	r3, [r7, #3]
 800d6e0:	1c5a      	adds	r2, r3, #1
 800d6e2:	70fa      	strb	r2, [r7, #3]
 800d6e4:	461a      	mov	r2, r3
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	4413      	add	r3, r2
 800d6ea:	781b      	ldrb	r3, [r3, #0]
 800d6ec:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800d6ee:	78fb      	ldrb	r3, [r7, #3]
 800d6f0:	1c5a      	adds	r2, r3, #1
 800d6f2:	70fa      	strb	r2, [r7, #3]
 800d6f4:	461a      	mov	r2, r3
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	4413      	add	r3, r2
 800d6fa:	781b      	ldrb	r3, [r3, #0]
 800d6fc:	021a      	lsls	r2, r3, #8
 800d6fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d700:	4313      	orrs	r3, r2
 800d702:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800d704:	78fb      	ldrb	r3, [r7, #3]
 800d706:	1c5a      	adds	r2, r3, #1
 800d708:	70fa      	strb	r2, [r7, #3]
 800d70a:	461a      	mov	r2, r3
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	4413      	add	r3, r2
 800d710:	781b      	ldrb	r3, [r3, #0]
 800d712:	041a      	lsls	r2, r3, #16
 800d714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d716:	4313      	orrs	r3, r2
 800d718:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency *= 100;
 800d71a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d71c:	2264      	movs	r2, #100	; 0x64
 800d71e:	fb02 f303 	mul.w	r3, r2, r3
 800d722:	627b      	str	r3, [r7, #36]	; 0x24

                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 800d724:	4b0d      	ldr	r3, [pc, #52]	; (800d75c <ProcessMacCommands+0x69c>)
 800d726:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d72a:	781b      	ldrb	r3, [r3, #0]
 800d72c:	f107 0220 	add.w	r2, r7, #32
 800d730:	4611      	mov	r1, r2
 800d732:	4618      	mov	r0, r3
 800d734:	f005 f9d6 	bl	8012ae4 <RegionDlChannelReq>
 800d738:	4603      	mov	r3, r0
 800d73a:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                macCmdPayload[0] = status;
 800d73e:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d742:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 800d746:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d74a:	2201      	movs	r2, #1
 800d74c:	4619      	mov	r1, r3
 800d74e:	200a      	movs	r0, #10
 800d750:	f003 fa6e 	bl	8010c30 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800d754:	f7ff fca4 	bl	800d0a0 <SetMlmeScheduleUplinkIndication>
                break;
 800d758:	bf00      	nop
 800d75a:	e16e      	b.n	800da3a <ProcessMacCommands+0x97a>
 800d75c:	200004f4 	.word	0x200004f4
 800d760:	0801b418 	.word	0x0801b418
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 800d764:	200a      	movs	r0, #10
 800d766:	f003 fdc5 	bl	80112f4 <LoRaMacConfirmQueueIsCmdActive>
 800d76a:	4603      	mov	r3, r0
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	f000 8164 	beq.w	800da3a <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 800d772:	210a      	movs	r1, #10
 800d774:	2000      	movs	r0, #0
 800d776:	f003 fd31 	bl	80111dc <LoRaMacConfirmQueueSetStatus>
                    SysTime_t gpsEpochTime = { 0 };
 800d77a:	f107 0318 	add.w	r3, r7, #24
 800d77e:	2200      	movs	r2, #0
 800d780:	601a      	str	r2, [r3, #0]
 800d782:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 800d784:	f107 0310 	add.w	r3, r7, #16
 800d788:	2200      	movs	r2, #0
 800d78a:	601a      	str	r2, [r3, #0]
 800d78c:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 800d78e:	f107 0308 	add.w	r3, r7, #8
 800d792:	2200      	movs	r2, #0
 800d794:	601a      	str	r2, [r3, #0]
 800d796:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 800d798:	78fb      	ldrb	r3, [r7, #3]
 800d79a:	1c5a      	adds	r2, r3, #1
 800d79c:	70fa      	strb	r2, [r7, #3]
 800d79e:	461a      	mov	r2, r3
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	4413      	add	r3, r2
 800d7a4:	781b      	ldrb	r3, [r3, #0]
 800d7a6:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 800d7a8:	78fb      	ldrb	r3, [r7, #3]
 800d7aa:	1c5a      	adds	r2, r3, #1
 800d7ac:	70fa      	strb	r2, [r7, #3]
 800d7ae:	461a      	mov	r2, r3
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	4413      	add	r3, r2
 800d7b4:	781b      	ldrb	r3, [r3, #0]
 800d7b6:	021a      	lsls	r2, r3, #8
 800d7b8:	69bb      	ldr	r3, [r7, #24]
 800d7ba:	4313      	orrs	r3, r2
 800d7bc:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 800d7be:	78fb      	ldrb	r3, [r7, #3]
 800d7c0:	1c5a      	adds	r2, r3, #1
 800d7c2:	70fa      	strb	r2, [r7, #3]
 800d7c4:	461a      	mov	r2, r3
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	4413      	add	r3, r2
 800d7ca:	781b      	ldrb	r3, [r3, #0]
 800d7cc:	041a      	lsls	r2, r3, #16
 800d7ce:	69bb      	ldr	r3, [r7, #24]
 800d7d0:	4313      	orrs	r3, r2
 800d7d2:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 800d7d4:	78fb      	ldrb	r3, [r7, #3]
 800d7d6:	1c5a      	adds	r2, r3, #1
 800d7d8:	70fa      	strb	r2, [r7, #3]
 800d7da:	461a      	mov	r2, r3
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	4413      	add	r3, r2
 800d7e0:	781b      	ldrb	r3, [r3, #0]
 800d7e2:	061a      	lsls	r2, r3, #24
 800d7e4:	69bb      	ldr	r3, [r7, #24]
 800d7e6:	4313      	orrs	r3, r2
 800d7e8:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 800d7ea:	78fb      	ldrb	r3, [r7, #3]
 800d7ec:	1c5a      	adds	r2, r3, #1
 800d7ee:	70fa      	strb	r2, [r7, #3]
 800d7f0:	461a      	mov	r2, r3
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	4413      	add	r3, r2
 800d7f6:	781b      	ldrb	r3, [r3, #0]
 800d7f8:	b21b      	sxth	r3, r3
 800d7fa:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 800d7fc:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800d800:	461a      	mov	r2, r3
 800d802:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d806:	fb03 f302 	mul.w	r3, r3, r2
 800d80a:	121b      	asrs	r3, r3, #8
 800d80c:	b21b      	sxth	r3, r3
 800d80e:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 800d810:	f107 0310 	add.w	r3, r7, #16
 800d814:	f107 0218 	add.w	r2, r7, #24
 800d818:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d81c:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epcoh offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 800d820:	693a      	ldr	r2, [r7, #16]
 800d822:	4b8c      	ldr	r3, [pc, #560]	; (800da54 <ProcessMacCommands+0x994>)
 800d824:	4413      	add	r3, r2
 800d826:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 800d828:	f107 0308 	add.w	r3, r7, #8
 800d82c:	4618      	mov	r0, r3
 800d82e:	f00c f91d 	bl	8019a6c <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 800d832:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 800d836:	4b88      	ldr	r3, [pc, #544]	; (800da58 <ProcessMacCommands+0x998>)
 800d838:	f8d3 233c 	ldr.w	r2, [r3, #828]	; 0x33c
 800d83c:	9200      	str	r2, [sp, #0]
 800d83e:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 800d842:	f107 0210 	add.w	r2, r7, #16
 800d846:	ca06      	ldmia	r2, {r1, r2}
 800d848:	f00c f8a9 	bl	801999e <SysTimeSub>
 800d84c:	f107 0010 	add.w	r0, r7, #16
 800d850:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d852:	9300      	str	r3, [sp, #0]
 800d854:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d856:	f107 0208 	add.w	r2, r7, #8
 800d85a:	ca06      	ldmia	r2, {r1, r2}
 800d85c:	f00c f866 	bl	801992c <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 800d860:	f107 0310 	add.w	r3, r7, #16
 800d864:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d868:	f00c f8d2 	bl	8019a10 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 800d86c:	f003 f868 	bl	8010940 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 800d870:	4b79      	ldr	r3, [pc, #484]	; (800da58 <ProcessMacCommands+0x998>)
 800d872:	2201      	movs	r2, #1
 800d874:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
                }
                break;
 800d878:	e0df      	b.n	800da3a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 800d87a:	200d      	movs	r0, #13
 800d87c:	f003 fd3a 	bl	80112f4 <LoRaMacConfirmQueueIsCmdActive>
 800d880:	4603      	mov	r3, r0
 800d882:	2b00      	cmp	r3, #0
 800d884:	f000 80d9 	beq.w	800da3a <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 800d888:	210d      	movs	r1, #13
 800d88a:	2000      	movs	r0, #0
 800d88c:	f003 fca6 	bl	80111dc <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 800d890:	4b71      	ldr	r3, [pc, #452]	; (800da58 <ProcessMacCommands+0x998>)
 800d892:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800d896:	2b04      	cmp	r3, #4
 800d898:	f000 80cf 	beq.w	800da3a <ProcessMacCommands+0x97a>
 800d89c:	4b6e      	ldr	r3, [pc, #440]	; (800da58 <ProcessMacCommands+0x998>)
 800d89e:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800d8a2:	2b05      	cmp	r3, #5
 800d8a4:	f000 80c9 	beq.w	800da3a <ProcessMacCommands+0x97a>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 800d8a8:	f003 f82b 	bl	8010902 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 800d8ac:	e0c5      	b.n	800da3a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 800d8ae:	2303      	movs	r3, #3
 800d8b0:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                uint32_t frequency = 0;
 800d8b4:	2300      	movs	r3, #0
 800d8b6:	67bb      	str	r3, [r7, #120]	; 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 800d8b8:	78fb      	ldrb	r3, [r7, #3]
 800d8ba:	1c5a      	adds	r2, r3, #1
 800d8bc:	70fa      	strb	r2, [r7, #3]
 800d8be:	461a      	mov	r2, r3
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	4413      	add	r3, r2
 800d8c4:	781b      	ldrb	r3, [r3, #0]
 800d8c6:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 800d8c8:	78fb      	ldrb	r3, [r7, #3]
 800d8ca:	1c5a      	adds	r2, r3, #1
 800d8cc:	70fa      	strb	r2, [r7, #3]
 800d8ce:	461a      	mov	r2, r3
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	4413      	add	r3, r2
 800d8d4:	781b      	ldrb	r3, [r3, #0]
 800d8d6:	021b      	lsls	r3, r3, #8
 800d8d8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800d8da:	4313      	orrs	r3, r2
 800d8dc:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 800d8de:	78fb      	ldrb	r3, [r7, #3]
 800d8e0:	1c5a      	adds	r2, r3, #1
 800d8e2:	70fa      	strb	r2, [r7, #3]
 800d8e4:	461a      	mov	r2, r3
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	4413      	add	r3, r2
 800d8ea:	781b      	ldrb	r3, [r3, #0]
 800d8ec:	041b      	lsls	r3, r3, #16
 800d8ee:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800d8f0:	4313      	orrs	r3, r2
 800d8f2:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency *= 100;
 800d8f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d8f6:	2264      	movs	r2, #100	; 0x64
 800d8f8:	fb02 f303 	mul.w	r3, r2, r3
 800d8fc:	67bb      	str	r3, [r7, #120]	; 0x78
                datarate = payload[macIndex++] & 0x0F;
 800d8fe:	78fb      	ldrb	r3, [r7, #3]
 800d900:	1c5a      	adds	r2, r3, #1
 800d902:	70fa      	strb	r2, [r7, #3]
 800d904:	461a      	mov	r2, r3
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	4413      	add	r3, r2
 800d90a:	781b      	ldrb	r3, [r3, #0]
 800d90c:	f003 030f 	and.w	r3, r3, #15
 800d910:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 800d914:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800d918:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800d91a:	4618      	mov	r0, r3
 800d91c:	f002 fff7 	bl	801090e <LoRaMacClassBPingSlotChannelReq>
 800d920:	4603      	mov	r3, r0
 800d922:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                macCmdPayload[0] = status;
 800d926:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800d92a:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 800d92e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d932:	2201      	movs	r2, #1
 800d934:	4619      	mov	r1, r3
 800d936:	2011      	movs	r0, #17
 800d938:	f003 f97a 	bl	8010c30 <LoRaMacCommandsAddCmd>
                break;
 800d93c:	e07d      	b.n	800da3a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 800d93e:	200e      	movs	r0, #14
 800d940:	f003 fcd8 	bl	80112f4 <LoRaMacConfirmQueueIsCmdActive>
 800d944:	4603      	mov	r3, r0
 800d946:	2b00      	cmp	r3, #0
 800d948:	d077      	beq.n	800da3a <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 800d94a:	210e      	movs	r1, #14
 800d94c:	2000      	movs	r0, #0
 800d94e:	f003 fc45 	bl	80111dc <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 800d952:	2300      	movs	r3, #0
 800d954:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    uint8_t beaconTimingChannel = 0;
 800d958:	2300      	movs	r3, #0
 800d95a:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 800d95e:	78fb      	ldrb	r3, [r7, #3]
 800d960:	1c5a      	adds	r2, r3, #1
 800d962:	70fa      	strb	r2, [r7, #3]
 800d964:	461a      	mov	r2, r3
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	4413      	add	r3, r2
 800d96a:	781b      	ldrb	r3, [r3, #0]
 800d96c:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 800d970:	78fb      	ldrb	r3, [r7, #3]
 800d972:	1c5a      	adds	r2, r3, #1
 800d974:	70fa      	strb	r2, [r7, #3]
 800d976:	461a      	mov	r2, r3
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	4413      	add	r3, r2
 800d97c:	781b      	ldrb	r3, [r3, #0]
 800d97e:	021b      	lsls	r3, r3, #8
 800d980:	b21a      	sxth	r2, r3
 800d982:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 800d986:	4313      	orrs	r3, r2
 800d988:	b21b      	sxth	r3, r3
 800d98a:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingChannel = payload[macIndex++];
 800d98e:	78fb      	ldrb	r3, [r7, #3]
 800d990:	1c5a      	adds	r2, r3, #1
 800d992:	70fa      	strb	r2, [r7, #3]
 800d994:	461a      	mov	r2, r3
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	4413      	add	r3, r2
 800d99a:	781b      	ldrb	r3, [r3, #0]
 800d99c:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 800d9a0:	4b2e      	ldr	r3, [pc, #184]	; (800da5c <ProcessMacCommands+0x99c>)
 800d9a2:	681a      	ldr	r2, [r3, #0]
 800d9a4:	f897 107d 	ldrb.w	r1, [r7, #125]	; 0x7d
 800d9a8:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800d9ac:	4618      	mov	r0, r3
 800d9ae:	f002 ffba 	bl	8010926 <LoRaMacClassBBeaconTimingAns>
                }
                break;
 800d9b2:	e042      	b.n	800da3a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 800d9b4:	2300      	movs	r3, #0
 800d9b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 800d9ba:	78fb      	ldrb	r3, [r7, #3]
 800d9bc:	1c5a      	adds	r2, r3, #1
 800d9be:	70fa      	strb	r2, [r7, #3]
 800d9c0:	461a      	mov	r2, r3
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	4413      	add	r3, r2
 800d9c6:	781b      	ldrb	r3, [r3, #0]
 800d9c8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 800d9cc:	78fb      	ldrb	r3, [r7, #3]
 800d9ce:	1c5a      	adds	r2, r3, #1
 800d9d0:	70fa      	strb	r2, [r7, #3]
 800d9d2:	461a      	mov	r2, r3
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	4413      	add	r3, r2
 800d9d8:	781b      	ldrb	r3, [r3, #0]
 800d9da:	021b      	lsls	r3, r3, #8
 800d9dc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800d9e0:	4313      	orrs	r3, r2
 800d9e2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 800d9e6:	78fb      	ldrb	r3, [r7, #3]
 800d9e8:	1c5a      	adds	r2, r3, #1
 800d9ea:	70fa      	strb	r2, [r7, #3]
 800d9ec:	461a      	mov	r2, r3
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	4413      	add	r3, r2
 800d9f2:	781b      	ldrb	r3, [r3, #0]
 800d9f4:	041b      	lsls	r3, r3, #16
 800d9f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800d9fa:	4313      	orrs	r3, r2
 800d9fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency *= 100;
 800da00:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800da04:	2264      	movs	r2, #100	; 0x64
 800da06:	fb02 f303 	mul.w	r3, r2, r3
 800da0a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 800da0e:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800da12:	f002 ff9b 	bl	801094c <LoRaMacClassBBeaconFreqReq>
 800da16:	4603      	mov	r3, r0
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d003      	beq.n	800da24 <ProcessMacCommands+0x964>
                    {
                        macCmdPayload[0] = 1;
 800da1c:	2301      	movs	r3, #1
 800da1e:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 800da22:	e002      	b.n	800da2a <ProcessMacCommands+0x96a>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 800da24:	2300      	movs	r3, #0
 800da26:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 800da2a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800da2e:	2201      	movs	r2, #1
 800da30:	4619      	mov	r1, r3
 800da32:	2013      	movs	r0, #19
 800da34:	f003 f8fc 	bl	8010c30 <LoRaMacCommandsAddCmd>
                }
                break;
 800da38:	bf00      	nop
    while( macIndex < commandsSize )
 800da3a:	78fa      	ldrb	r2, [r7, #3]
 800da3c:	78bb      	ldrb	r3, [r7, #2]
 800da3e:	429a      	cmp	r2, r3
 800da40:	f4ff ab56 	bcc.w	800d0f0 <ProcessMacCommands+0x30>
 800da44:	e002      	b.n	800da4c <ProcessMacCommands+0x98c>
            return;
 800da46:	bf00      	nop
 800da48:	e000      	b.n	800da4c <ProcessMacCommands+0x98c>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 800da4a:	bf00      	nop
        }
    }
}
 800da4c:	378c      	adds	r7, #140	; 0x8c
 800da4e:	46bd      	mov	sp, r7
 800da50:	bd90      	pop	{r4, r7, pc}
 800da52:	bf00      	nop
 800da54:	12d53d80 	.word	0x12d53d80
 800da58:	200004f4 	.word	0x200004f4
 800da5c:	200017ec 	.word	0x200017ec

0800da60 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 800da60:	b580      	push	{r7, lr}
 800da62:	b08e      	sub	sp, #56	; 0x38
 800da64:	af02      	add	r7, sp, #8
 800da66:	60f8      	str	r0, [r7, #12]
 800da68:	607a      	str	r2, [r7, #4]
 800da6a:	461a      	mov	r2, r3
 800da6c:	460b      	mov	r3, r1
 800da6e:	72fb      	strb	r3, [r7, #11]
 800da70:	4613      	mov	r3, r2
 800da72:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800da74:	2303      	movs	r3, #3
 800da76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800da7a:	4b7d      	ldr	r3, [pc, #500]	; (800dc70 <Send+0x210>)
 800da7c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800da80:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 800da84:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800da88:	4b79      	ldr	r3, [pc, #484]	; (800dc70 <Send+0x210>)
 800da8a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800da8e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800da92:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800da96:	4b76      	ldr	r3, [pc, #472]	; (800dc70 <Send+0x210>)
 800da98:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800da9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800daa0:	62bb      	str	r3, [r7, #40]	; 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800daa2:	4b73      	ldr	r3, [pc, #460]	; (800dc70 <Send+0x210>)
 800daa4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800daa8:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800daac:	2b00      	cmp	r3, #0
 800daae:	d101      	bne.n	800dab4 <Send+0x54>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 800dab0:	2307      	movs	r3, #7
 800dab2:	e0d9      	b.n	800dc68 <Send+0x208>
    }
    if( MacCtx.NvmCtx->MaxDCycle == 0 )
 800dab4:	4b6e      	ldr	r3, [pc, #440]	; (800dc70 <Send+0x210>)
 800dab6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800daba:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d105      	bne.n	800dace <Send+0x6e>
    {
        MacCtx.NvmCtx->AggregatedTimeOff = 0;
 800dac2:	4b6b      	ldr	r3, [pc, #428]	; (800dc70 <Send+0x210>)
 800dac4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dac8:	2200      	movs	r2, #0
 800daca:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }

    fCtrl.Value = 0;
 800dace:	2300      	movs	r3, #0
 800dad0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 800dad4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dad8:	f36f 0303 	bfc	r3, #0, #4
 800dadc:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.Adr           = MacCtx.NvmCtx->AdrCtrlOn;
 800dae0:	4b63      	ldr	r3, [pc, #396]	; (800dc70 <Send+0x210>)
 800dae2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dae6:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 800daea:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800daee:	f362 13c7 	bfi	r3, r2, #7, #1
 800daf2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Check class b
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800daf6:	4b5e      	ldr	r3, [pc, #376]	; (800dc70 <Send+0x210>)
 800daf8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dafc:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800db00:	2b01      	cmp	r3, #1
 800db02:	d106      	bne.n	800db12 <Send+0xb2>
    {
        fCtrl.Bits.FPending      = 1;
 800db04:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800db08:	f043 0310 	orr.w	r3, r3, #16
 800db0c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 800db10:	e005      	b.n	800db1e <Send+0xbe>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 800db12:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800db16:	f36f 1304 	bfc	r3, #4, #1
 800db1a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // Check server ack
    if( MacCtx.NvmCtx->SrvAckRequested == true )
 800db1e:	4b54      	ldr	r3, [pc, #336]	; (800dc70 <Send+0x210>)
 800db20:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db24:	f893 314b 	ldrb.w	r3, [r3, #331]	; 0x14b
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d005      	beq.n	800db38 <Send+0xd8>
    {
        fCtrl.Bits.Ack = 1;
 800db2c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800db30:	f043 0320 	orr.w	r3, r3, #32
 800db34:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // ADR next request
    adrNext.Version = MacCtx.NvmCtx->Version;
 800db38:	4b4d      	ldr	r3, [pc, #308]	; (800dc70 <Send+0x210>)
 800db3a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db3e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800db42:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = true;
 800db44:	2301      	movs	r3, #1
 800db46:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 800db48:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800db4c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800db50:	b2db      	uxtb	r3, r3
 800db52:	2b00      	cmp	r3, #0
 800db54:	bf14      	ite	ne
 800db56:	2301      	movne	r3, #1
 800db58:	2300      	moveq	r3, #0
 800db5a:	b2db      	uxtb	r3, r3
 800db5c:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800db5e:	4b44      	ldr	r3, [pc, #272]	; (800dc70 <Send+0x210>)
 800db60:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db64:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800db68:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 800db6a:	4b41      	ldr	r3, [pc, #260]	; (800dc70 <Send+0x210>)
 800db6c:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 800db70:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 800db72:	4b3f      	ldr	r3, [pc, #252]	; (800dc70 <Send+0x210>)
 800db74:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 800db78:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800db7a:	4b3d      	ldr	r3, [pc, #244]	; (800dc70 <Send+0x210>)
 800db7c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db80:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800db84:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800db88:	4b39      	ldr	r3, [pc, #228]	; (800dc70 <Send+0x210>)
 800db8a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db8e:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800db92:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800db96:	4b36      	ldr	r3, [pc, #216]	; (800dc70 <Send+0x210>)
 800db98:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db9c:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800dba0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 800dba4:	4b32      	ldr	r3, [pc, #200]	; (800dc70 <Send+0x210>)
 800dba6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dbaa:	781b      	ldrb	r3, [r3, #0]
 800dbac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 800dbb0:	4b2f      	ldr	r3, [pc, #188]	; (800dc70 <Send+0x210>)
 800dbb2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dbb6:	f103 0185 	add.w	r1, r3, #133	; 0x85
                                               &MacCtx.NvmCtx->MacParams.ChannelsTxPower, &adrAckCounter );
 800dbba:	4b2d      	ldr	r3, [pc, #180]	; (800dc70 <Send+0x210>)
 800dbbc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 800dbc0:	f103 0284 	add.w	r2, r3, #132	; 0x84
 800dbc4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dbc8:	f107 0014 	add.w	r0, r7, #20
 800dbcc:	f002 fdc2 	bl	8010754 <LoRaMacAdrCalcNext>
 800dbd0:	4603      	mov	r3, r0
 800dbd2:	461a      	mov	r2, r3
 800dbd4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dbd8:	f362 1386 	bfi	r3, r2, #6, #1
 800dbdc:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 800dbe0:	7afa      	ldrb	r2, [r7, #11]
 800dbe2:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800dbe6:	893b      	ldrh	r3, [r7, #8]
 800dbe8:	9300      	str	r3, [sp, #0]
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	68f8      	ldr	r0, [r7, #12]
 800dbee:	f000 fc5b 	bl	800e4a8 <PrepareFrame>
 800dbf2:	4603      	mov	r3, r0
 800dbf4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 800dbf8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d003      	beq.n	800dc08 <Send+0x1a8>
 800dc00:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dc04:	2b0a      	cmp	r3, #10
 800dc06:	d107      	bne.n	800dc18 <Send+0x1b8>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 800dc08:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800dc0c:	4618      	mov	r0, r3
 800dc0e:	f000 f995 	bl	800df3c <ScheduleTx>
 800dc12:	4603      	mov	r3, r0
 800dc14:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 800dc18:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d00e      	beq.n	800dc3e <Send+0x1de>
    {
        // Bad case - restore
        // Store local variables
        MacCtx.NvmCtx->MacParams.ChannelsDatarate = datarate;
 800dc20:	4b13      	ldr	r3, [pc, #76]	; (800dc70 <Send+0x210>)
 800dc22:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dc26:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800dc2a:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        MacCtx.NvmCtx->MacParams.ChannelsTxPower = txPower;
 800dc2e:	4b10      	ldr	r3, [pc, #64]	; (800dc70 <Send+0x210>)
 800dc30:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dc34:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800dc38:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800dc3c:	e012      	b.n	800dc64 <Send+0x204>
    }
    else
    {
        // Good case
        MacCtx.NvmCtx->SrvAckRequested = false;
 800dc3e:	4b0c      	ldr	r3, [pc, #48]	; (800dc70 <Send+0x210>)
 800dc40:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dc44:	2200      	movs	r2, #0
 800dc46:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
        MacCtx.NvmCtx->AdrAckCounter = adrAckCounter;
 800dc4a:	4b09      	ldr	r3, [pc, #36]	; (800dc70 <Send+0x210>)
 800dc4c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dc50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dc52:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 800dc56:	f003 f867 	bl	8010d28 <LoRaMacCommandsRemoveNoneStickyCmds>
 800dc5a:	4603      	mov	r3, r0
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d001      	beq.n	800dc64 <Send+0x204>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800dc60:	2313      	movs	r3, #19
 800dc62:	e001      	b.n	800dc68 <Send+0x208>
        }
    }
    return status;
 800dc64:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800dc68:	4618      	mov	r0, r3
 800dc6a:	3730      	adds	r7, #48	; 0x30
 800dc6c:	46bd      	mov	sp, r7
 800dc6e:	bd80      	pop	{r7, pc}
 800dc70:	200004f4 	.word	0x200004f4

0800dc74 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 800dc74:	b580      	push	{r7, lr}
 800dc76:	b084      	sub	sp, #16
 800dc78:	af00      	add	r7, sp, #0
 800dc7a:	4603      	mov	r3, r0
 800dc7c:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dc7e:	2300      	movs	r3, #0
 800dc80:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 800dc82:	2300      	movs	r3, #0
 800dc84:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 800dc86:	2301      	movs	r3, #1
 800dc88:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 800dc8a:	79fb      	ldrb	r3, [r7, #7]
 800dc8c:	2bff      	cmp	r3, #255	; 0xff
 800dc8e:	d129      	bne.n	800dce4 <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 800dc90:	2000      	movs	r0, #0
 800dc92:	f7ff f8c3 	bl	800ce1c <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 800dc96:	4b1a      	ldr	r3, [pc, #104]	; (800dd00 <SendReJoinReq+0x8c>)
 800dc98:	2200      	movs	r2, #0
 800dc9a:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 800dc9e:	4b18      	ldr	r3, [pc, #96]	; (800dd00 <SendReJoinReq+0x8c>)
 800dca0:	4a18      	ldr	r2, [pc, #96]	; (800dd04 <SendReJoinReq+0x90>)
 800dca2:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800dca6:	4b16      	ldr	r3, [pc, #88]	; (800dd00 <SendReJoinReq+0x8c>)
 800dca8:	22ff      	movs	r2, #255	; 0xff
 800dcaa:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 800dcae:	7b3b      	ldrb	r3, [r7, #12]
 800dcb0:	f36f 1347 	bfc	r3, #5, #3
 800dcb4:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 800dcb6:	7b3a      	ldrb	r2, [r7, #12]
 800dcb8:	4b11      	ldr	r3, [pc, #68]	; (800dd00 <SendReJoinReq+0x8c>)
 800dcba:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 800dcbe:	f7fc fd4f 	bl	800a760 <SecureElementGetJoinEui>
 800dcc2:	4603      	mov	r3, r0
 800dcc4:	2208      	movs	r2, #8
 800dcc6:	4619      	mov	r1, r3
 800dcc8:	480f      	ldr	r0, [pc, #60]	; (800dd08 <SendReJoinReq+0x94>)
 800dcca:	f008 faa6 	bl	801621a <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 800dcce:	f7fc fd23 	bl	800a718 <SecureElementGetDevEui>
 800dcd2:	4603      	mov	r3, r0
 800dcd4:	2208      	movs	r2, #8
 800dcd6:	4619      	mov	r1, r3
 800dcd8:	480c      	ldr	r0, [pc, #48]	; (800dd0c <SendReJoinReq+0x98>)
 800dcda:	f008 fa9e 	bl	801621a <memcpy1>

            allowDelayedTx = false;
 800dcde:	2300      	movs	r3, #0
 800dce0:	73fb      	strb	r3, [r7, #15]

            break;
 800dce2:	e002      	b.n	800dcea <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 800dce4:	2302      	movs	r3, #2
 800dce6:	73bb      	strb	r3, [r7, #14]
            break;
 800dce8:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 800dcea:	7bfb      	ldrb	r3, [r7, #15]
 800dcec:	4618      	mov	r0, r3
 800dcee:	f000 f925 	bl	800df3c <ScheduleTx>
 800dcf2:	4603      	mov	r3, r0
 800dcf4:	73bb      	strb	r3, [r7, #14]
    return status;
 800dcf6:	7bbb      	ldrb	r3, [r7, #14]
}
 800dcf8:	4618      	mov	r0, r3
 800dcfa:	3710      	adds	r7, #16
 800dcfc:	46bd      	mov	sp, r7
 800dcfe:	bd80      	pop	{r7, pc}
 800dd00:	200004f4 	.word	0x200004f4
 800dd04:	200004f6 	.word	0x200004f6
 800dd08:	20000602 	.word	0x20000602
 800dd0c:	2000060a 	.word	0x2000060a

0800dd10 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 800dd10:	b580      	push	{r7, lr}
 800dd12:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800dd14:	f002 fda4 	bl	8010860 <LoRaMacClassBIsBeaconExpected>
 800dd18:	4603      	mov	r3, r0
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d001      	beq.n	800dd22 <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 800dd1e:	230e      	movs	r3, #14
 800dd20:	e015      	b.n	800dd4e <CheckForClassBCollision+0x3e>
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800dd22:	4b0c      	ldr	r3, [pc, #48]	; (800dd54 <CheckForClassBCollision+0x44>)
 800dd24:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dd28:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800dd2c:	2b01      	cmp	r3, #1
 800dd2e:	d10d      	bne.n	800dd4c <CheckForClassBCollision+0x3c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800dd30:	f002 fd9d 	bl	801086e <LoRaMacClassBIsPingExpected>
 800dd34:	4603      	mov	r3, r0
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d001      	beq.n	800dd3e <CheckForClassBCollision+0x2e>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800dd3a:	230f      	movs	r3, #15
 800dd3c:	e007      	b.n	800dd4e <CheckForClassBCollision+0x3e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800dd3e:	f002 fd9d 	bl	801087c <LoRaMacClassBIsMulticastExpected>
 800dd42:	4603      	mov	r3, r0
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d001      	beq.n	800dd4c <CheckForClassBCollision+0x3c>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800dd48:	230f      	movs	r3, #15
 800dd4a:	e000      	b.n	800dd4e <CheckForClassBCollision+0x3e>
        }
    }
    return LORAMAC_STATUS_OK;
 800dd4c:	2300      	movs	r3, #0
}
 800dd4e:	4618      	mov	r0, r3
 800dd50:	bd80      	pop	{r7, pc}
 800dd52:	bf00      	nop
 800dd54:	200004f4 	.word	0x200004f4

0800dd58 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 800dd58:	b590      	push	{r4, r7, lr}
 800dd5a:	b083      	sub	sp, #12
 800dd5c:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800dd5e:	4b3f      	ldr	r3, [pc, #252]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800dd60:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dd64:	781c      	ldrb	r4, [r3, #0]
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800dd66:	4b3d      	ldr	r3, [pc, #244]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800dd68:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dd6c:	7818      	ldrb	r0, [r3, #0]
                                                          MacCtx.NvmCtx->MacParams.DownlinkDwellTime,
 800dd6e:	4b3b      	ldr	r3, [pc, #236]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800dd70:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800dd74:	f893 10b9 	ldrb.w	r1, [r3, #185]	; 0xb9
                                                          MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 800dd78:	4b38      	ldr	r3, [pc, #224]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800dd7a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800dd7e:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
                                                          MacCtx.NvmCtx->MacParams.Rx1DrOffset ),
 800dd82:	4b36      	ldr	r3, [pc, #216]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800dd84:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dd88:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800dd8c:	b25b      	sxtb	r3, r3
 800dd8e:	f004 ff25 	bl	8012bdc <RegionApplyDrOffset>
 800dd92:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800dd94:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 800dd96:	4b31      	ldr	r3, [pc, #196]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800dd98:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800dd9c:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 800dda0:	4b2e      	ldr	r3, [pc, #184]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800dda2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800dda6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ddaa:	482d      	ldr	r0, [pc, #180]	; (800de60 <ComputeRxWindowParameters+0x108>)
 800ddac:	9000      	str	r0, [sp, #0]
 800ddae:	4620      	mov	r0, r4
 800ddb0:	f004 fdbd 	bl	801292e <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800ddb4:	4b29      	ldr	r3, [pc, #164]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800ddb6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ddba:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate,
 800ddbc:	4b27      	ldr	r3, [pc, #156]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800ddbe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ddc2:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800ddc6:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 800ddc8:	4b24      	ldr	r3, [pc, #144]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800ddca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800ddce:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 800ddd2:	4b22      	ldr	r3, [pc, #136]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800ddd4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800ddd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dddc:	4c21      	ldr	r4, [pc, #132]	; (800de64 <ComputeRxWindowParameters+0x10c>)
 800ddde:	9400      	str	r4, [sp, #0]
 800dde0:	f004 fda5 	bl	801292e <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800dde4:	4b1d      	ldr	r3, [pc, #116]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800dde6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ddea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ddee:	4a1b      	ldr	r2, [pc, #108]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800ddf0:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 800ddf4:	4413      	add	r3, r2
 800ddf6:	4a19      	ldr	r2, [pc, #100]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800ddf8:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800ddfc:	4b17      	ldr	r3, [pc, #92]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800ddfe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800de02:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800de06:	4a15      	ldr	r2, [pc, #84]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800de08:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 800de0c:	4413      	add	r3, r2
 800de0e:	4a13      	ldr	r2, [pc, #76]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800de10:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4

    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800de14:	4b11      	ldr	r3, [pc, #68]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800de16:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800de1a:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d117      	bne.n	800de52 <ComputeRxWindowParameters+0xfa>
    {
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800de22:	4b0e      	ldr	r3, [pc, #56]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800de24:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800de28:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800de2c:	4a0b      	ldr	r2, [pc, #44]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800de2e:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 800de32:	4413      	add	r3, r2
 800de34:	4a09      	ldr	r2, [pc, #36]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800de36:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800de3a:	4b08      	ldr	r3, [pc, #32]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800de3c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800de40:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800de44:	4a05      	ldr	r2, [pc, #20]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800de46:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 800de4a:	4413      	add	r3, r2
 800de4c:	4a03      	ldr	r2, [pc, #12]	; (800de5c <ComputeRxWindowParameters+0x104>)
 800de4e:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4
    }
}
 800de52:	bf00      	nop
 800de54:	3704      	adds	r7, #4
 800de56:	46bd      	mov	sp, r7
 800de58:	bd90      	pop	{r4, r7, pc}
 800de5a:	bf00      	nop
 800de5c:	200004f4 	.word	0x200004f4
 800de60:	200008ac 	.word	0x200008ac
 800de64:	200008c0 	.word	0x200008c0

0800de68 <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 800de68:	b580      	push	{r7, lr}
 800de6a:	b082      	sub	sp, #8
 800de6c:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 800de6e:	2300      	movs	r3, #0
 800de70:	607b      	str	r3, [r7, #4]

    if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 800de72:	4b15      	ldr	r3, [pc, #84]	; (800dec8 <VerifyTxFrame+0x60>)
 800de74:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800de78:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d01d      	beq.n	800debc <VerifyTxFrame+0x54>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800de80:	1d3b      	adds	r3, r7, #4
 800de82:	4618      	mov	r0, r3
 800de84:	f002 ff9a 	bl	8010dbc <LoRaMacCommandsGetSizeSerializedCmds>
 800de88:	4603      	mov	r3, r0
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d001      	beq.n	800de92 <VerifyTxFrame+0x2a>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800de8e:	2313      	movs	r3, #19
 800de90:	e015      	b.n	800debe <VerifyTxFrame+0x56>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 800de92:	4b0d      	ldr	r3, [pc, #52]	; (800dec8 <VerifyTxFrame+0x60>)
 800de94:	f893 0237 	ldrb.w	r0, [r3, #567]	; 0x237
 800de98:	4b0b      	ldr	r3, [pc, #44]	; (800dec8 <VerifyTxFrame+0x60>)
 800de9a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800de9e:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800dea2:	687a      	ldr	r2, [r7, #4]
 800dea4:	b2d2      	uxtb	r2, r2
 800dea6:	4619      	mov	r1, r3
 800dea8:	f7ff f8d2 	bl	800d050 <ValidatePayloadLength>
 800deac:	4603      	mov	r3, r0
 800deae:	f083 0301 	eor.w	r3, r3, #1
 800deb2:	b2db      	uxtb	r3, r3
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d001      	beq.n	800debc <VerifyTxFrame+0x54>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 800deb8:	2308      	movs	r3, #8
 800deba:	e000      	b.n	800debe <VerifyTxFrame+0x56>
        }
    }
    return LORAMAC_STATUS_OK;
 800debc:	2300      	movs	r3, #0
}
 800debe:	4618      	mov	r0, r3
 800dec0:	3708      	adds	r7, #8
 800dec2:	46bd      	mov	sp, r7
 800dec4:	bd80      	pop	{r7, pc}
 800dec6:	bf00      	nop
 800dec8:	200004f4 	.word	0x200004f4

0800decc <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 800decc:	b580      	push	{r7, lr}
 800dece:	b082      	sub	sp, #8
 800ded0:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 800ded2:	4b18      	ldr	r3, [pc, #96]	; (800df34 <SerializeTxFrame+0x68>)
 800ded4:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d002      	beq.n	800dee2 <SerializeTxFrame+0x16>
 800dedc:	2b04      	cmp	r3, #4
 800dede:	d011      	beq.n	800df04 <SerializeTxFrame+0x38>
 800dee0:	e021      	b.n	800df26 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800dee2:	4815      	ldr	r0, [pc, #84]	; (800df38 <SerializeTxFrame+0x6c>)
 800dee4:	f004 fad5 	bl	8012492 <LoRaMacSerializerJoinRequest>
 800dee8:	4603      	mov	r3, r0
 800deea:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800deec:	79fb      	ldrb	r3, [r7, #7]
 800deee:	2b00      	cmp	r3, #0
 800def0:	d001      	beq.n	800def6 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800def2:	2311      	movs	r3, #17
 800def4:	e01a      	b.n	800df2c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800def6:	4b0f      	ldr	r3, [pc, #60]	; (800df34 <SerializeTxFrame+0x68>)
 800def8:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800defc:	b29a      	uxth	r2, r3
 800defe:	4b0d      	ldr	r3, [pc, #52]	; (800df34 <SerializeTxFrame+0x68>)
 800df00:	801a      	strh	r2, [r3, #0]
            break;
 800df02:	e012      	b.n	800df2a <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 800df04:	480c      	ldr	r0, [pc, #48]	; (800df38 <SerializeTxFrame+0x6c>)
 800df06:	f004 fb46 	bl	8012596 <LoRaMacSerializerData>
 800df0a:	4603      	mov	r3, r0
 800df0c:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800df0e:	79fb      	ldrb	r3, [r7, #7]
 800df10:	2b00      	cmp	r3, #0
 800df12:	d001      	beq.n	800df18 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800df14:	2311      	movs	r3, #17
 800df16:	e009      	b.n	800df2c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800df18:	4b06      	ldr	r3, [pc, #24]	; (800df34 <SerializeTxFrame+0x68>)
 800df1a:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800df1e:	b29a      	uxth	r2, r3
 800df20:	4b04      	ldr	r3, [pc, #16]	; (800df34 <SerializeTxFrame+0x68>)
 800df22:	801a      	strh	r2, [r3, #0]
            break;
 800df24:	e001      	b.n	800df2a <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 800df26:	2303      	movs	r3, #3
 800df28:	e000      	b.n	800df2c <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 800df2a:	2300      	movs	r3, #0
}
 800df2c:	4618      	mov	r0, r3
 800df2e:	3708      	adds	r7, #8
 800df30:	46bd      	mov	sp, r7
 800df32:	bd80      	pop	{r7, pc}
 800df34:	200004f4 	.word	0x200004f4
 800df38:	200005fc 	.word	0x200005fc

0800df3c <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 800df3c:	b580      	push	{r7, lr}
 800df3e:	b090      	sub	sp, #64	; 0x40
 800df40:	af02      	add	r7, sp, #8
 800df42:	4603      	mov	r3, r0
 800df44:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800df46:	2303      	movs	r3, #3
 800df48:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 800df4c:	f7ff fee0 	bl	800dd10 <CheckForClassBCollision>
 800df50:	4603      	mov	r3, r0
 800df52:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800df56:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d002      	beq.n	800df64 <ScheduleTx+0x28>
    {
        return status;
 800df5e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800df62:	e0a2      	b.n	800e0aa <ScheduleTx+0x16e>
    }

    // Update back-off
    CalculateBackOff( );
 800df64:	f000 f90a 	bl	800e17c <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 800df68:	f7ff ffb0 	bl	800decc <SerializeTxFrame>
 800df6c:	4603      	mov	r3, r0
 800df6e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800df72:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800df76:	2b00      	cmp	r3, #0
 800df78:	d002      	beq.n	800df80 <ScheduleTx+0x44>
    {
        return status;
 800df7a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800df7e:	e094      	b.n	800e0aa <ScheduleTx+0x16e>
    }

    nextChan.AggrTimeOff = MacCtx.NvmCtx->AggregatedTimeOff;
 800df80:	4b4c      	ldr	r3, [pc, #304]	; (800e0b4 <ScheduleTx+0x178>)
 800df82:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df86:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800df8a:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800df8c:	4b49      	ldr	r3, [pc, #292]	; (800e0b4 <ScheduleTx+0x178>)
 800df8e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df92:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800df96:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 800df98:	4b46      	ldr	r3, [pc, #280]	; (800e0b4 <ScheduleTx+0x178>)
 800df9a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df9e:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 800dfa2:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 800dfa4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800dfa8:	4618      	mov	r0, r3
 800dfaa:	f00b fd97 	bl	8019adc <SysTimeGetMcuTime>
 800dfae:	4b41      	ldr	r3, [pc, #260]	; (800e0b4 <ScheduleTx+0x178>)
 800dfb0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dfb4:	4638      	mov	r0, r7
 800dfb6:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 800dfba:	9200      	str	r2, [sp, #0]
 800dfbc:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800dfc0:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800dfc4:	ca06      	ldmia	r2, {r1, r2}
 800dfc6:	f00b fcea 	bl	801999e <SysTimeSub>
 800dfca:	f107 0320 	add.w	r3, r7, #32
 800dfce:	463a      	mov	r2, r7
 800dfd0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800dfd4:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = MacCtx.NvmCtx->LastTxDoneTime;
 800dfd8:	4b36      	ldr	r3, [pc, #216]	; (800e0b4 <ScheduleTx+0x178>)
 800dfda:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dfde:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800dfe2:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 800dfe4:	2300      	movs	r3, #0
 800dfe6:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    nextChan.Joined = true;
 800dfea:	2301      	movs	r3, #1
 800dfec:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 800dfee:	4b31      	ldr	r3, [pc, #196]	; (800e0b4 <ScheduleTx+0x178>)
 800dff0:	881b      	ldrh	r3, [r3, #0]
 800dff2:	857b      	strh	r3, [r7, #42]	; 0x2a

    // Setup the parameters based on the join status
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800dff4:	4b2f      	ldr	r3, [pc, #188]	; (800e0b4 <ScheduleTx+0x178>)
 800dff6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dffa:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d104      	bne.n	800e00c <ScheduleTx+0xd0>
    {
        nextChan.LastTxIsJoinRequest = true;
 800e002:	2301      	movs	r3, #1
 800e004:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        nextChan.Joined = false;
 800e008:	2300      	movs	r3, #0
 800e00a:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &MacCtx.NvmCtx->AggregatedTimeOff );
 800e00c:	4b29      	ldr	r3, [pc, #164]	; (800e0b4 <ScheduleTx+0x178>)
 800e00e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e012:	7818      	ldrb	r0, [r3, #0]
 800e014:	4b27      	ldr	r3, [pc, #156]	; (800e0b4 <ScheduleTx+0x178>)
 800e016:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e01a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800e01e:	f107 0114 	add.w	r1, r7, #20
 800e022:	9300      	str	r3, [sp, #0]
 800e024:	4b24      	ldr	r3, [pc, #144]	; (800e0b8 <ScheduleTx+0x17c>)
 800e026:	4a25      	ldr	r2, [pc, #148]	; (800e0bc <ScheduleTx+0x180>)
 800e028:	f004 fd9d 	bl	8012b66 <RegionNextChannel>
 800e02c:	4603      	mov	r3, r0
 800e02e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( status != LORAMAC_STATUS_OK )
 800e032:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e036:	2b00      	cmp	r3, #0
 800e038:	d022      	beq.n	800e080 <ScheduleTx+0x144>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 800e03a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e03e:	2b0b      	cmp	r3, #11
 800e040:	d11b      	bne.n	800e07a <ScheduleTx+0x13e>
 800e042:	7bfb      	ldrb	r3, [r7, #15]
 800e044:	2b00      	cmp	r3, #0
 800e046:	d018      	beq.n	800e07a <ScheduleTx+0x13e>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 800e048:	4b1a      	ldr	r3, [pc, #104]	; (800e0b4 <ScheduleTx+0x178>)
 800e04a:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d011      	beq.n	800e076 <ScheduleTx+0x13a>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 800e052:	4b18      	ldr	r3, [pc, #96]	; (800e0b4 <ScheduleTx+0x178>)
 800e054:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e058:	f043 0320 	orr.w	r3, r3, #32
 800e05c:	4a15      	ldr	r2, [pc, #84]	; (800e0b4 <ScheduleTx+0x178>)
 800e05e:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 800e062:	4b14      	ldr	r3, [pc, #80]	; (800e0b4 <ScheduleTx+0x178>)
 800e064:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 800e068:	4619      	mov	r1, r3
 800e06a:	4815      	ldr	r0, [pc, #84]	; (800e0c0 <ScheduleTx+0x184>)
 800e06c:	f00b fe7a 	bl	8019d64 <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 800e070:	4813      	ldr	r0, [pc, #76]	; (800e0c0 <ScheduleTx+0x184>)
 800e072:	f00b fd99 	bl	8019ba8 <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 800e076:	2300      	movs	r3, #0
 800e078:	e017      	b.n	800e0aa <ScheduleTx+0x16e>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 800e07a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e07e:	e014      	b.n	800e0aa <ScheduleTx+0x16e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 800e080:	f7ff fe6a 	bl	800dd58 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 800e084:	f7ff fef0 	bl	800de68 <VerifyTxFrame>
 800e088:	4603      	mov	r3, r0
 800e08a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800e08e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e092:	2b00      	cmp	r3, #0
 800e094:	d002      	beq.n	800e09c <ScheduleTx+0x160>
    {
        return status;
 800e096:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e09a:	e006      	b.n	800e0aa <ScheduleTx+0x16e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 800e09c:	4b05      	ldr	r3, [pc, #20]	; (800e0b4 <ScheduleTx+0x178>)
 800e09e:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	f000 fb28 	bl	800e6f8 <SendFrameOnChannel>
 800e0a8:	4603      	mov	r3, r0
}
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	3738      	adds	r7, #56	; 0x38
 800e0ae:	46bd      	mov	sp, r7
 800e0b0:	bd80      	pop	{r7, pc}
 800e0b2:	bf00      	nop
 800e0b4:	200004f4 	.word	0x200004f4
 800e0b8:	2000097c 	.word	0x2000097c
 800e0bc:	20000909 	.word	0x20000909
 800e0c0:	2000085c 	.word	0x2000085c

0800e0c4 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 800e0c4:	b580      	push	{r7, lr}
 800e0c6:	b084      	sub	sp, #16
 800e0c8:	af00      	add	r7, sp, #0
 800e0ca:	4603      	mov	r3, r0
 800e0cc:	460a      	mov	r2, r1
 800e0ce:	71fb      	strb	r3, [r7, #7]
 800e0d0:	4613      	mov	r3, r2
 800e0d2:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800e0d4:	2313      	movs	r3, #19
 800e0d6:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 800e0d8:	2300      	movs	r3, #0
 800e0da:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 800e0dc:	4b25      	ldr	r3, [pc, #148]	; (800e174 <SecureFrame+0xb0>)
 800e0de:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	d002      	beq.n	800e0ec <SecureFrame+0x28>
 800e0e6:	2b04      	cmp	r3, #4
 800e0e8:	d011      	beq.n	800e10e <SecureFrame+0x4a>
 800e0ea:	e03b      	b.n	800e164 <SecureFrame+0xa0>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800e0ec:	4822      	ldr	r0, [pc, #136]	; (800e178 <SecureFrame+0xb4>)
 800e0ee:	f003 fdad 	bl	8011c4c <LoRaMacCryptoPrepareJoinRequest>
 800e0f2:	4603      	mov	r3, r0
 800e0f4:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800e0f6:	7bfb      	ldrb	r3, [r7, #15]
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d001      	beq.n	800e100 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800e0fc:	2311      	movs	r3, #17
 800e0fe:	e034      	b.n	800e16a <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800e100:	4b1c      	ldr	r3, [pc, #112]	; (800e174 <SecureFrame+0xb0>)
 800e102:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800e106:	b29a      	uxth	r2, r3
 800e108:	4b1a      	ldr	r3, [pc, #104]	; (800e174 <SecureFrame+0xb0>)
 800e10a:	801a      	strh	r2, [r3, #0]
            break;
 800e10c:	e02c      	b.n	800e168 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800e10e:	f107 0308 	add.w	r3, r7, #8
 800e112:	4618      	mov	r0, r3
 800e114:	f003 fcd6 	bl	8011ac4 <LoRaMacCryptoGetFCntUp>
 800e118:	4603      	mov	r3, r0
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d001      	beq.n	800e122 <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800e11e:	2312      	movs	r3, #18
 800e120:	e023      	b.n	800e16a <SecureFrame+0xa6>
            }

            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 800e122:	4b14      	ldr	r3, [pc, #80]	; (800e174 <SecureFrame+0xb0>)
 800e124:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d104      	bne.n	800e136 <SecureFrame+0x72>
 800e12c:	4b11      	ldr	r3, [pc, #68]	; (800e174 <SecureFrame+0xb0>)
 800e12e:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800e132:	2b01      	cmp	r3, #1
 800e134:	d902      	bls.n	800e13c <SecureFrame+0x78>
            {
                fCntUp -= 1;
 800e136:	68bb      	ldr	r3, [r7, #8]
 800e138:	3b01      	subs	r3, #1
 800e13a:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 800e13c:	68b8      	ldr	r0, [r7, #8]
 800e13e:	79ba      	ldrb	r2, [r7, #6]
 800e140:	79f9      	ldrb	r1, [r7, #7]
 800e142:	4b0d      	ldr	r3, [pc, #52]	; (800e178 <SecureFrame+0xb4>)
 800e144:	f003 fe7a 	bl	8011e3c <LoRaMacCryptoSecureMessage>
 800e148:	4603      	mov	r3, r0
 800e14a:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800e14c:	7bfb      	ldrb	r3, [r7, #15]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d001      	beq.n	800e156 <SecureFrame+0x92>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800e152:	2311      	movs	r3, #17
 800e154:	e009      	b.n	800e16a <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800e156:	4b07      	ldr	r3, [pc, #28]	; (800e174 <SecureFrame+0xb0>)
 800e158:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800e15c:	b29a      	uxth	r2, r3
 800e15e:	4b05      	ldr	r3, [pc, #20]	; (800e174 <SecureFrame+0xb0>)
 800e160:	801a      	strh	r2, [r3, #0]
            break;
 800e162:	e001      	b.n	800e168 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 800e164:	2303      	movs	r3, #3
 800e166:	e000      	b.n	800e16a <SecureFrame+0xa6>
    }
    return LORAMAC_STATUS_OK;
 800e168:	2300      	movs	r3, #0
}
 800e16a:	4618      	mov	r0, r3
 800e16c:	3710      	adds	r7, #16
 800e16e:	46bd      	mov	sp, r7
 800e170:	bd80      	pop	{r7, pc}
 800e172:	bf00      	nop
 800e174:	200004f4 	.word	0x200004f4
 800e178:	200005fc 	.word	0x200005fc

0800e17c <CalculateBackOff>:

static void CalculateBackOff( void )
{
 800e17c:	b480      	push	{r7}
 800e17e:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( MacCtx.NvmCtx->AggregatedTimeOff == 0 )
 800e180:	4b0d      	ldr	r3, [pc, #52]	; (800e1b8 <CalculateBackOff+0x3c>)
 800e182:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e186:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d10f      	bne.n	800e1ae <CalculateBackOff+0x32>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        MacCtx.NvmCtx->AggregatedTimeOff = ( MacCtx.TxTimeOnAir * MacCtx.NvmCtx->AggregatedDCycle - MacCtx.TxTimeOnAir );
 800e18e:	4b0a      	ldr	r3, [pc, #40]	; (800e1b8 <CalculateBackOff+0x3c>)
 800e190:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e194:	f8b3 314c 	ldrh.w	r3, [r3, #332]	; 0x14c
 800e198:	1e5a      	subs	r2, r3, #1
 800e19a:	4b07      	ldr	r3, [pc, #28]	; (800e1b8 <CalculateBackOff+0x3c>)
 800e19c:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 800e1a0:	4b05      	ldr	r3, [pc, #20]	; (800e1b8 <CalculateBackOff+0x3c>)
 800e1a2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e1a6:	fb01 f202 	mul.w	r2, r1, r2
 800e1aa:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }
}
 800e1ae:	bf00      	nop
 800e1b0:	46bd      	mov	sp, r7
 800e1b2:	bc80      	pop	{r7}
 800e1b4:	4770      	bx	lr
 800e1b6:	bf00      	nop
 800e1b8:	200004f4 	.word	0x200004f4

0800e1bc <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 800e1bc:	b580      	push	{r7, lr}
 800e1be:	b082      	sub	sp, #8
 800e1c0:	af00      	add	r7, sp, #0
 800e1c2:	4603      	mov	r3, r0
 800e1c4:	7139      	strb	r1, [r7, #4]
 800e1c6:	71fb      	strb	r3, [r7, #7]
 800e1c8:	4613      	mov	r3, r2
 800e1ca:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 800e1cc:	79fb      	ldrb	r3, [r7, #7]
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d002      	beq.n	800e1d8 <RemoveMacCommands+0x1c>
 800e1d2:	79fb      	ldrb	r3, [r7, #7]
 800e1d4:	2b01      	cmp	r3, #1
 800e1d6:	d10d      	bne.n	800e1f4 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 800e1d8:	79bb      	ldrb	r3, [r7, #6]
 800e1da:	2b01      	cmp	r3, #1
 800e1dc:	d108      	bne.n	800e1f0 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 800e1de:	793b      	ldrb	r3, [r7, #4]
 800e1e0:	f003 0320 	and.w	r3, r3, #32
 800e1e4:	b2db      	uxtb	r3, r3
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d004      	beq.n	800e1f4 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 800e1ea:	f002 fdc3 	bl	8010d74 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 800e1ee:	e001      	b.n	800e1f4 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 800e1f0:	f002 fdc0 	bl	8010d74 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 800e1f4:	bf00      	nop
 800e1f6:	3708      	adds	r7, #8
 800e1f8:	46bd      	mov	sp, r7
 800e1fa:	bd80      	pop	{r7, pc}

0800e1fc <ResetMacParameters>:

static void ResetMacParameters( void )
{
 800e1fc:	b5b0      	push	{r4, r5, r7, lr}
 800e1fe:	b082      	sub	sp, #8
 800e200:	af00      	add	r7, sp, #0
    MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_NONE;
 800e202:	4b6d      	ldr	r3, [pc, #436]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e204:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e208:	2200      	movs	r2, #0
 800e20a:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

    // ADR counter
    MacCtx.NvmCtx->AdrAckCounter = 0;
 800e20e:	4b6a      	ldr	r3, [pc, #424]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e210:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e214:	2200      	movs	r2, #0
 800e216:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    MacCtx.ChannelsNbTransCounter = 0;
 800e21a:	4b67      	ldr	r3, [pc, #412]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e21c:	2200      	movs	r2, #0
 800e21e:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.AckTimeoutRetries = 1;
 800e222:	4b65      	ldr	r3, [pc, #404]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e224:	2201      	movs	r2, #1
 800e226:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.AckTimeoutRetriesCounter = 1;
 800e22a:	4b63      	ldr	r3, [pc, #396]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e22c:	2201      	movs	r2, #1
 800e22e:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetry = false;
 800e232:	4b61      	ldr	r3, [pc, #388]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e234:	2200      	movs	r2, #0
 800e236:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413

    MacCtx.NvmCtx->MaxDCycle = 0;
 800e23a:	4b5f      	ldr	r3, [pc, #380]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e23c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e240:	2200      	movs	r2, #0
 800e242:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
    MacCtx.NvmCtx->AggregatedDCycle = 1;
 800e246:	4b5c      	ldr	r3, [pc, #368]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e248:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e24c:	2201      	movs	r2, #1
 800e24e:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c

    MacCtx.NvmCtx->MacParams.ChannelsTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 800e252:	4b59      	ldr	r3, [pc, #356]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e254:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e258:	4b57      	ldr	r3, [pc, #348]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e25a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e25e:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800e262:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 800e266:	4b54      	ldr	r3, [pc, #336]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e268:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e26c:	4b52      	ldr	r3, [pc, #328]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e26e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e272:	f992 2005 	ldrsb.w	r2, [r2, #5]
 800e276:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
    MacCtx.NvmCtx->MacParams.Rx1DrOffset = MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset;
 800e27a:	4b4f      	ldr	r3, [pc, #316]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e27c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e280:	4b4d      	ldr	r3, [pc, #308]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e282:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e286:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800e28a:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
    MacCtx.NvmCtx->MacParams.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 800e28e:	4b4a      	ldr	r3, [pc, #296]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e290:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e294:	4b48      	ldr	r3, [pc, #288]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e296:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e29a:	33a8      	adds	r3, #168	; 0xa8
 800e29c:	3228      	adds	r2, #40	; 0x28
 800e29e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e2a2:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 800e2a6:	4b44      	ldr	r3, [pc, #272]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e2a8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e2ac:	4b42      	ldr	r3, [pc, #264]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e2ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e2b2:	33b0      	adds	r3, #176	; 0xb0
 800e2b4:	3230      	adds	r2, #48	; 0x30
 800e2b6:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e2ba:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.UplinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime;
 800e2be:	4b3e      	ldr	r3, [pc, #248]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e2c0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e2c4:	4b3c      	ldr	r3, [pc, #240]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e2c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e2ca:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 800e2ce:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime;
 800e2d2:	4b39      	ldr	r3, [pc, #228]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e2d4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e2d8:	4b37      	ldr	r3, [pc, #220]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e2da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e2de:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 800e2e2:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
    MacCtx.NvmCtx->MacParams.MaxEirp = MacCtx.NvmCtx->MacParamsDefaults.MaxEirp;
 800e2e6:	4b34      	ldr	r3, [pc, #208]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e2e8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e2ec:	4b32      	ldr	r3, [pc, #200]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e2ee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e2f2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800e2f4:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    MacCtx.NvmCtx->MacParams.AntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 800e2f8:	4b2f      	ldr	r3, [pc, #188]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e2fa:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e2fe:	4b2e      	ldr	r3, [pc, #184]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e300:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e304:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800e306:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

    MacCtx.NodeAckRequested = false;
 800e30a:	4b2b      	ldr	r3, [pc, #172]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e30c:	2200      	movs	r2, #0
 800e30e:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.NvmCtx->SrvAckRequested = false;
 800e312:	4b29      	ldr	r3, [pc, #164]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e314:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e318:	2200      	movs	r2, #0
 800e31a:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 800e31e:	2301      	movs	r3, #1
 800e320:	713b      	strb	r3, [r7, #4]
    params.NvmCtx = NULL;
 800e322:	2300      	movs	r3, #0
 800e324:	603b      	str	r3, [r7, #0]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800e326:	4b24      	ldr	r3, [pc, #144]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e328:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e32c:	781b      	ldrb	r3, [r3, #0]
 800e32e:	463a      	mov	r2, r7
 800e330:	4611      	mov	r1, r2
 800e332:	4618      	mov	r0, r3
 800e334:	f004 fa74 	bl	8012820 <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 800e338:	4b1f      	ldr	r3, [pc, #124]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e33a:	2200      	movs	r2, #0
 800e33c:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800e340:	4b1d      	ldr	r3, [pc, #116]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e342:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800e346:	4b1c      	ldr	r3, [pc, #112]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e348:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 800e34c:	4b1a      	ldr	r3, [pc, #104]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e34e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e352:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800e356:	4a18      	ldr	r2, [pc, #96]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e358:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800e35c:	4b16      	ldr	r3, [pc, #88]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e35e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e362:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800e366:	4b14      	ldr	r3, [pc, #80]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e368:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800e36c:	4b12      	ldr	r3, [pc, #72]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e36e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e372:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800e376:	4b10      	ldr	r3, [pc, #64]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e378:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800e37c:	4b0e      	ldr	r3, [pc, #56]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e37e:	2200      	movs	r2, #0
 800e380:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800e384:	4b0c      	ldr	r3, [pc, #48]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e386:	2201      	movs	r2, #1
 800e388:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800e38c:	4a0a      	ldr	r2, [pc, #40]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e38e:	4b0a      	ldr	r3, [pc, #40]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e390:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 800e394:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 800e398:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e39a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e39c:	682b      	ldr	r3, [r5, #0]
 800e39e:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800e3a0:	4b05      	ldr	r3, [pc, #20]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e3a2:	2201      	movs	r2, #1
 800e3a4:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800e3a8:	4b03      	ldr	r3, [pc, #12]	; (800e3b8 <ResetMacParameters+0x1bc>)
 800e3aa:	2202      	movs	r2, #2
 800e3ac:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

}
 800e3b0:	bf00      	nop
 800e3b2:	3708      	adds	r7, #8
 800e3b4:	46bd      	mov	sp, r7
 800e3b6:	bdb0      	pop	{r4, r5, r7, pc}
 800e3b8:	200004f4 	.word	0x200004f4

0800e3bc <RxWindowSetup>:
 *
 * \param [IN] rxTimer  Window timer to be topped.
 * \param [IN] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 800e3bc:	b580      	push	{r7, lr}
 800e3be:	b082      	sub	sp, #8
 800e3c0:	af00      	add	r7, sp, #0
 800e3c2:	6078      	str	r0, [r7, #4]
 800e3c4:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 800e3c6:	6878      	ldr	r0, [r7, #4]
 800e3c8:	f00b fc5c 	bl	8019c84 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 800e3cc:	4b10      	ldr	r3, [pc, #64]	; (800e410 <RxWindowSetup+0x54>)
 800e3ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e3d0:	4798      	blx	r3

    if( RegionRxConfig( MacCtx.NvmCtx->Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800e3d2:	4b10      	ldr	r3, [pc, #64]	; (800e414 <RxWindowSetup+0x58>)
 800e3d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e3d8:	781b      	ldrb	r3, [r3, #0]
 800e3da:	4a0f      	ldr	r2, [pc, #60]	; (800e418 <RxWindowSetup+0x5c>)
 800e3dc:	6839      	ldr	r1, [r7, #0]
 800e3de:	4618      	mov	r0, r3
 800e3e0:	f004 fac9 	bl	8012976 <RegionRxConfig>
 800e3e4:	4603      	mov	r3, r0
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d00d      	beq.n	800e406 <RxWindowSetup+0x4a>
    {
        Radio.Rx( MacCtx.NvmCtx->MacParams.MaxRxWindow );
 800e3ea:	4b09      	ldr	r3, [pc, #36]	; (800e410 <RxWindowSetup+0x54>)
 800e3ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3ee:	4a09      	ldr	r2, [pc, #36]	; (800e414 <RxWindowSetup+0x58>)
 800e3f0:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 800e3f4:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800e3f8:	4610      	mov	r0, r2
 800e3fa:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 800e3fc:	683b      	ldr	r3, [r7, #0]
 800e3fe:	7cda      	ldrb	r2, [r3, #19]
 800e400:	4b04      	ldr	r3, [pc, #16]	; (800e414 <RxWindowSetup+0x58>)
 800e402:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 800e406:	bf00      	nop
 800e408:	3708      	adds	r7, #8
 800e40a:	46bd      	mov	sp, r7
 800e40c:	bd80      	pop	{r7, pc}
 800e40e:	bf00      	nop
 800e410:	0801b4e4 	.word	0x0801b4e4
 800e414:	200004f4 	.word	0x200004f4
 800e418:	20000914 	.word	0x20000914

0800e41c <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 800e41c:	b590      	push	{r4, r7, lr}
 800e41e:	b083      	sub	sp, #12
 800e420:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e422:	4b1d      	ldr	r3, [pc, #116]	; (800e498 <OpenContinuousRxCWindow+0x7c>)
 800e424:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e428:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.RxCChannel.Datarate,
 800e42a:	4b1b      	ldr	r3, [pc, #108]	; (800e498 <OpenContinuousRxCWindow+0x7c>)
 800e42c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e430:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e434:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 800e436:	4b18      	ldr	r3, [pc, #96]	; (800e498 <OpenContinuousRxCWindow+0x7c>)
 800e438:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e43c:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 800e440:	4b15      	ldr	r3, [pc, #84]	; (800e498 <OpenContinuousRxCWindow+0x7c>)
 800e442:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e446:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e44a:	4c14      	ldr	r4, [pc, #80]	; (800e49c <OpenContinuousRxCWindow+0x80>)
 800e44c:	9400      	str	r4, [sp, #0]
 800e44e:	f004 fa6e 	bl	801292e <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800e452:	4b11      	ldr	r3, [pc, #68]	; (800e498 <OpenContinuousRxCWindow+0x7c>)
 800e454:	2202      	movs	r2, #2
 800e456:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800e45a:	4b0f      	ldr	r3, [pc, #60]	; (800e498 <OpenContinuousRxCWindow+0x7c>)
 800e45c:	2201      	movs	r2, #1
 800e45e:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( MacCtx.NvmCtx->Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800e462:	4b0d      	ldr	r3, [pc, #52]	; (800e498 <OpenContinuousRxCWindow+0x7c>)
 800e464:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e468:	781b      	ldrb	r3, [r3, #0]
 800e46a:	4a0d      	ldr	r2, [pc, #52]	; (800e4a0 <OpenContinuousRxCWindow+0x84>)
 800e46c:	490b      	ldr	r1, [pc, #44]	; (800e49c <OpenContinuousRxCWindow+0x80>)
 800e46e:	4618      	mov	r0, r3
 800e470:	f004 fa81 	bl	8012976 <RegionRxConfig>
 800e474:	4603      	mov	r3, r0
 800e476:	2b00      	cmp	r3, #0
 800e478:	d009      	beq.n	800e48e <OpenContinuousRxCWindow+0x72>
    {
        Radio.Rx( 0 ); // Continuous mode
 800e47a:	4b0a      	ldr	r3, [pc, #40]	; (800e4a4 <OpenContinuousRxCWindow+0x88>)
 800e47c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e47e:	2000      	movs	r0, #0
 800e480:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 800e482:	4b05      	ldr	r3, [pc, #20]	; (800e498 <OpenContinuousRxCWindow+0x7c>)
 800e484:	f893 23f3 	ldrb.w	r2, [r3, #1011]	; 0x3f3
 800e488:	4b03      	ldr	r3, [pc, #12]	; (800e498 <OpenContinuousRxCWindow+0x7c>)
 800e48a:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 800e48e:	bf00      	nop
 800e490:	3704      	adds	r7, #4
 800e492:	46bd      	mov	sp, r7
 800e494:	bd90      	pop	{r4, r7, pc}
 800e496:	bf00      	nop
 800e498:	200004f4 	.word	0x200004f4
 800e49c:	200008d4 	.word	0x200008d4
 800e4a0:	20000914 	.word	0x20000914
 800e4a4:	0801b4e4 	.word	0x0801b4e4

0800e4a8 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 800e4a8:	b580      	push	{r7, lr}
 800e4aa:	b088      	sub	sp, #32
 800e4ac:	af00      	add	r7, sp, #0
 800e4ae:	60f8      	str	r0, [r7, #12]
 800e4b0:	60b9      	str	r1, [r7, #8]
 800e4b2:	603b      	str	r3, [r7, #0]
 800e4b4:	4613      	mov	r3, r2
 800e4b6:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 800e4b8:	4b8a      	ldr	r3, [pc, #552]	; (800e6e4 <PrepareFrame+0x23c>)
 800e4ba:	2200      	movs	r2, #0
 800e4bc:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 800e4be:	4b89      	ldr	r3, [pc, #548]	; (800e6e4 <PrepareFrame+0x23c>)
 800e4c0:	2200      	movs	r2, #0
 800e4c2:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    uint32_t fCntUp = 0;
 800e4c6:	2300      	movs	r3, #0
 800e4c8:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 800e4ca:	2300      	movs	r3, #0
 800e4cc:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 800e4ce:	2300      	movs	r3, #0
 800e4d0:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 800e4d2:	683b      	ldr	r3, [r7, #0]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d101      	bne.n	800e4dc <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 800e4d8:	2300      	movs	r3, #0
 800e4da:	853b      	strh	r3, [r7, #40]	; 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 800e4dc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e4de:	461a      	mov	r2, r3
 800e4e0:	6839      	ldr	r1, [r7, #0]
 800e4e2:	4881      	ldr	r0, [pc, #516]	; (800e6e8 <PrepareFrame+0x240>)
 800e4e4:	f007 fe99 	bl	801621a <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 800e4e8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e4ea:	b2da      	uxtb	r2, r3
 800e4ec:	4b7d      	ldr	r3, [pc, #500]	; (800e6e4 <PrepareFrame+0x23c>)
 800e4ee:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	781a      	ldrb	r2, [r3, #0]
 800e4f6:	4b7b      	ldr	r3, [pc, #492]	; (800e6e4 <PrepareFrame+0x23c>)
 800e4f8:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	781b      	ldrb	r3, [r3, #0]
 800e4fe:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800e502:	b2db      	uxtb	r3, r3
 800e504:	2b07      	cmp	r3, #7
 800e506:	f000 80c8 	beq.w	800e69a <PrepareFrame+0x1f2>
 800e50a:	2b07      	cmp	r3, #7
 800e50c:	f300 80df 	bgt.w	800e6ce <PrepareFrame+0x226>
 800e510:	2b02      	cmp	r3, #2
 800e512:	d006      	beq.n	800e522 <PrepareFrame+0x7a>
 800e514:	2b04      	cmp	r3, #4
 800e516:	f040 80da 	bne.w	800e6ce <PrepareFrame+0x226>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 800e51a:	4b72      	ldr	r3, [pc, #456]	; (800e6e4 <PrepareFrame+0x23c>)
 800e51c:	2201      	movs	r2, #1
 800e51e:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 800e522:	4b70      	ldr	r3, [pc, #448]	; (800e6e4 <PrepareFrame+0x23c>)
 800e524:	2204      	movs	r2, #4
 800e526:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 800e52a:	4b6e      	ldr	r3, [pc, #440]	; (800e6e4 <PrepareFrame+0x23c>)
 800e52c:	4a6f      	ldr	r2, [pc, #444]	; (800e6ec <PrepareFrame+0x244>)
 800e52e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800e532:	4b6c      	ldr	r3, [pc, #432]	; (800e6e4 <PrepareFrame+0x23c>)
 800e534:	22ff      	movs	r2, #255	; 0xff
 800e536:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	781a      	ldrb	r2, [r3, #0]
 800e53e:	4b69      	ldr	r3, [pc, #420]	; (800e6e4 <PrepareFrame+0x23c>)
 800e540:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 800e544:	4a67      	ldr	r2, [pc, #412]	; (800e6e4 <PrepareFrame+0x23c>)
 800e546:	79fb      	ldrb	r3, [r7, #7]
 800e548:	f882 3128 	strb.w	r3, [r2, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = MacCtx.NvmCtx->DevAddr;
 800e54c:	4b65      	ldr	r3, [pc, #404]	; (800e6e4 <PrepareFrame+0x23c>)
 800e54e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e552:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e554:	4a63      	ldr	r2, [pc, #396]	; (800e6e4 <PrepareFrame+0x23c>)
 800e556:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800e55a:	68bb      	ldr	r3, [r7, #8]
 800e55c:	781a      	ldrb	r2, [r3, #0]
 800e55e:	4b61      	ldr	r3, [pc, #388]	; (800e6e4 <PrepareFrame+0x23c>)
 800e560:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 800e564:	4b5f      	ldr	r3, [pc, #380]	; (800e6e4 <PrepareFrame+0x23c>)
 800e566:	f893 2237 	ldrb.w	r2, [r3, #567]	; 0x237
 800e56a:	4b5e      	ldr	r3, [pc, #376]	; (800e6e4 <PrepareFrame+0x23c>)
 800e56c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 800e570:	4b5c      	ldr	r3, [pc, #368]	; (800e6e4 <PrepareFrame+0x23c>)
 800e572:	4a5d      	ldr	r2, [pc, #372]	; (800e6e8 <PrepareFrame+0x240>)
 800e574:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800e578:	f107 0318 	add.w	r3, r7, #24
 800e57c:	4618      	mov	r0, r3
 800e57e:	f003 faa1 	bl	8011ac4 <LoRaMacCryptoGetFCntUp>
 800e582:	4603      	mov	r3, r0
 800e584:	2b00      	cmp	r3, #0
 800e586:	d001      	beq.n	800e58c <PrepareFrame+0xe4>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800e588:	2312      	movs	r3, #18
 800e58a:	e0a6      	b.n	800e6da <PrepareFrame+0x232>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 800e58c:	69bb      	ldr	r3, [r7, #24]
 800e58e:	b29a      	uxth	r2, r3
 800e590:	4b54      	ldr	r3, [pc, #336]	; (800e6e4 <PrepareFrame+0x23c>)
 800e592:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116

            // Reset confirm parameters
            MacCtx.McpsConfirm.NbRetries = 0;
 800e596:	4b53      	ldr	r3, [pc, #332]	; (800e6e4 <PrepareFrame+0x23c>)
 800e598:	2200      	movs	r2, #0
 800e59a:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.AckReceived = false;
 800e59e:	4b51      	ldr	r3, [pc, #324]	; (800e6e4 <PrepareFrame+0x23c>)
 800e5a0:	2200      	movs	r2, #0
 800e5a2:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 800e5a6:	69bb      	ldr	r3, [r7, #24]
 800e5a8:	4a4e      	ldr	r2, [pc, #312]	; (800e6e4 <PrepareFrame+0x23c>)
 800e5aa:	f8c2 3448 	str.w	r3, [r2, #1096]	; 0x448

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800e5ae:	f107 0314 	add.w	r3, r7, #20
 800e5b2:	4618      	mov	r0, r3
 800e5b4:	f002 fc02 	bl	8010dbc <LoRaMacCommandsGetSizeSerializedCmds>
 800e5b8:	4603      	mov	r3, r0
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d001      	beq.n	800e5c2 <PrepareFrame+0x11a>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e5be:	2313      	movs	r3, #19
 800e5c0:	e08b      	b.n	800e6da <PrepareFrame+0x232>
            }

            if( macCmdsSize > 0 )
 800e5c2:	697b      	ldr	r3, [r7, #20]
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	f000 8084 	beq.w	800e6d2 <PrepareFrame+0x22a>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( MacCtx.NvmCtx->MacParams.ChannelsDatarate );
 800e5ca:	4b46      	ldr	r3, [pc, #280]	; (800e6e4 <PrepareFrame+0x23c>)
 800e5cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e5d0:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e5d4:	4618      	mov	r0, r3
 800e5d6:	f7fe fd0f 	bl	800cff8 <GetMaxAppPayloadWithoutFOptsLength>
 800e5da:	4603      	mov	r3, r0
 800e5dc:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 800e5de:	4b41      	ldr	r3, [pc, #260]	; (800e6e4 <PrepareFrame+0x23c>)
 800e5e0:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d01d      	beq.n	800e624 <PrepareFrame+0x17c>
 800e5e8:	697b      	ldr	r3, [r7, #20]
 800e5ea:	2b0f      	cmp	r3, #15
 800e5ec:	d81a      	bhi.n	800e624 <PrepareFrame+0x17c>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 800e5ee:	f107 0314 	add.w	r3, r7, #20
 800e5f2:	4a3f      	ldr	r2, [pc, #252]	; (800e6f0 <PrepareFrame+0x248>)
 800e5f4:	4619      	mov	r1, r3
 800e5f6:	200f      	movs	r0, #15
 800e5f8:	f002 fbf6 	bl	8010de8 <LoRaMacCommandsSerializeCmds>
 800e5fc:	4603      	mov	r3, r0
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d001      	beq.n	800e606 <PrepareFrame+0x15e>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e602:	2313      	movs	r3, #19
 800e604:	e069      	b.n	800e6da <PrepareFrame+0x232>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 800e606:	697b      	ldr	r3, [r7, #20]
 800e608:	f003 030f 	and.w	r3, r3, #15
 800e60c:	b2d9      	uxtb	r1, r3
 800e60e:	68ba      	ldr	r2, [r7, #8]
 800e610:	7813      	ldrb	r3, [r2, #0]
 800e612:	f361 0303 	bfi	r3, r1, #0, #4
 800e616:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800e618:	68bb      	ldr	r3, [r7, #8]
 800e61a:	781a      	ldrb	r2, [r3, #0]
 800e61c:	4b31      	ldr	r3, [pc, #196]	; (800e6e4 <PrepareFrame+0x23c>)
 800e61e:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 800e622:	e056      	b.n	800e6d2 <PrepareFrame+0x22a>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 800e624:	4b2f      	ldr	r3, [pc, #188]	; (800e6e4 <PrepareFrame+0x23c>)
 800e626:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d014      	beq.n	800e658 <PrepareFrame+0x1b0>
 800e62e:	697b      	ldr	r3, [r7, #20]
 800e630:	2b0f      	cmp	r3, #15
 800e632:	d911      	bls.n	800e658 <PrepareFrame+0x1b0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800e634:	7ff8      	ldrb	r0, [r7, #31]
 800e636:	4b2b      	ldr	r3, [pc, #172]	; (800e6e4 <PrepareFrame+0x23c>)
 800e638:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e63c:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 800e640:	f107 0314 	add.w	r3, r7, #20
 800e644:	4619      	mov	r1, r3
 800e646:	f002 fbcf 	bl	8010de8 <LoRaMacCommandsSerializeCmds>
 800e64a:	4603      	mov	r3, r0
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d001      	beq.n	800e654 <PrepareFrame+0x1ac>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e650:	2313      	movs	r3, #19
 800e652:	e042      	b.n	800e6da <PrepareFrame+0x232>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 800e654:	230a      	movs	r3, #10
 800e656:	e040      	b.n	800e6da <PrepareFrame+0x232>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800e658:	7ff8      	ldrb	r0, [r7, #31]
 800e65a:	4b22      	ldr	r3, [pc, #136]	; (800e6e4 <PrepareFrame+0x23c>)
 800e65c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e660:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 800e664:	f107 0314 	add.w	r3, r7, #20
 800e668:	4619      	mov	r1, r3
 800e66a:	f002 fbbd 	bl	8010de8 <LoRaMacCommandsSerializeCmds>
 800e66e:	4603      	mov	r3, r0
 800e670:	2b00      	cmp	r3, #0
 800e672:	d001      	beq.n	800e678 <PrepareFrame+0x1d0>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e674:	2313      	movs	r3, #19
 800e676:	e030      	b.n	800e6da <PrepareFrame+0x232>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 800e678:	4b1a      	ldr	r3, [pc, #104]	; (800e6e4 <PrepareFrame+0x23c>)
 800e67a:	2200      	movs	r2, #0
 800e67c:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
 800e680:	4b18      	ldr	r3, [pc, #96]	; (800e6e4 <PrepareFrame+0x23c>)
 800e682:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e686:	33cb      	adds	r3, #203	; 0xcb
 800e688:	4a16      	ldr	r2, [pc, #88]	; (800e6e4 <PrepareFrame+0x23c>)
 800e68a:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 800e68e:	697b      	ldr	r3, [r7, #20]
 800e690:	b2da      	uxtb	r2, r3
 800e692:	4b14      	ldr	r3, [pc, #80]	; (800e6e4 <PrepareFrame+0x23c>)
 800e694:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            break;
 800e698:	e01b      	b.n	800e6d2 <PrepareFrame+0x22a>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 800e69a:	683b      	ldr	r3, [r7, #0]
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d01a      	beq.n	800e6d6 <PrepareFrame+0x22e>
 800e6a0:	4b10      	ldr	r3, [pc, #64]	; (800e6e4 <PrepareFrame+0x23c>)
 800e6a2:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d015      	beq.n	800e6d6 <PrepareFrame+0x22e>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 800e6aa:	4812      	ldr	r0, [pc, #72]	; (800e6f4 <PrepareFrame+0x24c>)
 800e6ac:	4b0d      	ldr	r3, [pc, #52]	; (800e6e4 <PrepareFrame+0x23c>)
 800e6ae:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e6b2:	b29b      	uxth	r3, r3
 800e6b4:	461a      	mov	r2, r3
 800e6b6:	6839      	ldr	r1, [r7, #0]
 800e6b8:	f007 fdaf 	bl	801621a <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 800e6bc:	4b09      	ldr	r3, [pc, #36]	; (800e6e4 <PrepareFrame+0x23c>)
 800e6be:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e6c2:	b29b      	uxth	r3, r3
 800e6c4:	3301      	adds	r3, #1
 800e6c6:	b29a      	uxth	r2, r3
 800e6c8:	4b06      	ldr	r3, [pc, #24]	; (800e6e4 <PrepareFrame+0x23c>)
 800e6ca:	801a      	strh	r2, [r3, #0]
            }
            break;
 800e6cc:	e003      	b.n	800e6d6 <PrepareFrame+0x22e>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 800e6ce:	2302      	movs	r3, #2
 800e6d0:	e003      	b.n	800e6da <PrepareFrame+0x232>
            break;
 800e6d2:	bf00      	nop
 800e6d4:	e000      	b.n	800e6d8 <PrepareFrame+0x230>
            break;
 800e6d6:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 800e6d8:	2300      	movs	r3, #0
}
 800e6da:	4618      	mov	r0, r3
 800e6dc:	3720      	adds	r7, #32
 800e6de:	46bd      	mov	sp, r7
 800e6e0:	bd80      	pop	{r7, pc}
 800e6e2:	bf00      	nop
 800e6e4:	200004f4 	.word	0x200004f4
 800e6e8:	2000062c 	.word	0x2000062c
 800e6ec:	200004f6 	.word	0x200004f6
 800e6f0:	2000060c 	.word	0x2000060c
 800e6f4:	200004f7 	.word	0x200004f7

0800e6f8 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 800e6f8:	b580      	push	{r7, lr}
 800e6fa:	b08a      	sub	sp, #40	; 0x28
 800e6fc:	af00      	add	r7, sp, #0
 800e6fe:	4603      	mov	r3, r0
 800e700:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e702:	2303      	movs	r3, #3
 800e704:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 800e708:	2300      	movs	r3, #0
 800e70a:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 800e70c:	79fb      	ldrb	r3, [r7, #7]
 800e70e:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800e710:	4b4f      	ldr	r3, [pc, #316]	; (800e850 <SendFrameOnChannel+0x158>)
 800e712:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e716:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e71a:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800e71c:	4b4c      	ldr	r3, [pc, #304]	; (800e850 <SendFrameOnChannel+0x158>)
 800e71e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e722:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800e726:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 800e728:	4b49      	ldr	r3, [pc, #292]	; (800e850 <SendFrameOnChannel+0x158>)
 800e72a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e72e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800e732:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 800e734:	4b46      	ldr	r3, [pc, #280]	; (800e850 <SendFrameOnChannel+0x158>)
 800e736:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e73a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800e73e:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 800e740:	4b43      	ldr	r3, [pc, #268]	; (800e850 <SendFrameOnChannel+0x158>)
 800e742:	881b      	ldrh	r3, [r3, #0]
 800e744:	83bb      	strh	r3, [r7, #28]

    RegionTxConfig( MacCtx.NvmCtx->Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 800e746:	4b42      	ldr	r3, [pc, #264]	; (800e850 <SendFrameOnChannel+0x158>)
 800e748:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e74c:	7818      	ldrb	r0, [r3, #0]
 800e74e:	f107 020f 	add.w	r2, r7, #15
 800e752:	f107 0110 	add.w	r1, r7, #16
 800e756:	4b3f      	ldr	r3, [pc, #252]	; (800e854 <SendFrameOnChannel+0x15c>)
 800e758:	f004 f92b 	bl	80129b2 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e75c:	4b3c      	ldr	r3, [pc, #240]	; (800e850 <SendFrameOnChannel+0x158>)
 800e75e:	2201      	movs	r2, #1
 800e760:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800e764:	4b3a      	ldr	r3, [pc, #232]	; (800e850 <SendFrameOnChannel+0x158>)
 800e766:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e76a:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e76e:	b2da      	uxtb	r2, r3
 800e770:	4b37      	ldr	r3, [pc, #220]	; (800e850 <SendFrameOnChannel+0x158>)
 800e772:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
    MacCtx.McpsConfirm.TxPower = txPower;
 800e776:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800e77a:	4b35      	ldr	r3, [pc, #212]	; (800e850 <SendFrameOnChannel+0x158>)
 800e77c:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
    MacCtx.McpsConfirm.Channel = channel;
 800e780:	79fb      	ldrb	r3, [r7, #7]
 800e782:	4a33      	ldr	r2, [pc, #204]	; (800e850 <SendFrameOnChannel+0x158>)
 800e784:	f8c2 344c 	str.w	r3, [r2, #1100]	; 0x44c

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800e788:	4b31      	ldr	r3, [pc, #196]	; (800e850 <SendFrameOnChannel+0x158>)
 800e78a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800e78e:	4a30      	ldr	r2, [pc, #192]	; (800e850 <SendFrameOnChannel+0x158>)
 800e790:	f8c2 3444 	str.w	r3, [r2, #1092]	; 0x444
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800e794:	4b2e      	ldr	r3, [pc, #184]	; (800e850 <SendFrameOnChannel+0x158>)
 800e796:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800e79a:	4a2d      	ldr	r2, [pc, #180]	; (800e850 <SendFrameOnChannel+0x158>)
 800e79c:	f8c2 3454 	str.w	r3, [r2, #1108]	; 0x454

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 800e7a0:	f002 f873 	bl	801088a <LoRaMacClassBIsBeaconModeActive>
 800e7a4:	4603      	mov	r3, r0
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d00b      	beq.n	800e7c2 <SendFrameOnChannel+0xca>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 800e7aa:	4b29      	ldr	r3, [pc, #164]	; (800e850 <SendFrameOnChannel+0x158>)
 800e7ac:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800e7b0:	4618      	mov	r0, r3
 800e7b2:	f002 f8d5 	bl	8010960 <LoRaMacClassBIsUplinkCollision>
 800e7b6:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 800e7b8:	6a3b      	ldr	r3, [r7, #32]
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d001      	beq.n	800e7c2 <SendFrameOnChannel+0xca>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 800e7be:	2310      	movs	r3, #16
 800e7c0:	e042      	b.n	800e848 <SendFrameOnChannel+0x150>
        }
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800e7c2:	4b23      	ldr	r3, [pc, #140]	; (800e850 <SendFrameOnChannel+0x158>)
 800e7c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7c8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800e7cc:	2b01      	cmp	r3, #1
 800e7ce:	d101      	bne.n	800e7d4 <SendFrameOnChannel+0xdc>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 800e7d0:	f002 f8d0 	bl	8010974 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 800e7d4:	f002 f86a 	bl	80108ac <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 800e7d8:	4b1d      	ldr	r3, [pc, #116]	; (800e850 <SendFrameOnChannel+0x158>)
 800e7da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7de:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e7e2:	b2db      	uxtb	r3, r3
 800e7e4:	4a1a      	ldr	r2, [pc, #104]	; (800e850 <SendFrameOnChannel+0x158>)
 800e7e6:	f892 2415 	ldrb.w	r2, [r2, #1045]	; 0x415
 800e7ea:	4611      	mov	r1, r2
 800e7ec:	4618      	mov	r0, r3
 800e7ee:	f7ff fc69 	bl	800e0c4 <SecureFrame>
 800e7f2:	4603      	mov	r3, r0
 800e7f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if( status != LORAMAC_STATUS_OK )
 800e7f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d002      	beq.n	800e806 <SendFrameOnChannel+0x10e>
    {
        return status;
 800e800:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e804:	e020      	b.n	800e848 <SendFrameOnChannel+0x150>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800e806:	4b12      	ldr	r3, [pc, #72]	; (800e850 <SendFrameOnChannel+0x158>)
 800e808:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e80c:	f043 0302 	orr.w	r3, r3, #2
 800e810:	4a0f      	ldr	r2, [pc, #60]	; (800e850 <SendFrameOnChannel+0x158>)
 800e812:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
 800e816:	4b0e      	ldr	r3, [pc, #56]	; (800e850 <SendFrameOnChannel+0x158>)
 800e818:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800e81c:	f083 0301 	eor.w	r3, r3, #1
 800e820:	b2db      	uxtb	r3, r3
 800e822:	2b00      	cmp	r3, #0
 800e824:	d007      	beq.n	800e836 <SendFrameOnChannel+0x13e>
    {
        MacCtx.ChannelsNbTransCounter++;
 800e826:	4b0a      	ldr	r3, [pc, #40]	; (800e850 <SendFrameOnChannel+0x158>)
 800e828:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800e82c:	3301      	adds	r3, #1
 800e82e:	b2da      	uxtb	r2, r3
 800e830:	4b07      	ldr	r3, [pc, #28]	; (800e850 <SendFrameOnChannel+0x158>)
 800e832:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    }

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 800e836:	4b08      	ldr	r3, [pc, #32]	; (800e858 <SendFrameOnChannel+0x160>)
 800e838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e83a:	4a05      	ldr	r2, [pc, #20]	; (800e850 <SendFrameOnChannel+0x158>)
 800e83c:	8812      	ldrh	r2, [r2, #0]
 800e83e:	b2d2      	uxtb	r2, r2
 800e840:	4611      	mov	r1, r2
 800e842:	4806      	ldr	r0, [pc, #24]	; (800e85c <SendFrameOnChannel+0x164>)
 800e844:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 800e846:	2300      	movs	r3, #0
}
 800e848:	4618      	mov	r0, r3
 800e84a:	3728      	adds	r7, #40	; 0x28
 800e84c:	46bd      	mov	sp, r7
 800e84e:	bd80      	pop	{r7, pc}
 800e850:	200004f4 	.word	0x200004f4
 800e854:	2000090c 	.word	0x2000090c
 800e858:	0801b4e4 	.word	0x0801b4e4
 800e85c:	200004f6 	.word	0x200004f6

0800e860 <SetTxContinuousWave>:

static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout )
{
 800e860:	b580      	push	{r7, lr}
 800e862:	b086      	sub	sp, #24
 800e864:	af00      	add	r7, sp, #0
 800e866:	4603      	mov	r3, r0
 800e868:	80fb      	strh	r3, [r7, #6]
    ContinuousWaveParams_t continuousWave;

    continuousWave.Channel = MacCtx.Channel;
 800e86a:	4b1a      	ldr	r3, [pc, #104]	; (800e8d4 <SetTxContinuousWave+0x74>)
 800e86c:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800e870:	723b      	strb	r3, [r7, #8]
    continuousWave.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800e872:	4b18      	ldr	r3, [pc, #96]	; (800e8d4 <SetTxContinuousWave+0x74>)
 800e874:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e878:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e87c:	727b      	strb	r3, [r7, #9]
    continuousWave.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800e87e:	4b15      	ldr	r3, [pc, #84]	; (800e8d4 <SetTxContinuousWave+0x74>)
 800e880:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e884:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800e888:	72bb      	strb	r3, [r7, #10]
    continuousWave.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 800e88a:	4b12      	ldr	r3, [pc, #72]	; (800e8d4 <SetTxContinuousWave+0x74>)
 800e88c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e890:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800e894:	60fb      	str	r3, [r7, #12]
    continuousWave.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 800e896:	4b0f      	ldr	r3, [pc, #60]	; (800e8d4 <SetTxContinuousWave+0x74>)
 800e898:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e89c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800e8a0:	613b      	str	r3, [r7, #16]
    continuousWave.Timeout = timeout;
 800e8a2:	88fb      	ldrh	r3, [r7, #6]
 800e8a4:	82bb      	strh	r3, [r7, #20]

    RegionSetContinuousWave( MacCtx.NvmCtx->Region, &continuousWave );
 800e8a6:	4b0b      	ldr	r3, [pc, #44]	; (800e8d4 <SetTxContinuousWave+0x74>)
 800e8a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e8ac:	781b      	ldrb	r3, [r3, #0]
 800e8ae:	f107 0208 	add.w	r2, r7, #8
 800e8b2:	4611      	mov	r1, r2
 800e8b4:	4618      	mov	r0, r3
 800e8b6:	f004 f979 	bl	8012bac <RegionSetContinuousWave>

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800e8ba:	4b06      	ldr	r3, [pc, #24]	; (800e8d4 <SetTxContinuousWave+0x74>)
 800e8bc:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e8c0:	f043 0302 	orr.w	r3, r3, #2
 800e8c4:	4a03      	ldr	r2, [pc, #12]	; (800e8d4 <SetTxContinuousWave+0x74>)
 800e8c6:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 800e8ca:	2300      	movs	r3, #0
}
 800e8cc:	4618      	mov	r0, r3
 800e8ce:	3718      	adds	r7, #24
 800e8d0:	46bd      	mov	sp, r7
 800e8d2:	bd80      	pop	{r7, pc}
 800e8d4:	200004f4 	.word	0x200004f4

0800e8d8 <SetTxContinuousWave1>:

static LoRaMacStatus_t SetTxContinuousWave1( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 800e8d8:	b580      	push	{r7, lr}
 800e8da:	b082      	sub	sp, #8
 800e8dc:	af00      	add	r7, sp, #0
 800e8de:	4603      	mov	r3, r0
 800e8e0:	6039      	str	r1, [r7, #0]
 800e8e2:	80fb      	strh	r3, [r7, #6]
 800e8e4:	4613      	mov	r3, r2
 800e8e6:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 800e8e8:	4b09      	ldr	r3, [pc, #36]	; (800e910 <SetTxContinuousWave1+0x38>)
 800e8ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e8ec:	f997 1005 	ldrsb.w	r1, [r7, #5]
 800e8f0:	88fa      	ldrh	r2, [r7, #6]
 800e8f2:	6838      	ldr	r0, [r7, #0]
 800e8f4:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800e8f6:	4b07      	ldr	r3, [pc, #28]	; (800e914 <SetTxContinuousWave1+0x3c>)
 800e8f8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e8fc:	f043 0302 	orr.w	r3, r3, #2
 800e900:	4a04      	ldr	r2, [pc, #16]	; (800e914 <SetTxContinuousWave1+0x3c>)
 800e902:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 800e906:	2300      	movs	r3, #0
}
 800e908:	4618      	mov	r0, r3
 800e90a:	3708      	adds	r7, #8
 800e90c:	46bd      	mov	sp, r7
 800e90e:	bd80      	pop	{r7, pc}
 800e910:	0801b4e4 	.word	0x0801b4e4
 800e914:	200004f4 	.word	0x200004f4

0800e918 <GetCtxs>:

static LoRaMacCtxs_t* GetCtxs( void )
{
 800e918:	b580      	push	{r7, lr}
 800e91a:	b082      	sub	sp, #8
 800e91c:	af00      	add	r7, sp, #0
    Contexts.MacNvmCtx = &NvmMacCtx;
 800e91e:	4b1d      	ldr	r3, [pc, #116]	; (800e994 <GetCtxs+0x7c>)
 800e920:	4a1d      	ldr	r2, [pc, #116]	; (800e998 <GetCtxs+0x80>)
 800e922:	601a      	str	r2, [r3, #0]
    Contexts.MacNvmCtxSize = sizeof( NvmMacCtx );
 800e924:	4b1b      	ldr	r3, [pc, #108]	; (800e994 <GetCtxs+0x7c>)
 800e926:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800e92a:	605a      	str	r2, [r3, #4]
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 800e92c:	481b      	ldr	r0, [pc, #108]	; (800e99c <GetCtxs+0x84>)
 800e92e:	f003 f8b9 	bl	8011aa4 <LoRaMacCryptoGetNvmCtx>
 800e932:	4603      	mov	r3, r0
 800e934:	4a17      	ldr	r2, [pc, #92]	; (800e994 <GetCtxs+0x7c>)
 800e936:	6113      	str	r3, [r2, #16]
    GetNvmCtxParams_t params ={ 0 };
 800e938:	2300      	movs	r3, #0
 800e93a:	607b      	str	r3, [r7, #4]
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 800e93c:	4b18      	ldr	r3, [pc, #96]	; (800e9a0 <GetCtxs+0x88>)
 800e93e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e942:	781b      	ldrb	r3, [r3, #0]
 800e944:	1d3a      	adds	r2, r7, #4
 800e946:	4611      	mov	r1, r2
 800e948:	4618      	mov	r0, r3
 800e94a:	f003 ff81 	bl	8012850 <RegionGetNvmCtx>
 800e94e:	4603      	mov	r3, r0
 800e950:	4a10      	ldr	r2, [pc, #64]	; (800e994 <GetCtxs+0x7c>)
 800e952:	6093      	str	r3, [r2, #8]
    Contexts.RegionNvmCtxSize = params.nvmCtxSize;
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	4a0f      	ldr	r2, [pc, #60]	; (800e994 <GetCtxs+0x7c>)
 800e958:	60d3      	str	r3, [r2, #12]
    Contexts.SecureElementNvmCtx = SecureElementGetNvmCtx( &Contexts.SecureElementNvmCtxSize );
 800e95a:	4812      	ldr	r0, [pc, #72]	; (800e9a4 <GetCtxs+0x8c>)
 800e95c:	f7fb fcc2 	bl	800a2e4 <SecureElementGetNvmCtx>
 800e960:	4603      	mov	r3, r0
 800e962:	4a0c      	ldr	r2, [pc, #48]	; (800e994 <GetCtxs+0x7c>)
 800e964:	6193      	str	r3, [r2, #24]
    Contexts.CommandsNvmCtx = LoRaMacCommandsGetNvmCtx( &Contexts.CommandsNvmCtxSize );
 800e966:	4810      	ldr	r0, [pc, #64]	; (800e9a8 <GetCtxs+0x90>)
 800e968:	f002 f952 	bl	8010c10 <LoRaMacCommandsGetNvmCtx>
 800e96c:	4603      	mov	r3, r0
 800e96e:	4a09      	ldr	r2, [pc, #36]	; (800e994 <GetCtxs+0x7c>)
 800e970:	6213      	str	r3, [r2, #32]
    Contexts.ClassBNvmCtx = LoRaMacClassBGetNvmCtx( &Contexts.ClassBNvmCtxSize );
 800e972:	480e      	ldr	r0, [pc, #56]	; (800e9ac <GetCtxs+0x94>)
 800e974:	f001 ff1b 	bl	80107ae <LoRaMacClassBGetNvmCtx>
 800e978:	4603      	mov	r3, r0
 800e97a:	4a06      	ldr	r2, [pc, #24]	; (800e994 <GetCtxs+0x7c>)
 800e97c:	6293      	str	r3, [r2, #40]	; 0x28
    Contexts.ConfirmQueueNvmCtx = LoRaMacConfirmQueueGetNvmCtx( &Contexts.ConfirmQueueNvmCtxSize );
 800e97e:	480c      	ldr	r0, [pc, #48]	; (800e9b0 <GetCtxs+0x98>)
 800e980:	f002 fbc4 	bl	801110c <LoRaMacConfirmQueueGetNvmCtx>
 800e984:	4603      	mov	r3, r0
 800e986:	4a03      	ldr	r2, [pc, #12]	; (800e994 <GetCtxs+0x7c>)
 800e988:	6313      	str	r3, [r2, #48]	; 0x30
    return &Contexts;
 800e98a:	4b02      	ldr	r3, [pc, #8]	; (800e994 <GetCtxs+0x7c>)
}
 800e98c:	4618      	mov	r0, r3
 800e98e:	3708      	adds	r7, #8
 800e990:	46bd      	mov	sp, r7
 800e992:	bd80      	pop	{r7, pc}
 800e994:	20000aec 	.word	0x20000aec
 800e998:	20000980 	.word	0x20000980
 800e99c:	20000b00 	.word	0x20000b00
 800e9a0:	200004f4 	.word	0x200004f4
 800e9a4:	20000b08 	.word	0x20000b08
 800e9a8:	20000b10 	.word	0x20000b10
 800e9ac:	20000b18 	.word	0x20000b18
 800e9b0:	20000b20 	.word	0x20000b20

0800e9b4 <RestoreCtxs>:

static LoRaMacStatus_t RestoreCtxs( LoRaMacCtxs_t* contexts )
{
 800e9b4:	b580      	push	{r7, lr}
 800e9b6:	b084      	sub	sp, #16
 800e9b8:	af00      	add	r7, sp, #0
 800e9ba:	6078      	str	r0, [r7, #4]
    if( contexts == NULL )
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d101      	bne.n	800e9c6 <RestoreCtxs+0x12>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800e9c2:	2303      	movs	r3, #3
 800e9c4:	e081      	b.n	800eaca <RestoreCtxs+0x116>
    }
    if( MacCtx.MacState != LORAMAC_STOPPED )
 800e9c6:	4b43      	ldr	r3, [pc, #268]	; (800ead4 <RestoreCtxs+0x120>)
 800e9c8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e9cc:	2b01      	cmp	r3, #1
 800e9ce:	d001      	beq.n	800e9d4 <RestoreCtxs+0x20>
    {
        return LORAMAC_STATUS_BUSY;
 800e9d0:	2301      	movs	r3, #1
 800e9d2:	e07a      	b.n	800eaca <RestoreCtxs+0x116>
    }

    if( contexts->MacNvmCtx != NULL )
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d008      	beq.n	800e9ee <RestoreCtxs+0x3a>
    {
        memcpy1( ( uint8_t* ) &NvmMacCtx, ( uint8_t* ) contexts->MacNvmCtx, contexts->MacNvmCtxSize );
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	6819      	ldr	r1, [r3, #0]
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	685b      	ldr	r3, [r3, #4]
 800e9e4:	b29b      	uxth	r3, r3
 800e9e6:	461a      	mov	r2, r3
 800e9e8:	483b      	ldr	r0, [pc, #236]	; (800ead8 <RestoreCtxs+0x124>)
 800e9ea:	f007 fc16 	bl	801621a <memcpy1>
    }

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESTORE_CTX;
 800e9ee:	2303      	movs	r3, #3
 800e9f0:	733b      	strb	r3, [r7, #12]
    params.NvmCtx = contexts->RegionNvmCtx;
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	689b      	ldr	r3, [r3, #8]
 800e9f6:	60bb      	str	r3, [r7, #8]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800e9f8:	4b36      	ldr	r3, [pc, #216]	; (800ead4 <RestoreCtxs+0x120>)
 800e9fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e9fe:	781b      	ldrb	r3, [r3, #0]
 800ea00:	f107 0208 	add.w	r2, r7, #8
 800ea04:	4611      	mov	r1, r2
 800ea06:	4618      	mov	r0, r3
 800ea08:	f003 ff0a 	bl	8012820 <RegionInitDefaults>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800ea0c:	4b31      	ldr	r3, [pc, #196]	; (800ead4 <RestoreCtxs+0x120>)
 800ea0e:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800ea12:	4b30      	ldr	r3, [pc, #192]	; (800ead4 <RestoreCtxs+0x120>)
 800ea14:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
    MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 800ea18:	4b2e      	ldr	r3, [pc, #184]	; (800ead4 <RestoreCtxs+0x120>)
 800ea1a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ea1e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800ea22:	4a2c      	ldr	r2, [pc, #176]	; (800ead4 <RestoreCtxs+0x120>)
 800ea24:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
    MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800ea28:	4b2a      	ldr	r3, [pc, #168]	; (800ead4 <RestoreCtxs+0x120>)
 800ea2a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ea2e:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800ea32:	4b28      	ldr	r3, [pc, #160]	; (800ead4 <RestoreCtxs+0x120>)
 800ea34:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
    MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800ea38:	4b26      	ldr	r3, [pc, #152]	; (800ead4 <RestoreCtxs+0x120>)
 800ea3a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ea3e:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800ea42:	4b24      	ldr	r3, [pc, #144]	; (800ead4 <RestoreCtxs+0x120>)
 800ea44:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800ea48:	4b22      	ldr	r3, [pc, #136]	; (800ead4 <RestoreCtxs+0x120>)
 800ea4a:	2201      	movs	r2, #1
 800ea4c:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800ea50:	4b20      	ldr	r3, [pc, #128]	; (800ead4 <RestoreCtxs+0x120>)
 800ea52:	2202      	movs	r2, #2
 800ea54:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

    if( SecureElementRestoreNvmCtx( contexts->SecureElementNvmCtx ) != SECURE_ELEMENT_SUCCESS )
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	699b      	ldr	r3, [r3, #24]
 800ea5c:	4618      	mov	r0, r3
 800ea5e:	f7fb fc2b 	bl	800a2b8 <SecureElementRestoreNvmCtx>
 800ea62:	4603      	mov	r3, r0
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d001      	beq.n	800ea6c <RestoreCtxs+0xb8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800ea68:	2311      	movs	r3, #17
 800ea6a:	e02e      	b.n	800eaca <RestoreCtxs+0x116>
    }

    if( LoRaMacCryptoRestoreNvmCtx( contexts->CryptoNvmCtx ) != LORAMAC_CRYPTO_SUCCESS )
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	691b      	ldr	r3, [r3, #16]
 800ea70:	4618      	mov	r0, r3
 800ea72:	f003 f801 	bl	8011a78 <LoRaMacCryptoRestoreNvmCtx>
 800ea76:	4603      	mov	r3, r0
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d001      	beq.n	800ea80 <RestoreCtxs+0xcc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800ea7c:	2311      	movs	r3, #17
 800ea7e:	e024      	b.n	800eaca <RestoreCtxs+0x116>
    }

    if( LoRaMacCommandsRestoreNvmCtx( contexts->CommandsNvmCtx ) != LORAMAC_COMMANDS_SUCCESS )
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	6a1b      	ldr	r3, [r3, #32]
 800ea84:	4618      	mov	r0, r3
 800ea86:	f002 f8ad 	bl	8010be4 <LoRaMacCommandsRestoreNvmCtx>
 800ea8a:	4603      	mov	r3, r0
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d001      	beq.n	800ea94 <RestoreCtxs+0xe0>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800ea90:	2313      	movs	r3, #19
 800ea92:	e01a      	b.n	800eaca <RestoreCtxs+0x116>
    }

    if( LoRaMacClassBRestoreNvmCtx( contexts->ClassBNvmCtx ) != true )
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea98:	4618      	mov	r0, r3
 800ea9a:	f001 fe7e 	bl	801079a <LoRaMacClassBRestoreNvmCtx>
 800ea9e:	4603      	mov	r3, r0
 800eaa0:	f083 0301 	eor.w	r3, r3, #1
 800eaa4:	b2db      	uxtb	r3, r3
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d001      	beq.n	800eaae <RestoreCtxs+0xfa>
    {
        return LORAMAC_STATUS_CLASS_B_ERROR;
 800eaaa:	2314      	movs	r3, #20
 800eaac:	e00d      	b.n	800eaca <RestoreCtxs+0x116>
    }

    if( LoRaMacConfirmQueueRestoreNvmCtx( contexts->ConfirmQueueNvmCtx ) != true )
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eab2:	4618      	mov	r0, r3
 800eab4:	f002 fb14 	bl	80110e0 <LoRaMacConfirmQueueRestoreNvmCtx>
 800eab8:	4603      	mov	r3, r0
 800eaba:	f083 0301 	eor.w	r3, r3, #1
 800eabe:	b2db      	uxtb	r3, r3
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d001      	beq.n	800eac8 <RestoreCtxs+0x114>
    {
        return LORAMAC_STATUS_CONFIRM_QUEUE_ERROR;
 800eac4:	2315      	movs	r3, #21
 800eac6:	e000      	b.n	800eaca <RestoreCtxs+0x116>
    }

    return LORAMAC_STATUS_OK;
 800eac8:	2300      	movs	r3, #0
}
 800eaca:	4618      	mov	r0, r3
 800eacc:	3710      	adds	r7, #16
 800eace:	46bd      	mov	sp, r7
 800ead0:	bd80      	pop	{r7, pc}
 800ead2:	bf00      	nop
 800ead4:	200004f4 	.word	0x200004f4
 800ead8:	20000980 	.word	0x20000980

0800eadc <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 800eadc:	b480      	push	{r7}
 800eade:	b083      	sub	sp, #12
 800eae0:	af00      	add	r7, sp, #0
 800eae2:	6078      	str	r0, [r7, #4]
 800eae4:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	d002      	beq.n	800eaf2 <DetermineFrameType+0x16>
 800eaec:	683b      	ldr	r3, [r7, #0]
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d101      	bne.n	800eaf6 <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800eaf2:	2303      	movs	r3, #3
 800eaf4:	e03b      	b.n	800eb6e <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	7b1b      	ldrb	r3, [r3, #12]
 800eafa:	f003 030f 	and.w	r3, r3, #15
 800eafe:	b2db      	uxtb	r3, r3
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d008      	beq.n	800eb16 <DetermineFrameType+0x3a>
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	f893 3020 	ldrb.w	r3, [r3, #32]
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d003      	beq.n	800eb16 <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 800eb0e:	683b      	ldr	r3, [r7, #0]
 800eb10:	2200      	movs	r2, #0
 800eb12:	701a      	strb	r2, [r3, #0]
 800eb14:	e02a      	b.n	800eb6c <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	d103      	bne.n	800eb28 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 800eb20:	683b      	ldr	r3, [r7, #0]
 800eb22:	2201      	movs	r2, #1
 800eb24:	701a      	strb	r2, [r3, #0]
 800eb26:	e021      	b.n	800eb6c <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	7b1b      	ldrb	r3, [r3, #12]
 800eb2c:	f003 030f 	and.w	r3, r3, #15
 800eb30:	b2db      	uxtb	r3, r3
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d108      	bne.n	800eb48 <DetermineFrameType+0x6c>
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	f893 3020 	ldrb.w	r3, [r3, #32]
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d103      	bne.n	800eb48 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 800eb40:	683b      	ldr	r3, [r7, #0]
 800eb42:	2202      	movs	r2, #2
 800eb44:	701a      	strb	r2, [r3, #0]
 800eb46:	e011      	b.n	800eb6c <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	7b1b      	ldrb	r3, [r3, #12]
 800eb4c:	f003 030f 	and.w	r3, r3, #15
 800eb50:	b2db      	uxtb	r3, r3
 800eb52:	2b00      	cmp	r3, #0
 800eb54:	d108      	bne.n	800eb68 <DetermineFrameType+0x8c>
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	f893 3020 	ldrb.w	r3, [r3, #32]
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d003      	beq.n	800eb68 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 800eb60:	683b      	ldr	r3, [r7, #0]
 800eb62:	2203      	movs	r2, #3
 800eb64:	701a      	strb	r2, [r3, #0]
 800eb66:	e001      	b.n	800eb6c <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 800eb68:	2317      	movs	r3, #23
 800eb6a:	e000      	b.n	800eb6e <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 800eb6c:	2300      	movs	r3, #0
}
 800eb6e:	4618      	mov	r0, r3
 800eb70:	370c      	adds	r7, #12
 800eb72:	46bd      	mov	sp, r7
 800eb74:	bc80      	pop	{r7}
 800eb76:	4770      	bx	lr

0800eb78 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 800eb78:	b480      	push	{r7}
 800eb7a:	af00      	add	r7, sp, #0
    // Unconfirmed uplink, when all retransmissions are done.
    if( MacCtx.ChannelsNbTransCounter >=
 800eb7c:	4b14      	ldr	r3, [pc, #80]	; (800ebd0 <CheckRetransUnconfirmedUplink+0x58>)
 800eb7e:	f893 2410 	ldrb.w	r2, [r3, #1040]	; 0x410
        MacCtx.NvmCtx->MacParams.ChannelsNbTrans )
 800eb82:	4b13      	ldr	r3, [pc, #76]	; (800ebd0 <CheckRetransUnconfirmedUplink+0x58>)
 800eb84:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eb88:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
    if( MacCtx.ChannelsNbTransCounter >=
 800eb8c:	429a      	cmp	r2, r3
 800eb8e:	d301      	bcc.n	800eb94 <CheckRetransUnconfirmedUplink+0x1c>
    {
        return true;
 800eb90:	2301      	movs	r3, #1
 800eb92:	e018      	b.n	800ebc6 <CheckRetransUnconfirmedUplink+0x4e>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800eb94:	4b0e      	ldr	r3, [pc, #56]	; (800ebd0 <CheckRetransUnconfirmedUplink+0x58>)
 800eb96:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800eb9a:	f003 0302 	and.w	r3, r3, #2
 800eb9e:	b2db      	uxtb	r3, r3
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d00f      	beq.n	800ebc4 <CheckRetransUnconfirmedUplink+0x4c>
    {
        // For Class A stop in each case
        if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 800eba4:	4b0a      	ldr	r3, [pc, #40]	; (800ebd0 <CheckRetransUnconfirmedUplink+0x58>)
 800eba6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ebaa:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d101      	bne.n	800ebb6 <CheckRetransUnconfirmedUplink+0x3e>
        {
            return true;
 800ebb2:	2301      	movs	r3, #1
 800ebb4:	e007      	b.n	800ebc6 <CheckRetransUnconfirmedUplink+0x4e>
        }
        else
        {// For Class B & C stop only if the frame was received in RX1 window
            if( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 )
 800ebb6:	4b06      	ldr	r3, [pc, #24]	; (800ebd0 <CheckRetransUnconfirmedUplink+0x58>)
 800ebb8:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d101      	bne.n	800ebc4 <CheckRetransUnconfirmedUplink+0x4c>
            {
                return true;
 800ebc0:	2301      	movs	r3, #1
 800ebc2:	e000      	b.n	800ebc6 <CheckRetransUnconfirmedUplink+0x4e>
            }
        }
    }
    return false;
 800ebc4:	2300      	movs	r3, #0
}
 800ebc6:	4618      	mov	r0, r3
 800ebc8:	46bd      	mov	sp, r7
 800ebca:	bc80      	pop	{r7}
 800ebcc:	4770      	bx	lr
 800ebce:	bf00      	nop
 800ebd0:	200004f4 	.word	0x200004f4

0800ebd4 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 800ebd4:	b480      	push	{r7}
 800ebd6:	af00      	add	r7, sp, #0
    // Confirmed uplink, when all retransmissions ( tries to get a ack ) are done.
    if( MacCtx.AckTimeoutRetriesCounter >=
 800ebd8:	4b0e      	ldr	r3, [pc, #56]	; (800ec14 <CheckRetransConfirmedUplink+0x40>)
 800ebda:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
        MacCtx.AckTimeoutRetries )
 800ebde:	4b0d      	ldr	r3, [pc, #52]	; (800ec14 <CheckRetransConfirmedUplink+0x40>)
 800ebe0:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
    if( MacCtx.AckTimeoutRetriesCounter >=
 800ebe4:	429a      	cmp	r2, r3
 800ebe6:	d301      	bcc.n	800ebec <CheckRetransConfirmedUplink+0x18>
    {
        return true;
 800ebe8:	2301      	movs	r3, #1
 800ebea:	e00f      	b.n	800ec0c <CheckRetransConfirmedUplink+0x38>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800ebec:	4b09      	ldr	r3, [pc, #36]	; (800ec14 <CheckRetransConfirmedUplink+0x40>)
 800ebee:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ebf2:	f003 0302 	and.w	r3, r3, #2
 800ebf6:	b2db      	uxtb	r3, r3
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d006      	beq.n	800ec0a <CheckRetransConfirmedUplink+0x36>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800ebfc:	4b05      	ldr	r3, [pc, #20]	; (800ec14 <CheckRetransConfirmedUplink+0x40>)
 800ebfe:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d001      	beq.n	800ec0a <CheckRetransConfirmedUplink+0x36>
        {
            return true;
 800ec06:	2301      	movs	r3, #1
 800ec08:	e000      	b.n	800ec0c <CheckRetransConfirmedUplink+0x38>
        }
    }
    return false;
 800ec0a:	2300      	movs	r3, #0
}
 800ec0c:	4618      	mov	r0, r3
 800ec0e:	46bd      	mov	sp, r7
 800ec10:	bc80      	pop	{r7}
 800ec12:	4770      	bx	lr
 800ec14:	200004f4 	.word	0x200004f4

0800ec18 <StopRetransmission>:

static bool StopRetransmission( void )
{
 800ec18:	b480      	push	{r7}
 800ec1a:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800ec1c:	4b1c      	ldr	r3, [pc, #112]	; (800ec90 <StopRetransmission+0x78>)
 800ec1e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ec22:	f003 0302 	and.w	r3, r3, #2
 800ec26:	b2db      	uxtb	r3, r3
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d009      	beq.n	800ec40 <StopRetransmission+0x28>
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 800ec2c:	4b18      	ldr	r3, [pc, #96]	; (800ec90 <StopRetransmission+0x78>)
 800ec2e:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d013      	beq.n	800ec5e <StopRetransmission+0x46>
          ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_2 ) ) )
 800ec36:	4b16      	ldr	r3, [pc, #88]	; (800ec90 <StopRetransmission+0x78>)
 800ec38:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 800ec3c:	2b01      	cmp	r3, #1
 800ec3e:	d00e      	beq.n	800ec5e <StopRetransmission+0x46>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( MacCtx.NvmCtx->AdrCtrlOn == true )
 800ec40:	4b13      	ldr	r3, [pc, #76]	; (800ec90 <StopRetransmission+0x78>)
 800ec42:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ec46:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d007      	beq.n	800ec5e <StopRetransmission+0x46>
        {
            MacCtx.NvmCtx->AdrAckCounter++;
 800ec4e:	4b10      	ldr	r3, [pc, #64]	; (800ec90 <StopRetransmission+0x78>)
 800ec50:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ec54:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800ec58:	3201      	adds	r2, #1
 800ec5a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 800ec5e:	4b0c      	ldr	r3, [pc, #48]	; (800ec90 <StopRetransmission+0x78>)
 800ec60:	2200      	movs	r2, #0
 800ec62:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.NodeAckRequested = false;
 800ec66:	4b0a      	ldr	r3, [pc, #40]	; (800ec90 <StopRetransmission+0x78>)
 800ec68:	2200      	movs	r2, #0
 800ec6a:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.AckTimeoutRetry = false;
 800ec6e:	4b08      	ldr	r3, [pc, #32]	; (800ec90 <StopRetransmission+0x78>)
 800ec70:	2200      	movs	r2, #0
 800ec72:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800ec76:	4b06      	ldr	r3, [pc, #24]	; (800ec90 <StopRetransmission+0x78>)
 800ec78:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ec7c:	f023 0302 	bic.w	r3, r3, #2
 800ec80:	4a03      	ldr	r2, [pc, #12]	; (800ec90 <StopRetransmission+0x78>)
 800ec82:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return true;
 800ec86:	2301      	movs	r3, #1
}
 800ec88:	4618      	mov	r0, r3
 800ec8a:	46bd      	mov	sp, r7
 800ec8c:	bc80      	pop	{r7}
 800ec8e:	4770      	bx	lr
 800ec90:	200004f4 	.word	0x200004f4

0800ec94 <AckTimeoutRetriesProcess>:

static void AckTimeoutRetriesProcess( void )
{
 800ec94:	b580      	push	{r7, lr}
 800ec96:	b084      	sub	sp, #16
 800ec98:	af00      	add	r7, sp, #0
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 800ec9a:	4b1e      	ldr	r3, [pc, #120]	; (800ed14 <AckTimeoutRetriesProcess+0x80>)
 800ec9c:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800eca0:	4b1c      	ldr	r3, [pc, #112]	; (800ed14 <AckTimeoutRetriesProcess+0x80>)
 800eca2:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
 800eca6:	429a      	cmp	r2, r3
 800eca8:	d230      	bcs.n	800ed0c <AckTimeoutRetriesProcess+0x78>
    {
        MacCtx.AckTimeoutRetriesCounter++;
 800ecaa:	4b1a      	ldr	r3, [pc, #104]	; (800ed14 <AckTimeoutRetriesProcess+0x80>)
 800ecac:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800ecb0:	3301      	adds	r3, #1
 800ecb2:	b2da      	uxtb	r2, r3
 800ecb4:	4b17      	ldr	r3, [pc, #92]	; (800ed14 <AckTimeoutRetriesProcess+0x80>)
 800ecb6:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 800ecba:	4b16      	ldr	r3, [pc, #88]	; (800ed14 <AckTimeoutRetriesProcess+0x80>)
 800ecbc:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800ecc0:	f003 0301 	and.w	r3, r3, #1
 800ecc4:	b2db      	uxtb	r3, r3
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d020      	beq.n	800ed0c <AckTimeoutRetriesProcess+0x78>
        {
            GetPhyParams_t getPhy;
            PhyParam_t phyParam;

            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 800ecca:	2322      	movs	r3, #34	; 0x22
 800eccc:	723b      	strb	r3, [r7, #8]
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800ecce:	4b11      	ldr	r3, [pc, #68]	; (800ed14 <AckTimeoutRetriesProcess+0x80>)
 800ecd0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ecd4:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800ecd8:	72bb      	strb	r3, [r7, #10]
            getPhy.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800ecda:	4b0e      	ldr	r3, [pc, #56]	; (800ed14 <AckTimeoutRetriesProcess+0x80>)
 800ecdc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ece0:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800ece4:	727b      	strb	r3, [r7, #9]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800ece6:	4b0b      	ldr	r3, [pc, #44]	; (800ed14 <AckTimeoutRetriesProcess+0x80>)
 800ece8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ecec:	781b      	ldrb	r3, [r3, #0]
 800ecee:	f107 0208 	add.w	r2, r7, #8
 800ecf2:	4611      	mov	r1, r2
 800ecf4:	4618      	mov	r0, r3
 800ecf6:	f003 fd5a 	bl	80127ae <RegionGetPhyParam>
 800ecfa:	4603      	mov	r3, r0
 800ecfc:	607b      	str	r3, [r7, #4]
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 800ecfe:	687a      	ldr	r2, [r7, #4]
 800ed00:	4b04      	ldr	r3, [pc, #16]	; (800ed14 <AckTimeoutRetriesProcess+0x80>)
 800ed02:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ed06:	b252      	sxtb	r2, r2
 800ed08:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        }
    }
}
 800ed0c:	bf00      	nop
 800ed0e:	3710      	adds	r7, #16
 800ed10:	46bd      	mov	sp, r7
 800ed12:	bd80      	pop	{r7, pc}
 800ed14:	200004f4 	.word	0x200004f4

0800ed18 <AckTimeoutRetriesFinalize>:

static void AckTimeoutRetriesFinalize( void )
{
 800ed18:	b580      	push	{r7, lr}
 800ed1a:	b082      	sub	sp, #8
 800ed1c:	af00      	add	r7, sp, #0
    if( MacCtx.McpsConfirm.AckReceived == false )
 800ed1e:	4b14      	ldr	r3, [pc, #80]	; (800ed70 <AckTimeoutRetriesFinalize+0x58>)
 800ed20:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 800ed24:	f083 0301 	eor.w	r3, r3, #1
 800ed28:	b2db      	uxtb	r3, r3
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d015      	beq.n	800ed5a <AckTimeoutRetriesFinalize+0x42>
    {
        InitDefaultsParams_t params;
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 800ed2e:	2302      	movs	r3, #2
 800ed30:	713b      	strb	r3, [r7, #4]
        params.NvmCtx = Contexts.RegionNvmCtx;
 800ed32:	4b10      	ldr	r3, [pc, #64]	; (800ed74 <AckTimeoutRetriesFinalize+0x5c>)
 800ed34:	689b      	ldr	r3, [r3, #8]
 800ed36:	603b      	str	r3, [r7, #0]
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800ed38:	4b0d      	ldr	r3, [pc, #52]	; (800ed70 <AckTimeoutRetriesFinalize+0x58>)
 800ed3a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ed3e:	781b      	ldrb	r3, [r3, #0]
 800ed40:	463a      	mov	r2, r7
 800ed42:	4611      	mov	r1, r2
 800ed44:	4618      	mov	r0, r3
 800ed46:	f003 fd6b 	bl	8012820 <RegionInitDefaults>

        MacCtx.NodeAckRequested = false;
 800ed4a:	4b09      	ldr	r3, [pc, #36]	; (800ed70 <AckTimeoutRetriesFinalize+0x58>)
 800ed4c:	2200      	movs	r2, #0
 800ed4e:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        MacCtx.McpsConfirm.AckReceived = false;
 800ed52:	4b07      	ldr	r3, [pc, #28]	; (800ed70 <AckTimeoutRetriesFinalize+0x58>)
 800ed54:	2200      	movs	r2, #0
 800ed56:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    }
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800ed5a:	4b05      	ldr	r3, [pc, #20]	; (800ed70 <AckTimeoutRetriesFinalize+0x58>)
 800ed5c:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800ed60:	4b03      	ldr	r3, [pc, #12]	; (800ed70 <AckTimeoutRetriesFinalize+0x58>)
 800ed62:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
}
 800ed66:	bf00      	nop
 800ed68:	3708      	adds	r7, #8
 800ed6a:	46bd      	mov	sp, r7
 800ed6c:	bd80      	pop	{r7, pc}
 800ed6e:	bf00      	nop
 800ed70:	200004f4 	.word	0x200004f4
 800ed74:	20000aec 	.word	0x20000aec

0800ed78 <CallNvmCtxCallback>:

static void CallNvmCtxCallback( LoRaMacNvmCtxModule_t module )
{
 800ed78:	b580      	push	{r7, lr}
 800ed7a:	b082      	sub	sp, #8
 800ed7c:	af00      	add	r7, sp, #0
 800ed7e:	4603      	mov	r3, r0
 800ed80:	71fb      	strb	r3, [r7, #7]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmContextChange != NULL ) )
 800ed82:	4b0b      	ldr	r3, [pc, #44]	; (800edb0 <CallNvmCtxCallback+0x38>)
 800ed84:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d00c      	beq.n	800eda6 <CallNvmCtxCallback+0x2e>
 800ed8c:	4b08      	ldr	r3, [pc, #32]	; (800edb0 <CallNvmCtxCallback+0x38>)
 800ed8e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ed92:	689b      	ldr	r3, [r3, #8]
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d006      	beq.n	800eda6 <CallNvmCtxCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmContextChange( module );
 800ed98:	4b05      	ldr	r3, [pc, #20]	; (800edb0 <CallNvmCtxCallback+0x38>)
 800ed9a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ed9e:	689b      	ldr	r3, [r3, #8]
 800eda0:	79fa      	ldrb	r2, [r7, #7]
 800eda2:	4610      	mov	r0, r2
 800eda4:	4798      	blx	r3
    }
}
 800eda6:	bf00      	nop
 800eda8:	3708      	adds	r7, #8
 800edaa:	46bd      	mov	sp, r7
 800edac:	bd80      	pop	{r7, pc}
 800edae:	bf00      	nop
 800edb0:	200004f4 	.word	0x200004f4

0800edb4 <EventMacNvmCtxChanged>:

static void EventMacNvmCtxChanged( void )
{
 800edb4:	b580      	push	{r7, lr}
 800edb6:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_MAC );
 800edb8:	2000      	movs	r0, #0
 800edba:	f7ff ffdd 	bl	800ed78 <CallNvmCtxCallback>
}
 800edbe:	bf00      	nop
 800edc0:	bd80      	pop	{r7, pc}

0800edc2 <EventRegionNvmCtxChanged>:

static void EventRegionNvmCtxChanged( void )
{
 800edc2:	b580      	push	{r7, lr}
 800edc4:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_REGION );
 800edc6:	2001      	movs	r0, #1
 800edc8:	f7ff ffd6 	bl	800ed78 <CallNvmCtxCallback>
}
 800edcc:	bf00      	nop
 800edce:	bd80      	pop	{r7, pc}

0800edd0 <EventCryptoNvmCtxChanged>:

static void EventCryptoNvmCtxChanged( void )
{
 800edd0:	b580      	push	{r7, lr}
 800edd2:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CRYPTO );
 800edd4:	2002      	movs	r0, #2
 800edd6:	f7ff ffcf 	bl	800ed78 <CallNvmCtxCallback>
}
 800edda:	bf00      	nop
 800eddc:	bd80      	pop	{r7, pc}

0800edde <EventSecureElementNvmCtxChanged>:

static void EventSecureElementNvmCtxChanged( void )
{
 800edde:	b580      	push	{r7, lr}
 800ede0:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_SECURE_ELEMENT );
 800ede2:	2003      	movs	r0, #3
 800ede4:	f7ff ffc8 	bl	800ed78 <CallNvmCtxCallback>
}
 800ede8:	bf00      	nop
 800edea:	bd80      	pop	{r7, pc}

0800edec <EventCommandsNvmCtxChanged>:

static void EventCommandsNvmCtxChanged( void )
{
 800edec:	b580      	push	{r7, lr}
 800edee:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_COMMANDS );
 800edf0:	2004      	movs	r0, #4
 800edf2:	f7ff ffc1 	bl	800ed78 <CallNvmCtxCallback>
}
 800edf6:	bf00      	nop
 800edf8:	bd80      	pop	{r7, pc}

0800edfa <EventClassBNvmCtxChanged>:

static void EventClassBNvmCtxChanged( void )
{
 800edfa:	b580      	push	{r7, lr}
 800edfc:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CLASS_B );
 800edfe:	2005      	movs	r0, #5
 800ee00:	f7ff ffba 	bl	800ed78 <CallNvmCtxCallback>
}
 800ee04:	bf00      	nop
 800ee06:	bd80      	pop	{r7, pc}

0800ee08 <EventConfirmQueueNvmCtxChanged>:

static void EventConfirmQueueNvmCtxChanged( void )
{
 800ee08:	b580      	push	{r7, lr}
 800ee0a:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CONFIRM_QUEUE );
 800ee0c:	2006      	movs	r0, #6
 800ee0e:	f7ff ffb3 	bl	800ed78 <CallNvmCtxCallback>
}
 800ee12:	bf00      	nop
 800ee14:	bd80      	pop	{r7, pc}
	...

0800ee18 <IsRequestPending>:

static uint8_t IsRequestPending( void )
{
 800ee18:	b480      	push	{r7}
 800ee1a:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 800ee1c:	4b0b      	ldr	r3, [pc, #44]	; (800ee4c <IsRequestPending+0x34>)
 800ee1e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ee22:	f003 0304 	and.w	r3, r3, #4
 800ee26:	b2db      	uxtb	r3, r3
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d107      	bne.n	800ee3c <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 800ee2c:	4b07      	ldr	r3, [pc, #28]	; (800ee4c <IsRequestPending+0x34>)
 800ee2e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ee32:	f003 0301 	and.w	r3, r3, #1
 800ee36:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d001      	beq.n	800ee40 <IsRequestPending+0x28>
    {
        return 1;
 800ee3c:	2301      	movs	r3, #1
 800ee3e:	e000      	b.n	800ee42 <IsRequestPending+0x2a>
    }
    return 0;
 800ee40:	2300      	movs	r3, #0
}
 800ee42:	4618      	mov	r0, r3
 800ee44:	46bd      	mov	sp, r7
 800ee46:	bc80      	pop	{r7}
 800ee48:	4770      	bx	lr
 800ee4a:	bf00      	nop
 800ee4c:	200004f4 	.word	0x200004f4

0800ee50 <LoRaMacIsBusy>:

/* Exported functions ---------------------------------------------------------*/
bool LoRaMacIsBusy( void )
{
 800ee50:	b480      	push	{r7}
 800ee52:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800ee54:	4b08      	ldr	r3, [pc, #32]	; (800ee78 <LoRaMacIsBusy+0x28>)
 800ee56:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d106      	bne.n	800ee6c <LoRaMacIsBusy+0x1c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800ee5e:	4b06      	ldr	r3, [pc, #24]	; (800ee78 <LoRaMacIsBusy+0x28>)
 800ee60:	f893 3482 	ldrb.w	r3, [r3, #1154]	; 0x482
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800ee64:	2b01      	cmp	r3, #1
 800ee66:	d101      	bne.n	800ee6c <LoRaMacIsBusy+0x1c>
    {
        return false;
 800ee68:	2300      	movs	r3, #0
 800ee6a:	e000      	b.n	800ee6e <LoRaMacIsBusy+0x1e>
    }
    return true;
 800ee6c:	2301      	movs	r3, #1
}
 800ee6e:	4618      	mov	r0, r3
 800ee70:	46bd      	mov	sp, r7
 800ee72:	bc80      	pop	{r7}
 800ee74:	4770      	bx	lr
 800ee76:	bf00      	nop
 800ee78:	200004f4 	.word	0x200004f4

0800ee7c <LoRaMacProcess>:

void LoRaMacProcess( void )
{
 800ee7c:	b580      	push	{r7, lr}
 800ee7e:	b082      	sub	sp, #8
 800ee80:	af00      	add	r7, sp, #0
    uint8_t noTx = 0x00;
 800ee82:	2300      	movs	r3, #0
 800ee84:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 800ee86:	f7fd fc87 	bl	800c798 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 800ee8a:	f001 fd79 	bl	8010980 <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 800ee8e:	4b1a      	ldr	r3, [pc, #104]	; (800eef8 <LoRaMacProcess+0x7c>)
 800ee90:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ee94:	f003 0320 	and.w	r3, r3, #32
 800ee98:	b2db      	uxtb	r3, r3
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d01e      	beq.n	800eedc <LoRaMacProcess+0x60>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 800ee9e:	2000      	movs	r0, #0
 800eea0:	f7fd fcc2 	bl	800c828 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 800eea4:	f7fd fe70 	bl	800cb88 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 800eea8:	f7ff ffb6 	bl	800ee18 <IsRequestPending>
 800eeac:	4603      	mov	r3, r0
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d006      	beq.n	800eec0 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 800eeb2:	f7fd fe41 	bl	800cb38 <LoRaMacCheckForBeaconAcquisition>
 800eeb6:	4603      	mov	r3, r0
 800eeb8:	461a      	mov	r2, r3
 800eeba:	79fb      	ldrb	r3, [r7, #7]
 800eebc:	4313      	orrs	r3, r2
 800eebe:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 800eec0:	79fb      	ldrb	r3, [r7, #7]
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d103      	bne.n	800eece <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 800eec6:	f7fd fdfb 	bl	800cac0 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 800eeca:	f7fd fd8b 	bl	800c9e4 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 800eece:	f7fd fcbb 	bl	800c848 <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 800eed2:	f7fd fd1b 	bl	800c90c <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800eed6:	2001      	movs	r0, #1
 800eed8:	f7fd fca6 	bl	800c828 <LoRaMacEnableRequests>
    }
    LoRaMacHandleIndicationEvents( );
 800eedc:	f7fd fd30 	bl	800c940 <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 800eee0:	4b05      	ldr	r3, [pc, #20]	; (800eef8 <LoRaMacProcess+0x7c>)
 800eee2:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800eee6:	2b02      	cmp	r3, #2
 800eee8:	d101      	bne.n	800eeee <LoRaMacProcess+0x72>
    {
        OpenContinuousRxCWindow( );
 800eeea:	f7ff fa97 	bl	800e41c <OpenContinuousRxCWindow>
    }
}
 800eeee:	bf00      	nop
 800eef0:	3708      	adds	r7, #8
 800eef2:	46bd      	mov	sp, r7
 800eef4:	bd80      	pop	{r7, pc}
 800eef6:	bf00      	nop
 800eef8:	200004f4 	.word	0x200004f4

0800eefc <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 800eefc:	b590      	push	{r4, r7, lr}
 800eefe:	b099      	sub	sp, #100	; 0x64
 800ef00:	af02      	add	r7, sp, #8
 800ef02:	6178      	str	r0, [r7, #20]
 800ef04:	6139      	str	r1, [r7, #16]
 800ef06:	4613      	mov	r3, r2
 800ef08:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( ( primitives == NULL ) ||
 800ef0a:	697b      	ldr	r3, [r7, #20]
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d002      	beq.n	800ef16 <LoRaMacInitialization+0x1a>
 800ef10:	693b      	ldr	r3, [r7, #16]
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	d101      	bne.n	800ef1a <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800ef16:	2303      	movs	r3, #3
 800ef18:	e30b      	b.n	800f532 <LoRaMacInitialization+0x636>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 800ef1a:	697b      	ldr	r3, [r7, #20]
 800ef1c:	681b      	ldr	r3, [r3, #0]
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d00b      	beq.n	800ef3a <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 800ef22:	697b      	ldr	r3, [r7, #20]
 800ef24:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d007      	beq.n	800ef3a <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 800ef2a:	697b      	ldr	r3, [r7, #20]
 800ef2c:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d003      	beq.n	800ef3a <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 800ef32:	697b      	ldr	r3, [r7, #20]
 800ef34:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d101      	bne.n	800ef3e <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800ef3a:	2303      	movs	r3, #3
 800ef3c:	e2f9      	b.n	800f532 <LoRaMacInitialization+0x636>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 800ef3e:	7bfb      	ldrb	r3, [r7, #15]
 800ef40:	4618      	mov	r0, r3
 800ef42:	f003 fc1f 	bl	8012784 <RegionIsActive>
 800ef46:	4603      	mov	r3, r0
 800ef48:	f083 0301 	eor.w	r3, r3, #1
 800ef4c:	b2db      	uxtb	r3, r3
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	d001      	beq.n	800ef56 <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 800ef52:	2309      	movs	r3, #9
 800ef54:	e2ed      	b.n	800f532 <LoRaMacInitialization+0x636>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );
 800ef56:	49c5      	ldr	r1, [pc, #788]	; (800f26c <LoRaMacInitialization+0x370>)
 800ef58:	6978      	ldr	r0, [r7, #20]
 800ef5a:	f002 f891 	bl	8011080 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 800ef5e:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800ef62:	2100      	movs	r1, #0
 800ef64:	48c2      	ldr	r0, [pc, #776]	; (800f270 <LoRaMacInitialization+0x374>)
 800ef66:	f007 f993 	bl	8016290 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 800ef6a:	f240 428c 	movw	r2, #1164	; 0x48c
 800ef6e:	2100      	movs	r1, #0
 800ef70:	48c0      	ldr	r0, [pc, #768]	; (800f274 <LoRaMacInitialization+0x378>)
 800ef72:	f007 f98d 	bl	8016290 <memset1>
    MacCtx.NvmCtx = &NvmMacCtx;
 800ef76:	4bbf      	ldr	r3, [pc, #764]	; (800f274 <LoRaMacInitialization+0x378>)
 800ef78:	4abd      	ldr	r2, [pc, #756]	; (800f270 <LoRaMacInitialization+0x374>)
 800ef7a:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484

    // Set non zero variables to its default value
    MacCtx.AckTimeoutRetriesCounter = 1;
 800ef7e:	4bbd      	ldr	r3, [pc, #756]	; (800f274 <LoRaMacInitialization+0x378>)
 800ef80:	2201      	movs	r2, #1
 800ef82:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetries = 1;
 800ef86:	4bbb      	ldr	r3, [pc, #748]	; (800f274 <LoRaMacInitialization+0x378>)
 800ef88:	2201      	movs	r2, #1
 800ef8a:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.NvmCtx->Region = region;
 800ef8e:	4bb9      	ldr	r3, [pc, #740]	; (800f274 <LoRaMacInitialization+0x378>)
 800ef90:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ef94:	7bfa      	ldrb	r2, [r7, #15]
 800ef96:	701a      	strb	r2, [r3, #0]
    MacCtx.NvmCtx->DeviceClass = CLASS_A;
 800ef98:	4bb6      	ldr	r3, [pc, #728]	; (800f274 <LoRaMacInitialization+0x378>)
 800ef9a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ef9e:	2200      	movs	r2, #0
 800efa0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    MacCtx.NvmCtx->RepeaterSupport = false;
 800efa4:	4bb3      	ldr	r3, [pc, #716]	; (800f274 <LoRaMacInitialization+0x378>)
 800efa6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800efaa:	2200      	movs	r2, #0
 800efac:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca

    // Setup version
    MacCtx.NvmCtx->Version.Value = LORAMAC_VERSION;
 800efb0:	4bb0      	ldr	r3, [pc, #704]	; (800f274 <LoRaMacInitialization+0x378>)
 800efb2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800efb6:	4ab0      	ldr	r2, [pc, #704]	; (800f278 <LoRaMacInitialization+0x37c>)
 800efb8:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800efbc:	230f      	movs	r3, #15
 800efbe:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800efc2:	4bac      	ldr	r3, [pc, #688]	; (800f274 <LoRaMacInitialization+0x378>)
 800efc4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800efc8:	781b      	ldrb	r3, [r3, #0]
 800efca:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800efce:	4611      	mov	r1, r2
 800efd0:	4618      	mov	r0, r3
 800efd2:	f003 fbec 	bl	80127ae <RegionGetPhyParam>
 800efd6:	4603      	mov	r3, r0
 800efd8:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 800efda:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800efdc:	4ba5      	ldr	r3, [pc, #660]	; (800f274 <LoRaMacInitialization+0x378>)
 800efde:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800efe2:	2a00      	cmp	r2, #0
 800efe4:	bf14      	ite	ne
 800efe6:	2201      	movne	r2, #1
 800efe8:	2200      	moveq	r2, #0
 800efea:	b2d2      	uxtb	r2, r2
 800efec:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9

    getPhy.Attribute = PHY_DEF_TX_POWER;
 800eff0:	230a      	movs	r3, #10
 800eff2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800eff6:	4b9f      	ldr	r3, [pc, #636]	; (800f274 <LoRaMacInitialization+0x378>)
 800eff8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800effc:	781b      	ldrb	r3, [r3, #0]
 800effe:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f002:	4611      	mov	r1, r2
 800f004:	4618      	mov	r0, r3
 800f006:	f003 fbd2 	bl	80127ae <RegionGetPhyParam>
 800f00a:	4603      	mov	r3, r0
 800f00c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = phyParam.Value;
 800f00e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f010:	4b98      	ldr	r3, [pc, #608]	; (800f274 <LoRaMacInitialization+0x378>)
 800f012:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f016:	b252      	sxtb	r2, r2
 800f018:	711a      	strb	r2, [r3, #4]

    getPhy.Attribute = PHY_DEF_TX_DR;
 800f01a:	2306      	movs	r3, #6
 800f01c:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f020:	4b94      	ldr	r3, [pc, #592]	; (800f274 <LoRaMacInitialization+0x378>)
 800f022:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f026:	781b      	ldrb	r3, [r3, #0]
 800f028:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f02c:	4611      	mov	r1, r2
 800f02e:	4618      	mov	r0, r3
 800f030:	f003 fbbd 	bl	80127ae <RegionGetPhyParam>
 800f034:	4603      	mov	r3, r0
 800f036:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = phyParam.Value;
 800f038:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f03a:	4b8e      	ldr	r3, [pc, #568]	; (800f274 <LoRaMacInitialization+0x378>)
 800f03c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f040:	b252      	sxtb	r2, r2
 800f042:	715a      	strb	r2, [r3, #5]

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 800f044:	2310      	movs	r3, #16
 800f046:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f04a:	4b8a      	ldr	r3, [pc, #552]	; (800f274 <LoRaMacInitialization+0x378>)
 800f04c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f050:	781b      	ldrb	r3, [r3, #0]
 800f052:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f056:	4611      	mov	r1, r2
 800f058:	4618      	mov	r0, r3
 800f05a:	f003 fba8 	bl	80127ae <RegionGetPhyParam>
 800f05e:	4603      	mov	r3, r0
 800f060:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow = phyParam.Value;
 800f062:	4b84      	ldr	r3, [pc, #528]	; (800f274 <LoRaMacInitialization+0x378>)
 800f064:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f068:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f06a:	611a      	str	r2, [r3, #16]

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 800f06c:	2311      	movs	r3, #17
 800f06e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f072:	4b80      	ldr	r3, [pc, #512]	; (800f274 <LoRaMacInitialization+0x378>)
 800f074:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f078:	781b      	ldrb	r3, [r3, #0]
 800f07a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f07e:	4611      	mov	r1, r2
 800f080:	4618      	mov	r0, r3
 800f082:	f003 fb94 	bl	80127ae <RegionGetPhyParam>
 800f086:	4603      	mov	r3, r0
 800f088:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 800f08a:	4b7a      	ldr	r3, [pc, #488]	; (800f274 <LoRaMacInitialization+0x378>)
 800f08c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f090:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f092:	615a      	str	r2, [r3, #20]

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 800f094:	2312      	movs	r3, #18
 800f096:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f09a:	4b76      	ldr	r3, [pc, #472]	; (800f274 <LoRaMacInitialization+0x378>)
 800f09c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f0a0:	781b      	ldrb	r3, [r3, #0]
 800f0a2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f0a6:	4611      	mov	r1, r2
 800f0a8:	4618      	mov	r0, r3
 800f0aa:	f003 fb80 	bl	80127ae <RegionGetPhyParam>
 800f0ae:	4603      	mov	r3, r0
 800f0b0:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 800f0b2:	4b70      	ldr	r3, [pc, #448]	; (800f274 <LoRaMacInitialization+0x378>)
 800f0b4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f0b8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f0ba:	619a      	str	r2, [r3, #24]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 800f0bc:	2313      	movs	r3, #19
 800f0be:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f0c2:	4b6c      	ldr	r3, [pc, #432]	; (800f274 <LoRaMacInitialization+0x378>)
 800f0c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f0c8:	781b      	ldrb	r3, [r3, #0]
 800f0ca:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f0ce:	4611      	mov	r1, r2
 800f0d0:	4618      	mov	r0, r3
 800f0d2:	f003 fb6c 	bl	80127ae <RegionGetPhyParam>
 800f0d6:	4603      	mov	r3, r0
 800f0d8:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 800f0da:	4b66      	ldr	r3, [pc, #408]	; (800f274 <LoRaMacInitialization+0x378>)
 800f0dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f0e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f0e2:	61da      	str	r2, [r3, #28]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 800f0e4:	2314      	movs	r3, #20
 800f0e6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f0ea:	4b62      	ldr	r3, [pc, #392]	; (800f274 <LoRaMacInitialization+0x378>)
 800f0ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f0f0:	781b      	ldrb	r3, [r3, #0]
 800f0f2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f0f6:	4611      	mov	r1, r2
 800f0f8:	4618      	mov	r0, r3
 800f0fa:	f003 fb58 	bl	80127ae <RegionGetPhyParam>
 800f0fe:	4603      	mov	r3, r0
 800f100:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 800f102:	4b5c      	ldr	r3, [pc, #368]	; (800f274 <LoRaMacInitialization+0x378>)
 800f104:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f108:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f10a:	621a      	str	r2, [r3, #32]

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 800f10c:	2317      	movs	r3, #23
 800f10e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f112:	4b58      	ldr	r3, [pc, #352]	; (800f274 <LoRaMacInitialization+0x378>)
 800f114:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f118:	781b      	ldrb	r3, [r3, #0]
 800f11a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f11e:	4611      	mov	r1, r2
 800f120:	4618      	mov	r0, r3
 800f122:	f003 fb44 	bl	80127ae <RegionGetPhyParam>
 800f126:	4603      	mov	r3, r0
 800f128:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 800f12a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f12c:	4b51      	ldr	r3, [pc, #324]	; (800f274 <LoRaMacInitialization+0x378>)
 800f12e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f132:	b2d2      	uxtb	r2, r2
 800f134:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 800f138:	2318      	movs	r3, #24
 800f13a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f13e:	4b4d      	ldr	r3, [pc, #308]	; (800f274 <LoRaMacInitialization+0x378>)
 800f140:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f144:	781b      	ldrb	r3, [r3, #0]
 800f146:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f14a:	4611      	mov	r1, r2
 800f14c:	4618      	mov	r0, r3
 800f14e:	f003 fb2e 	bl	80127ae <RegionGetPhyParam>
 800f152:	4603      	mov	r3, r0
 800f154:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 800f156:	4b47      	ldr	r3, [pc, #284]	; (800f274 <LoRaMacInitialization+0x378>)
 800f158:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f15c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f15e:	629a      	str	r2, [r3, #40]	; 0x28
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 800f160:	4b44      	ldr	r3, [pc, #272]	; (800f274 <LoRaMacInitialization+0x378>)
 800f162:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f166:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f168:	631a      	str	r2, [r3, #48]	; 0x30

    getPhy.Attribute = PHY_DEF_RX2_DR;
 800f16a:	2319      	movs	r3, #25
 800f16c:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f170:	4b40      	ldr	r3, [pc, #256]	; (800f274 <LoRaMacInitialization+0x378>)
 800f172:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f176:	781b      	ldrb	r3, [r3, #0]
 800f178:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f17c:	4611      	mov	r1, r2
 800f17e:	4618      	mov	r0, r3
 800f180:	f003 fb15 	bl	80127ae <RegionGetPhyParam>
 800f184:	4603      	mov	r3, r0
 800f186:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 800f188:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f18a:	4b3a      	ldr	r3, [pc, #232]	; (800f274 <LoRaMacInitialization+0x378>)
 800f18c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f190:	b2d2      	uxtb	r2, r2
 800f192:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 800f196:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f198:	4b36      	ldr	r3, [pc, #216]	; (800f274 <LoRaMacInitialization+0x378>)
 800f19a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f19e:	b2d2      	uxtb	r2, r2
 800f1a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 800f1a4:	231e      	movs	r3, #30
 800f1a6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f1aa:	4b32      	ldr	r3, [pc, #200]	; (800f274 <LoRaMacInitialization+0x378>)
 800f1ac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f1b0:	781b      	ldrb	r3, [r3, #0]
 800f1b2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f1b6:	4611      	mov	r1, r2
 800f1b8:	4618      	mov	r0, r3
 800f1ba:	f003 faf8 	bl	80127ae <RegionGetPhyParam>
 800f1be:	4603      	mov	r3, r0
 800f1c0:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 800f1c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f1c4:	4b2b      	ldr	r3, [pc, #172]	; (800f274 <LoRaMacInitialization+0x378>)
 800f1c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f1ca:	b2d2      	uxtb	r2, r2
 800f1cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 800f1d0:	231f      	movs	r3, #31
 800f1d2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f1d6:	4b27      	ldr	r3, [pc, #156]	; (800f274 <LoRaMacInitialization+0x378>)
 800f1d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f1dc:	781b      	ldrb	r3, [r3, #0]
 800f1de:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f1e2:	4611      	mov	r1, r2
 800f1e4:	4618      	mov	r0, r3
 800f1e6:	f003 fae2 	bl	80127ae <RegionGetPhyParam>
 800f1ea:	4603      	mov	r3, r0
 800f1ec:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 800f1ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f1f0:	4b20      	ldr	r3, [pc, #128]	; (800f274 <LoRaMacInitialization+0x378>)
 800f1f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f1f6:	b2d2      	uxtb	r2, r2
 800f1f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 800f1fc:	2320      	movs	r3, #32
 800f1fe:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f202:	4b1c      	ldr	r3, [pc, #112]	; (800f274 <LoRaMacInitialization+0x378>)
 800f204:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f208:	781b      	ldrb	r3, [r3, #0]
 800f20a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f20e:	4611      	mov	r1, r2
 800f210:	4618      	mov	r0, r3
 800f212:	f003 facc 	bl	80127ae <RegionGetPhyParam>
 800f216:	4603      	mov	r3, r0
 800f218:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxEirp = phyParam.fValue;
 800f21a:	4b16      	ldr	r3, [pc, #88]	; (800f274 <LoRaMacInitialization+0x378>)
 800f21c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f220:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f222:	63da      	str	r2, [r3, #60]	; 0x3c

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 800f224:	2321      	movs	r3, #33	; 0x21
 800f226:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f22a:	4b12      	ldr	r3, [pc, #72]	; (800f274 <LoRaMacInitialization+0x378>)
 800f22c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f230:	781b      	ldrb	r3, [r3, #0]
 800f232:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f236:	4611      	mov	r1, r2
 800f238:	4618      	mov	r0, r3
 800f23a:	f003 fab8 	bl	80127ae <RegionGetPhyParam>
 800f23e:	4603      	mov	r3, r0
 800f240:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = phyParam.fValue;
 800f242:	4b0c      	ldr	r3, [pc, #48]	; (800f274 <LoRaMacInitialization+0x378>)
 800f244:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f248:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f24a:	641a      	str	r2, [r3, #64]	; 0x40

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 800f24c:	230b      	movs	r3, #11
 800f24e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f252:	4b08      	ldr	r3, [pc, #32]	; (800f274 <LoRaMacInitialization+0x378>)
 800f254:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f258:	781b      	ldrb	r3, [r3, #0]
 800f25a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f25e:	4611      	mov	r1, r2
 800f260:	4618      	mov	r0, r3
 800f262:	f003 faa4 	bl	80127ae <RegionGetPhyParam>
 800f266:	4603      	mov	r3, r0
 800f268:	e008      	b.n	800f27c <LoRaMacInitialization+0x380>
 800f26a:	bf00      	nop
 800f26c:	0800ee09 	.word	0x0800ee09
 800f270:	20000980 	.word	0x20000980
 800f274:	200004f4 	.word	0x200004f4
 800f278:	01000300 	.word	0x01000300
 800f27c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckLimit = phyParam.Value;
 800f27e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f280:	b29a      	uxth	r2, r3
 800f282:	4bae      	ldr	r3, [pc, #696]	; (800f53c <LoRaMacInitialization+0x640>)
 800f284:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 800f288:	230c      	movs	r3, #12
 800f28a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f28e:	4bab      	ldr	r3, [pc, #684]	; (800f53c <LoRaMacInitialization+0x640>)
 800f290:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f294:	781b      	ldrb	r3, [r3, #0]
 800f296:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f29a:	4611      	mov	r1, r2
 800f29c:	4618      	mov	r0, r3
 800f29e:	f003 fa86 	bl	80127ae <RegionGetPhyParam>
 800f2a2:	4603      	mov	r3, r0
 800f2a4:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckDelay = phyParam.Value;
 800f2a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f2a8:	b29a      	uxth	r2, r3
 800f2aa:	4ba4      	ldr	r3, [pc, #656]	; (800f53c <LoRaMacInitialization+0x640>)
 800f2ac:	f8a3 23f6 	strh.w	r2, [r3, #1014]	; 0x3f6

    // Init parameters which are not set in function ResetMacParameters
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans = 1;
 800f2b0:	4ba2      	ldr	r3, [pc, #648]	; (800f53c <LoRaMacInitialization+0x640>)
 800f2b2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f2b6:	2201      	movs	r2, #1
 800f2b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = 10;
 800f2bc:	4b9f      	ldr	r3, [pc, #636]	; (800f53c <LoRaMacInitialization+0x640>)
 800f2be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f2c2:	220a      	movs	r2, #10
 800f2c4:	609a      	str	r2, [r3, #8]
    MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = 6;
 800f2c6:	4b9d      	ldr	r3, [pc, #628]	; (800f53c <LoRaMacInitialization+0x640>)
 800f2c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f2cc:	2206      	movs	r2, #6
 800f2ce:	731a      	strb	r2, [r3, #12]

    MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError;
 800f2d0:	4b9a      	ldr	r3, [pc, #616]	; (800f53c <LoRaMacInitialization+0x640>)
 800f2d2:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f2d6:	4b99      	ldr	r3, [pc, #612]	; (800f53c <LoRaMacInitialization+0x640>)
 800f2d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f2dc:	6892      	ldr	r2, [r2, #8]
 800f2de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols;
 800f2e2:	4b96      	ldr	r3, [pc, #600]	; (800f53c <LoRaMacInitialization+0x640>)
 800f2e4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f2e8:	4b94      	ldr	r3, [pc, #592]	; (800f53c <LoRaMacInitialization+0x640>)
 800f2ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f2ee:	7b12      	ldrb	r2, [r2, #12]
 800f2f0:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    MacCtx.NvmCtx->MacParams.MaxRxWindow = MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow;
 800f2f4:	4b91      	ldr	r3, [pc, #580]	; (800f53c <LoRaMacInitialization+0x640>)
 800f2f6:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f2fa:	4b90      	ldr	r3, [pc, #576]	; (800f53c <LoRaMacInitialization+0x640>)
 800f2fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f300:	6912      	ldr	r2, [r2, #16]
 800f302:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1;
 800f306:	4b8d      	ldr	r3, [pc, #564]	; (800f53c <LoRaMacInitialization+0x640>)
 800f308:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f30c:	4b8b      	ldr	r3, [pc, #556]	; (800f53c <LoRaMacInitialization+0x640>)
 800f30e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f312:	6952      	ldr	r2, [r2, #20]
 800f314:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2;
 800f318:	4b88      	ldr	r3, [pc, #544]	; (800f53c <LoRaMacInitialization+0x640>)
 800f31a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f31e:	4b87      	ldr	r3, [pc, #540]	; (800f53c <LoRaMacInitialization+0x640>)
 800f320:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f324:	6992      	ldr	r2, [r2, #24]
 800f326:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1;
 800f32a:	4b84      	ldr	r3, [pc, #528]	; (800f53c <LoRaMacInitialization+0x640>)
 800f32c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f330:	4b82      	ldr	r3, [pc, #520]	; (800f53c <LoRaMacInitialization+0x640>)
 800f332:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f336:	69d2      	ldr	r2, [r2, #28]
 800f338:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2;
 800f33c:	4b7f      	ldr	r3, [pc, #508]	; (800f53c <LoRaMacInitialization+0x640>)
 800f33e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f342:	4b7e      	ldr	r3, [pc, #504]	; (800f53c <LoRaMacInitialization+0x640>)
 800f344:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f348:	6a12      	ldr	r2, [r2, #32]
 800f34a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    MacCtx.NvmCtx->MacParams.ChannelsNbTrans = MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans;
 800f34e:	4b7b      	ldr	r3, [pc, #492]	; (800f53c <LoRaMacInitialization+0x640>)
 800f350:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f354:	4b79      	ldr	r3, [pc, #484]	; (800f53c <LoRaMacInitialization+0x640>)
 800f356:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f35a:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800f35e:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 800f362:	2300      	movs	r3, #0
 800f364:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmCtx = NULL;
 800f368:	2300      	movs	r3, #0
 800f36a:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800f36c:	4b73      	ldr	r3, [pc, #460]	; (800f53c <LoRaMacInitialization+0x640>)
 800f36e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f372:	781b      	ldrb	r3, [r3, #0]
 800f374:	f107 021c 	add.w	r2, r7, #28
 800f378:	4611      	mov	r1, r2
 800f37a:	4618      	mov	r0, r3
 800f37c:	f003 fa50 	bl	8012820 <RegionInitDefaults>

    ResetMacParameters( );
 800f380:	f7fe ff3c 	bl	800e1fc <ResetMacParameters>

    MacCtx.NvmCtx->PublicNetwork = true;
 800f384:	4b6d      	ldr	r3, [pc, #436]	; (800f53c <LoRaMacInitialization+0x640>)
 800f386:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f38a:	2201      	movs	r2, #1
 800f38c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    MacCtx.MacPrimitives = primitives;
 800f390:	4a6a      	ldr	r2, [pc, #424]	; (800f53c <LoRaMacInitialization+0x640>)
 800f392:	697b      	ldr	r3, [r7, #20]
 800f394:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
    MacCtx.MacCallbacks = callbacks;
 800f398:	4a68      	ldr	r2, [pc, #416]	; (800f53c <LoRaMacInitialization+0x640>)
 800f39a:	693b      	ldr	r3, [r7, #16]
 800f39c:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    MacCtx.MacFlags.Value = 0;
 800f3a0:	4b66      	ldr	r3, [pc, #408]	; (800f53c <LoRaMacInitialization+0x640>)
 800f3a2:	2200      	movs	r2, #0
 800f3a4:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 800f3a8:	4b64      	ldr	r3, [pc, #400]	; (800f53c <LoRaMacInitialization+0x640>)
 800f3aa:	2201      	movs	r2, #1
 800f3ac:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    // Reset duty cycle times
    MacCtx.NvmCtx->LastTxDoneTime = 0;
 800f3b0:	4b62      	ldr	r3, [pc, #392]	; (800f53c <LoRaMacInitialization+0x640>)
 800f3b2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f3b6:	2200      	movs	r2, #0
 800f3b8:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
    MacCtx.NvmCtx->AggregatedTimeOff = 0;
 800f3bc:	4b5f      	ldr	r3, [pc, #380]	; (800f53c <LoRaMacInitialization+0x640>)
 800f3be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f3c2:	2200      	movs	r2, #0
 800f3c4:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 800f3c8:	2300      	movs	r3, #0
 800f3ca:	9300      	str	r3, [sp, #0]
 800f3cc:	4b5c      	ldr	r3, [pc, #368]	; (800f540 <LoRaMacInitialization+0x644>)
 800f3ce:	2200      	movs	r2, #0
 800f3d0:	f04f 31ff 	mov.w	r1, #4294967295
 800f3d4:	485b      	ldr	r0, [pc, #364]	; (800f544 <LoRaMacInitialization+0x648>)
 800f3d6:	f00a fbb1 	bl	8019b3c <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 800f3da:	2300      	movs	r3, #0
 800f3dc:	9300      	str	r3, [sp, #0]
 800f3de:	4b5a      	ldr	r3, [pc, #360]	; (800f548 <LoRaMacInitialization+0x64c>)
 800f3e0:	2200      	movs	r2, #0
 800f3e2:	f04f 31ff 	mov.w	r1, #4294967295
 800f3e6:	4859      	ldr	r0, [pc, #356]	; (800f54c <LoRaMacInitialization+0x650>)
 800f3e8:	f00a fba8 	bl	8019b3c <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 800f3ec:	2300      	movs	r3, #0
 800f3ee:	9300      	str	r3, [sp, #0]
 800f3f0:	4b57      	ldr	r3, [pc, #348]	; (800f550 <LoRaMacInitialization+0x654>)
 800f3f2:	2200      	movs	r2, #0
 800f3f4:	f04f 31ff 	mov.w	r1, #4294967295
 800f3f8:	4856      	ldr	r0, [pc, #344]	; (800f554 <LoRaMacInitialization+0x658>)
 800f3fa:	f00a fb9f 	bl	8019b3c <UTIL_TIMER_Create>
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 800f3fe:	2300      	movs	r3, #0
 800f400:	9300      	str	r3, [sp, #0]
 800f402:	4b55      	ldr	r3, [pc, #340]	; (800f558 <LoRaMacInitialization+0x65c>)
 800f404:	2200      	movs	r2, #0
 800f406:	f04f 31ff 	mov.w	r1, #4294967295
 800f40a:	4854      	ldr	r0, [pc, #336]	; (800f55c <LoRaMacInitialization+0x660>)
 800f40c:	f00a fb96 	bl	8019b3c <UTIL_TIMER_Create>

    // Store the current initialization time
    MacCtx.NvmCtx->InitializationTime = SysTimeGetMcuTime( );
 800f410:	4b4a      	ldr	r3, [pc, #296]	; (800f53c <LoRaMacInitialization+0x640>)
 800f412:	f8d3 4484 	ldr.w	r4, [r3, #1156]	; 0x484
 800f416:	463b      	mov	r3, r7
 800f418:	4618      	mov	r0, r3
 800f41a:	f00a fb5f 	bl	8019adc <SysTimeGetMcuTime>
 800f41e:	f504 73ac 	add.w	r3, r4, #344	; 0x158
 800f422:	463a      	mov	r2, r7
 800f424:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f428:	e883 0003 	stmia.w	r3, {r0, r1}

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 800f42c:	4b43      	ldr	r3, [pc, #268]	; (800f53c <LoRaMacInitialization+0x640>)
 800f42e:	4a4c      	ldr	r2, [pc, #304]	; (800f560 <LoRaMacInitialization+0x664>)
 800f430:	f8c3 234c 	str.w	r2, [r3, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 800f434:	4b41      	ldr	r3, [pc, #260]	; (800f53c <LoRaMacInitialization+0x640>)
 800f436:	4a4b      	ldr	r2, [pc, #300]	; (800f564 <LoRaMacInitialization+0x668>)
 800f438:	f8c3 2354 	str.w	r2, [r3, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 800f43c:	4b3f      	ldr	r3, [pc, #252]	; (800f53c <LoRaMacInitialization+0x640>)
 800f43e:	4a4a      	ldr	r2, [pc, #296]	; (800f568 <LoRaMacInitialization+0x66c>)
 800f440:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 800f444:	4b3d      	ldr	r3, [pc, #244]	; (800f53c <LoRaMacInitialization+0x640>)
 800f446:	4a49      	ldr	r2, [pc, #292]	; (800f56c <LoRaMacInitialization+0x670>)
 800f448:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 800f44c:	4b3b      	ldr	r3, [pc, #236]	; (800f53c <LoRaMacInitialization+0x640>)
 800f44e:	4a48      	ldr	r2, [pc, #288]	; (800f570 <LoRaMacInitialization+0x674>)
 800f450:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 800f454:	4b47      	ldr	r3, [pc, #284]	; (800f574 <LoRaMacInitialization+0x678>)
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	4847      	ldr	r0, [pc, #284]	; (800f578 <LoRaMacInitialization+0x67c>)
 800f45a:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( EventSecureElementNvmCtxChanged ) != SECURE_ELEMENT_SUCCESS )
 800f45c:	4847      	ldr	r0, [pc, #284]	; (800f57c <LoRaMacInitialization+0x680>)
 800f45e:	f7fa fd7b 	bl	8009f58 <SecureElementInit>
 800f462:	4603      	mov	r3, r0
 800f464:	2b00      	cmp	r3, #0
 800f466:	d001      	beq.n	800f46c <LoRaMacInitialization+0x570>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800f468:	2311      	movs	r3, #17
 800f46a:	e062      	b.n	800f532 <LoRaMacInitialization+0x636>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( EventCryptoNvmCtxChanged ) != LORAMAC_CRYPTO_SUCCESS )
 800f46c:	4844      	ldr	r0, [pc, #272]	; (800f580 <LoRaMacInitialization+0x684>)
 800f46e:	f002 fabd 	bl	80119ec <LoRaMacCryptoInit>
 800f472:	4603      	mov	r3, r0
 800f474:	2b00      	cmp	r3, #0
 800f476:	d001      	beq.n	800f47c <LoRaMacInitialization+0x580>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800f478:	2311      	movs	r3, #17
 800f47a:	e05a      	b.n	800f532 <LoRaMacInitialization+0x636>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( EventCommandsNvmCtxChanged ) != LORAMAC_COMMANDS_SUCCESS )
 800f47c:	4841      	ldr	r0, [pc, #260]	; (800f584 <LoRaMacInitialization+0x688>)
 800f47e:	f001 fb99 	bl	8010bb4 <LoRaMacCommandsInit>
 800f482:	4603      	mov	r3, r0
 800f484:	2b00      	cmp	r3, #0
 800f486:	d001      	beq.n	800f48c <LoRaMacInitialization+0x590>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f488:	2313      	movs	r3, #19
 800f48a:	e052      	b.n	800f532 <LoRaMacInitialization+0x636>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( MacCtx.NvmCtx->MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 800f48c:	4b2b      	ldr	r3, [pc, #172]	; (800f53c <LoRaMacInitialization+0x640>)
 800f48e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f492:	3350      	adds	r3, #80	; 0x50
 800f494:	4618      	mov	r0, r3
 800f496:	f002 fb97 	bl	8011bc8 <LoRaMacCryptoSetMulticastReference>
 800f49a:	4603      	mov	r3, r0
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d001      	beq.n	800f4a4 <LoRaMacInitialization+0x5a8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800f4a0:	2311      	movs	r3, #17
 800f4a2:	e046      	b.n	800f532 <LoRaMacInitialization+0x636>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 800f4a4:	4b33      	ldr	r3, [pc, #204]	; (800f574 <LoRaMacInitialization+0x678>)
 800f4a6:	695b      	ldr	r3, [r3, #20]
 800f4a8:	4798      	blx	r3
 800f4aa:	4603      	mov	r3, r0
 800f4ac:	4618      	mov	r0, r3
 800f4ae:	f006 fe8f 	bl	80161d0 <srand1>

    Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 800f4b2:	4b30      	ldr	r3, [pc, #192]	; (800f574 <LoRaMacInitialization+0x678>)
 800f4b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f4b6:	4a21      	ldr	r2, [pc, #132]	; (800f53c <LoRaMacInitialization+0x640>)
 800f4b8:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 800f4bc:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 800f4c0:	4610      	mov	r0, r2
 800f4c2:	4798      	blx	r3
    Radio.Sleep( );
 800f4c4:	4b2b      	ldr	r3, [pc, #172]	; (800f574 <LoRaMacInitialization+0x678>)
 800f4c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f4c8:	4798      	blx	r3

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 800f4ca:	2300      	movs	r3, #0
 800f4cc:	647b      	str	r3, [r7, #68]	; 0x44
    classBCallbacks.MacProcessNotify = NULL;
 800f4ce:	2300      	movs	r3, #0
 800f4d0:	64bb      	str	r3, [r7, #72]	; 0x48
    if( callbacks != NULL )
 800f4d2:	693b      	ldr	r3, [r7, #16]
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d005      	beq.n	800f4e4 <LoRaMacInitialization+0x5e8>
    {
        classBCallbacks.GetTemperatureLevel = callbacks->GetTemperatureLevel;
 800f4d8:	693b      	ldr	r3, [r7, #16]
 800f4da:	685b      	ldr	r3, [r3, #4]
 800f4dc:	647b      	str	r3, [r7, #68]	; 0x44
        classBCallbacks.MacProcessNotify = callbacks->MacProcessNotify;
 800f4de:	693b      	ldr	r3, [r7, #16]
 800f4e0:	68db      	ldr	r3, [r3, #12]
 800f4e2:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 800f4e4:	4b28      	ldr	r3, [pc, #160]	; (800f588 <LoRaMacInitialization+0x68c>)
 800f4e6:	627b      	str	r3, [r7, #36]	; 0x24
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 800f4e8:	4b28      	ldr	r3, [pc, #160]	; (800f58c <LoRaMacInitialization+0x690>)
 800f4ea:	62bb      	str	r3, [r7, #40]	; 0x28
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 800f4ec:	4b28      	ldr	r3, [pc, #160]	; (800f590 <LoRaMacInitialization+0x694>)
 800f4ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 800f4f0:	4b28      	ldr	r3, [pc, #160]	; (800f594 <LoRaMacInitialization+0x698>)
 800f4f2:	633b      	str	r3, [r7, #48]	; 0x30
    classBParams.LoRaMacDevAddr = &MacCtx.NvmCtx->DevAddr;
 800f4f4:	4b11      	ldr	r3, [pc, #68]	; (800f53c <LoRaMacInitialization+0x640>)
 800f4f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f4fa:	334c      	adds	r3, #76	; 0x4c
 800f4fc:	637b      	str	r3, [r7, #52]	; 0x34
    classBParams.LoRaMacRegion = &MacCtx.NvmCtx->Region;
 800f4fe:	4b0f      	ldr	r3, [pc, #60]	; (800f53c <LoRaMacInitialization+0x640>)
 800f500:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f504:	63bb      	str	r3, [r7, #56]	; 0x38
    classBParams.LoRaMacParams = &MacCtx.NvmCtx->MacParams;
 800f506:	4b0d      	ldr	r3, [pc, #52]	; (800f53c <LoRaMacInitialization+0x640>)
 800f508:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f50c:	3384      	adds	r3, #132	; 0x84
 800f50e:	63fb      	str	r3, [r7, #60]	; 0x3c
    classBParams.MulticastChannels = &MacCtx.NvmCtx->MulticastChannelList[0];
 800f510:	4b0a      	ldr	r3, [pc, #40]	; (800f53c <LoRaMacInitialization+0x640>)
 800f512:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f516:	3350      	adds	r3, #80	; 0x50
 800f518:	643b      	str	r3, [r7, #64]	; 0x40

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );
 800f51a:	f107 0144 	add.w	r1, r7, #68	; 0x44
 800f51e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f522:	4a1d      	ldr	r2, [pc, #116]	; (800f598 <LoRaMacInitialization+0x69c>)
 800f524:	4618      	mov	r0, r3
 800f526:	f001 f92d 	bl	8010784 <LoRaMacClassBInit>

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800f52a:	2001      	movs	r0, #1
 800f52c:	f7fd f97c 	bl	800c828 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 800f530:	2300      	movs	r3, #0
}
 800f532:	4618      	mov	r0, r3
 800f534:	375c      	adds	r7, #92	; 0x5c
 800f536:	46bd      	mov	sp, r7
 800f538:	bd90      	pop	{r4, r7, pc}
 800f53a:	bf00      	nop
 800f53c:	200004f4 	.word	0x200004f4
 800f540:	0800cbc9 	.word	0x0800cbc9
 800f544:	2000085c 	.word	0x2000085c
 800f548:	0800cc3d 	.word	0x0800cc3d
 800f54c:	20000874 	.word	0x20000874
 800f550:	0800ccb1 	.word	0x0800ccb1
 800f554:	2000088c 	.word	0x2000088c
 800f558:	0800cd2d 	.word	0x0800cd2d
 800f55c:	200008ec 	.word	0x200008ec
 800f560:	0800b929 	.word	0x0800b929
 800f564:	0800b9a1 	.word	0x0800b9a1
 800f568:	0800ba79 	.word	0x0800ba79
 800f56c:	0800ba2d 	.word	0x0800ba2d
 800f570:	0800bab5 	.word	0x0800bab5
 800f574:	0801b4e4 	.word	0x0801b4e4
 800f578:	20000840 	.word	0x20000840
 800f57c:	0800eddf 	.word	0x0800eddf
 800f580:	0800edd1 	.word	0x0800edd1
 800f584:	0800eded 	.word	0x0800eded
 800f588:	20000958 	.word	0x20000958
 800f58c:	20000910 	.word	0x20000910
 800f590:	20000944 	.word	0x20000944
 800f594:	20000975 	.word	0x20000975
 800f598:	0800edfb 	.word	0x0800edfb

0800f59c <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 800f59c:	b480      	push	{r7}
 800f59e:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 800f5a0:	4b04      	ldr	r3, [pc, #16]	; (800f5b4 <LoRaMacStart+0x18>)
 800f5a2:	2200      	movs	r2, #0
 800f5a4:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    return LORAMAC_STATUS_OK;
 800f5a8:	2300      	movs	r3, #0
}
 800f5aa:	4618      	mov	r0, r3
 800f5ac:	46bd      	mov	sp, r7
 800f5ae:	bc80      	pop	{r7}
 800f5b0:	4770      	bx	lr
 800f5b2:	bf00      	nop
 800f5b4:	200004f4 	.word	0x200004f4

0800f5b8 <LoRaMacQueryTxPossible>:
    }
    return LORAMAC_STATUS_BUSY;
}

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 800f5b8:	b580      	push	{r7, lr}
 800f5ba:	b08a      	sub	sp, #40	; 0x28
 800f5bc:	af00      	add	r7, sp, #0
 800f5be:	4603      	mov	r3, r0
 800f5c0:	6039      	str	r1, [r7, #0]
 800f5c2:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800f5c4:	4b48      	ldr	r3, [pc, #288]	; (800f6e8 <LoRaMacQueryTxPossible+0x130>)
 800f5c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f5ce:	613b      	str	r3, [r7, #16]
    int8_t datarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 800f5d0:	4b45      	ldr	r3, [pc, #276]	; (800f6e8 <LoRaMacQueryTxPossible+0x130>)
 800f5d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5d6:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800f5da:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 800f5dc:	4b42      	ldr	r3, [pc, #264]	; (800f6e8 <LoRaMacQueryTxPossible+0x130>)
 800f5de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5e2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800f5e6:	73bb      	strb	r3, [r7, #14]
    size_t macCmdsSize = 0;
 800f5e8:	2300      	movs	r3, #0
 800f5ea:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 800f5ec:	683b      	ldr	r3, [r7, #0]
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d101      	bne.n	800f5f6 <LoRaMacQueryTxPossible+0x3e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f5f2:	2303      	movs	r3, #3
 800f5f4:	e074      	b.n	800f6e0 <LoRaMacQueryTxPossible+0x128>
    }

    // Setup ADR request
    adrNext.Version = MacCtx.NvmCtx->Version;
 800f5f6:	4b3c      	ldr	r3, [pc, #240]	; (800f6e8 <LoRaMacQueryTxPossible+0x130>)
 800f5f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5fc:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800f600:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = false;
 800f602:	2300      	movs	r3, #0
 800f604:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 800f606:	4b38      	ldr	r3, [pc, #224]	; (800f6e8 <LoRaMacQueryTxPossible+0x130>)
 800f608:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f60c:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800f610:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800f612:	4b35      	ldr	r3, [pc, #212]	; (800f6e8 <LoRaMacQueryTxPossible+0x130>)
 800f614:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f618:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f61c:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 800f61e:	4b32      	ldr	r3, [pc, #200]	; (800f6e8 <LoRaMacQueryTxPossible+0x130>)
 800f620:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 800f624:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 800f626:	4b30      	ldr	r3, [pc, #192]	; (800f6e8 <LoRaMacQueryTxPossible+0x130>)
 800f628:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 800f62c:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800f62e:	4b2e      	ldr	r3, [pc, #184]	; (800f6e8 <LoRaMacQueryTxPossible+0x130>)
 800f630:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f634:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800f638:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800f63c:	4b2a      	ldr	r3, [pc, #168]	; (800f6e8 <LoRaMacQueryTxPossible+0x130>)
 800f63e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f642:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800f646:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800f64a:	4b27      	ldr	r3, [pc, #156]	; (800f6e8 <LoRaMacQueryTxPossible+0x130>)
 800f64c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f650:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800f654:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 800f658:	4b23      	ldr	r3, [pc, #140]	; (800f6e8 <LoRaMacQueryTxPossible+0x130>)
 800f65a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f65e:	781b      	ldrb	r3, [r3, #0]
 800f660:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 800f664:	f107 0310 	add.w	r3, r7, #16
 800f668:	f107 020e 	add.w	r2, r7, #14
 800f66c:	f107 010f 	add.w	r1, r7, #15
 800f670:	f107 0014 	add.w	r0, r7, #20
 800f674:	f001 f86e 	bl	8010754 <LoRaMacAdrCalcNext>

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800f678:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f67c:	4618      	mov	r0, r3
 800f67e:	f7fd fcbb 	bl	800cff8 <GetMaxAppPayloadWithoutFOptsLength>
 800f682:	4603      	mov	r3, r0
 800f684:	461a      	mov	r2, r3
 800f686:	683b      	ldr	r3, [r7, #0]
 800f688:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800f68a:	f107 0308 	add.w	r3, r7, #8
 800f68e:	4618      	mov	r0, r3
 800f690:	f001 fb94 	bl	8010dbc <LoRaMacCommandsGetSizeSerializedCmds>
 800f694:	4603      	mov	r3, r0
 800f696:	2b00      	cmp	r3, #0
 800f698:	d001      	beq.n	800f69e <LoRaMacQueryTxPossible+0xe6>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f69a:	2313      	movs	r3, #19
 800f69c:	e020      	b.n	800f6e0 <LoRaMacQueryTxPossible+0x128>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 800f69e:	68bb      	ldr	r3, [r7, #8]
 800f6a0:	2b0f      	cmp	r3, #15
 800f6a2:	d819      	bhi.n	800f6d8 <LoRaMacQueryTxPossible+0x120>
 800f6a4:	683b      	ldr	r3, [r7, #0]
 800f6a6:	785b      	ldrb	r3, [r3, #1]
 800f6a8:	461a      	mov	r2, r3
 800f6aa:	68bb      	ldr	r3, [r7, #8]
 800f6ac:	429a      	cmp	r2, r3
 800f6ae:	d313      	bcc.n	800f6d8 <LoRaMacQueryTxPossible+0x120>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 800f6b0:	683b      	ldr	r3, [r7, #0]
 800f6b2:	785a      	ldrb	r2, [r3, #1]
 800f6b4:	68bb      	ldr	r3, [r7, #8]
 800f6b6:	b2db      	uxtb	r3, r3
 800f6b8:	1ad3      	subs	r3, r2, r3
 800f6ba:	b2da      	uxtb	r2, r3
 800f6bc:	683b      	ldr	r3, [r7, #0]
 800f6be:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 800f6c0:	683b      	ldr	r3, [r7, #0]
 800f6c2:	785b      	ldrb	r3, [r3, #1]
 800f6c4:	4619      	mov	r1, r3
 800f6c6:	79fa      	ldrb	r2, [r7, #7]
 800f6c8:	68bb      	ldr	r3, [r7, #8]
 800f6ca:	4413      	add	r3, r2
 800f6cc:	4299      	cmp	r1, r3
 800f6ce:	d301      	bcc.n	800f6d4 <LoRaMacQueryTxPossible+0x11c>
        {
            return LORAMAC_STATUS_OK;
 800f6d0:	2300      	movs	r3, #0
 800f6d2:	e005      	b.n	800f6e0 <LoRaMacQueryTxPossible+0x128>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 800f6d4:	2308      	movs	r3, #8
 800f6d6:	e003      	b.n	800f6e0 <LoRaMacQueryTxPossible+0x128>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 800f6d8:	683b      	ldr	r3, [r7, #0]
 800f6da:	2200      	movs	r2, #0
 800f6dc:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 800f6de:	2308      	movs	r3, #8
    }
}
 800f6e0:	4618      	mov	r0, r3
 800f6e2:	3728      	adds	r7, #40	; 0x28
 800f6e4:	46bd      	mov	sp, r7
 800f6e6:	bd80      	pop	{r7, pc}
 800f6e8:	200004f4 	.word	0x200004f4

0800f6ec <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 800f6ec:	b590      	push	{r4, r7, lr}
 800f6ee:	b087      	sub	sp, #28
 800f6f0:	af00      	add	r7, sp, #0
 800f6f2:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800f6f4:	2300      	movs	r3, #0
 800f6f6:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d101      	bne.n	800f702 <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f6fe:	2303      	movs	r3, #3
 800f700:	e186      	b.n	800fa10 <LoRaMacMibGetRequestConfirm+0x324>
    }

    switch( mibGet->Type )
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	781b      	ldrb	r3, [r3, #0]
 800f706:	2b28      	cmp	r3, #40	; 0x28
 800f708:	f200 817b 	bhi.w	800fa02 <LoRaMacMibGetRequestConfirm+0x316>
 800f70c:	a201      	add	r2, pc, #4	; (adr r2, 800f714 <LoRaMacMibGetRequestConfirm+0x28>)
 800f70e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f712:	bf00      	nop
 800f714:	0800f7b9 	.word	0x0800f7b9
 800f718:	0800f7c9 	.word	0x0800f7c9
 800f71c:	0800f7d9 	.word	0x0800f7d9
 800f720:	0800f7e5 	.word	0x0800f7e5
 800f724:	0800f7f1 	.word	0x0800f7f1
 800f728:	0800f801 	.word	0x0800f801
 800f72c:	0800f80f 	.word	0x0800f80f
 800f730:	0800fa03 	.word	0x0800fa03
 800f734:	0800fa03 	.word	0x0800fa03
 800f738:	0800fa03 	.word	0x0800fa03
 800f73c:	0800fa03 	.word	0x0800fa03
 800f740:	0800fa03 	.word	0x0800fa03
 800f744:	0800fa03 	.word	0x0800fa03
 800f748:	0800fa03 	.word	0x0800fa03
 800f74c:	0800fa03 	.word	0x0800fa03
 800f750:	0800f81d 	.word	0x0800f81d
 800f754:	0800f82d 	.word	0x0800f82d
 800f758:	0800f83d 	.word	0x0800f83d
 800f75c:	0800f861 	.word	0x0800f861
 800f760:	0800f877 	.word	0x0800f877
 800f764:	0800f88d 	.word	0x0800f88d
 800f768:	0800f8a3 	.word	0x0800f8a3
 800f76c:	0800f8dd 	.word	0x0800f8dd
 800f770:	0800f8b9 	.word	0x0800f8b9
 800f774:	0800f901 	.word	0x0800f901
 800f778:	0800f911 	.word	0x0800f911
 800f77c:	0800f921 	.word	0x0800f921
 800f780:	0800f931 	.word	0x0800f931
 800f784:	0800f941 	.word	0x0800f941
 800f788:	0800f951 	.word	0x0800f951
 800f78c:	0800f961 	.word	0x0800f961
 800f790:	0800f971 	.word	0x0800f971
 800f794:	0800f991 	.word	0x0800f991
 800f798:	0800f981 	.word	0x0800f981
 800f79c:	0800f9a1 	.word	0x0800f9a1
 800f7a0:	0800f9b1 	.word	0x0800f9b1
 800f7a4:	0800f9c1 	.word	0x0800f9c1
 800f7a8:	0800f9dd 	.word	0x0800f9dd
 800f7ac:	0800f9d1 	.word	0x0800f9d1
 800f7b0:	0800fa03 	.word	0x0800fa03
 800f7b4:	0800f9eb 	.word	0x0800f9eb
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = MacCtx.NvmCtx->DeviceClass;
 800f7b8:	4b97      	ldr	r3, [pc, #604]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f7ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f7be:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	711a      	strb	r2, [r3, #4]
            break;
 800f7c6:	e122      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = MacCtx.NvmCtx->NetworkActivation;
 800f7c8:	4b93      	ldr	r3, [pc, #588]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f7ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f7ce:	f893 2164 	ldrb.w	r2, [r3, #356]	; 0x164
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	711a      	strb	r2, [r3, #4]
            break;
 800f7d6:	e11a      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 800f7d8:	f7fa ff9e 	bl	800a718 <SecureElementGetDevEui>
 800f7dc:	4602      	mov	r2, r0
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	605a      	str	r2, [r3, #4]
            break;
 800f7e2:	e114      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 800f7e4:	f7fa ffbc 	bl	800a760 <SecureElementGetJoinEui>
 800f7e8:	4602      	mov	r2, r0
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	605a      	str	r2, [r3, #4]
            break;
 800f7ee:	e10e      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = MacCtx.NvmCtx->AdrCtrlOn;
 800f7f0:	4b89      	ldr	r3, [pc, #548]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f7f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f7f6:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	711a      	strb	r2, [r3, #4]
            break;
 800f7fe:	e106      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = MacCtx.NvmCtx->NetID;
 800f800:	4b85      	ldr	r3, [pc, #532]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f802:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f806:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	605a      	str	r2, [r3, #4]
            break;
 800f80c:	e0ff      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = MacCtx.NvmCtx->DevAddr;
 800f80e:	4b82      	ldr	r3, [pc, #520]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f810:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f814:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	605a      	str	r2, [r3, #4]
            break;
 800f81a:	e0f8      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = MacCtx.NvmCtx->PublicNetwork;
 800f81c:	4b7e      	ldr	r3, [pc, #504]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f81e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f822:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	711a      	strb	r2, [r3, #4]
            break;
 800f82a:	e0f0      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800f82c:	4b7a      	ldr	r3, [pc, #488]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f82e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f832:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	711a      	strb	r2, [r3, #4]
            break;
 800f83a:	e0e8      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 800f83c:	231d      	movs	r3, #29
 800f83e:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f840:	4b75      	ldr	r3, [pc, #468]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f842:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f846:	781b      	ldrb	r3, [r3, #0]
 800f848:	f107 0210 	add.w	r2, r7, #16
 800f84c:	4611      	mov	r1, r2
 800f84e:	4618      	mov	r0, r3
 800f850:	f002 ffad 	bl	80127ae <RegionGetPhyParam>
 800f854:	4603      	mov	r3, r0
 800f856:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 800f858:	68fa      	ldr	r2, [r7, #12]
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	605a      	str	r2, [r3, #4]
            break;
 800f85e:	e0d6      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 800f860:	4b6d      	ldr	r3, [pc, #436]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f862:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	3304      	adds	r3, #4
 800f86a:	32a8      	adds	r2, #168	; 0xa8
 800f86c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f870:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800f874:	e0cb      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 800f876:	4b68      	ldr	r3, [pc, #416]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f878:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	3304      	adds	r3, #4
 800f880:	3228      	adds	r2, #40	; 0x28
 800f882:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f886:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800f88a:	e0c0      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParams.RxCChannel;
 800f88c:	4b62      	ldr	r3, [pc, #392]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f88e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	3304      	adds	r3, #4
 800f896:	32b0      	adds	r2, #176	; 0xb0
 800f898:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f89c:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800f8a0:	e0b5      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 800f8a2:	4b5d      	ldr	r3, [pc, #372]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f8a4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	3304      	adds	r3, #4
 800f8ac:	3230      	adds	r2, #48	; 0x30
 800f8ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f8b2:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800f8b6:	e0aa      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 800f8b8:	231b      	movs	r3, #27
 800f8ba:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f8bc:	4b56      	ldr	r3, [pc, #344]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f8be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8c2:	781b      	ldrb	r3, [r3, #0]
 800f8c4:	f107 0210 	add.w	r2, r7, #16
 800f8c8:	4611      	mov	r1, r2
 800f8ca:	4618      	mov	r0, r3
 800f8cc:	f002 ff6f 	bl	80127ae <RegionGetPhyParam>
 800f8d0:	4603      	mov	r3, r0
 800f8d2:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 800f8d4:	68fa      	ldr	r2, [r7, #12]
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	605a      	str	r2, [r3, #4]
            break;
 800f8da:	e098      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 800f8dc:	231a      	movs	r3, #26
 800f8de:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f8e0:	4b4d      	ldr	r3, [pc, #308]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f8e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8e6:	781b      	ldrb	r3, [r3, #0]
 800f8e8:	f107 0210 	add.w	r2, r7, #16
 800f8ec:	4611      	mov	r1, r2
 800f8ee:	4618      	mov	r0, r3
 800f8f0:	f002 ff5d 	bl	80127ae <RegionGetPhyParam>
 800f8f4:	4603      	mov	r3, r0
 800f8f6:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 800f8f8:	68fa      	ldr	r2, [r7, #12]
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	605a      	str	r2, [r3, #4]
            break;
 800f8fe:	e086      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 800f900:	4b45      	ldr	r3, [pc, #276]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f902:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f906:	f893 20a4 	ldrb.w	r2, [r3, #164]	; 0xa4
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	711a      	strb	r2, [r3, #4]
            break;
 800f90e:	e07e      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = MacCtx.NvmCtx->MacParams.MaxRxWindow;
 800f910:	4b41      	ldr	r3, [pc, #260]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f912:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f916:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	605a      	str	r2, [r3, #4]
            break;
 800f91e:	e076      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = MacCtx.NvmCtx->MacParams.ReceiveDelay1;
 800f920:	4b3d      	ldr	r3, [pc, #244]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f922:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f926:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	605a      	str	r2, [r3, #4]
            break;
 800f92e:	e06e      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay2;
 800f930:	4b39      	ldr	r3, [pc, #228]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f932:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f936:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	605a      	str	r2, [r3, #4]
            break;
 800f93e:	e066      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1;
 800f940:	4b35      	ldr	r3, [pc, #212]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f942:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f946:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	605a      	str	r2, [r3, #4]
            break;
 800f94e:	e05e      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2;
 800f950:	4b31      	ldr	r3, [pc, #196]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f952:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f956:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	605a      	str	r2, [r3, #4]
            break;
 800f95e:	e056      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 800f960:	4b2d      	ldr	r3, [pc, #180]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f962:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f966:	f993 2005 	ldrsb.w	r2, [r3, #5]
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	711a      	strb	r2, [r3, #4]
            break;
 800f96e:	e04e      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800f970:	4b29      	ldr	r3, [pc, #164]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f972:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f976:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	711a      	strb	r2, [r3, #4]
            break;
 800f97e:	e046      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 800f980:	4b25      	ldr	r3, [pc, #148]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f982:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f986:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	711a      	strb	r2, [r3, #4]
            break;
 800f98e:	e03e      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800f990:	4b21      	ldr	r3, [pc, #132]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f992:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f996:	f993 2084 	ldrsb.w	r2, [r3, #132]	; 0x84
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	711a      	strb	r2, [r3, #4]
            break;
 800f99e:	e036      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = MacCtx.NvmCtx->MacParams.SystemMaxRxError;
 800f9a0:	4b1d      	ldr	r3, [pc, #116]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f9a2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f9a6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	605a      	str	r2, [r3, #4]
            break;
 800f9ae:	e02e      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = MacCtx.NvmCtx->MacParams.MinRxSymbols;
 800f9b0:	4b19      	ldr	r3, [pc, #100]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f9b2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f9b6:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	711a      	strb	r2, [r3, #4]
            break;
 800f9be:	e026      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 800f9c0:	4b15      	ldr	r3, [pc, #84]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f9c2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f9c6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	605a      	str	r2, [r3, #4]
            break;
 800f9ce:	e01e      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = GetCtxs( );
 800f9d0:	f7fe ffa2 	bl	800e918 <GetCtxs>
 800f9d4:	4602      	mov	r2, r0
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	605a      	str	r2, [r3, #4]
            break;
 800f9da:	e018      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 800f9dc:	4b0e      	ldr	r3, [pc, #56]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f9de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f9e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	605a      	str	r2, [r3, #4]
            break;
 800f9e8:	e011      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = MacCtx.NvmCtx->Version;
 800f9ea:	4b0b      	ldr	r3, [pc, #44]	; (800fa18 <LoRaMacMibGetRequestConfirm+0x32c>)
 800f9ec:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 800f9f6:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 800f9f8:	687c      	ldr	r4, [r7, #4]
 800f9fa:	f003 f91d 	bl	8012c38 <RegionGetVersion>
 800f9fe:	60a0      	str	r0, [r4, #8]
            break;
 800fa00:	e005      	b.n	800fa0e <LoRaMacMibGetRequestConfirm+0x322>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 800fa02:	6878      	ldr	r0, [r7, #4]
 800fa04:	f000 ff69 	bl	80108da <LoRaMacClassBMibGetRequestConfirm>
 800fa08:	4603      	mov	r3, r0
 800fa0a:	75fb      	strb	r3, [r7, #23]
            break;
 800fa0c:	bf00      	nop
        }
    }
    return status;
 800fa0e:	7dfb      	ldrb	r3, [r7, #23]
}
 800fa10:	4618      	mov	r0, r3
 800fa12:	371c      	adds	r7, #28
 800fa14:	46bd      	mov	sp, r7
 800fa16:	bd90      	pop	{r4, r7, pc}
 800fa18:	200004f4 	.word	0x200004f4

0800fa1c <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 800fa1c:	b580      	push	{r7, lr}
 800fa1e:	b086      	sub	sp, #24
 800fa20:	af00      	add	r7, sp, #0
 800fa22:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800fa24:	2300      	movs	r3, #0
 800fa26:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d101      	bne.n	800fa32 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800fa2e:	2303      	movs	r3, #3
 800fa30:	e379      	b.n	8010126 <LoRaMacMibSetRequestConfirm+0x70a>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 800fa32:	4bbb      	ldr	r3, [pc, #748]	; (800fd20 <LoRaMacMibSetRequestConfirm+0x304>)
 800fa34:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800fa38:	f003 0302 	and.w	r3, r3, #2
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d001      	beq.n	800fa44 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 800fa40:	2301      	movs	r3, #1
 800fa42:	e370      	b.n	8010126 <LoRaMacMibSetRequestConfirm+0x70a>
    }

    switch( mibSet->Type )
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	781b      	ldrb	r3, [r3, #0]
 800fa48:	2b27      	cmp	r3, #39	; 0x27
 800fa4a:	f200 8346 	bhi.w	80100da <LoRaMacMibSetRequestConfirm+0x6be>
 800fa4e:	a201      	add	r2, pc, #4	; (adr r2, 800fa54 <LoRaMacMibSetRequestConfirm+0x38>)
 800fa50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa54:	0800faf5 	.word	0x0800faf5
 800fa58:	0800fb05 	.word	0x0800fb05
 800fa5c:	0800fb23 	.word	0x0800fb23
 800fa60:	0800fb3b 	.word	0x0800fb3b
 800fa64:	0800fb53 	.word	0x0800fb53
 800fa68:	0800fb63 	.word	0x0800fb63
 800fa6c:	0800fb71 	.word	0x0800fb71
 800fa70:	0800fb7f 	.word	0x0800fb7f
 800fa74:	0800fba5 	.word	0x0800fba5
 800fa78:	0800fbcb 	.word	0x0800fbcb
 800fa7c:	0800fbf1 	.word	0x0800fbf1
 800fa80:	0800fc17 	.word	0x0800fc17
 800fa84:	0800fc3d 	.word	0x0800fc3d
 800fa88:	0800fc63 	.word	0x0800fc63
 800fa8c:	0800fc89 	.word	0x0800fc89
 800fa90:	0800fcaf 	.word	0x0800fcaf
 800fa94:	0800fcd7 	.word	0x0800fcd7
 800fa98:	080100db 	.word	0x080100db
 800fa9c:	0800fce7 	.word	0x0800fce7
 800faa0:	0800fd6b 	.word	0x0800fd6b
 800faa4:	0800fdb5 	.word	0x0800fdb5
 800faa8:	0800fe29 	.word	0x0800fe29
 800faac:	0800fea5 	.word	0x0800fea5
 800fab0:	0800fe73 	.word	0x0800fe73
 800fab4:	0800fed7 	.word	0x0800fed7
 800fab8:	0800fefd 	.word	0x0800fefd
 800fabc:	0800ff0d 	.word	0x0800ff0d
 800fac0:	0800ff1d 	.word	0x0800ff1d
 800fac4:	0800ff2d 	.word	0x0800ff2d
 800fac8:	0800ff3d 	.word	0x0800ff3d
 800facc:	0800ff4d 	.word	0x0800ff4d
 800fad0:	0800ff83 	.word	0x0800ff83
 800fad4:	0800fffd 	.word	0x0800fffd
 800fad8:	0800ffc7 	.word	0x0800ffc7
 800fadc:	0801003d 	.word	0x0801003d
 800fae0:	08010057 	.word	0x08010057
 800fae4:	08010071 	.word	0x08010071
 800fae8:	08010081 	.word	0x08010081
 800faec:	0801008f 	.word	0x0801008f
 800faf0:	080100ad 	.word	0x080100ad
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	791b      	ldrb	r3, [r3, #4]
 800faf8:	4618      	mov	r0, r3
 800fafa:	f7fd f98f 	bl	800ce1c <SwitchClass>
 800fafe:	4603      	mov	r3, r0
 800fb00:	75fb      	strb	r3, [r7, #23]
            break;
 800fb02:	e30b      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	791b      	ldrb	r3, [r3, #4]
 800fb08:	2b02      	cmp	r3, #2
 800fb0a:	d007      	beq.n	800fb1c <LoRaMacMibSetRequestConfirm+0x100>
            {
                MacCtx.NvmCtx->NetworkActivation = mibSet->Param.NetworkActivation;
 800fb0c:	4b84      	ldr	r3, [pc, #528]	; (800fd20 <LoRaMacMibSetRequestConfirm+0x304>)
 800fb0e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fb12:	687a      	ldr	r2, [r7, #4]
 800fb14:	7912      	ldrb	r2, [r2, #4]
 800fb16:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800fb1a:	e2ff      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fb1c:	2303      	movs	r3, #3
 800fb1e:	75fb      	strb	r3, [r7, #23]
            break;
 800fb20:	e2fc      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	685b      	ldr	r3, [r3, #4]
 800fb26:	4618      	mov	r0, r3
 800fb28:	f7fa fddc 	bl	800a6e4 <SecureElementSetDevEui>
 800fb2c:	4603      	mov	r3, r0
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	f000 82d9 	beq.w	80100e6 <LoRaMacMibSetRequestConfirm+0x6ca>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fb34:	2303      	movs	r3, #3
 800fb36:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fb38:	e2d5      	b.n	80100e6 <LoRaMacMibSetRequestConfirm+0x6ca>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	685b      	ldr	r3, [r3, #4]
 800fb3e:	4618      	mov	r0, r3
 800fb40:	f7fa fdf4 	bl	800a72c <SecureElementSetJoinEui>
 800fb44:	4603      	mov	r3, r0
 800fb46:	2b00      	cmp	r3, #0
 800fb48:	f000 82cf 	beq.w	80100ea <LoRaMacMibSetRequestConfirm+0x6ce>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fb4c:	2303      	movs	r3, #3
 800fb4e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fb50:	e2cb      	b.n	80100ea <LoRaMacMibSetRequestConfirm+0x6ce>
        }
        case MIB_ADR:
        {
            MacCtx.NvmCtx->AdrCtrlOn = mibSet->Param.AdrEnable;
 800fb52:	4b73      	ldr	r3, [pc, #460]	; (800fd20 <LoRaMacMibSetRequestConfirm+0x304>)
 800fb54:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fb58:	687a      	ldr	r2, [r7, #4]
 800fb5a:	7912      	ldrb	r2, [r2, #4]
 800fb5c:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
            break;
 800fb60:	e2dc      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NET_ID:
        {
            MacCtx.NvmCtx->NetID = mibSet->Param.NetID;
 800fb62:	4b6f      	ldr	r3, [pc, #444]	; (800fd20 <LoRaMacMibSetRequestConfirm+0x304>)
 800fb64:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fb68:	687a      	ldr	r2, [r7, #4]
 800fb6a:	6852      	ldr	r2, [r2, #4]
 800fb6c:	649a      	str	r2, [r3, #72]	; 0x48
            break;
 800fb6e:	e2d5      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEV_ADDR:
        {
            MacCtx.NvmCtx->DevAddr = mibSet->Param.DevAddr;
 800fb70:	4b6b      	ldr	r3, [pc, #428]	; (800fd20 <LoRaMacMibSetRequestConfirm+0x304>)
 800fb72:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fb76:	687a      	ldr	r2, [r7, #4]
 800fb78:	6852      	ldr	r2, [r2, #4]
 800fb7a:	64da      	str	r2, [r3, #76]	; 0x4c
            break;
 800fb7c:	e2ce      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	685b      	ldr	r3, [r3, #4]
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d00b      	beq.n	800fb9e <LoRaMacMibSetRequestConfirm+0x182>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	685b      	ldr	r3, [r3, #4]
 800fb8a:	4619      	mov	r1, r3
 800fb8c:	2000      	movs	r0, #0
 800fb8e:	f002 f833 	bl	8011bf8 <LoRaMacCryptoSetKey>
 800fb92:	4603      	mov	r3, r0
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	f000 82aa 	beq.w	80100ee <LoRaMacMibSetRequestConfirm+0x6d2>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fb9a:	2311      	movs	r3, #17
 800fb9c:	e2c3      	b.n	8010126 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fb9e:	2303      	movs	r3, #3
 800fba0:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fba2:	e2a4      	b.n	80100ee <LoRaMacMibSetRequestConfirm+0x6d2>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	685b      	ldr	r3, [r3, #4]
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	d00b      	beq.n	800fbc4 <LoRaMacMibSetRequestConfirm+0x1a8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	685b      	ldr	r3, [r3, #4]
 800fbb0:	4619      	mov	r1, r3
 800fbb2:	2001      	movs	r0, #1
 800fbb4:	f002 f820 	bl	8011bf8 <LoRaMacCryptoSetKey>
 800fbb8:	4603      	mov	r3, r0
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	f000 8299 	beq.w	80100f2 <LoRaMacMibSetRequestConfirm+0x6d6>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fbc0:	2311      	movs	r3, #17
 800fbc2:	e2b0      	b.n	8010126 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fbc4:	2303      	movs	r3, #3
 800fbc6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fbc8:	e293      	b.n	80100f2 <LoRaMacMibSetRequestConfirm+0x6d6>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	685b      	ldr	r3, [r3, #4]
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d00b      	beq.n	800fbea <LoRaMacMibSetRequestConfirm+0x1ce>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	685b      	ldr	r3, [r3, #4]
 800fbd6:	4619      	mov	r1, r3
 800fbd8:	2002      	movs	r0, #2
 800fbda:	f002 f80d 	bl	8011bf8 <LoRaMacCryptoSetKey>
 800fbde:	4603      	mov	r3, r0
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	f000 8288 	beq.w	80100f6 <LoRaMacMibSetRequestConfirm+0x6da>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fbe6:	2311      	movs	r3, #17
 800fbe8:	e29d      	b.n	8010126 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fbea:	2303      	movs	r3, #3
 800fbec:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fbee:	e282      	b.n	80100f6 <LoRaMacMibSetRequestConfirm+0x6da>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	685b      	ldr	r3, [r3, #4]
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d00b      	beq.n	800fc10 <LoRaMacMibSetRequestConfirm+0x1f4>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	685b      	ldr	r3, [r3, #4]
 800fbfc:	4619      	mov	r1, r3
 800fbfe:	2003      	movs	r0, #3
 800fc00:	f001 fffa 	bl	8011bf8 <LoRaMacCryptoSetKey>
 800fc04:	4603      	mov	r3, r0
 800fc06:	2b00      	cmp	r3, #0
 800fc08:	f000 8277 	beq.w	80100fa <LoRaMacMibSetRequestConfirm+0x6de>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fc0c:	2311      	movs	r3, #17
 800fc0e:	e28a      	b.n	8010126 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fc10:	2303      	movs	r3, #3
 800fc12:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fc14:	e271      	b.n	80100fa <LoRaMacMibSetRequestConfirm+0x6de>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	685b      	ldr	r3, [r3, #4]
 800fc1a:	2b00      	cmp	r3, #0
 800fc1c:	d00b      	beq.n	800fc36 <LoRaMacMibSetRequestConfirm+0x21a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	685b      	ldr	r3, [r3, #4]
 800fc22:	4619      	mov	r1, r3
 800fc24:	207f      	movs	r0, #127	; 0x7f
 800fc26:	f001 ffe7 	bl	8011bf8 <LoRaMacCryptoSetKey>
 800fc2a:	4603      	mov	r3, r0
 800fc2c:	2b00      	cmp	r3, #0
 800fc2e:	f000 8266 	beq.w	80100fe <LoRaMacMibSetRequestConfirm+0x6e2>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fc32:	2311      	movs	r3, #17
 800fc34:	e277      	b.n	8010126 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fc36:	2303      	movs	r3, #3
 800fc38:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fc3a:	e260      	b.n	80100fe <LoRaMacMibSetRequestConfirm+0x6e2>
        }
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	685b      	ldr	r3, [r3, #4]
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d00b      	beq.n	800fc5c <LoRaMacMibSetRequestConfirm+0x240>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	685b      	ldr	r3, [r3, #4]
 800fc48:	4619      	mov	r1, r3
 800fc4a:	2080      	movs	r0, #128	; 0x80
 800fc4c:	f001 ffd4 	bl	8011bf8 <LoRaMacCryptoSetKey>
 800fc50:	4603      	mov	r3, r0
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	f000 8255 	beq.w	8010102 <LoRaMacMibSetRequestConfirm+0x6e6>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fc58:	2311      	movs	r3, #17
 800fc5a:	e264      	b.n	8010126 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fc5c:	2303      	movs	r3, #3
 800fc5e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fc60:	e24f      	b.n	8010102 <LoRaMacMibSetRequestConfirm+0x6e6>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	685b      	ldr	r3, [r3, #4]
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d00b      	beq.n	800fc82 <LoRaMacMibSetRequestConfirm+0x266>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	685b      	ldr	r3, [r3, #4]
 800fc6e:	4619      	mov	r1, r3
 800fc70:	2081      	movs	r0, #129	; 0x81
 800fc72:	f001 ffc1 	bl	8011bf8 <LoRaMacCryptoSetKey>
 800fc76:	4603      	mov	r3, r0
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	f000 8244 	beq.w	8010106 <LoRaMacMibSetRequestConfirm+0x6ea>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fc7e:	2311      	movs	r3, #17
 800fc80:	e251      	b.n	8010126 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fc82:	2303      	movs	r3, #3
 800fc84:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fc86:	e23e      	b.n	8010106 <LoRaMacMibSetRequestConfirm+0x6ea>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	685b      	ldr	r3, [r3, #4]
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d00b      	beq.n	800fca8 <LoRaMacMibSetRequestConfirm+0x28c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	685b      	ldr	r3, [r3, #4]
 800fc94:	4619      	mov	r1, r3
 800fc96:	2082      	movs	r0, #130	; 0x82
 800fc98:	f001 ffae 	bl	8011bf8 <LoRaMacCryptoSetKey>
 800fc9c:	4603      	mov	r3, r0
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	f000 8233 	beq.w	801010a <LoRaMacMibSetRequestConfirm+0x6ee>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fca4:	2311      	movs	r3, #17
 800fca6:	e23e      	b.n	8010126 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fca8:	2303      	movs	r3, #3
 800fcaa:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fcac:	e22d      	b.n	801010a <LoRaMacMibSetRequestConfirm+0x6ee>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        case MIB_PUBLIC_NETWORK:
        {
            MacCtx.NvmCtx->PublicNetwork = mibSet->Param.EnablePublicNetwork;
 800fcae:	4b1c      	ldr	r3, [pc, #112]	; (800fd20 <LoRaMacMibSetRequestConfirm+0x304>)
 800fcb0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fcb4:	687a      	ldr	r2, [r7, #4]
 800fcb6:	7912      	ldrb	r2, [r2, #4]
 800fcb8:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
            Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 800fcbc:	4b19      	ldr	r3, [pc, #100]	; (800fd24 <LoRaMacMibSetRequestConfirm+0x308>)
 800fcbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fcc0:	4a17      	ldr	r2, [pc, #92]	; (800fd20 <LoRaMacMibSetRequestConfirm+0x304>)
 800fcc2:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 800fcc6:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 800fcca:	4610      	mov	r0, r2
 800fccc:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 800fcce:	4b15      	ldr	r3, [pc, #84]	; (800fd24 <LoRaMacMibSetRequestConfirm+0x308>)
 800fcd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fcd2:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 800fcd4:	e222      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_REPEATER_SUPPORT:
        {
            MacCtx.NvmCtx->RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 800fcd6:	4b12      	ldr	r3, [pc, #72]	; (800fd20 <LoRaMacMibSetRequestConfirm+0x304>)
 800fcd8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fcdc:	687a      	ldr	r2, [r7, #4]
 800fcde:	7912      	ldrb	r2, [r2, #4]
 800fce0:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
            break;
 800fce4:	e21a      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	7a1b      	ldrb	r3, [r3, #8]
 800fcea:	b25b      	sxtb	r3, r3
 800fcec:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800fcee:	4b0c      	ldr	r3, [pc, #48]	; (800fd20 <LoRaMacMibSetRequestConfirm+0x304>)
 800fcf0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fcf4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800fcf8:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) != true )
 800fcfa:	4b09      	ldr	r3, [pc, #36]	; (800fd20 <LoRaMacMibSetRequestConfirm+0x304>)
 800fcfc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd00:	781b      	ldrb	r3, [r3, #0]
 800fd02:	f107 0108 	add.w	r1, r7, #8
 800fd06:	2207      	movs	r2, #7
 800fd08:	4618      	mov	r0, r3
 800fd0a:	f002 fdbc 	bl	8012886 <RegionVerify>
 800fd0e:	4603      	mov	r3, r0
 800fd10:	f083 0301 	eor.w	r3, r3, #1
 800fd14:	b2db      	uxtb	r3, r3
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d006      	beq.n	800fd28 <LoRaMacMibSetRequestConfirm+0x30c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fd1a:	2303      	movs	r3, #3
 800fd1c:	75fb      	strb	r3, [r7, #23]
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 800fd1e:	e1fd      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
 800fd20:	200004f4 	.word	0x200004f4
 800fd24:	0801b4e4 	.word	0x0801b4e4
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	685b      	ldr	r3, [r3, #4]
 800fd2c:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_FREQUENCY ) != true )
 800fd2e:	4bc1      	ldr	r3, [pc, #772]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800fd30:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd34:	781b      	ldrb	r3, [r3, #0]
 800fd36:	f107 0108 	add.w	r1, r7, #8
 800fd3a:	2200      	movs	r2, #0
 800fd3c:	4618      	mov	r0, r3
 800fd3e:	f002 fda2 	bl	8012886 <RegionVerify>
 800fd42:	4603      	mov	r3, r0
 800fd44:	f083 0301 	eor.w	r3, r3, #1
 800fd48:	b2db      	uxtb	r3, r3
 800fd4a:	2b00      	cmp	r3, #0
 800fd4c:	d002      	beq.n	800fd54 <LoRaMacMibSetRequestConfirm+0x338>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fd4e:	2303      	movs	r3, #3
 800fd50:	75fb      	strb	r3, [r7, #23]
            break;
 800fd52:	e1e3      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 800fd54:	4bb7      	ldr	r3, [pc, #732]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800fd56:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd5a:	687a      	ldr	r2, [r7, #4]
 800fd5c:	33a8      	adds	r3, #168	; 0xa8
 800fd5e:	3204      	adds	r2, #4
 800fd60:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fd64:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800fd68:	e1d8      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	7a1b      	ldrb	r3, [r3, #8]
 800fd6e:	b25b      	sxtb	r3, r3
 800fd70:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800fd72:	4bb0      	ldr	r3, [pc, #704]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800fd74:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd78:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800fd7c:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 800fd7e:	4bad      	ldr	r3, [pc, #692]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800fd80:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd84:	781b      	ldrb	r3, [r3, #0]
 800fd86:	f107 0108 	add.w	r1, r7, #8
 800fd8a:	2207      	movs	r2, #7
 800fd8c:	4618      	mov	r0, r3
 800fd8e:	f002 fd7a 	bl	8012886 <RegionVerify>
 800fd92:	4603      	mov	r3, r0
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d00a      	beq.n	800fdae <LoRaMacMibSetRequestConfirm+0x392>
            {
                MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 800fd98:	4ba6      	ldr	r3, [pc, #664]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800fd9a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd9e:	687a      	ldr	r2, [r7, #4]
 800fda0:	3328      	adds	r3, #40	; 0x28
 800fda2:	3204      	adds	r2, #4
 800fda4:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fda8:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800fdac:	e1b6      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fdae:	2303      	movs	r3, #3
 800fdb0:	75fb      	strb	r3, [r7, #23]
            break;
 800fdb2:	e1b3      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	7a1b      	ldrb	r3, [r3, #8]
 800fdb8:	b25b      	sxtb	r3, r3
 800fdba:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800fdbc:	4b9d      	ldr	r3, [pc, #628]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800fdbe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fdc2:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800fdc6:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 800fdc8:	4b9a      	ldr	r3, [pc, #616]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800fdca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fdce:	781b      	ldrb	r3, [r3, #0]
 800fdd0:	f107 0108 	add.w	r1, r7, #8
 800fdd4:	2207      	movs	r2, #7
 800fdd6:	4618      	mov	r0, r3
 800fdd8:	f002 fd55 	bl	8012886 <RegionVerify>
 800fddc:	4603      	mov	r3, r0
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d01f      	beq.n	800fe22 <LoRaMacMibSetRequestConfirm+0x406>
            {
                MacCtx.NvmCtx->MacParams.RxCChannel = mibSet->Param.RxCChannel;
 800fde2:	4b94      	ldr	r3, [pc, #592]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800fde4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fde8:	687a      	ldr	r2, [r7, #4]
 800fdea:	33b0      	adds	r3, #176	; 0xb0
 800fdec:	3204      	adds	r2, #4
 800fdee:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fdf2:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) && ( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE ) )
 800fdf6:	4b8f      	ldr	r3, [pc, #572]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800fdf8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fdfc:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800fe00:	2b02      	cmp	r3, #2
 800fe02:	f040 8184 	bne.w	801010e <LoRaMacMibSetRequestConfirm+0x6f2>
 800fe06:	4b8b      	ldr	r3, [pc, #556]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800fe08:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe0c:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	f000 817c 	beq.w	801010e <LoRaMacMibSetRequestConfirm+0x6f2>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 800fe16:	4b88      	ldr	r3, [pc, #544]	; (8010038 <LoRaMacMibSetRequestConfirm+0x61c>)
 800fe18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe1a:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 800fe1c:	f7fe fafe 	bl	800e41c <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800fe20:	e175      	b.n	801010e <LoRaMacMibSetRequestConfirm+0x6f2>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fe22:	2303      	movs	r3, #3
 800fe24:	75fb      	strb	r3, [r7, #23]
            break;
 800fe26:	e172      	b.n	801010e <LoRaMacMibSetRequestConfirm+0x6f2>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	7a1b      	ldrb	r3, [r3, #8]
 800fe2c:	b25b      	sxtb	r3, r3
 800fe2e:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800fe30:	4b80      	ldr	r3, [pc, #512]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800fe32:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe36:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800fe3a:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 800fe3c:	4b7d      	ldr	r3, [pc, #500]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800fe3e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe42:	781b      	ldrb	r3, [r3, #0]
 800fe44:	f107 0108 	add.w	r1, r7, #8
 800fe48:	2207      	movs	r2, #7
 800fe4a:	4618      	mov	r0, r3
 800fe4c:	f002 fd1b 	bl	8012886 <RegionVerify>
 800fe50:	4603      	mov	r3, r0
 800fe52:	2b00      	cmp	r3, #0
 800fe54:	d00a      	beq.n	800fe6c <LoRaMacMibSetRequestConfirm+0x450>
            {
                MacCtx.NvmCtx->MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 800fe56:	4b77      	ldr	r3, [pc, #476]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800fe58:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe5c:	687a      	ldr	r2, [r7, #4]
 800fe5e:	3330      	adds	r3, #48	; 0x30
 800fe60:	3204      	adds	r2, #4
 800fe62:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fe66:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800fe6a:	e157      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fe6c:	2303      	movs	r3, #3
 800fe6e:	75fb      	strb	r3, [r7, #23]
            break;
 800fe70:	e154      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	685b      	ldr	r3, [r3, #4]
 800fe76:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 800fe78:	2301      	movs	r3, #1
 800fe7a:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 800fe7c:	4b6d      	ldr	r3, [pc, #436]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800fe7e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe82:	781b      	ldrb	r3, [r3, #0]
 800fe84:	f107 020c 	add.w	r2, r7, #12
 800fe88:	4611      	mov	r1, r2
 800fe8a:	4618      	mov	r0, r3
 800fe8c:	f002 fd34 	bl	80128f8 <RegionChanMaskSet>
 800fe90:	4603      	mov	r3, r0
 800fe92:	f083 0301 	eor.w	r3, r3, #1
 800fe96:	b2db      	uxtb	r3, r3
 800fe98:	2b00      	cmp	r3, #0
 800fe9a:	f000 813a 	beq.w	8010112 <LoRaMacMibSetRequestConfirm+0x6f6>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fe9e:	2303      	movs	r3, #3
 800fea0:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fea2:	e136      	b.n	8010112 <LoRaMacMibSetRequestConfirm+0x6f6>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	685b      	ldr	r3, [r3, #4]
 800fea8:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 800feaa:	2300      	movs	r3, #0
 800feac:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 800feae:	4b61      	ldr	r3, [pc, #388]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800feb0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800feb4:	781b      	ldrb	r3, [r3, #0]
 800feb6:	f107 020c 	add.w	r2, r7, #12
 800feba:	4611      	mov	r1, r2
 800febc:	4618      	mov	r0, r3
 800febe:	f002 fd1b 	bl	80128f8 <RegionChanMaskSet>
 800fec2:	4603      	mov	r3, r0
 800fec4:	f083 0301 	eor.w	r3, r3, #1
 800fec8:	b2db      	uxtb	r3, r3
 800feca:	2b00      	cmp	r3, #0
 800fecc:	f000 8123 	beq.w	8010116 <LoRaMacMibSetRequestConfirm+0x6fa>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fed0:	2303      	movs	r3, #3
 800fed2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fed4:	e11f      	b.n	8010116 <LoRaMacMibSetRequestConfirm+0x6fa>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	791b      	ldrb	r3, [r3, #4]
 800feda:	2b00      	cmp	r3, #0
 800fedc:	d00b      	beq.n	800fef6 <LoRaMacMibSetRequestConfirm+0x4da>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 800fee2:	2b0f      	cmp	r3, #15
 800fee4:	d807      	bhi.n	800fef6 <LoRaMacMibSetRequestConfirm+0x4da>
            {
                MacCtx.NvmCtx->MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 800fee6:	4b53      	ldr	r3, [pc, #332]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800fee8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800feec:	687a      	ldr	r2, [r7, #4]
 800feee:	7912      	ldrb	r2, [r2, #4]
 800fef0:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800fef4:	e112      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fef6:	2303      	movs	r3, #3
 800fef8:	75fb      	strb	r3, [r7, #23]
            break;
 800fefa:	e10f      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            MacCtx.NvmCtx->MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 800fefc:	4b4d      	ldr	r3, [pc, #308]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800fefe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff02:	687a      	ldr	r2, [r7, #4]
 800ff04:	6852      	ldr	r2, [r2, #4]
 800ff06:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
            break;
 800ff0a:	e107      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 800ff0c:	4b49      	ldr	r3, [pc, #292]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800ff0e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff12:	687a      	ldr	r2, [r7, #4]
 800ff14:	6852      	ldr	r2, [r2, #4]
 800ff16:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
            break;
 800ff1a:	e0ff      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 800ff1c:	4b45      	ldr	r3, [pc, #276]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800ff1e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff22:	687a      	ldr	r2, [r7, #4]
 800ff24:	6852      	ldr	r2, [r2, #4]
 800ff26:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            break;
 800ff2a:	e0f7      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 800ff2c:	4b41      	ldr	r3, [pc, #260]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800ff2e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff32:	687a      	ldr	r2, [r7, #4]
 800ff34:	6852      	ldr	r2, [r2, #4]
 800ff36:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
            break;
 800ff3a:	e0ef      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 800ff3c:	4b3d      	ldr	r3, [pc, #244]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800ff3e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff42:	687a      	ldr	r2, [r7, #4]
 800ff44:	6852      	ldr	r2, [r2, #4]
 800ff46:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
            break;
 800ff4a:	e0e7      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800ff52:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_DR ) == true )
 800ff54:	4b37      	ldr	r3, [pc, #220]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800ff56:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff5a:	781b      	ldrb	r3, [r3, #0]
 800ff5c:	f107 0108 	add.w	r1, r7, #8
 800ff60:	2206      	movs	r2, #6
 800ff62:	4618      	mov	r0, r3
 800ff64:	f002 fc8f 	bl	8012886 <RegionVerify>
 800ff68:	4603      	mov	r3, r0
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d006      	beq.n	800ff7c <LoRaMacMibSetRequestConfirm+0x560>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = verify.DatarateParams.Datarate;
 800ff6e:	4b31      	ldr	r3, [pc, #196]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800ff70:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff74:	f997 2008 	ldrsb.w	r2, [r7, #8]
 800ff78:	715a      	strb	r2, [r3, #5]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800ff7a:	e0cf      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800ff7c:	2303      	movs	r3, #3
 800ff7e:	75fb      	strb	r3, [r7, #23]
            break;
 800ff80:	e0cc      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800ff88:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800ff8a:	4b2a      	ldr	r3, [pc, #168]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800ff8c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff90:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800ff94:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 800ff96:	4b27      	ldr	r3, [pc, #156]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800ff98:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff9c:	781b      	ldrb	r3, [r3, #0]
 800ff9e:	f107 0108 	add.w	r1, r7, #8
 800ffa2:	2205      	movs	r2, #5
 800ffa4:	4618      	mov	r0, r3
 800ffa6:	f002 fc6e 	bl	8012886 <RegionVerify>
 800ffaa:	4603      	mov	r3, r0
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	d007      	beq.n	800ffc0 <LoRaMacMibSetRequestConfirm+0x5a4>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 800ffb0:	4b20      	ldr	r3, [pc, #128]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800ffb2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ffb6:	f997 2008 	ldrsb.w	r2, [r7, #8]
 800ffba:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800ffbe:	e0ad      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800ffc0:	2303      	movs	r3, #3
 800ffc2:	75fb      	strb	r3, [r7, #23]
            break;
 800ffc4:	e0aa      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800ffcc:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_POWER ) == true )
 800ffce:	4b19      	ldr	r3, [pc, #100]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800ffd0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ffd4:	781b      	ldrb	r3, [r3, #0]
 800ffd6:	f107 0108 	add.w	r1, r7, #8
 800ffda:	220a      	movs	r2, #10
 800ffdc:	4618      	mov	r0, r3
 800ffde:	f002 fc52 	bl	8012886 <RegionVerify>
 800ffe2:	4603      	mov	r3, r0
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d006      	beq.n	800fff6 <LoRaMacMibSetRequestConfirm+0x5da>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = verify.TxPower;
 800ffe8:	4b12      	ldr	r3, [pc, #72]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 800ffea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ffee:	f997 2008 	ldrsb.w	r2, [r7, #8]
 800fff2:	711a      	strb	r2, [r3, #4]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800fff4:	e092      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fff6:	2303      	movs	r3, #3
 800fff8:	75fb      	strb	r3, [r7, #23]
            break;
 800fffa:	e08f      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8010002:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_POWER ) == true )
 8010004:	4b0b      	ldr	r3, [pc, #44]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 8010006:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801000a:	781b      	ldrb	r3, [r3, #0]
 801000c:	f107 0108 	add.w	r1, r7, #8
 8010010:	2209      	movs	r2, #9
 8010012:	4618      	mov	r0, r3
 8010014:	f002 fc37 	bl	8012886 <RegionVerify>
 8010018:	4603      	mov	r3, r0
 801001a:	2b00      	cmp	r3, #0
 801001c:	d007      	beq.n	801002e <LoRaMacMibSetRequestConfirm+0x612>
            {
                MacCtx.NvmCtx->MacParams.ChannelsTxPower = verify.TxPower;
 801001e:	4b05      	ldr	r3, [pc, #20]	; (8010034 <LoRaMacMibSetRequestConfirm+0x618>)
 8010020:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010024:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8010028:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801002c:	e076      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801002e:	2303      	movs	r3, #3
 8010030:	75fb      	strb	r3, [r7, #23]
            break;
 8010032:	e073      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
 8010034:	200004f4 	.word	0x200004f4
 8010038:	0801b4e4 	.word	0x0801b4e4
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 801003c:	4b3c      	ldr	r3, [pc, #240]	; (8010130 <LoRaMacMibSetRequestConfirm+0x714>)
 801003e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010042:	687a      	ldr	r2, [r7, #4]
 8010044:	6852      	ldr	r2, [r2, #4]
 8010046:	609a      	str	r2, [r3, #8]
 8010048:	4a39      	ldr	r2, [pc, #228]	; (8010130 <LoRaMacMibSetRequestConfirm+0x714>)
 801004a:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 801004e:	689b      	ldr	r3, [r3, #8]
 8010050:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
            break;
 8010054:	e062      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 8010056:	4b36      	ldr	r3, [pc, #216]	; (8010130 <LoRaMacMibSetRequestConfirm+0x714>)
 8010058:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801005c:	687a      	ldr	r2, [r7, #4]
 801005e:	7912      	ldrb	r2, [r2, #4]
 8010060:	731a      	strb	r2, [r3, #12]
 8010062:	4a33      	ldr	r2, [pc, #204]	; (8010130 <LoRaMacMibSetRequestConfirm+0x714>)
 8010064:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 8010068:	7b1b      	ldrb	r3, [r3, #12]
 801006a:	f882 308c 	strb.w	r3, [r2, #140]	; 0x8c
            break;
 801006e:	e055      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParams.AntennaGain = mibSet->Param.AntennaGain;
 8010070:	4b2f      	ldr	r3, [pc, #188]	; (8010130 <LoRaMacMibSetRequestConfirm+0x714>)
 8010072:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010076:	687a      	ldr	r2, [r7, #4]
 8010078:	6852      	ldr	r2, [r2, #4]
 801007a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
            break;
 801007e:	e04d      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8010080:	4b2b      	ldr	r3, [pc, #172]	; (8010130 <LoRaMacMibSetRequestConfirm+0x714>)
 8010082:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010086:	687a      	ldr	r2, [r7, #4]
 8010088:	6852      	ldr	r2, [r2, #4]
 801008a:	641a      	str	r2, [r3, #64]	; 0x40
            break;
 801008c:	e046      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NVM_CTXS:
        {
            if( mibSet->Param.Contexts != 0 )
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	685b      	ldr	r3, [r3, #4]
 8010092:	2b00      	cmp	r3, #0
 8010094:	d007      	beq.n	80100a6 <LoRaMacMibSetRequestConfirm+0x68a>
            {
                status = RestoreCtxs( mibSet->Param.Contexts );
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	685b      	ldr	r3, [r3, #4]
 801009a:	4618      	mov	r0, r3
 801009c:	f7fe fc8a 	bl	800e9b4 <RestoreCtxs>
 80100a0:	4603      	mov	r3, r0
 80100a2:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80100a4:	e03a      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80100a6:	2303      	movs	r3, #3
 80100a8:	75fb      	strb	r3, [r7, #23]
            break;
 80100aa:	e037      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	799b      	ldrb	r3, [r3, #6]
 80100b0:	2b01      	cmp	r3, #1
 80100b2:	d80f      	bhi.n	80100d4 <LoRaMacMibSetRequestConfirm+0x6b8>
            {
                MacCtx.NvmCtx->Version = mibSet->Param.AbpLrWanVersion;
 80100b4:	4b1e      	ldr	r3, [pc, #120]	; (8010130 <LoRaMacMibSetRequestConfirm+0x714>)
 80100b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80100ba:	687a      	ldr	r2, [r7, #4]
 80100bc:	6852      	ldr	r2, [r2, #4]
 80100be:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	6858      	ldr	r0, [r3, #4]
 80100c6:	f001 fcc7 	bl	8011a58 <LoRaMacCryptoSetLrWanVersion>
 80100ca:	4603      	mov	r3, r0
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d024      	beq.n	801011a <LoRaMacMibSetRequestConfirm+0x6fe>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80100d0:	2311      	movs	r3, #17
 80100d2:	e028      	b.n	8010126 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80100d4:	2303      	movs	r3, #3
 80100d6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80100d8:	e01f      	b.n	801011a <LoRaMacMibSetRequestConfirm+0x6fe>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 80100da:	6878      	ldr	r0, [r7, #4]
 80100dc:	f000 fc07 	bl	80108ee <LoRaMacMibClassBSetRequestConfirm>
 80100e0:	4603      	mov	r3, r0
 80100e2:	75fb      	strb	r3, [r7, #23]
            break;
 80100e4:	e01a      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80100e6:	bf00      	nop
 80100e8:	e018      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80100ea:	bf00      	nop
 80100ec:	e016      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80100ee:	bf00      	nop
 80100f0:	e014      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80100f2:	bf00      	nop
 80100f4:	e012      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80100f6:	bf00      	nop
 80100f8:	e010      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80100fa:	bf00      	nop
 80100fc:	e00e      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80100fe:	bf00      	nop
 8010100:	e00c      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010102:	bf00      	nop
 8010104:	e00a      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010106:	bf00      	nop
 8010108:	e008      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801010a:	bf00      	nop
 801010c:	e006      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801010e:	bf00      	nop
 8010110:	e004      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010112:	bf00      	nop
 8010114:	e002      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010116:	bf00      	nop
 8010118:	e000      	b.n	801011c <LoRaMacMibSetRequestConfirm+0x700>
            break;
 801011a:	bf00      	nop
        }
    }
    EventRegionNvmCtxChanged( );
 801011c:	f7fe fe51 	bl	800edc2 <EventRegionNvmCtxChanged>
    EventMacNvmCtxChanged( );
 8010120:	f7fe fe48 	bl	800edb4 <EventMacNvmCtxChanged>
    return status;
 8010124:	7dfb      	ldrb	r3, [r7, #23]
}
 8010126:	4618      	mov	r0, r3
 8010128:	3718      	adds	r7, #24
 801012a:	46bd      	mov	sp, r7
 801012c:	bd80      	pop	{r7, pc}
 801012e:	bf00      	nop
 8010130:	200004f4 	.word	0x200004f4

08010134 <LoRaMacMlmeRequest>:
    EventRegionNvmCtxChanged( );
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8010134:	b590      	push	{r4, r7, lr}
 8010136:	b087      	sub	sp, #28
 8010138:	af00      	add	r7, sp, #0
 801013a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 801013c:	2302      	movs	r3, #2
 801013e:	75fb      	strb	r3, [r7, #23]
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8010140:	2300      	movs	r3, #0
 8010142:	81bb      	strh	r3, [r7, #12]

    if( mlmeRequest == NULL )
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	2b00      	cmp	r3, #0
 8010148:	d101      	bne.n	801014e <LoRaMacMlmeRequest+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801014a:	2303      	movs	r3, #3
 801014c:	e12d      	b.n	80103aa <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacIsBusy( ) == true )
 801014e:	f7fe fe7f 	bl	800ee50 <LoRaMacIsBusy>
 8010152:	4603      	mov	r3, r0
 8010154:	2b00      	cmp	r3, #0
 8010156:	d001      	beq.n	801015c <LoRaMacMlmeRequest+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8010158:	2301      	movs	r3, #1
 801015a:	e126      	b.n	80103aa <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 801015c:	f001 f93c 	bl	80113d8 <LoRaMacConfirmQueueIsFull>
 8010160:	4603      	mov	r3, r0
 8010162:	2b00      	cmp	r3, #0
 8010164:	d001      	beq.n	801016a <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 8010166:	2301      	movs	r3, #1
 8010168:	e11f      	b.n	80103aa <LoRaMacMlmeRequest+0x276>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 801016a:	f001 f929 	bl	80113c0 <LoRaMacConfirmQueueGetCnt>
 801016e:	4603      	mov	r3, r0
 8010170:	2b00      	cmp	r3, #0
 8010172:	d104      	bne.n	801017e <LoRaMacMlmeRequest+0x4a>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8010174:	2214      	movs	r2, #20
 8010176:	2100      	movs	r1, #0
 8010178:	488e      	ldr	r0, [pc, #568]	; (80103b4 <LoRaMacMlmeRequest+0x280>)
 801017a:	f006 f889 	bl	8016290 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801017e:	4b8e      	ldr	r3, [pc, #568]	; (80103b8 <LoRaMacMlmeRequest+0x284>)
 8010180:	2201      	movs	r2, #1
 8010182:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 8010186:	4a8c      	ldr	r2, [pc, #560]	; (80103b8 <LoRaMacMlmeRequest+0x284>)
 8010188:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801018c:	f043 0304 	orr.w	r3, r3, #4
 8010190:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    queueElement.Request = mlmeRequest->Type;
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	781b      	ldrb	r3, [r3, #0]
 8010198:	743b      	strb	r3, [r7, #16]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801019a:	2301      	movs	r3, #1
 801019c:	747b      	strb	r3, [r7, #17]
    queueElement.RestrictCommonReadyToHandle = false;
 801019e:	2300      	movs	r3, #0
 80101a0:	74fb      	strb	r3, [r7, #19]

    switch( mlmeRequest->Type )
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	781b      	ldrb	r3, [r3, #0]
 80101a6:	3b01      	subs	r3, #1
 80101a8:	2b0d      	cmp	r3, #13
 80101aa:	f200 80d2 	bhi.w	8010352 <LoRaMacMlmeRequest+0x21e>
 80101ae:	a201      	add	r2, pc, #4	; (adr r2, 80101b4 <LoRaMacMlmeRequest+0x80>)
 80101b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101b4:	080101ed 	.word	0x080101ed
 80101b8:	08010353 	.word	0x08010353
 80101bc:	08010353 	.word	0x08010353
 80101c0:	0801025f 	.word	0x0801025f
 80101c4:	0801027d 	.word	0x0801027d
 80101c8:	0801028d 	.word	0x0801028d
 80101cc:	08010353 	.word	0x08010353
 80101d0:	08010353 	.word	0x08010353
 80101d4:	08010353 	.word	0x08010353
 80101d8:	080102a5 	.word	0x080102a5
 80101dc:	08010353 	.word	0x08010353
 80101e0:	08010327 	.word	0x08010327
 80101e4:	080102c3 	.word	0x080102c3
 80101e8:	08010309 	.word	0x08010309
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 80101ec:	4b72      	ldr	r3, [pc, #456]	; (80103b8 <LoRaMacMlmeRequest+0x284>)
 80101ee:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80101f2:	f003 0320 	and.w	r3, r3, #32
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	d001      	beq.n	80101fe <LoRaMacMlmeRequest+0xca>
            {
                return LORAMAC_STATUS_BUSY;
 80101fa:	2301      	movs	r3, #1
 80101fc:	e0d5      	b.n	80103aa <LoRaMacMlmeRequest+0x276>
            }

            ResetMacParameters( );
 80101fe:	f7fd fffd 	bl	800e1fc <ResetMacParameters>

            MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8010202:	4b6d      	ldr	r3, [pc, #436]	; (80103b8 <LoRaMacMlmeRequest+0x284>)
 8010204:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010208:	7818      	ldrb	r0, [r3, #0]
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	791b      	ldrb	r3, [r3, #4]
 801020e:	b25b      	sxtb	r3, r3
 8010210:	4a69      	ldr	r2, [pc, #420]	; (80103b8 <LoRaMacMlmeRequest+0x284>)
 8010212:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 8010216:	2200      	movs	r2, #0
 8010218:	4619      	mov	r1, r3
 801021a:	f002 fc7e 	bl	8012b1a <RegionAlternateDr>
 801021e:	4603      	mov	r3, r0
 8010220:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85

            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 8010224:	2307      	movs	r3, #7
 8010226:	747b      	strb	r3, [r7, #17]

            status = SendReJoinReq( JOIN_REQ );
 8010228:	20ff      	movs	r0, #255	; 0xff
 801022a:	f7fd fd23 	bl	800dc74 <SendReJoinReq>
 801022e:	4603      	mov	r3, r0
 8010230:	75fb      	strb	r3, [r7, #23]

            if( status != LORAMAC_STATUS_OK )
 8010232:	7dfb      	ldrb	r3, [r7, #23]
 8010234:	2b00      	cmp	r3, #0
 8010236:	f000 808e 	beq.w	8010356 <LoRaMacMlmeRequest+0x222>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 801023a:	4b5f      	ldr	r3, [pc, #380]	; (80103b8 <LoRaMacMlmeRequest+0x284>)
 801023c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010240:	7818      	ldrb	r0, [r3, #0]
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	791b      	ldrb	r3, [r3, #4]
 8010246:	b25b      	sxtb	r3, r3
 8010248:	4a5b      	ldr	r2, [pc, #364]	; (80103b8 <LoRaMacMlmeRequest+0x284>)
 801024a:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 801024e:	2201      	movs	r2, #1
 8010250:	4619      	mov	r1, r3
 8010252:	f002 fc62 	bl	8012b1a <RegionAlternateDr>
 8010256:	4603      	mov	r3, r0
 8010258:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85
            }
            break;
 801025c:	e07b      	b.n	8010356 <LoRaMacMlmeRequest+0x222>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 801025e:	2300      	movs	r3, #0
 8010260:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8010262:	f107 030c 	add.w	r3, r7, #12
 8010266:	2200      	movs	r2, #0
 8010268:	4619      	mov	r1, r3
 801026a:	2002      	movs	r0, #2
 801026c:	f000 fce0 	bl	8010c30 <LoRaMacCommandsAddCmd>
 8010270:	4603      	mov	r3, r0
 8010272:	2b00      	cmp	r3, #0
 8010274:	d071      	beq.n	801035a <LoRaMacMlmeRequest+0x226>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010276:	2313      	movs	r3, #19
 8010278:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801027a:	e06e      	b.n	801035a <LoRaMacMlmeRequest+0x226>
        }
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	889b      	ldrh	r3, [r3, #4]
 8010280:	4618      	mov	r0, r3
 8010282:	f7fe faed 	bl	800e860 <SetTxContinuousWave>
 8010286:	4603      	mov	r3, r0
 8010288:	75fb      	strb	r3, [r7, #23]
            break;
 801028a:	e06d      	b.n	8010368 <LoRaMacMlmeRequest+0x234>
        }
        case MLME_TXCW_1:
        {

            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	8898      	ldrh	r0, [r3, #4]
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	6899      	ldr	r1, [r3, #8]
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	7b1b      	ldrb	r3, [r3, #12]
 8010298:	461a      	mov	r2, r3
 801029a:	f7fe fb1d 	bl	800e8d8 <SetTxContinuousWave1>
 801029e:	4603      	mov	r3, r0
 80102a0:	75fb      	strb	r3, [r7, #23]
            break;
 80102a2:	e061      	b.n	8010368 <LoRaMacMlmeRequest+0x234>
        }
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80102a4:	2300      	movs	r3, #0
 80102a6:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80102a8:	f107 030c 	add.w	r3, r7, #12
 80102ac:	2200      	movs	r2, #0
 80102ae:	4619      	mov	r1, r3
 80102b0:	200d      	movs	r0, #13
 80102b2:	f000 fcbd 	bl	8010c30 <LoRaMacCommandsAddCmd>
 80102b6:	4603      	mov	r3, r0
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	d050      	beq.n	801035e <LoRaMacMlmeRequest+0x22a>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80102bc:	2313      	movs	r3, #19
 80102be:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80102c0:	e04d      	b.n	801035e <LoRaMacMlmeRequest+0x22a>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 80102c2:	4b3d      	ldr	r3, [pc, #244]	; (80103b8 <LoRaMacMlmeRequest+0x284>)
 80102c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80102c8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d148      	bne.n	8010362 <LoRaMacMlmeRequest+0x22e>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	791b      	ldrb	r3, [r3, #4]
 80102d4:	75bb      	strb	r3, [r7, #22]

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	791b      	ldrb	r3, [r3, #4]
 80102da:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80102de:	b2db      	uxtb	r3, r3
 80102e0:	4618      	mov	r0, r3
 80102e2:	f000 fad9 	bl	8010898 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 80102e6:	7dbb      	ldrb	r3, [r7, #22]
 80102e8:	733b      	strb	r3, [r7, #12]
                status = LORAMAC_STATUS_OK;
 80102ea:	2300      	movs	r3, #0
 80102ec:	75fb      	strb	r3, [r7, #23]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 80102ee:	f107 030c 	add.w	r3, r7, #12
 80102f2:	2201      	movs	r2, #1
 80102f4:	4619      	mov	r1, r3
 80102f6:	2010      	movs	r0, #16
 80102f8:	f000 fc9a 	bl	8010c30 <LoRaMacCommandsAddCmd>
 80102fc:	4603      	mov	r3, r0
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d02f      	beq.n	8010362 <LoRaMacMlmeRequest+0x22e>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010302:	2313      	movs	r3, #19
 8010304:	75fb      	strb	r3, [r7, #23]
                }
            }
            break;
 8010306:	e02c      	b.n	8010362 <LoRaMacMlmeRequest+0x22e>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8010308:	2300      	movs	r3, #0
 801030a:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 801030c:	f107 030c 	add.w	r3, r7, #12
 8010310:	2200      	movs	r2, #0
 8010312:	4619      	mov	r1, r3
 8010314:	2012      	movs	r0, #18
 8010316:	f000 fc8b 	bl	8010c30 <LoRaMacCommandsAddCmd>
 801031a:	4603      	mov	r3, r0
 801031c:	2b00      	cmp	r3, #0
 801031e:	d022      	beq.n	8010366 <LoRaMacMlmeRequest+0x232>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010320:	2313      	movs	r3, #19
 8010322:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010324:	e01f      	b.n	8010366 <LoRaMacMlmeRequest+0x232>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 8010326:	2301      	movs	r3, #1
 8010328:	74fb      	strb	r3, [r7, #19]

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 801032a:	f000 fa6b 	bl	8010804 <LoRaMacClassBIsAcquisitionInProgress>
 801032e:	4603      	mov	r3, r0
 8010330:	f083 0301 	eor.w	r3, r3, #1
 8010334:	b2db      	uxtb	r3, r3
 8010336:	2b00      	cmp	r3, #0
 8010338:	d008      	beq.n	801034c <LoRaMacMlmeRequest+0x218>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 801033a:	2000      	movs	r0, #0
 801033c:	f000 fa44 	bl	80107c8 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8010340:	2000      	movs	r0, #0
 8010342:	f000 fa66 	bl	8010812 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 8010346:	2300      	movs	r3, #0
 8010348:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 801034a:	e00d      	b.n	8010368 <LoRaMacMlmeRequest+0x234>
                status = LORAMAC_STATUS_BUSY;
 801034c:	2301      	movs	r3, #1
 801034e:	75fb      	strb	r3, [r7, #23]
            break;
 8010350:	e00a      	b.n	8010368 <LoRaMacMlmeRequest+0x234>
        }
        default:
            break;
 8010352:	bf00      	nop
 8010354:	e008      	b.n	8010368 <LoRaMacMlmeRequest+0x234>
            break;
 8010356:	bf00      	nop
 8010358:	e006      	b.n	8010368 <LoRaMacMlmeRequest+0x234>
            break;
 801035a:	bf00      	nop
 801035c:	e004      	b.n	8010368 <LoRaMacMlmeRequest+0x234>
            break;
 801035e:	bf00      	nop
 8010360:	e002      	b.n	8010368 <LoRaMacMlmeRequest+0x234>
            break;
 8010362:	bf00      	nop
 8010364:	e000      	b.n	8010368 <LoRaMacMlmeRequest+0x234>
            break;
 8010366:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8010368:	4b13      	ldr	r3, [pc, #76]	; (80103b8 <LoRaMacMlmeRequest+0x284>)
 801036a:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8010372:	7dfb      	ldrb	r3, [r7, #23]
 8010374:	2b00      	cmp	r3, #0
 8010376:	d010      	beq.n	801039a <LoRaMacMlmeRequest+0x266>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8010378:	f001 f822 	bl	80113c0 <LoRaMacConfirmQueueGetCnt>
 801037c:	4603      	mov	r3, r0
 801037e:	2b00      	cmp	r3, #0
 8010380:	d112      	bne.n	80103a8 <LoRaMacMlmeRequest+0x274>
        {
            MacCtx.NodeAckRequested = false;
 8010382:	4b0d      	ldr	r3, [pc, #52]	; (80103b8 <LoRaMacMlmeRequest+0x284>)
 8010384:	2200      	movs	r2, #0
 8010386:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 801038a:	4a0b      	ldr	r2, [pc, #44]	; (80103b8 <LoRaMacMlmeRequest+0x284>)
 801038c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8010390:	f36f 0382 	bfc	r3, #2, #1
 8010394:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 8010398:	e006      	b.n	80103a8 <LoRaMacMlmeRequest+0x274>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 801039a:	f107 0310 	add.w	r3, r7, #16
 801039e:	4618      	mov	r0, r3
 80103a0:	f000 fec4 	bl	801112c <LoRaMacConfirmQueueAdd>
        EventMacNvmCtxChanged( );
 80103a4:	f7fe fd06 	bl	800edb4 <EventMacNvmCtxChanged>
    }
    return status;
 80103a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80103aa:	4618      	mov	r0, r3
 80103ac:	371c      	adds	r7, #28
 80103ae:	46bd      	mov	sp, r7
 80103b0:	bd90      	pop	{r4, r7, pc}
 80103b2:	bf00      	nop
 80103b4:	20000944 	.word	0x20000944
 80103b8:	200004f4 	.word	0x200004f4

080103bc <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 80103bc:	b580      	push	{r7, lr}
 80103be:	b08c      	sub	sp, #48	; 0x30
 80103c0:	af02      	add	r7, sp, #8
 80103c2:	6078      	str	r0, [r7, #4]
 80103c4:	460b      	mov	r3, r1
 80103c6:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80103c8:	2302      	movs	r3, #2
 80103ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 80103ce:	2300      	movs	r3, #0
 80103d0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    void* fBuffer;
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 80103d4:	2300      	movs	r3, #0
 80103d6:	777b      	strb	r3, [r7, #29]
    bool readyToSend = false;
 80103d8:	2300      	movs	r3, #0
 80103da:	773b      	strb	r3, [r7, #28]

    if( mcpsRequest == NULL )
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d101      	bne.n	80103e6 <LoRaMacMcpsRequest+0x2a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80103e2:	2303      	movs	r3, #3
 80103e4:	e0e0      	b.n	80105a8 <LoRaMacMcpsRequest+0x1ec>
    }
    if( LoRaMacIsBusy( ) == true )
 80103e6:	f7fe fd33 	bl	800ee50 <LoRaMacIsBusy>
 80103ea:	4603      	mov	r3, r0
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d001      	beq.n	80103f4 <LoRaMacMcpsRequest+0x38>
    {
        return LORAMAC_STATUS_BUSY;
 80103f0:	2301      	movs	r3, #1
 80103f2:	e0d9      	b.n	80105a8 <LoRaMacMcpsRequest+0x1ec>
    }

    macHdr.Value = 0;
 80103f4:	2300      	movs	r3, #0
 80103f6:	733b      	strb	r3, [r7, #12]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 80103f8:	2214      	movs	r2, #20
 80103fa:	2100      	movs	r1, #0
 80103fc:	486c      	ldr	r0, [pc, #432]	; (80105b0 <LoRaMacMcpsRequest+0x1f4>)
 80103fe:	f005 ff47 	bl	8016290 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8010402:	4b6c      	ldr	r3, [pc, #432]	; (80105b4 <LoRaMacMcpsRequest+0x1f8>)
 8010404:	2201      	movs	r2, #1
 8010406:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 801040a:	4b6a      	ldr	r3, [pc, #424]	; (80105b4 <LoRaMacMcpsRequest+0x1f8>)
 801040c:	2201      	movs	r2, #1
 801040e:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412

    switch( mcpsRequest->Type )
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	781b      	ldrb	r3, [r3, #0]
 8010416:	2b03      	cmp	r3, #3
 8010418:	d03d      	beq.n	8010496 <LoRaMacMcpsRequest+0xda>
 801041a:	2b03      	cmp	r3, #3
 801041c:	dc4f      	bgt.n	80104be <LoRaMacMcpsRequest+0x102>
 801041e:	2b00      	cmp	r3, #0
 8010420:	d002      	beq.n	8010428 <LoRaMacMcpsRequest+0x6c>
 8010422:	2b01      	cmp	r3, #1
 8010424:	d019      	beq.n	801045a <LoRaMacMcpsRequest+0x9e>
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
            datarate = mcpsRequest->Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 8010426:	e04a      	b.n	80104be <LoRaMacMcpsRequest+0x102>
            readyToSend = true;
 8010428:	2301      	movs	r3, #1
 801042a:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 801042c:	4b61      	ldr	r3, [pc, #388]	; (80105b4 <LoRaMacMcpsRequest+0x1f8>)
 801042e:	2201      	movs	r2, #1
 8010430:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8010434:	7b3b      	ldrb	r3, [r7, #12]
 8010436:	2202      	movs	r2, #2
 8010438:	f362 1347 	bfi	r3, r2, #5, #3
 801043c:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	791b      	ldrb	r3, [r3, #4]
 8010442:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	689b      	ldr	r3, [r3, #8]
 801044a:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	899b      	ldrh	r3, [r3, #12]
 8010450:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	7b9b      	ldrb	r3, [r3, #14]
 8010456:	777b      	strb	r3, [r7, #29]
            break;
 8010458:	e032      	b.n	80104c0 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 801045a:	2301      	movs	r3, #1
 801045c:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 801045e:	687b      	ldr	r3, [r7, #4]
 8010460:	7bdb      	ldrb	r3, [r3, #15]
 8010462:	2b08      	cmp	r3, #8
 8010464:	bf28      	it	cs
 8010466:	2308      	movcs	r3, #8
 8010468:	b2da      	uxtb	r2, r3
 801046a:	4b52      	ldr	r3, [pc, #328]	; (80105b4 <LoRaMacMcpsRequest+0x1f8>)
 801046c:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 8010470:	7b3b      	ldrb	r3, [r7, #12]
 8010472:	2204      	movs	r2, #4
 8010474:	f362 1347 	bfi	r3, r2, #5, #3
 8010478:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	791b      	ldrb	r3, [r3, #4]
 801047e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	689b      	ldr	r3, [r3, #8]
 8010486:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	899b      	ldrh	r3, [r3, #12]
 801048c:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	7b9b      	ldrb	r3, [r3, #14]
 8010492:	777b      	strb	r3, [r7, #29]
            break;
 8010494:	e014      	b.n	80104c0 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 8010496:	2301      	movs	r3, #1
 8010498:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 801049a:	4b46      	ldr	r3, [pc, #280]	; (80105b4 <LoRaMacMcpsRequest+0x1f8>)
 801049c:	2201      	movs	r2, #1
 801049e:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 80104a2:	7b3b      	ldrb	r3, [r7, #12]
 80104a4:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80104a8:	733b      	strb	r3, [r7, #12]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	685b      	ldr	r3, [r3, #4]
 80104ae:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	891b      	ldrh	r3, [r3, #8]
 80104b4:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	7a9b      	ldrb	r3, [r3, #10]
 80104ba:	777b      	strb	r3, [r7, #29]
            break;
 80104bc:	e000      	b.n	80104c0 <LoRaMacMcpsRequest+0x104>
            break;
 80104be:	bf00      	nop
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 80104c0:	2302      	movs	r3, #2
 80104c2:	753b      	strb	r3, [r7, #20]
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80104c4:	4b3b      	ldr	r3, [pc, #236]	; (80105b4 <LoRaMacMcpsRequest+0x1f8>)
 80104c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80104ca:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80104ce:	75bb      	strb	r3, [r7, #22]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80104d0:	4b38      	ldr	r3, [pc, #224]	; (80105b4 <LoRaMacMcpsRequest+0x1f8>)
 80104d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80104d6:	781b      	ldrb	r3, [r3, #0]
 80104d8:	f107 0214 	add.w	r2, r7, #20
 80104dc:	4611      	mov	r1, r2
 80104de:	4618      	mov	r0, r3
 80104e0:	f002 f965 	bl	80127ae <RegionGetPhyParam>
 80104e4:	4603      	mov	r3, r0
 80104e6:	613b      	str	r3, [r7, #16]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 80104e8:	693b      	ldr	r3, [r7, #16]
 80104ea:	b25b      	sxtb	r3, r3
 80104ec:	f997 201d 	ldrsb.w	r2, [r7, #29]
 80104f0:	4293      	cmp	r3, r2
 80104f2:	bfb8      	it	lt
 80104f4:	4613      	movlt	r3, r2
 80104f6:	777b      	strb	r3, [r7, #29]

    if( readyToSend == true )
 80104f8:	7f3b      	ldrb	r3, [r7, #28]
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	d04d      	beq.n	801059a <LoRaMacMcpsRequest+0x1de>
    {
        if( MacCtx.NvmCtx->AdrCtrlOn == false )
 80104fe:	4b2d      	ldr	r3, [pc, #180]	; (80105b4 <LoRaMacMcpsRequest+0x1f8>)
 8010500:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010504:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8010508:	f083 0301 	eor.w	r3, r3, #1
 801050c:	b2db      	uxtb	r3, r3
 801050e:	2b00      	cmp	r3, #0
 8010510:	d01e      	beq.n	8010550 <LoRaMacMcpsRequest+0x194>
        {
            verify.DatarateParams.Datarate = datarate;
 8010512:	7f7b      	ldrb	r3, [r7, #29]
 8010514:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8010516:	4b27      	ldr	r3, [pc, #156]	; (80105b4 <LoRaMacMcpsRequest+0x1f8>)
 8010518:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801051c:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8010520:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 8010522:	4b24      	ldr	r3, [pc, #144]	; (80105b4 <LoRaMacMcpsRequest+0x1f8>)
 8010524:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010528:	781b      	ldrb	r3, [r3, #0]
 801052a:	f107 0108 	add.w	r1, r7, #8
 801052e:	2205      	movs	r2, #5
 8010530:	4618      	mov	r0, r3
 8010532:	f002 f9a8 	bl	8012886 <RegionVerify>
 8010536:	4603      	mov	r3, r0
 8010538:	2b00      	cmp	r3, #0
 801053a:	d007      	beq.n	801054c <LoRaMacMcpsRequest+0x190>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 801053c:	4b1d      	ldr	r3, [pc, #116]	; (80105b4 <LoRaMacMcpsRequest+0x1f8>)
 801053e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010542:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8010546:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 801054a:	e001      	b.n	8010550 <LoRaMacMcpsRequest+0x194>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 801054c:	2303      	movs	r3, #3
 801054e:	e02b      	b.n	80105a8 <LoRaMacMcpsRequest+0x1ec>
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 8010550:	8bfa      	ldrh	r2, [r7, #30]
 8010552:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8010556:	f107 000c 	add.w	r0, r7, #12
 801055a:	78fb      	ldrb	r3, [r7, #3]
 801055c:	9300      	str	r3, [sp, #0]
 801055e:	4613      	mov	r3, r2
 8010560:	6a3a      	ldr	r2, [r7, #32]
 8010562:	f7fd fa7d 	bl	800da60 <Send>
 8010566:	4603      	mov	r3, r0
 8010568:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if( status == LORAMAC_STATUS_OK )
 801056c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010570:	2b00      	cmp	r3, #0
 8010572:	d10e      	bne.n	8010592 <LoRaMacMcpsRequest+0x1d6>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	781a      	ldrb	r2, [r3, #0]
 8010578:	4b0e      	ldr	r3, [pc, #56]	; (80105b4 <LoRaMacMcpsRequest+0x1f8>)
 801057a:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
            MacCtx.MacFlags.Bits.McpsReq = 1;
 801057e:	4a0d      	ldr	r2, [pc, #52]	; (80105b4 <LoRaMacMcpsRequest+0x1f8>)
 8010580:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8010584:	f043 0301 	orr.w	r3, r3, #1
 8010588:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            EventMacNvmCtxChanged( );
 801058c:	f7fe fc12 	bl	800edb4 <EventMacNvmCtxChanged>
 8010590:	e003      	b.n	801059a <LoRaMacMcpsRequest+0x1de>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 8010592:	4b08      	ldr	r3, [pc, #32]	; (80105b4 <LoRaMacMcpsRequest+0x1f8>)
 8010594:	2200      	movs	r2, #0
 8010596:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        }
    }

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 801059a:	4b06      	ldr	r3, [pc, #24]	; (80105b4 <LoRaMacMcpsRequest+0x1f8>)
 801059c:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	611a      	str	r2, [r3, #16]

    return status;
 80105a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80105a8:	4618      	mov	r0, r3
 80105aa:	3728      	adds	r7, #40	; 0x28
 80105ac:	46bd      	mov	sp, r7
 80105ae:	bd80      	pop	{r7, pc}
 80105b0:	20000930 	.word	0x20000930
 80105b4:	200004f4 	.word	0x200004f4

080105b8 <LoRaMacTestSetDutyCycleOn>:

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 80105b8:	b580      	push	{r7, lr}
 80105ba:	b084      	sub	sp, #16
 80105bc:	af00      	add	r7, sp, #0
 80105be:	4603      	mov	r3, r0
 80105c0:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 80105c2:	79fb      	ldrb	r3, [r7, #7]
 80105c4:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DUTY_CYCLE ) == true )
 80105c6:	4b0b      	ldr	r3, [pc, #44]	; (80105f4 <LoRaMacTestSetDutyCycleOn+0x3c>)
 80105c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80105cc:	781b      	ldrb	r3, [r3, #0]
 80105ce:	f107 010c 	add.w	r1, r7, #12
 80105d2:	220f      	movs	r2, #15
 80105d4:	4618      	mov	r0, r3
 80105d6:	f002 f956 	bl	8012886 <RegionVerify>
 80105da:	4603      	mov	r3, r0
 80105dc:	2b00      	cmp	r3, #0
 80105de:	d005      	beq.n	80105ec <LoRaMacTestSetDutyCycleOn+0x34>
    {
        MacCtx.NvmCtx->DutyCycleOn = enable;
 80105e0:	4b04      	ldr	r3, [pc, #16]	; (80105f4 <LoRaMacTestSetDutyCycleOn+0x3c>)
 80105e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80105e6:	79fa      	ldrb	r2, [r7, #7]
 80105e8:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
    }
}
 80105ec:	bf00      	nop
 80105ee:	3710      	adds	r7, #16
 80105f0:	46bd      	mov	sp, r7
 80105f2:	bd80      	pop	{r7, pc}
 80105f4:	200004f4 	.word	0x200004f4

080105f8 <CalcNextV10X>:

#include "Region.h"
#include "LoRaMacAdr.h"

static bool CalcNextV10X( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 80105f8:	b580      	push	{r7, lr}
 80105fa:	b08a      	sub	sp, #40	; 0x28
 80105fc:	af00      	add	r7, sp, #0
 80105fe:	60f8      	str	r0, [r7, #12]
 8010600:	60b9      	str	r1, [r7, #8]
 8010602:	607a      	str	r2, [r7, #4]
 8010604:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 8010606:	2300      	movs	r3, #0
 8010608:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    int8_t datarate = adrNext->Datarate;
 801060c:	68fb      	ldr	r3, [r7, #12]
 801060e:	7c1b      	ldrb	r3, [r3, #16]
 8010610:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int8_t txPower = adrNext->TxPower;
 8010614:	68fb      	ldr	r3, [r7, #12]
 8010616:	7c5b      	ldrb	r3, [r3, #17]
 8010618:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 801061c:	68fb      	ldr	r3, [r7, #12]
 801061e:	689a      	ldr	r2, [r3, #8]
 8010620:	683b      	ldr	r3, [r7, #0]
 8010622:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 8010624:	68fb      	ldr	r3, [r7, #12]
 8010626:	795b      	ldrb	r3, [r3, #5]
 8010628:	2b00      	cmp	r3, #0
 801062a:	f000 8085 	beq.w	8010738 <CalcNextV10X+0x140>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 801062e:	2302      	movs	r3, #2
 8010630:	773b      	strb	r3, [r7, #28]
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8010632:	68fb      	ldr	r3, [r7, #12]
 8010634:	7c9b      	ldrb	r3, [r3, #18]
 8010636:	77bb      	strb	r3, [r7, #30]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8010638:	68fb      	ldr	r3, [r7, #12]
 801063a:	7cdb      	ldrb	r3, [r3, #19]
 801063c:	f107 021c 	add.w	r2, r7, #28
 8010640:	4611      	mov	r1, r2
 8010642:	4618      	mov	r0, r3
 8010644:	f002 f8b3 	bl	80127ae <RegionGetPhyParam>
 8010648:	4603      	mov	r3, r0
 801064a:	61bb      	str	r3, [r7, #24]
        minTxDatarate = phyParam.Value;
 801064c:	69bb      	ldr	r3, [r7, #24]
 801064e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        datarate = MAX( datarate, minTxDatarate );
 8010652:	f997 2024 	ldrsb.w	r2, [r7, #36]	; 0x24
 8010656:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 801065a:	4293      	cmp	r3, r2
 801065c:	bfb8      	it	lt
 801065e:	4613      	movlt	r3, r2
 8010660:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

        if( datarate == minTxDatarate )
 8010664:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 8010668:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 801066c:	429a      	cmp	r2, r3
 801066e:	d106      	bne.n	801067e <CalcNextV10X+0x86>
        {
            *adrAckCounter = 0;
 8010670:	683b      	ldr	r3, [r7, #0]
 8010672:	2200      	movs	r2, #0
 8010674:	601a      	str	r2, [r3, #0]
            adrAckReq = false;
 8010676:	2300      	movs	r3, #0
 8010678:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801067c:	e05c      	b.n	8010738 <CalcNextV10X+0x140>
        }
        else
        {
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 801067e:	68fb      	ldr	r3, [r7, #12]
 8010680:	689b      	ldr	r3, [r3, #8]
 8010682:	68fa      	ldr	r2, [r7, #12]
 8010684:	8992      	ldrh	r2, [r2, #12]
 8010686:	4293      	cmp	r3, r2
 8010688:	d303      	bcc.n	8010692 <CalcNextV10X+0x9a>
            {
                adrAckReq = true;
 801068a:	2301      	movs	r3, #1
 801068c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010690:	e002      	b.n	8010698 <CalcNextV10X+0xa0>
            }
            else
            {
                adrAckReq = false;
 8010692:	2300      	movs	r3, #0
 8010694:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	689b      	ldr	r3, [r3, #8]
 801069c:	68fa      	ldr	r2, [r7, #12]
 801069e:	8992      	ldrh	r2, [r2, #12]
 80106a0:	4611      	mov	r1, r2
 80106a2:	68fa      	ldr	r2, [r7, #12]
 80106a4:	89d2      	ldrh	r2, [r2, #14]
 80106a6:	440a      	add	r2, r1
 80106a8:	4293      	cmp	r3, r2
 80106aa:	d345      	bcc.n	8010738 <CalcNextV10X+0x140>
            {
                // Set TX Power to maximum
                getPhy.Attribute = PHY_MAX_TX_POWER;
 80106ac:	2308      	movs	r3, #8
 80106ae:	773b      	strb	r3, [r7, #28]
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80106b0:	68fb      	ldr	r3, [r7, #12]
 80106b2:	7cdb      	ldrb	r3, [r3, #19]
 80106b4:	f107 021c 	add.w	r2, r7, #28
 80106b8:	4611      	mov	r1, r2
 80106ba:	4618      	mov	r0, r3
 80106bc:	f002 f877 	bl	80127ae <RegionGetPhyParam>
 80106c0:	4603      	mov	r3, r0
 80106c2:	61bb      	str	r3, [r7, #24]
                txPower = phyParam.Value;
 80106c4:	69bb      	ldr	r3, [r7, #24]
 80106c6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 80106ca:	68fb      	ldr	r3, [r7, #12]
 80106cc:	689b      	ldr	r3, [r3, #8]
 80106ce:	68fa      	ldr	r2, [r7, #12]
 80106d0:	89d2      	ldrh	r2, [r2, #14]
 80106d2:	fbb3 f1f2 	udiv	r1, r3, r2
 80106d6:	fb02 f201 	mul.w	r2, r2, r1
 80106da:	1a9b      	subs	r3, r3, r2
 80106dc:	2b01      	cmp	r3, #1
 80106de:	d12b      	bne.n	8010738 <CalcNextV10X+0x140>
                {
                    // Decrease the datarate
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 80106e0:	2322      	movs	r3, #34	; 0x22
 80106e2:	773b      	strb	r3, [r7, #28]
                    getPhy.Datarate = datarate;
 80106e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80106e8:	777b      	strb	r3, [r7, #29]
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 80106ea:	68fb      	ldr	r3, [r7, #12]
 80106ec:	7c9b      	ldrb	r3, [r3, #18]
 80106ee:	77bb      	strb	r3, [r7, #30]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80106f0:	68fb      	ldr	r3, [r7, #12]
 80106f2:	7cdb      	ldrb	r3, [r3, #19]
 80106f4:	f107 021c 	add.w	r2, r7, #28
 80106f8:	4611      	mov	r1, r2
 80106fa:	4618      	mov	r0, r3
 80106fc:	f002 f857 	bl	80127ae <RegionGetPhyParam>
 8010700:	4603      	mov	r3, r0
 8010702:	61bb      	str	r3, [r7, #24]
                    datarate = phyParam.Value;
 8010704:	69bb      	ldr	r3, [r7, #24]
 8010706:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

                    if( datarate == minTxDatarate )
 801070a:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 801070e:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8010712:	429a      	cmp	r2, r3
 8010714:	d110      	bne.n	8010738 <CalcNextV10X+0x140>
                    {
                        // We must set adrAckReq to false as soon as we reach the lowest datarate
                        adrAckReq = false;
 8010716:	2300      	movs	r3, #0
 8010718:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                        if( adrNext->UpdateChanMask == true )
 801071c:	68fb      	ldr	r3, [r7, #12]
 801071e:	791b      	ldrb	r3, [r3, #4]
 8010720:	2b00      	cmp	r3, #0
 8010722:	d009      	beq.n	8010738 <CalcNextV10X+0x140>
                        {
                            InitDefaultsParams_t params;
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8010724:	2302      	movs	r3, #2
 8010726:	753b      	strb	r3, [r7, #20]
                            RegionInitDefaults( adrNext->Region, &params );
 8010728:	68fb      	ldr	r3, [r7, #12]
 801072a:	7cdb      	ldrb	r3, [r3, #19]
 801072c:	f107 0210 	add.w	r2, r7, #16
 8010730:	4611      	mov	r1, r2
 8010732:	4618      	mov	r0, r3
 8010734:	f002 f874 	bl	8012820 <RegionInitDefaults>
                }
            }
        }
    }

    *drOut = datarate;
 8010738:	68bb      	ldr	r3, [r7, #8]
 801073a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 801073e:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8010746:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8010748:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 801074c:	4618      	mov	r0, r3
 801074e:	3728      	adds	r7, #40	; 0x28
 8010750:	46bd      	mov	sp, r7
 8010752:	bd80      	pop	{r7, pc}

08010754 <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8010754:	b580      	push	{r7, lr}
 8010756:	b084      	sub	sp, #16
 8010758:	af00      	add	r7, sp, #0
 801075a:	60f8      	str	r0, [r7, #12]
 801075c:	60b9      	str	r1, [r7, #8]
 801075e:	607a      	str	r2, [r7, #4]
 8010760:	603b      	str	r3, [r7, #0]
    if( adrNext->Version.Fields.Minor == 0 )
 8010762:	68fb      	ldr	r3, [r7, #12]
 8010764:	789b      	ldrb	r3, [r3, #2]
 8010766:	2b00      	cmp	r3, #0
 8010768:	d107      	bne.n	801077a <LoRaMacAdrCalcNext+0x26>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 801076a:	683b      	ldr	r3, [r7, #0]
 801076c:	687a      	ldr	r2, [r7, #4]
 801076e:	68b9      	ldr	r1, [r7, #8]
 8010770:	68f8      	ldr	r0, [r7, #12]
 8010772:	f7ff ff41 	bl	80105f8 <CalcNextV10X>
 8010776:	4603      	mov	r3, r0
 8010778:	e000      	b.n	801077c <LoRaMacAdrCalcNext+0x28>
    }
    return false;
 801077a:	2300      	movs	r3, #0
}
 801077c:	4618      	mov	r0, r3
 801077e:	3710      	adds	r7, #16
 8010780:	46bd      	mov	sp, r7
 8010782:	bd80      	pop	{r7, pc}

08010784 <LoRaMacClassBInit>:
}

#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmEvent classBNvmCtxChanged )
{
 8010784:	b480      	push	{r7}
 8010786:	b085      	sub	sp, #20
 8010788:	af00      	add	r7, sp, #0
 801078a:	60f8      	str	r0, [r7, #12]
 801078c:	60b9      	str	r1, [r7, #8]
 801078e:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8010790:	bf00      	nop
 8010792:	3714      	adds	r7, #20
 8010794:	46bd      	mov	sp, r7
 8010796:	bc80      	pop	{r7}
 8010798:	4770      	bx	lr

0801079a <LoRaMacClassBRestoreNvmCtx>:

bool LoRaMacClassBRestoreNvmCtx( void* classBNvmCtx )
{
 801079a:	b480      	push	{r7}
 801079c:	b083      	sub	sp, #12
 801079e:	af00      	add	r7, sp, #0
 80107a0:	6078      	str	r0, [r7, #4]
    else
    {
        return false;
    }
#else
    return true;
 80107a2:	2301      	movs	r3, #1
#endif // LORAMAC_CLASSB_ENABLED
}
 80107a4:	4618      	mov	r0, r3
 80107a6:	370c      	adds	r7, #12
 80107a8:	46bd      	mov	sp, r7
 80107aa:	bc80      	pop	{r7}
 80107ac:	4770      	bx	lr

080107ae <LoRaMacClassBGetNvmCtx>:

void* LoRaMacClassBGetNvmCtx( size_t* classBNvmCtxSize )
{
 80107ae:	b480      	push	{r7}
 80107b0:	b083      	sub	sp, #12
 80107b2:	af00      	add	r7, sp, #0
 80107b4:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    *classBNvmCtxSize = sizeof( NvmCtx );
    return &NvmCtx;
#else
    *classBNvmCtxSize = 0;
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	2200      	movs	r2, #0
 80107ba:	601a      	str	r2, [r3, #0]
    return NULL;
 80107bc:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 80107be:	4618      	mov	r0, r3
 80107c0:	370c      	adds	r7, #12
 80107c2:	46bd      	mov	sp, r7
 80107c4:	bc80      	pop	{r7}
 80107c6:	4770      	bx	lr

080107c8 <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 80107c8:	b480      	push	{r7}
 80107ca:	b083      	sub	sp, #12
 80107cc:	af00      	add	r7, sp, #0
 80107ce:	4603      	mov	r3, r0
 80107d0:	71fb      	strb	r3, [r7, #7]
            Ctx.BeaconState = beaconState;
        }
    }
    Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
#endif // LORAMAC_CLASSB_ENABLED
}
 80107d2:	bf00      	nop
 80107d4:	370c      	adds	r7, #12
 80107d6:	46bd      	mov	sp, r7
 80107d8:	bc80      	pop	{r7}
 80107da:	4770      	bx	lr

080107dc <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 80107dc:	b480      	push	{r7}
 80107de:	b083      	sub	sp, #12
 80107e0:	af00      	add	r7, sp, #0
 80107e2:	4603      	mov	r3, r0
 80107e4:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 80107e6:	bf00      	nop
 80107e8:	370c      	adds	r7, #12
 80107ea:	46bd      	mov	sp, r7
 80107ec:	bc80      	pop	{r7}
 80107ee:	4770      	bx	lr

080107f0 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 80107f0:	b480      	push	{r7}
 80107f2:	b083      	sub	sp, #12
 80107f4:	af00      	add	r7, sp, #0
 80107f6:	4603      	mov	r3, r0
 80107f8:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 80107fa:	bf00      	nop
 80107fc:	370c      	adds	r7, #12
 80107fe:	46bd      	mov	sp, r7
 8010800:	bc80      	pop	{r7}
 8010802:	4770      	bx	lr

08010804 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8010804:	b480      	push	{r7}
 8010806:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 8010808:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801080a:	4618      	mov	r0, r3
 801080c:	46bd      	mov	sp, r7
 801080e:	bc80      	pop	{r7}
 8010810:	4770      	bx	lr

08010812 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 8010812:	b480      	push	{r7}
 8010814:	b083      	sub	sp, #12
 8010816:	af00      	add	r7, sp, #0
 8010818:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 801081a:	bf00      	nop
 801081c:	370c      	adds	r7, #12
 801081e:	46bd      	mov	sp, r7
 8010820:	bc80      	pop	{r7}
 8010822:	4770      	bx	lr

08010824 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8010824:	b480      	push	{r7}
 8010826:	b083      	sub	sp, #12
 8010828:	af00      	add	r7, sp, #0
 801082a:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 801082c:	bf00      	nop
 801082e:	370c      	adds	r7, #12
 8010830:	46bd      	mov	sp, r7
 8010832:	bc80      	pop	{r7}
 8010834:	4770      	bx	lr

08010836 <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 8010836:	b480      	push	{r7}
 8010838:	b083      	sub	sp, #12
 801083a:	af00      	add	r7, sp, #0
 801083c:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 801083e:	bf00      	nop
 8010840:	370c      	adds	r7, #12
 8010842:	46bd      	mov	sp, r7
 8010844:	bc80      	pop	{r7}
 8010846:	4770      	bx	lr

08010848 <LoRaMacClassBRxBeacon>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 8010848:	b480      	push	{r7}
 801084a:	b083      	sub	sp, #12
 801084c:	af00      	add	r7, sp, #0
 801084e:	6078      	str	r0, [r7, #4]
 8010850:	460b      	mov	r3, r1
 8010852:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 8010854:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010856:	4618      	mov	r0, r3
 8010858:	370c      	adds	r7, #12
 801085a:	46bd      	mov	sp, r7
 801085c:	bc80      	pop	{r7}
 801085e:	4770      	bx	lr

08010860 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8010860:	b480      	push	{r7}
 8010862:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010864:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010866:	4618      	mov	r0, r3
 8010868:	46bd      	mov	sp, r7
 801086a:	bc80      	pop	{r7}
 801086c:	4770      	bx	lr

0801086e <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 801086e:	b480      	push	{r7}
 8010870:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010872:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010874:	4618      	mov	r0, r3
 8010876:	46bd      	mov	sp, r7
 8010878:	bc80      	pop	{r7}
 801087a:	4770      	bx	lr

0801087c <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 801087c:	b480      	push	{r7}
 801087e:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010880:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010882:	4618      	mov	r0, r3
 8010884:	46bd      	mov	sp, r7
 8010886:	bc80      	pop	{r7}
 8010888:	4770      	bx	lr

0801088a <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 801088a:	b480      	push	{r7}
 801088c:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801088e:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010890:	4618      	mov	r0, r3
 8010892:	46bd      	mov	sp, r7
 8010894:	bc80      	pop	{r7}
 8010896:	4770      	bx	lr

08010898 <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8010898:	b480      	push	{r7}
 801089a:	b083      	sub	sp, #12
 801089c:	af00      	add	r7, sp, #0
 801089e:	4603      	mov	r3, r0
 80108a0:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.NvmCtx->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    Ctx.NvmCtx->PingSlotCtx.PingPeriod = CalcPingPeriod( Ctx.NvmCtx->PingSlotCtx.PingNb );
    NvmContextChange( );
#endif // LORAMAC_CLASSB_ENABLED
}
 80108a2:	bf00      	nop
 80108a4:	370c      	adds	r7, #12
 80108a6:	46bd      	mov	sp, r7
 80108a8:	bc80      	pop	{r7}
 80108aa:	4770      	bx	lr

080108ac <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 80108ac:	b480      	push	{r7}
 80108ae:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 80108b0:	bf00      	nop
 80108b2:	46bd      	mov	sp, r7
 80108b4:	bc80      	pop	{r7}
 80108b6:	4770      	bx	lr

080108b8 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 80108b8:	b480      	push	{r7}
 80108ba:	af00      	add	r7, sp, #0

        Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 80108bc:	bf00      	nop
 80108be:	46bd      	mov	sp, r7
 80108c0:	bc80      	pop	{r7}
 80108c2:	4770      	bx	lr

080108c4 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 80108c4:	b480      	push	{r7}
 80108c6:	b083      	sub	sp, #12
 80108c8:	af00      	add	r7, sp, #0
 80108ca:	4603      	mov	r3, r0
 80108cc:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80108ce:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 80108d0:	4618      	mov	r0, r3
 80108d2:	370c      	adds	r7, #12
 80108d4:	46bd      	mov	sp, r7
 80108d6:	bc80      	pop	{r7}
 80108d8:	4770      	bx	lr

080108da <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 80108da:	b480      	push	{r7}
 80108dc:	b083      	sub	sp, #12
 80108de:	af00      	add	r7, sp, #0
 80108e0:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80108e2:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 80108e4:	4618      	mov	r0, r3
 80108e6:	370c      	adds	r7, #12
 80108e8:	46bd      	mov	sp, r7
 80108ea:	bc80      	pop	{r7}
 80108ec:	4770      	bx	lr

080108ee <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 80108ee:	b480      	push	{r7}
 80108f0:	b083      	sub	sp, #12
 80108f2:	af00      	add	r7, sp, #0
 80108f4:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80108f6:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 80108f8:	4618      	mov	r0, r3
 80108fa:	370c      	adds	r7, #12
 80108fc:	46bd      	mov	sp, r7
 80108fe:	bc80      	pop	{r7}
 8010900:	4770      	bx	lr

08010902 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 8010902:	b480      	push	{r7}
 8010904:	af00      	add	r7, sp, #0
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        Ctx.NvmCtx->PingSlotCtx.Ctrl.Assigned = 1;
        NvmContextChange( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010906:	bf00      	nop
 8010908:	46bd      	mov	sp, r7
 801090a:	bc80      	pop	{r7}
 801090c:	4770      	bx	lr

0801090e <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 801090e:	b480      	push	{r7}
 8010910:	b083      	sub	sp, #12
 8010912:	af00      	add	r7, sp, #0
 8010914:	4603      	mov	r3, r0
 8010916:	6039      	str	r1, [r7, #0]
 8010918:	71fb      	strb	r3, [r7, #7]
        NvmContextChange( );
    }

    return status;
#else
    return 0;
 801091a:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801091c:	4618      	mov	r0, r3
 801091e:	370c      	adds	r7, #12
 8010920:	46bd      	mov	sp, r7
 8010922:	bc80      	pop	{r7}
 8010924:	4770      	bx	lr

08010926 <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 8010926:	b480      	push	{r7}
 8010928:	b083      	sub	sp, #12
 801092a:	af00      	add	r7, sp, #0
 801092c:	4603      	mov	r3, r0
 801092e:	603a      	str	r2, [r7, #0]
 8010930:	80fb      	strh	r3, [r7, #6]
 8010932:	460b      	mov	r3, r1
 8010934:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010936:	bf00      	nop
 8010938:	370c      	adds	r7, #12
 801093a:	46bd      	mov	sp, r7
 801093c:	bc80      	pop	{r7}
 801093e:	4770      	bx	lr

08010940 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8010940:	b480      	push	{r7}
 8010942:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010944:	bf00      	nop
 8010946:	46bd      	mov	sp, r7
 8010948:	bc80      	pop	{r7}
 801094a:	4770      	bx	lr

0801094c <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 801094c:	b480      	push	{r7}
 801094e:	b083      	sub	sp, #12
 8010950:	af00      	add	r7, sp, #0
 8010952:	6078      	str	r0, [r7, #4]
        NvmContextChange( );
        return true;
    }
    return false;
#else
    return false;
 8010954:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010956:	4618      	mov	r0, r3
 8010958:	370c      	adds	r7, #12
 801095a:	46bd      	mov	sp, r7
 801095c:	bc80      	pop	{r7}
 801095e:	4770      	bx	lr

08010960 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8010960:	b480      	push	{r7}
 8010962:	b083      	sub	sp, #12
 8010964:	af00      	add	r7, sp, #0
 8010966:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8010968:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801096a:	4618      	mov	r0, r3
 801096c:	370c      	adds	r7, #12
 801096e:	46bd      	mov	sp, r7
 8010970:	bc80      	pop	{r7}
 8010972:	4770      	bx	lr

08010974 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8010974:	b480      	push	{r7}
 8010976:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8010978:	bf00      	nop
 801097a:	46bd      	mov	sp, r7
 801097c:	bc80      	pop	{r7}
 801097e:	4770      	bx	lr

08010980 <LoRaMacClassBProcess>:
    }
#endif // LORAMAC_CLASSB_ENABLED
}

void LoRaMacClassBProcess( void )
{
 8010980:	b480      	push	{r7}
 8010982:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010984:	bf00      	nop
 8010986:	46bd      	mov	sp, r7
 8010988:	bc80      	pop	{r7}
 801098a:	4770      	bx	lr

0801098c <IsSlotFree>:
 *
 * \param[IN]     slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 801098c:	b480      	push	{r7}
 801098e:	b085      	sub	sp, #20
 8010990:	af00      	add	r7, sp, #0
 8010992:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8010998:	2300      	movs	r3, #0
 801099a:	81fb      	strh	r3, [r7, #14]
 801099c:	e00a      	b.n	80109b4 <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 801099e:	89fb      	ldrh	r3, [r7, #14]
 80109a0:	68ba      	ldr	r2, [r7, #8]
 80109a2:	4413      	add	r3, r2
 80109a4:	781b      	ldrb	r3, [r3, #0]
 80109a6:	2b00      	cmp	r3, #0
 80109a8:	d001      	beq.n	80109ae <IsSlotFree+0x22>
        {
            return false;
 80109aa:	2300      	movs	r3, #0
 80109ac:	e006      	b.n	80109bc <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 80109ae:	89fb      	ldrh	r3, [r7, #14]
 80109b0:	3301      	adds	r3, #1
 80109b2:	81fb      	strh	r3, [r7, #14]
 80109b4:	89fb      	ldrh	r3, [r7, #14]
 80109b6:	2b0f      	cmp	r3, #15
 80109b8:	d9f1      	bls.n	801099e <IsSlotFree+0x12>
        }
    }
    return true;
 80109ba:	2301      	movs	r3, #1
}
 80109bc:	4618      	mov	r0, r3
 80109be:	3714      	adds	r7, #20
 80109c0:	46bd      	mov	sp, r7
 80109c2:	bc80      	pop	{r7}
 80109c4:	4770      	bx	lr
	...

080109c8 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 80109c8:	b580      	push	{r7, lr}
 80109ca:	b082      	sub	sp, #8
 80109cc:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 80109ce:	2300      	movs	r3, #0
 80109d0:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 80109d2:	e007      	b.n	80109e4 <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 80109d4:	79fb      	ldrb	r3, [r7, #7]
 80109d6:	3301      	adds	r3, #1
 80109d8:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 80109da:	79fb      	ldrb	r3, [r7, #7]
 80109dc:	2b0f      	cmp	r3, #15
 80109de:	d101      	bne.n	80109e4 <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 80109e0:	2300      	movs	r3, #0
 80109e2:	e012      	b.n	8010a0a <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 80109e4:	79fb      	ldrb	r3, [r7, #7]
 80109e6:	011b      	lsls	r3, r3, #4
 80109e8:	3308      	adds	r3, #8
 80109ea:	4a0a      	ldr	r2, [pc, #40]	; (8010a14 <MallocNewMacCommandSlot+0x4c>)
 80109ec:	4413      	add	r3, r2
 80109ee:	4618      	mov	r0, r3
 80109f0:	f7ff ffcc 	bl	801098c <IsSlotFree>
 80109f4:	4603      	mov	r3, r0
 80109f6:	f083 0301 	eor.w	r3, r3, #1
 80109fa:	b2db      	uxtb	r3, r3
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	d1e9      	bne.n	80109d4 <MallocNewMacCommandSlot+0xc>
        }
    }

    return &NvmCtx.MacCommandSlots[itr];
 8010a00:	79fb      	ldrb	r3, [r7, #7]
 8010a02:	011b      	lsls	r3, r3, #4
 8010a04:	3308      	adds	r3, #8
 8010a06:	4a03      	ldr	r2, [pc, #12]	; (8010a14 <MallocNewMacCommandSlot+0x4c>)
 8010a08:	4413      	add	r3, r2
}
 8010a0a:	4618      	mov	r0, r3
 8010a0c:	3708      	adds	r7, #8
 8010a0e:	46bd      	mov	sp, r7
 8010a10:	bd80      	pop	{r7, pc}
 8010a12:	bf00      	nop
 8010a14:	20000b2c 	.word	0x20000b2c

08010a18 <FreeMacCommandSlot>:
 * \param[IN]     slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8010a18:	b580      	push	{r7, lr}
 8010a1a:	b082      	sub	sp, #8
 8010a1c:	af00      	add	r7, sp, #0
 8010a1e:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d101      	bne.n	8010a2a <FreeMacCommandSlot+0x12>
    {
        return false;
 8010a26:	2300      	movs	r3, #0
 8010a28:	e005      	b.n	8010a36 <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8010a2a:	2210      	movs	r2, #16
 8010a2c:	2100      	movs	r1, #0
 8010a2e:	6878      	ldr	r0, [r7, #4]
 8010a30:	f005 fc2e 	bl	8016290 <memset1>

    return true;
 8010a34:	2301      	movs	r3, #1
}
 8010a36:	4618      	mov	r0, r3
 8010a38:	3708      	adds	r7, #8
 8010a3a:	46bd      	mov	sp, r7
 8010a3c:	bd80      	pop	{r7, pc}

08010a3e <LinkedListInit>:
 *
 * \param[IN]     list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8010a3e:	b480      	push	{r7}
 8010a40:	b083      	sub	sp, #12
 8010a42:	af00      	add	r7, sp, #0
 8010a44:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	d101      	bne.n	8010a50 <LinkedListInit+0x12>
    {
        return false;
 8010a4c:	2300      	movs	r3, #0
 8010a4e:	e006      	b.n	8010a5e <LinkedListInit+0x20>
    }

    list->First = NULL;
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	2200      	movs	r2, #0
 8010a54:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	2200      	movs	r2, #0
 8010a5a:	605a      	str	r2, [r3, #4]

    return true;
 8010a5c:	2301      	movs	r3, #1
}
 8010a5e:	4618      	mov	r0, r3
 8010a60:	370c      	adds	r7, #12
 8010a62:	46bd      	mov	sp, r7
 8010a64:	bc80      	pop	{r7}
 8010a66:	4770      	bx	lr

08010a68 <LinkedListAdd>:
 * \param[IN]     list           - List where the element shall be added.
 * \param[IN]     element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8010a68:	b480      	push	{r7}
 8010a6a:	b083      	sub	sp, #12
 8010a6c:	af00      	add	r7, sp, #0
 8010a6e:	6078      	str	r0, [r7, #4]
 8010a70:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d002      	beq.n	8010a7e <LinkedListAdd+0x16>
 8010a78:	683b      	ldr	r3, [r7, #0]
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d101      	bne.n	8010a82 <LinkedListAdd+0x1a>
    {
        return false;
 8010a7e:	2300      	movs	r3, #0
 8010a80:	e015      	b.n	8010aae <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	681b      	ldr	r3, [r3, #0]
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d102      	bne.n	8010a90 <LinkedListAdd+0x28>
    {
        list->First = element;
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	683a      	ldr	r2, [r7, #0]
 8010a8e:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	685b      	ldr	r3, [r3, #4]
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d003      	beq.n	8010aa0 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	685b      	ldr	r3, [r3, #4]
 8010a9c:	683a      	ldr	r2, [r7, #0]
 8010a9e:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8010aa0:	683b      	ldr	r3, [r7, #0]
 8010aa2:	2200      	movs	r2, #0
 8010aa4:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	683a      	ldr	r2, [r7, #0]
 8010aaa:	605a      	str	r2, [r3, #4]

    return true;
 8010aac:	2301      	movs	r3, #1
}
 8010aae:	4618      	mov	r0, r3
 8010ab0:	370c      	adds	r7, #12
 8010ab2:	46bd      	mov	sp, r7
 8010ab4:	bc80      	pop	{r7}
 8010ab6:	4770      	bx	lr

08010ab8 <LinkedListGetPrevious>:
 * \param[IN]     list           - List
 * \param[IN]     element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8010ab8:	b480      	push	{r7}
 8010aba:	b085      	sub	sp, #20
 8010abc:	af00      	add	r7, sp, #0
 8010abe:	6078      	str	r0, [r7, #4]
 8010ac0:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d002      	beq.n	8010ace <LinkedListGetPrevious+0x16>
 8010ac8:	683b      	ldr	r3, [r7, #0]
 8010aca:	2b00      	cmp	r3, #0
 8010acc:	d101      	bne.n	8010ad2 <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 8010ace:	2300      	movs	r3, #0
 8010ad0:	e016      	b.n	8010b00 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	681b      	ldr	r3, [r3, #0]
 8010ad6:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8010ad8:	683a      	ldr	r2, [r7, #0]
 8010ada:	68fb      	ldr	r3, [r7, #12]
 8010adc:	429a      	cmp	r2, r3
 8010ade:	d00c      	beq.n	8010afa <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8010ae0:	e002      	b.n	8010ae8 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	681b      	ldr	r3, [r3, #0]
 8010ae6:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8010ae8:	68fb      	ldr	r3, [r7, #12]
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d007      	beq.n	8010afe <LinkedListGetPrevious+0x46>
 8010aee:	68fb      	ldr	r3, [r7, #12]
 8010af0:	681b      	ldr	r3, [r3, #0]
 8010af2:	683a      	ldr	r2, [r7, #0]
 8010af4:	429a      	cmp	r2, r3
 8010af6:	d1f4      	bne.n	8010ae2 <LinkedListGetPrevious+0x2a>
 8010af8:	e001      	b.n	8010afe <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 8010afa:	2300      	movs	r3, #0
 8010afc:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 8010afe:	68fb      	ldr	r3, [r7, #12]
}
 8010b00:	4618      	mov	r0, r3
 8010b02:	3714      	adds	r7, #20
 8010b04:	46bd      	mov	sp, r7
 8010b06:	bc80      	pop	{r7}
 8010b08:	4770      	bx	lr

08010b0a <LinkedListRemove>:
 * \param[IN]     list           - List where the element shall be removed from.
 * \param[IN]     element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 8010b0a:	b580      	push	{r7, lr}
 8010b0c:	b084      	sub	sp, #16
 8010b0e:	af00      	add	r7, sp, #0
 8010b10:	6078      	str	r0, [r7, #4]
 8010b12:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d002      	beq.n	8010b20 <LinkedListRemove+0x16>
 8010b1a:	683b      	ldr	r3, [r7, #0]
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	d101      	bne.n	8010b24 <LinkedListRemove+0x1a>
    {
        return false;
 8010b20:	2300      	movs	r3, #0
 8010b22:	e020      	b.n	8010b66 <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 8010b24:	6839      	ldr	r1, [r7, #0]
 8010b26:	6878      	ldr	r0, [r7, #4]
 8010b28:	f7ff ffc6 	bl	8010ab8 <LinkedListGetPrevious>
 8010b2c:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 8010b2e:	687b      	ldr	r3, [r7, #4]
 8010b30:	681b      	ldr	r3, [r3, #0]
 8010b32:	683a      	ldr	r2, [r7, #0]
 8010b34:	429a      	cmp	r2, r3
 8010b36:	d103      	bne.n	8010b40 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8010b38:	683b      	ldr	r3, [r7, #0]
 8010b3a:	681a      	ldr	r2, [r3, #0]
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	685b      	ldr	r3, [r3, #4]
 8010b44:	683a      	ldr	r2, [r7, #0]
 8010b46:	429a      	cmp	r2, r3
 8010b48:	d102      	bne.n	8010b50 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	68fa      	ldr	r2, [r7, #12]
 8010b4e:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8010b50:	68fb      	ldr	r3, [r7, #12]
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	d003      	beq.n	8010b5e <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 8010b56:	683b      	ldr	r3, [r7, #0]
 8010b58:	681a      	ldr	r2, [r3, #0]
 8010b5a:	68fb      	ldr	r3, [r7, #12]
 8010b5c:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8010b5e:	683b      	ldr	r3, [r7, #0]
 8010b60:	2200      	movs	r2, #0
 8010b62:	601a      	str	r2, [r3, #0]

    return true;
 8010b64:	2301      	movs	r3, #1
}
 8010b66:	4618      	mov	r0, r3
 8010b68:	3710      	adds	r7, #16
 8010b6a:	46bd      	mov	sp, r7
 8010b6c:	bd80      	pop	{r7, pc}

08010b6e <IsSticky>:
 * \param[IN]   cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8010b6e:	b480      	push	{r7}
 8010b70:	b083      	sub	sp, #12
 8010b72:	af00      	add	r7, sp, #0
 8010b74:	4603      	mov	r3, r0
 8010b76:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8010b78:	79fb      	ldrb	r3, [r7, #7]
 8010b7a:	2b05      	cmp	r3, #5
 8010b7c:	d004      	beq.n	8010b88 <IsSticky+0x1a>
 8010b7e:	2b05      	cmp	r3, #5
 8010b80:	db04      	blt.n	8010b8c <IsSticky+0x1e>
 8010b82:	3b08      	subs	r3, #8
 8010b84:	2b02      	cmp	r3, #2
 8010b86:	d801      	bhi.n	8010b8c <IsSticky+0x1e>
    {
        case MOTE_MAC_DL_CHANNEL_ANS:
        case MOTE_MAC_RX_PARAM_SETUP_ANS:
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
            return true;
 8010b88:	2301      	movs	r3, #1
 8010b8a:	e000      	b.n	8010b8e <IsSticky+0x20>
        default:
            return false;
 8010b8c:	2300      	movs	r3, #0
    }
}
 8010b8e:	4618      	mov	r0, r3
 8010b90:	370c      	adds	r7, #12
 8010b92:	46bd      	mov	sp, r7
 8010b94:	bc80      	pop	{r7}
 8010b96:	4770      	bx	lr

08010b98 <NvmCtxCallback>:

/*
 * \brief Wrapper function for the NvmCtx
 */
static void NvmCtxCallback( void )
{
 8010b98:	b580      	push	{r7, lr}
 8010b9a:	af00      	add	r7, sp, #0
    if( CommandsNvmCtxChanged != NULL )
 8010b9c:	4b04      	ldr	r3, [pc, #16]	; (8010bb0 <NvmCtxCallback+0x18>)
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d002      	beq.n	8010baa <NvmCtxCallback+0x12>
    {
        CommandsNvmCtxChanged( );
 8010ba4:	4b02      	ldr	r3, [pc, #8]	; (8010bb0 <NvmCtxCallback+0x18>)
 8010ba6:	681b      	ldr	r3, [r3, #0]
 8010ba8:	4798      	blx	r3
    }
}
 8010baa:	bf00      	nop
 8010bac:	bd80      	pop	{r7, pc}
 8010bae:	bf00      	nop
 8010bb0:	20000b28 	.word	0x20000b28

08010bb4 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( LoRaMacCommandsNvmEvent commandsNvmCtxChanged )
{
 8010bb4:	b580      	push	{r7, lr}
 8010bb6:	b082      	sub	sp, #8
 8010bb8:	af00      	add	r7, sp, #0
 8010bba:	6078      	str	r0, [r7, #4]
    // Initialize with default
    memset1( ( uint8_t* )&NvmCtx, 0, sizeof( NvmCtx ) );
 8010bbc:	22fc      	movs	r2, #252	; 0xfc
 8010bbe:	2100      	movs	r1, #0
 8010bc0:	4806      	ldr	r0, [pc, #24]	; (8010bdc <LoRaMacCommandsInit+0x28>)
 8010bc2:	f005 fb65 	bl	8016290 <memset1>

    LinkedListInit( &NvmCtx.MacCommandList );
 8010bc6:	4805      	ldr	r0, [pc, #20]	; (8010bdc <LoRaMacCommandsInit+0x28>)
 8010bc8:	f7ff ff39 	bl	8010a3e <LinkedListInit>

    // Assign callback
    CommandsNvmCtxChanged = commandsNvmCtxChanged;
 8010bcc:	4a04      	ldr	r2, [pc, #16]	; (8010be0 <LoRaMacCommandsInit+0x2c>)
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	6013      	str	r3, [r2, #0]

    return LORAMAC_COMMANDS_SUCCESS;
 8010bd2:	2300      	movs	r3, #0
}
 8010bd4:	4618      	mov	r0, r3
 8010bd6:	3708      	adds	r7, #8
 8010bd8:	46bd      	mov	sp, r7
 8010bda:	bd80      	pop	{r7, pc}
 8010bdc:	20000b2c 	.word	0x20000b2c
 8010be0:	20000b28 	.word	0x20000b28

08010be4 <LoRaMacCommandsRestoreNvmCtx>:

LoRaMacCommandStatus_t LoRaMacCommandsRestoreNvmCtx( void* commandsNvmCtx )
{
 8010be4:	b580      	push	{r7, lr}
 8010be6:	b082      	sub	sp, #8
 8010be8:	af00      	add	r7, sp, #0
 8010bea:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( commandsNvmCtx != NULL )
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	d006      	beq.n	8010c00 <LoRaMacCommandsRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCtx, ( uint8_t* )commandsNvmCtx, sizeof( NvmCtx ) );
 8010bf2:	22fc      	movs	r2, #252	; 0xfc
 8010bf4:	6879      	ldr	r1, [r7, #4]
 8010bf6:	4805      	ldr	r0, [pc, #20]	; (8010c0c <LoRaMacCommandsRestoreNvmCtx+0x28>)
 8010bf8:	f005 fb0f 	bl	801621a <memcpy1>
        return LORAMAC_COMMANDS_SUCCESS;
 8010bfc:	2300      	movs	r3, #0
 8010bfe:	e000      	b.n	8010c02 <LoRaMacCommandsRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8010c00:	2301      	movs	r3, #1
    }
}
 8010c02:	4618      	mov	r0, r3
 8010c04:	3708      	adds	r7, #8
 8010c06:	46bd      	mov	sp, r7
 8010c08:	bd80      	pop	{r7, pc}
 8010c0a:	bf00      	nop
 8010c0c:	20000b2c 	.word	0x20000b2c

08010c10 <LoRaMacCommandsGetNvmCtx>:

void* LoRaMacCommandsGetNvmCtx( size_t* commandsNvmCtxSize )
{
 8010c10:	b480      	push	{r7}
 8010c12:	b083      	sub	sp, #12
 8010c14:	af00      	add	r7, sp, #0
 8010c16:	6078      	str	r0, [r7, #4]
    *commandsNvmCtxSize = sizeof( NvmCtx );
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	22fc      	movs	r2, #252	; 0xfc
 8010c1c:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 8010c1e:	4b03      	ldr	r3, [pc, #12]	; (8010c2c <LoRaMacCommandsGetNvmCtx+0x1c>)
}
 8010c20:	4618      	mov	r0, r3
 8010c22:	370c      	adds	r7, #12
 8010c24:	46bd      	mov	sp, r7
 8010c26:	bc80      	pop	{r7}
 8010c28:	4770      	bx	lr
 8010c2a:	bf00      	nop
 8010c2c:	20000b2c 	.word	0x20000b2c

08010c30 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8010c30:	b580      	push	{r7, lr}
 8010c32:	b086      	sub	sp, #24
 8010c34:	af00      	add	r7, sp, #0
 8010c36:	4603      	mov	r3, r0
 8010c38:	60b9      	str	r1, [r7, #8]
 8010c3a:	607a      	str	r2, [r7, #4]
 8010c3c:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 8010c3e:	68bb      	ldr	r3, [r7, #8]
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d101      	bne.n	8010c48 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8010c44:	2301      	movs	r3, #1
 8010c46:	e035      	b.n	8010cb4 <LoRaMacCommandsAddCmd+0x84>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8010c48:	f7ff febe 	bl	80109c8 <MallocNewMacCommandSlot>
 8010c4c:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 8010c4e:	697b      	ldr	r3, [r7, #20]
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d101      	bne.n	8010c58 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 8010c54:	2302      	movs	r3, #2
 8010c56:	e02d      	b.n	8010cb4 <LoRaMacCommandsAddCmd+0x84>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &NvmCtx.MacCommandList, newCmd ) == false )
 8010c58:	6979      	ldr	r1, [r7, #20]
 8010c5a:	4818      	ldr	r0, [pc, #96]	; (8010cbc <LoRaMacCommandsAddCmd+0x8c>)
 8010c5c:	f7ff ff04 	bl	8010a68 <LinkedListAdd>
 8010c60:	4603      	mov	r3, r0
 8010c62:	f083 0301 	eor.w	r3, r3, #1
 8010c66:	b2db      	uxtb	r3, r3
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d001      	beq.n	8010c70 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8010c6c:	2305      	movs	r3, #5
 8010c6e:	e021      	b.n	8010cb4 <LoRaMacCommandsAddCmd+0x84>
    }

    // Set Values
    newCmd->CID = cid;
 8010c70:	697b      	ldr	r3, [r7, #20]
 8010c72:	7bfa      	ldrb	r2, [r7, #15]
 8010c74:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 8010c76:	697b      	ldr	r3, [r7, #20]
 8010c78:	687a      	ldr	r2, [r7, #4]
 8010c7a:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8010c7c:	697b      	ldr	r3, [r7, #20]
 8010c7e:	3305      	adds	r3, #5
 8010c80:	687a      	ldr	r2, [r7, #4]
 8010c82:	b292      	uxth	r2, r2
 8010c84:	68b9      	ldr	r1, [r7, #8]
 8010c86:	4618      	mov	r0, r3
 8010c88:	f005 fac7 	bl	801621a <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8010c8c:	7bfb      	ldrb	r3, [r7, #15]
 8010c8e:	4618      	mov	r0, r3
 8010c90:	f7ff ff6d 	bl	8010b6e <IsSticky>
 8010c94:	4603      	mov	r3, r0
 8010c96:	461a      	mov	r2, r3
 8010c98:	697b      	ldr	r3, [r7, #20]
 8010c9a:	731a      	strb	r2, [r3, #12]

    NvmCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8010c9c:	4b07      	ldr	r3, [pc, #28]	; (8010cbc <LoRaMacCommandsAddCmd+0x8c>)
 8010c9e:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	4413      	add	r3, r2
 8010ca6:	3301      	adds	r3, #1
 8010ca8:	4a04      	ldr	r2, [pc, #16]	; (8010cbc <LoRaMacCommandsAddCmd+0x8c>)
 8010caa:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    NvmCtxCallback( );
 8010cae:	f7ff ff73 	bl	8010b98 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8010cb2:	2300      	movs	r3, #0
}
 8010cb4:	4618      	mov	r0, r3
 8010cb6:	3718      	adds	r7, #24
 8010cb8:	46bd      	mov	sp, r7
 8010cba:	bd80      	pop	{r7, pc}
 8010cbc:	20000b2c 	.word	0x20000b2c

08010cc0 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8010cc0:	b580      	push	{r7, lr}
 8010cc2:	b082      	sub	sp, #8
 8010cc4:	af00      	add	r7, sp, #0
 8010cc6:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	d101      	bne.n	8010cd2 <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8010cce:	2301      	movs	r3, #1
 8010cd0:	e023      	b.n	8010d1a <LoRaMacCommandsRemoveCmd+0x5a>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &NvmCtx.MacCommandList, macCmd ) == false )
 8010cd2:	6879      	ldr	r1, [r7, #4]
 8010cd4:	4813      	ldr	r0, [pc, #76]	; (8010d24 <LoRaMacCommandsRemoveCmd+0x64>)
 8010cd6:	f7ff ff18 	bl	8010b0a <LinkedListRemove>
 8010cda:	4603      	mov	r3, r0
 8010cdc:	f083 0301 	eor.w	r3, r3, #1
 8010ce0:	b2db      	uxtb	r3, r3
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	d001      	beq.n	8010cea <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 8010ce6:	2303      	movs	r3, #3
 8010ce8:	e017      	b.n	8010d1a <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8010cea:	4b0e      	ldr	r3, [pc, #56]	; (8010d24 <LoRaMacCommandsRemoveCmd+0x64>)
 8010cec:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	689b      	ldr	r3, [r3, #8]
 8010cf4:	1ad3      	subs	r3, r2, r3
 8010cf6:	3b01      	subs	r3, #1
 8010cf8:	4a0a      	ldr	r2, [pc, #40]	; (8010d24 <LoRaMacCommandsRemoveCmd+0x64>)
 8010cfa:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 8010cfe:	6878      	ldr	r0, [r7, #4]
 8010d00:	f7ff fe8a 	bl	8010a18 <FreeMacCommandSlot>
 8010d04:	4603      	mov	r3, r0
 8010d06:	f083 0301 	eor.w	r3, r3, #1
 8010d0a:	b2db      	uxtb	r3, r3
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	d001      	beq.n	8010d14 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8010d10:	2305      	movs	r3, #5
 8010d12:	e002      	b.n	8010d1a <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtxCallback( );
 8010d14:	f7ff ff40 	bl	8010b98 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8010d18:	2300      	movs	r3, #0
}
 8010d1a:	4618      	mov	r0, r3
 8010d1c:	3708      	adds	r7, #8
 8010d1e:	46bd      	mov	sp, r7
 8010d20:	bd80      	pop	{r7, pc}
 8010d22:	bf00      	nop
 8010d24:	20000b2c 	.word	0x20000b2c

08010d28 <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 8010d28:	b580      	push	{r7, lr}
 8010d2a:	b082      	sub	sp, #8
 8010d2c:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 8010d2e:	4b10      	ldr	r3, [pc, #64]	; (8010d70 <LoRaMacCommandsRemoveNoneStickyCmds+0x48>)
 8010d30:	681b      	ldr	r3, [r3, #0]
 8010d32:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8010d34:	e012      	b.n	8010d5c <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	7b1b      	ldrb	r3, [r3, #12]
 8010d3a:	f083 0301 	eor.w	r3, r3, #1
 8010d3e:	b2db      	uxtb	r3, r3
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	d008      	beq.n	8010d56 <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	681b      	ldr	r3, [r3, #0]
 8010d48:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 8010d4a:	6878      	ldr	r0, [r7, #4]
 8010d4c:	f7ff ffb8 	bl	8010cc0 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 8010d50:	683b      	ldr	r3, [r7, #0]
 8010d52:	607b      	str	r3, [r7, #4]
 8010d54:	e002      	b.n	8010d5c <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	681b      	ldr	r3, [r3, #0]
 8010d5a:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d1e9      	bne.n	8010d36 <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    NvmCtxCallback( );
 8010d62:	f7ff ff19 	bl	8010b98 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8010d66:	2300      	movs	r3, #0
}
 8010d68:	4618      	mov	r0, r3
 8010d6a:	3708      	adds	r7, #8
 8010d6c:	46bd      	mov	sp, r7
 8010d6e:	bd80      	pop	{r7, pc}
 8010d70:	20000b2c 	.word	0x20000b2c

08010d74 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 8010d74:	b580      	push	{r7, lr}
 8010d76:	b082      	sub	sp, #8
 8010d78:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 8010d7a:	4b0f      	ldr	r3, [pc, #60]	; (8010db8 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>)
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8010d80:	e00f      	b.n	8010da2 <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	681b      	ldr	r3, [r3, #0]
 8010d86:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 8010d88:	687b      	ldr	r3, [r7, #4]
 8010d8a:	791b      	ldrb	r3, [r3, #4]
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	f7ff feee 	bl	8010b6e <IsSticky>
 8010d92:	4603      	mov	r3, r0
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d002      	beq.n	8010d9e <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 8010d98:	6878      	ldr	r0, [r7, #4]
 8010d9a:	f7ff ff91 	bl	8010cc0 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 8010d9e:	683b      	ldr	r3, [r7, #0]
 8010da0:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d1ec      	bne.n	8010d82 <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    NvmCtxCallback( );
 8010da8:	f7ff fef6 	bl	8010b98 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8010dac:	2300      	movs	r3, #0
}
 8010dae:	4618      	mov	r0, r3
 8010db0:	3708      	adds	r7, #8
 8010db2:	46bd      	mov	sp, r7
 8010db4:	bd80      	pop	{r7, pc}
 8010db6:	bf00      	nop
 8010db8:	20000b2c 	.word	0x20000b2c

08010dbc <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8010dbc:	b480      	push	{r7}
 8010dbe:	b083      	sub	sp, #12
 8010dc0:	af00      	add	r7, sp, #0
 8010dc2:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	2b00      	cmp	r3, #0
 8010dc8:	d101      	bne.n	8010dce <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8010dca:	2301      	movs	r3, #1
 8010dcc:	e005      	b.n	8010dda <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = NvmCtx.SerializedCmdsSize;
 8010dce:	4b05      	ldr	r3, [pc, #20]	; (8010de4 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8010dd0:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8010dd8:	2300      	movs	r3, #0
}
 8010dda:	4618      	mov	r0, r3
 8010ddc:	370c      	adds	r7, #12
 8010dde:	46bd      	mov	sp, r7
 8010de0:	bc80      	pop	{r7}
 8010de2:	4770      	bx	lr
 8010de4:	20000b2c 	.word	0x20000b2c

08010de8 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8010de8:	b580      	push	{r7, lr}
 8010dea:	b088      	sub	sp, #32
 8010dec:	af00      	add	r7, sp, #0
 8010dee:	60f8      	str	r0, [r7, #12]
 8010df0:	60b9      	str	r1, [r7, #8]
 8010df2:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = NvmCtx.MacCommandList.First;
 8010df4:	4b25      	ldr	r3, [pc, #148]	; (8010e8c <LoRaMacCommandsSerializeCmds+0xa4>)
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 8010dfa:	2300      	movs	r3, #0
 8010dfc:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	2b00      	cmp	r3, #0
 8010e02:	d002      	beq.n	8010e0a <LoRaMacCommandsSerializeCmds+0x22>
 8010e04:	68bb      	ldr	r3, [r7, #8]
 8010e06:	2b00      	cmp	r3, #0
 8010e08:	d126      	bne.n	8010e58 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8010e0a:	2301      	movs	r3, #1
 8010e0c:	e039      	b.n	8010e82 <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 8010e0e:	7efb      	ldrb	r3, [r7, #27]
 8010e10:	68fa      	ldr	r2, [r7, #12]
 8010e12:	1ad2      	subs	r2, r2, r3
 8010e14:	69fb      	ldr	r3, [r7, #28]
 8010e16:	689b      	ldr	r3, [r3, #8]
 8010e18:	3301      	adds	r3, #1
 8010e1a:	429a      	cmp	r2, r3
 8010e1c:	d320      	bcc.n	8010e60 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 8010e1e:	7efb      	ldrb	r3, [r7, #27]
 8010e20:	1c5a      	adds	r2, r3, #1
 8010e22:	76fa      	strb	r2, [r7, #27]
 8010e24:	461a      	mov	r2, r3
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	4413      	add	r3, r2
 8010e2a:	69fa      	ldr	r2, [r7, #28]
 8010e2c:	7912      	ldrb	r2, [r2, #4]
 8010e2e:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8010e30:	7efb      	ldrb	r3, [r7, #27]
 8010e32:	687a      	ldr	r2, [r7, #4]
 8010e34:	18d0      	adds	r0, r2, r3
 8010e36:	69fb      	ldr	r3, [r7, #28]
 8010e38:	1d59      	adds	r1, r3, #5
 8010e3a:	69fb      	ldr	r3, [r7, #28]
 8010e3c:	689b      	ldr	r3, [r3, #8]
 8010e3e:	b29b      	uxth	r3, r3
 8010e40:	461a      	mov	r2, r3
 8010e42:	f005 f9ea 	bl	801621a <memcpy1>
            itr += curElement->PayloadSize;
 8010e46:	69fb      	ldr	r3, [r7, #28]
 8010e48:	689b      	ldr	r3, [r3, #8]
 8010e4a:	b2da      	uxtb	r2, r3
 8010e4c:	7efb      	ldrb	r3, [r7, #27]
 8010e4e:	4413      	add	r3, r2
 8010e50:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 8010e52:	69fb      	ldr	r3, [r7, #28]
 8010e54:	681b      	ldr	r3, [r3, #0]
 8010e56:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8010e58:	69fb      	ldr	r3, [r7, #28]
 8010e5a:	2b00      	cmp	r3, #0
 8010e5c:	d1d7      	bne.n	8010e0e <LoRaMacCommandsSerializeCmds+0x26>
 8010e5e:	e009      	b.n	8010e74 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8010e60:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 8010e62:	e007      	b.n	8010e74 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 8010e64:	69fb      	ldr	r3, [r7, #28]
 8010e66:	681b      	ldr	r3, [r3, #0]
 8010e68:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 8010e6a:	69f8      	ldr	r0, [r7, #28]
 8010e6c:	f7ff ff28 	bl	8010cc0 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8010e70:	697b      	ldr	r3, [r7, #20]
 8010e72:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8010e74:	69fb      	ldr	r3, [r7, #28]
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	d1f4      	bne.n	8010e64 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 8010e7a:	68b8      	ldr	r0, [r7, #8]
 8010e7c:	f7ff ff9e 	bl	8010dbc <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8010e80:	2300      	movs	r3, #0
}
 8010e82:	4618      	mov	r0, r3
 8010e84:	3720      	adds	r7, #32
 8010e86:	46bd      	mov	sp, r7
 8010e88:	bd80      	pop	{r7, pc}
 8010e8a:	bf00      	nop
 8010e8c:	20000b2c 	.word	0x20000b2c

08010e90 <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 8010e90:	b480      	push	{r7}
 8010e92:	b085      	sub	sp, #20
 8010e94:	af00      	add	r7, sp, #0
 8010e96:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d101      	bne.n	8010ea2 <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8010e9e:	2301      	movs	r3, #1
 8010ea0:	e016      	b.n	8010ed0 <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 8010ea2:	4b0e      	ldr	r3, [pc, #56]	; (8010edc <LoRaMacCommandsStickyCmdsPending+0x4c>)
 8010ea4:	681b      	ldr	r3, [r3, #0]
 8010ea6:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	2200      	movs	r2, #0
 8010eac:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 8010eae:	e00b      	b.n	8010ec8 <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 8010eb0:	68fb      	ldr	r3, [r7, #12]
 8010eb2:	7b1b      	ldrb	r3, [r3, #12]
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	d004      	beq.n	8010ec2 <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	2201      	movs	r2, #1
 8010ebc:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 8010ebe:	2300      	movs	r3, #0
 8010ec0:	e006      	b.n	8010ed0 <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 8010ec2:	68fb      	ldr	r3, [r7, #12]
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 8010ec8:	68fb      	ldr	r3, [r7, #12]
 8010eca:	2b00      	cmp	r3, #0
 8010ecc:	d1f0      	bne.n	8010eb0 <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8010ece:	2300      	movs	r3, #0
}
 8010ed0:	4618      	mov	r0, r3
 8010ed2:	3714      	adds	r7, #20
 8010ed4:	46bd      	mov	sp, r7
 8010ed6:	bc80      	pop	{r7}
 8010ed8:	4770      	bx	lr
 8010eda:	bf00      	nop
 8010edc:	20000b2c 	.word	0x20000b2c

08010ee0 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8010ee0:	b480      	push	{r7}
 8010ee2:	b085      	sub	sp, #20
 8010ee4:	af00      	add	r7, sp, #0
 8010ee6:	4603      	mov	r3, r0
 8010ee8:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 8010eea:	2300      	movs	r3, #0
 8010eec:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 8010eee:	79fb      	ldrb	r3, [r7, #7]
 8010ef0:	3b02      	subs	r3, #2
 8010ef2:	2b11      	cmp	r3, #17
 8010ef4:	d850      	bhi.n	8010f98 <LoRaMacCommandsGetCmdSize+0xb8>
 8010ef6:	a201      	add	r2, pc, #4	; (adr r2, 8010efc <LoRaMacCommandsGetCmdSize+0x1c>)
 8010ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010efc:	08010f45 	.word	0x08010f45
 8010f00:	08010f4b 	.word	0x08010f4b
 8010f04:	08010f51 	.word	0x08010f51
 8010f08:	08010f57 	.word	0x08010f57
 8010f0c:	08010f5d 	.word	0x08010f5d
 8010f10:	08010f63 	.word	0x08010f63
 8010f14:	08010f69 	.word	0x08010f69
 8010f18:	08010f6f 	.word	0x08010f6f
 8010f1c:	08010f75 	.word	0x08010f75
 8010f20:	08010f99 	.word	0x08010f99
 8010f24:	08010f99 	.word	0x08010f99
 8010f28:	08010f7b 	.word	0x08010f7b
 8010f2c:	08010f99 	.word	0x08010f99
 8010f30:	08010f99 	.word	0x08010f99
 8010f34:	08010f81 	.word	0x08010f81
 8010f38:	08010f87 	.word	0x08010f87
 8010f3c:	08010f8d 	.word	0x08010f8d
 8010f40:	08010f93 	.word	0x08010f93
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8010f44:	2303      	movs	r3, #3
 8010f46:	73fb      	strb	r3, [r7, #15]
            break;
 8010f48:	e027      	b.n	8010f9a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 8010f4a:	2305      	movs	r3, #5
 8010f4c:	73fb      	strb	r3, [r7, #15]
            break;
 8010f4e:	e024      	b.n	8010f9a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 8010f50:	2302      	movs	r3, #2
 8010f52:	73fb      	strb	r3, [r7, #15]
            break;
 8010f54:	e021      	b.n	8010f9a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 8010f56:	2305      	movs	r3, #5
 8010f58:	73fb      	strb	r3, [r7, #15]
            break;
 8010f5a:	e01e      	b.n	8010f9a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 8010f5c:	2301      	movs	r3, #1
 8010f5e:	73fb      	strb	r3, [r7, #15]
            break;
 8010f60:	e01b      	b.n	8010f9a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 8010f62:	2306      	movs	r3, #6
 8010f64:	73fb      	strb	r3, [r7, #15]
            break;
 8010f66:	e018      	b.n	8010f9a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 8010f68:	2302      	movs	r3, #2
 8010f6a:	73fb      	strb	r3, [r7, #15]
            break;
 8010f6c:	e015      	b.n	8010f9a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 8010f6e:	2302      	movs	r3, #2
 8010f70:	73fb      	strb	r3, [r7, #15]
            break;
 8010f72:	e012      	b.n	8010f9a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 8010f74:	2305      	movs	r3, #5
 8010f76:	73fb      	strb	r3, [r7, #15]
            break;
 8010f78:	e00f      	b.n	8010f9a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 8010f7a:	2306      	movs	r3, #6
 8010f7c:	73fb      	strb	r3, [r7, #15]
            break;
 8010f7e:	e00c      	b.n	8010f9a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 8010f80:	2301      	movs	r3, #1
 8010f82:	73fb      	strb	r3, [r7, #15]
            break;
 8010f84:	e009      	b.n	8010f9a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 8010f86:	2305      	movs	r3, #5
 8010f88:	73fb      	strb	r3, [r7, #15]
            break;
 8010f8a:	e006      	b.n	8010f9a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 8010f8c:	2304      	movs	r3, #4
 8010f8e:	73fb      	strb	r3, [r7, #15]
            break;
 8010f90:	e003      	b.n	8010f9a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 8010f92:	2304      	movs	r3, #4
 8010f94:	73fb      	strb	r3, [r7, #15]
            break;
 8010f96:	e000      	b.n	8010f9a <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 8010f98:	bf00      	nop
        }
    }
    return cidSize;
 8010f9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8010f9c:	4618      	mov	r0, r3
 8010f9e:	3714      	adds	r7, #20
 8010fa0:	46bd      	mov	sp, r7
 8010fa2:	bc80      	pop	{r7}
 8010fa4:	4770      	bx	lr
 8010fa6:	bf00      	nop

08010fa8 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8010fa8:	b480      	push	{r7}
 8010faa:	b083      	sub	sp, #12
 8010fac:	af00      	add	r7, sp, #0
 8010fae:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8010fb0:	4b09      	ldr	r3, [pc, #36]	; (8010fd8 <IncreaseBufferPointer+0x30>)
 8010fb2:	691b      	ldr	r3, [r3, #16]
 8010fb4:	3310      	adds	r3, #16
 8010fb6:	687a      	ldr	r2, [r7, #4]
 8010fb8:	429a      	cmp	r2, r3
 8010fba:	d103      	bne.n	8010fc4 <IncreaseBufferPointer+0x1c>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8010fbc:	4b06      	ldr	r3, [pc, #24]	; (8010fd8 <IncreaseBufferPointer+0x30>)
 8010fbe:	691b      	ldr	r3, [r3, #16]
 8010fc0:	607b      	str	r3, [r7, #4]
 8010fc2:	e002      	b.n	8010fca <IncreaseBufferPointer+0x22>
    }
    else
    {
        // Increase
        bufferPointer++;
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	3304      	adds	r3, #4
 8010fc8:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 8010fca:	687b      	ldr	r3, [r7, #4]
}
 8010fcc:	4618      	mov	r0, r3
 8010fce:	370c      	adds	r7, #12
 8010fd0:	46bd      	mov	sp, r7
 8010fd2:	bc80      	pop	{r7}
 8010fd4:	4770      	bx	lr
 8010fd6:	bf00      	nop
 8010fd8:	20000c40 	.word	0x20000c40

08010fdc <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8010fdc:	b480      	push	{r7}
 8010fde:	b083      	sub	sp, #12
 8010fe0:	af00      	add	r7, sp, #0
 8010fe2:	4603      	mov	r3, r0
 8010fe4:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 8010fe6:	79fb      	ldrb	r3, [r7, #7]
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	d101      	bne.n	8010ff0 <IsListEmpty+0x14>
    {
        return true;
 8010fec:	2301      	movs	r3, #1
 8010fee:	e000      	b.n	8010ff2 <IsListEmpty+0x16>
    }
    return false;
 8010ff0:	2300      	movs	r3, #0
}
 8010ff2:	4618      	mov	r0, r3
 8010ff4:	370c      	adds	r7, #12
 8010ff6:	46bd      	mov	sp, r7
 8010ff8:	bc80      	pop	{r7}
 8010ffa:	4770      	bx	lr

08010ffc <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8010ffc:	b480      	push	{r7}
 8010ffe:	b083      	sub	sp, #12
 8011000:	af00      	add	r7, sp, #0
 8011002:	4603      	mov	r3, r0
 8011004:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 8011006:	79fb      	ldrb	r3, [r7, #7]
 8011008:	2b04      	cmp	r3, #4
 801100a:	d901      	bls.n	8011010 <IsListFull+0x14>
    {
        return true;
 801100c:	2301      	movs	r3, #1
 801100e:	e000      	b.n	8011012 <IsListFull+0x16>
    }
    return false;
 8011010:	2300      	movs	r3, #0
}
 8011012:	4618      	mov	r0, r3
 8011014:	370c      	adds	r7, #12
 8011016:	46bd      	mov	sp, r7
 8011018:	bc80      	pop	{r7}
 801101a:	4770      	bx	lr

0801101c <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 801101c:	b580      	push	{r7, lr}
 801101e:	b086      	sub	sp, #24
 8011020:	af00      	add	r7, sp, #0
 8011022:	4603      	mov	r3, r0
 8011024:	60b9      	str	r1, [r7, #8]
 8011026:	607a      	str	r2, [r7, #4]
 8011028:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 801102a:	68bb      	ldr	r3, [r7, #8]
 801102c:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 801102e:	4b13      	ldr	r3, [pc, #76]	; (801107c <GetElement+0x60>)
 8011030:	691b      	ldr	r3, [r3, #16]
 8011032:	7d1b      	ldrb	r3, [r3, #20]
 8011034:	4618      	mov	r0, r3
 8011036:	f7ff ffd1 	bl	8010fdc <IsListEmpty>
 801103a:	4603      	mov	r3, r0
 801103c:	2b00      	cmp	r3, #0
 801103e:	d001      	beq.n	8011044 <GetElement+0x28>
    {
        return NULL;
 8011040:	2300      	movs	r3, #0
 8011042:	e017      	b.n	8011074 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 8011044:	2300      	movs	r3, #0
 8011046:	74fb      	strb	r3, [r7, #19]
 8011048:	e00d      	b.n	8011066 <GetElement+0x4a>
    {
        if( element->Request == request )
 801104a:	697b      	ldr	r3, [r7, #20]
 801104c:	781b      	ldrb	r3, [r3, #0]
 801104e:	7bfa      	ldrb	r2, [r7, #15]
 8011050:	429a      	cmp	r2, r3
 8011052:	d101      	bne.n	8011058 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 8011054:	697b      	ldr	r3, [r7, #20]
 8011056:	e00d      	b.n	8011074 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 8011058:	6978      	ldr	r0, [r7, #20]
 801105a:	f7ff ffa5 	bl	8010fa8 <IncreaseBufferPointer>
 801105e:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 8011060:	7cfb      	ldrb	r3, [r7, #19]
 8011062:	3301      	adds	r3, #1
 8011064:	74fb      	strb	r3, [r7, #19]
 8011066:	4b05      	ldr	r3, [pc, #20]	; (801107c <GetElement+0x60>)
 8011068:	691b      	ldr	r3, [r3, #16]
 801106a:	7d1b      	ldrb	r3, [r3, #20]
 801106c:	7cfa      	ldrb	r2, [r7, #19]
 801106e:	429a      	cmp	r2, r3
 8011070:	d3eb      	bcc.n	801104a <GetElement+0x2e>
    }

    return NULL;
 8011072:	2300      	movs	r3, #0
}
 8011074:	4618      	mov	r0, r3
 8011076:	3718      	adds	r7, #24
 8011078:	46bd      	mov	sp, r7
 801107a:	bd80      	pop	{r7, pc}
 801107c:	20000c40 	.word	0x20000c40

08011080 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives, LoRaMacConfirmQueueNvmEvent confirmQueueNvmCtxChanged )
{
 8011080:	b580      	push	{r7, lr}
 8011082:	b082      	sub	sp, #8
 8011084:	af00      	add	r7, sp, #0
 8011086:	6078      	str	r0, [r7, #4]
 8011088:	6039      	str	r1, [r7, #0]
    ConfirmQueueCtx.Primitives = primitives;
 801108a:	4a13      	ldr	r2, [pc, #76]	; (80110d8 <LoRaMacConfirmQueueInit+0x58>)
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	6013      	str	r3, [r2, #0]

    // Assign nvm context
    ConfirmQueueCtx.ConfirmQueueNvmCtx = &ConfirmQueueNvmCtx;
 8011090:	4b11      	ldr	r3, [pc, #68]	; (80110d8 <LoRaMacConfirmQueueInit+0x58>)
 8011092:	4a12      	ldr	r2, [pc, #72]	; (80110dc <LoRaMacConfirmQueueInit+0x5c>)
 8011094:	611a      	str	r2, [r3, #16]

    // Init counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt = 0;
 8011096:	4b10      	ldr	r3, [pc, #64]	; (80110d8 <LoRaMacConfirmQueueInit+0x58>)
 8011098:	691b      	ldr	r3, [r3, #16]
 801109a:	2200      	movs	r2, #0
 801109c:	751a      	strb	r2, [r3, #20]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 801109e:	4b0e      	ldr	r3, [pc, #56]	; (80110d8 <LoRaMacConfirmQueueInit+0x58>)
 80110a0:	691b      	ldr	r3, [r3, #16]
 80110a2:	461a      	mov	r2, r3
 80110a4:	4b0c      	ldr	r3, [pc, #48]	; (80110d8 <LoRaMacConfirmQueueInit+0x58>)
 80110a6:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 80110a8:	4b0b      	ldr	r3, [pc, #44]	; (80110d8 <LoRaMacConfirmQueueInit+0x58>)
 80110aa:	691b      	ldr	r3, [r3, #16]
 80110ac:	461a      	mov	r2, r3
 80110ae:	4b0a      	ldr	r3, [pc, #40]	; (80110d8 <LoRaMacConfirmQueueInit+0x58>)
 80110b0:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue ) );
 80110b2:	4b09      	ldr	r3, [pc, #36]	; (80110d8 <LoRaMacConfirmQueueInit+0x58>)
 80110b4:	691b      	ldr	r3, [r3, #16]
 80110b6:	2214      	movs	r2, #20
 80110b8:	21ff      	movs	r1, #255	; 0xff
 80110ba:	4618      	mov	r0, r3
 80110bc:	f005 f8e8 	bl	8016290 <memset1>

    // Common status
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80110c0:	4b05      	ldr	r3, [pc, #20]	; (80110d8 <LoRaMacConfirmQueueInit+0x58>)
 80110c2:	691b      	ldr	r3, [r3, #16]
 80110c4:	2201      	movs	r2, #1
 80110c6:	755a      	strb	r2, [r3, #21]

    // Assign callback
    ConfirmQueueCtx.LoRaMacConfirmQueueNvmEvent = confirmQueueNvmCtxChanged;
 80110c8:	4a03      	ldr	r2, [pc, #12]	; (80110d8 <LoRaMacConfirmQueueInit+0x58>)
 80110ca:	683b      	ldr	r3, [r7, #0]
 80110cc:	60d3      	str	r3, [r2, #12]
}
 80110ce:	bf00      	nop
 80110d0:	3708      	adds	r7, #8
 80110d2:	46bd      	mov	sp, r7
 80110d4:	bd80      	pop	{r7, pc}
 80110d6:	bf00      	nop
 80110d8:	20000c40 	.word	0x20000c40
 80110dc:	20000c28 	.word	0x20000c28

080110e0 <LoRaMacConfirmQueueRestoreNvmCtx>:

bool LoRaMacConfirmQueueRestoreNvmCtx( void* confirmQueueNvmCtx )
{
 80110e0:	b580      	push	{r7, lr}
 80110e2:	b082      	sub	sp, #8
 80110e4:	af00      	add	r7, sp, #0
 80110e6:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( confirmQueueNvmCtx != NULL )
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	d006      	beq.n	80110fc <LoRaMacConfirmQueueRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&ConfirmQueueNvmCtx, ( uint8_t* ) confirmQueueNvmCtx, sizeof( ConfirmQueueNvmCtx ) );
 80110ee:	2216      	movs	r2, #22
 80110f0:	6879      	ldr	r1, [r7, #4]
 80110f2:	4805      	ldr	r0, [pc, #20]	; (8011108 <LoRaMacConfirmQueueRestoreNvmCtx+0x28>)
 80110f4:	f005 f891 	bl	801621a <memcpy1>
        return true;
 80110f8:	2301      	movs	r3, #1
 80110fa:	e000      	b.n	80110fe <LoRaMacConfirmQueueRestoreNvmCtx+0x1e>
    }
    else
    {
        return false;
 80110fc:	2300      	movs	r3, #0
    }
}
 80110fe:	4618      	mov	r0, r3
 8011100:	3708      	adds	r7, #8
 8011102:	46bd      	mov	sp, r7
 8011104:	bd80      	pop	{r7, pc}
 8011106:	bf00      	nop
 8011108:	20000c28 	.word	0x20000c28

0801110c <LoRaMacConfirmQueueGetNvmCtx>:

void* LoRaMacConfirmQueueGetNvmCtx( size_t* confirmQueueNvmCtxSize )
{
 801110c:	b480      	push	{r7}
 801110e:	b083      	sub	sp, #12
 8011110:	af00      	add	r7, sp, #0
 8011112:	6078      	str	r0, [r7, #4]
    *confirmQueueNvmCtxSize = sizeof( ConfirmQueueNvmCtx );
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	2216      	movs	r2, #22
 8011118:	601a      	str	r2, [r3, #0]
    return &ConfirmQueueNvmCtx;
 801111a:	4b03      	ldr	r3, [pc, #12]	; (8011128 <LoRaMacConfirmQueueGetNvmCtx+0x1c>)
}
 801111c:	4618      	mov	r0, r3
 801111e:	370c      	adds	r7, #12
 8011120:	46bd      	mov	sp, r7
 8011122:	bc80      	pop	{r7}
 8011124:	4770      	bx	lr
 8011126:	bf00      	nop
 8011128:	20000c28 	.word	0x20000c28

0801112c <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 801112c:	b580      	push	{r7, lr}
 801112e:	b082      	sub	sp, #8
 8011130:	af00      	add	r7, sp, #0
 8011132:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8011134:	4b18      	ldr	r3, [pc, #96]	; (8011198 <LoRaMacConfirmQueueAdd+0x6c>)
 8011136:	691b      	ldr	r3, [r3, #16]
 8011138:	7d1b      	ldrb	r3, [r3, #20]
 801113a:	4618      	mov	r0, r3
 801113c:	f7ff ff5e 	bl	8010ffc <IsListFull>
 8011140:	4603      	mov	r3, r0
 8011142:	2b00      	cmp	r3, #0
 8011144:	d001      	beq.n	801114a <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8011146:	2300      	movs	r3, #0
 8011148:	e021      	b.n	801118e <LoRaMacConfirmQueueAdd+0x62>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 801114a:	4b13      	ldr	r3, [pc, #76]	; (8011198 <LoRaMacConfirmQueueAdd+0x6c>)
 801114c:	689b      	ldr	r3, [r3, #8]
 801114e:	687a      	ldr	r2, [r7, #4]
 8011150:	7812      	ldrb	r2, [r2, #0]
 8011152:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8011154:	4b10      	ldr	r3, [pc, #64]	; (8011198 <LoRaMacConfirmQueueAdd+0x6c>)
 8011156:	689b      	ldr	r3, [r3, #8]
 8011158:	687a      	ldr	r2, [r7, #4]
 801115a:	7852      	ldrb	r2, [r2, #1]
 801115c:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 801115e:	4b0e      	ldr	r3, [pc, #56]	; (8011198 <LoRaMacConfirmQueueAdd+0x6c>)
 8011160:	689b      	ldr	r3, [r3, #8]
 8011162:	687a      	ldr	r2, [r7, #4]
 8011164:	78d2      	ldrb	r2, [r2, #3]
 8011166:	70da      	strb	r2, [r3, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 8011168:	4b0b      	ldr	r3, [pc, #44]	; (8011198 <LoRaMacConfirmQueueAdd+0x6c>)
 801116a:	689b      	ldr	r3, [r3, #8]
 801116c:	2200      	movs	r2, #0
 801116e:	709a      	strb	r2, [r3, #2]
    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt++;
 8011170:	4b09      	ldr	r3, [pc, #36]	; (8011198 <LoRaMacConfirmQueueAdd+0x6c>)
 8011172:	691b      	ldr	r3, [r3, #16]
 8011174:	7d1a      	ldrb	r2, [r3, #20]
 8011176:	3201      	adds	r2, #1
 8011178:	b2d2      	uxtb	r2, r2
 801117a:	751a      	strb	r2, [r3, #20]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 801117c:	4b06      	ldr	r3, [pc, #24]	; (8011198 <LoRaMacConfirmQueueAdd+0x6c>)
 801117e:	689b      	ldr	r3, [r3, #8]
 8011180:	4618      	mov	r0, r3
 8011182:	f7ff ff11 	bl	8010fa8 <IncreaseBufferPointer>
 8011186:	4603      	mov	r3, r0
 8011188:	4a03      	ldr	r2, [pc, #12]	; (8011198 <LoRaMacConfirmQueueAdd+0x6c>)
 801118a:	6093      	str	r3, [r2, #8]

    return true;
 801118c:	2301      	movs	r3, #1
}
 801118e:	4618      	mov	r0, r3
 8011190:	3708      	adds	r7, #8
 8011192:	46bd      	mov	sp, r7
 8011194:	bd80      	pop	{r7, pc}
 8011196:	bf00      	nop
 8011198:	20000c40 	.word	0x20000c40

0801119c <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 801119c:	b580      	push	{r7, lr}
 801119e:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 80111a0:	4b0d      	ldr	r3, [pc, #52]	; (80111d8 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 80111a2:	691b      	ldr	r3, [r3, #16]
 80111a4:	7d1b      	ldrb	r3, [r3, #20]
 80111a6:	4618      	mov	r0, r3
 80111a8:	f7ff ff18 	bl	8010fdc <IsListEmpty>
 80111ac:	4603      	mov	r3, r0
 80111ae:	2b00      	cmp	r3, #0
 80111b0:	d001      	beq.n	80111b6 <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 80111b2:	2300      	movs	r3, #0
 80111b4:	e00e      	b.n	80111d4 <LoRaMacConfirmQueueRemoveFirst+0x38>
    }

    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
 80111b6:	4b08      	ldr	r3, [pc, #32]	; (80111d8 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 80111b8:	691b      	ldr	r3, [r3, #16]
 80111ba:	7d1a      	ldrb	r2, [r3, #20]
 80111bc:	3a01      	subs	r2, #1
 80111be:	b2d2      	uxtb	r2, r2
 80111c0:	751a      	strb	r2, [r3, #20]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 80111c2:	4b05      	ldr	r3, [pc, #20]	; (80111d8 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 80111c4:	685b      	ldr	r3, [r3, #4]
 80111c6:	4618      	mov	r0, r3
 80111c8:	f7ff feee 	bl	8010fa8 <IncreaseBufferPointer>
 80111cc:	4603      	mov	r3, r0
 80111ce:	4a02      	ldr	r2, [pc, #8]	; (80111d8 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 80111d0:	6053      	str	r3, [r2, #4]

    return true;
 80111d2:	2301      	movs	r3, #1
}
 80111d4:	4618      	mov	r0, r3
 80111d6:	bd80      	pop	{r7, pc}
 80111d8:	20000c40 	.word	0x20000c40

080111dc <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 80111dc:	b580      	push	{r7, lr}
 80111de:	b084      	sub	sp, #16
 80111e0:	af00      	add	r7, sp, #0
 80111e2:	4603      	mov	r3, r0
 80111e4:	460a      	mov	r2, r1
 80111e6:	71fb      	strb	r3, [r7, #7]
 80111e8:	4613      	mov	r3, r2
 80111ea:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 80111ec:	2300      	movs	r3, #0
 80111ee:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 80111f0:	4b10      	ldr	r3, [pc, #64]	; (8011234 <LoRaMacConfirmQueueSetStatus+0x58>)
 80111f2:	691b      	ldr	r3, [r3, #16]
 80111f4:	7d1b      	ldrb	r3, [r3, #20]
 80111f6:	4618      	mov	r0, r3
 80111f8:	f7ff fef0 	bl	8010fdc <IsListEmpty>
 80111fc:	4603      	mov	r3, r0
 80111fe:	f083 0301 	eor.w	r3, r3, #1
 8011202:	b2db      	uxtb	r3, r3
 8011204:	2b00      	cmp	r3, #0
 8011206:	d011      	beq.n	801122c <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8011208:	4b0a      	ldr	r3, [pc, #40]	; (8011234 <LoRaMacConfirmQueueSetStatus+0x58>)
 801120a:	6859      	ldr	r1, [r3, #4]
 801120c:	4b09      	ldr	r3, [pc, #36]	; (8011234 <LoRaMacConfirmQueueSetStatus+0x58>)
 801120e:	689a      	ldr	r2, [r3, #8]
 8011210:	79bb      	ldrb	r3, [r7, #6]
 8011212:	4618      	mov	r0, r3
 8011214:	f7ff ff02 	bl	801101c <GetElement>
 8011218:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 801121a:	68fb      	ldr	r3, [r7, #12]
 801121c:	2b00      	cmp	r3, #0
 801121e:	d005      	beq.n	801122c <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8011220:	68fb      	ldr	r3, [r7, #12]
 8011222:	79fa      	ldrb	r2, [r7, #7]
 8011224:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 8011226:	68fb      	ldr	r3, [r7, #12]
 8011228:	2201      	movs	r2, #1
 801122a:	709a      	strb	r2, [r3, #2]
        }
    }
}
 801122c:	bf00      	nop
 801122e:	3710      	adds	r7, #16
 8011230:	46bd      	mov	sp, r7
 8011232:	bd80      	pop	{r7, pc}
 8011234:	20000c40 	.word	0x20000c40

08011238 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8011238:	b580      	push	{r7, lr}
 801123a:	b084      	sub	sp, #16
 801123c:	af00      	add	r7, sp, #0
 801123e:	4603      	mov	r3, r0
 8011240:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8011242:	2300      	movs	r3, #0
 8011244:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 8011246:	4b10      	ldr	r3, [pc, #64]	; (8011288 <LoRaMacConfirmQueueGetStatus+0x50>)
 8011248:	691b      	ldr	r3, [r3, #16]
 801124a:	7d1b      	ldrb	r3, [r3, #20]
 801124c:	4618      	mov	r0, r3
 801124e:	f7ff fec5 	bl	8010fdc <IsListEmpty>
 8011252:	4603      	mov	r3, r0
 8011254:	f083 0301 	eor.w	r3, r3, #1
 8011258:	b2db      	uxtb	r3, r3
 801125a:	2b00      	cmp	r3, #0
 801125c:	d00e      	beq.n	801127c <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 801125e:	4b0a      	ldr	r3, [pc, #40]	; (8011288 <LoRaMacConfirmQueueGetStatus+0x50>)
 8011260:	6859      	ldr	r1, [r3, #4]
 8011262:	4b09      	ldr	r3, [pc, #36]	; (8011288 <LoRaMacConfirmQueueGetStatus+0x50>)
 8011264:	689a      	ldr	r2, [r3, #8]
 8011266:	79fb      	ldrb	r3, [r7, #7]
 8011268:	4618      	mov	r0, r3
 801126a:	f7ff fed7 	bl	801101c <GetElement>
 801126e:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8011270:	68fb      	ldr	r3, [r7, #12]
 8011272:	2b00      	cmp	r3, #0
 8011274:	d002      	beq.n	801127c <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 8011276:	68fb      	ldr	r3, [r7, #12]
 8011278:	785b      	ldrb	r3, [r3, #1]
 801127a:	e000      	b.n	801127e <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 801127c:	2301      	movs	r3, #1
}
 801127e:	4618      	mov	r0, r3
 8011280:	3710      	adds	r7, #16
 8011282:	46bd      	mov	sp, r7
 8011284:	bd80      	pop	{r7, pc}
 8011286:	bf00      	nop
 8011288:	20000c40 	.word	0x20000c40

0801128c <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 801128c:	b580      	push	{r7, lr}
 801128e:	b084      	sub	sp, #16
 8011290:	af00      	add	r7, sp, #0
 8011292:	4603      	mov	r3, r0
 8011294:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 8011296:	4b16      	ldr	r3, [pc, #88]	; (80112f0 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8011298:	685b      	ldr	r3, [r3, #4]
 801129a:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 801129c:	4b14      	ldr	r3, [pc, #80]	; (80112f0 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801129e:	691b      	ldr	r3, [r3, #16]
 80112a0:	79fa      	ldrb	r2, [r7, #7]
 80112a2:	755a      	strb	r2, [r3, #21]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 80112a4:	4b12      	ldr	r3, [pc, #72]	; (80112f0 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80112a6:	691b      	ldr	r3, [r3, #16]
 80112a8:	7d1b      	ldrb	r3, [r3, #20]
 80112aa:	4618      	mov	r0, r3
 80112ac:	f7ff fe96 	bl	8010fdc <IsListEmpty>
 80112b0:	4603      	mov	r3, r0
 80112b2:	f083 0301 	eor.w	r3, r3, #1
 80112b6:	b2db      	uxtb	r3, r3
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	d015      	beq.n	80112e8 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 80112bc:	68fb      	ldr	r3, [r7, #12]
 80112be:	79fa      	ldrb	r2, [r7, #7]
 80112c0:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 80112c2:	68fb      	ldr	r3, [r7, #12]
 80112c4:	78db      	ldrb	r3, [r3, #3]
 80112c6:	f083 0301 	eor.w	r3, r3, #1
 80112ca:	b2db      	uxtb	r3, r3
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	d002      	beq.n	80112d6 <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 80112d0:	68fb      	ldr	r3, [r7, #12]
 80112d2:	2201      	movs	r2, #1
 80112d4:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 80112d6:	68f8      	ldr	r0, [r7, #12]
 80112d8:	f7ff fe66 	bl	8010fa8 <IncreaseBufferPointer>
 80112dc:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 80112de:	4b04      	ldr	r3, [pc, #16]	; (80112f0 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80112e0:	689b      	ldr	r3, [r3, #8]
 80112e2:	68fa      	ldr	r2, [r7, #12]
 80112e4:	429a      	cmp	r2, r3
 80112e6:	d1e9      	bne.n	80112bc <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 80112e8:	bf00      	nop
 80112ea:	3710      	adds	r7, #16
 80112ec:	46bd      	mov	sp, r7
 80112ee:	bd80      	pop	{r7, pc}
 80112f0:	20000c40 	.word	0x20000c40

080112f4 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 80112f4:	b580      	push	{r7, lr}
 80112f6:	b082      	sub	sp, #8
 80112f8:	af00      	add	r7, sp, #0
 80112fa:	4603      	mov	r3, r0
 80112fc:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 80112fe:	4b09      	ldr	r3, [pc, #36]	; (8011324 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8011300:	6859      	ldr	r1, [r3, #4]
 8011302:	4b08      	ldr	r3, [pc, #32]	; (8011324 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8011304:	689a      	ldr	r2, [r3, #8]
 8011306:	79fb      	ldrb	r3, [r7, #7]
 8011308:	4618      	mov	r0, r3
 801130a:	f7ff fe87 	bl	801101c <GetElement>
 801130e:	4603      	mov	r3, r0
 8011310:	2b00      	cmp	r3, #0
 8011312:	d001      	beq.n	8011318 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 8011314:	2301      	movs	r3, #1
 8011316:	e000      	b.n	801131a <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 8011318:	2300      	movs	r3, #0
}
 801131a:	4618      	mov	r0, r3
 801131c:	3708      	adds	r7, #8
 801131e:	46bd      	mov	sp, r7
 8011320:	bd80      	pop	{r7, pc}
 8011322:	bf00      	nop
 8011324:	20000c40 	.word	0x20000c40

08011328 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8011328:	b580      	push	{r7, lr}
 801132a:	b084      	sub	sp, #16
 801132c:	af00      	add	r7, sp, #0
 801132e:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 8011330:	4b22      	ldr	r3, [pc, #136]	; (80113bc <LoRaMacConfirmQueueHandleCb+0x94>)
 8011332:	691b      	ldr	r3, [r3, #16]
 8011334:	7d1b      	ldrb	r3, [r3, #20]
 8011336:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 8011338:	2300      	movs	r3, #0
 801133a:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 801133c:	2300      	movs	r3, #0
 801133e:	73fb      	strb	r3, [r7, #15]
 8011340:	e032      	b.n	80113a8 <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8011342:	4b1e      	ldr	r3, [pc, #120]	; (80113bc <LoRaMacConfirmQueueHandleCb+0x94>)
 8011344:	685b      	ldr	r3, [r3, #4]
 8011346:	781a      	ldrb	r2, [r3, #0]
 8011348:	687b      	ldr	r3, [r7, #4]
 801134a:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 801134c:	4b1b      	ldr	r3, [pc, #108]	; (80113bc <LoRaMacConfirmQueueHandleCb+0x94>)
 801134e:	685b      	ldr	r3, [r3, #4]
 8011350:	785a      	ldrb	r2, [r3, #1]
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8011356:	4b19      	ldr	r3, [pc, #100]	; (80113bc <LoRaMacConfirmQueueHandleCb+0x94>)
 8011358:	685b      	ldr	r3, [r3, #4]
 801135a:	789b      	ldrb	r3, [r3, #2]
 801135c:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 801135e:	7b7b      	ldrb	r3, [r7, #13]
 8011360:	2b00      	cmp	r3, #0
 8011362:	d005      	beq.n	8011370 <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8011364:	4b15      	ldr	r3, [pc, #84]	; (80113bc <LoRaMacConfirmQueueHandleCb+0x94>)
 8011366:	681b      	ldr	r3, [r3, #0]
 8011368:	689b      	ldr	r3, [r3, #8]
 801136a:	6878      	ldr	r0, [r7, #4]
 801136c:	4798      	blx	r3
 801136e:	e00b      	b.n	8011388 <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8011370:	4b12      	ldr	r3, [pc, #72]	; (80113bc <LoRaMacConfirmQueueHandleCb+0x94>)
 8011372:	685b      	ldr	r3, [r3, #4]
 8011374:	781b      	ldrb	r3, [r3, #0]
 8011376:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8011378:	4b10      	ldr	r3, [pc, #64]	; (80113bc <LoRaMacConfirmQueueHandleCb+0x94>)
 801137a:	685b      	ldr	r3, [r3, #4]
 801137c:	785b      	ldrb	r3, [r3, #1]
 801137e:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8011380:	4b0e      	ldr	r3, [pc, #56]	; (80113bc <LoRaMacConfirmQueueHandleCb+0x94>)
 8011382:	685b      	ldr	r3, [r3, #4]
 8011384:	78db      	ldrb	r3, [r3, #3]
 8011386:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 8011388:	f7ff ff08 	bl	801119c <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 801138c:	7b7b      	ldrb	r3, [r7, #13]
 801138e:	f083 0301 	eor.w	r3, r3, #1
 8011392:	b2db      	uxtb	r3, r3
 8011394:	2b00      	cmp	r3, #0
 8011396:	d004      	beq.n	80113a2 <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8011398:	f107 0308 	add.w	r3, r7, #8
 801139c:	4618      	mov	r0, r3
 801139e:	f7ff fec5 	bl	801112c <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 80113a2:	7bfb      	ldrb	r3, [r7, #15]
 80113a4:	3301      	adds	r3, #1
 80113a6:	73fb      	strb	r3, [r7, #15]
 80113a8:	7bfa      	ldrb	r2, [r7, #15]
 80113aa:	7bbb      	ldrb	r3, [r7, #14]
 80113ac:	429a      	cmp	r2, r3
 80113ae:	d3c8      	bcc.n	8011342 <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 80113b0:	bf00      	nop
 80113b2:	bf00      	nop
 80113b4:	3710      	adds	r7, #16
 80113b6:	46bd      	mov	sp, r7
 80113b8:	bd80      	pop	{r7, pc}
 80113ba:	bf00      	nop
 80113bc:	20000c40 	.word	0x20000c40

080113c0 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 80113c0:	b480      	push	{r7}
 80113c2:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 80113c4:	4b03      	ldr	r3, [pc, #12]	; (80113d4 <LoRaMacConfirmQueueGetCnt+0x14>)
 80113c6:	691b      	ldr	r3, [r3, #16]
 80113c8:	7d1b      	ldrb	r3, [r3, #20]
}
 80113ca:	4618      	mov	r0, r3
 80113cc:	46bd      	mov	sp, r7
 80113ce:	bc80      	pop	{r7}
 80113d0:	4770      	bx	lr
 80113d2:	bf00      	nop
 80113d4:	20000c40 	.word	0x20000c40

080113d8 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 80113d8:	b580      	push	{r7, lr}
 80113da:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 80113dc:	4b06      	ldr	r3, [pc, #24]	; (80113f8 <LoRaMacConfirmQueueIsFull+0x20>)
 80113de:	691b      	ldr	r3, [r3, #16]
 80113e0:	7d1b      	ldrb	r3, [r3, #20]
 80113e2:	4618      	mov	r0, r3
 80113e4:	f7ff fe0a 	bl	8010ffc <IsListFull>
 80113e8:	4603      	mov	r3, r0
 80113ea:	2b00      	cmp	r3, #0
 80113ec:	d001      	beq.n	80113f2 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 80113ee:	2301      	movs	r3, #1
 80113f0:	e000      	b.n	80113f4 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 80113f2:	2300      	movs	r3, #0
    }
}
 80113f4:	4618      	mov	r0, r3
 80113f6:	bd80      	pop	{r7, pc}
 80113f8:	20000c40 	.word	0x20000c40

080113fc <PayloadEncrypt>:
 * \param[IN]  size             - Size of data
 * \param[IN/OUT]  buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 80113fc:	b580      	push	{r7, lr}
 80113fe:	b08e      	sub	sp, #56	; 0x38
 8011400:	af00      	add	r7, sp, #0
 8011402:	60f8      	str	r0, [r7, #12]
 8011404:	607b      	str	r3, [r7, #4]
 8011406:	460b      	mov	r3, r1
 8011408:	817b      	strh	r3, [r7, #10]
 801140a:	4613      	mov	r3, r2
 801140c:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 801140e:	68fb      	ldr	r3, [r7, #12]
 8011410:	2b00      	cmp	r3, #0
 8011412:	d101      	bne.n	8011418 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011414:	230a      	movs	r3, #10
 8011416:	e087      	b.n	8011528 <PayloadEncrypt+0x12c>
    }

    uint8_t bufferIndex = 0;
 8011418:	2300      	movs	r3, #0
 801141a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint16_t ctr = 1;
 801141e:	2301      	movs	r3, #1
 8011420:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t sBlock[16] = { 0 };
 8011422:	2300      	movs	r3, #0
 8011424:	623b      	str	r3, [r7, #32]
 8011426:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801142a:	2200      	movs	r2, #0
 801142c:	601a      	str	r2, [r3, #0]
 801142e:	605a      	str	r2, [r3, #4]
 8011430:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 8011432:	2300      	movs	r3, #0
 8011434:	613b      	str	r3, [r7, #16]
 8011436:	f107 0314 	add.w	r3, r7, #20
 801143a:	2200      	movs	r2, #0
 801143c:	601a      	str	r2, [r3, #0]
 801143e:	605a      	str	r2, [r3, #4]
 8011440:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 8011442:	2301      	movs	r3, #1
 8011444:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 8011446:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801144a:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	b2db      	uxtb	r3, r3
 8011450:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	0a1b      	lsrs	r3, r3, #8
 8011456:	b2db      	uxtb	r3, r3
 8011458:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	0c1b      	lsrs	r3, r3, #16
 801145e:	b2db      	uxtb	r3, r3
 8011460:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	0e1b      	lsrs	r3, r3, #24
 8011466:	b2db      	uxtb	r3, r3
 8011468:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 801146a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801146c:	b2db      	uxtb	r3, r3
 801146e:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8011470:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011472:	0a1b      	lsrs	r3, r3, #8
 8011474:	b2db      	uxtb	r3, r3
 8011476:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8011478:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801147a:	0c1b      	lsrs	r3, r3, #16
 801147c:	b2db      	uxtb	r3, r3
 801147e:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8011480:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011482:	0e1b      	lsrs	r3, r3, #24
 8011484:	b2db      	uxtb	r3, r3
 8011486:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8011488:	e049      	b.n	801151e <PayloadEncrypt+0x122>
    {
        aBlock[15] = ctr & 0xFF;
 801148a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801148c:	b2db      	uxtb	r3, r3
 801148e:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8011490:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8011492:	3301      	adds	r3, #1
 8011494:	86bb      	strh	r3, [r7, #52]	; 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8011496:	f107 0320 	add.w	r3, r7, #32
 801149a:	7a7a      	ldrb	r2, [r7, #9]
 801149c:	f107 0010 	add.w	r0, r7, #16
 80114a0:	2110      	movs	r1, #16
 80114a2:	f7f8 ffe0 	bl	800a466 <SecureElementAesEncrypt>
 80114a6:	4603      	mov	r3, r0
 80114a8:	2b00      	cmp	r3, #0
 80114aa:	d001      	beq.n	80114b0 <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80114ac:	230f      	movs	r3, #15
 80114ae:	e03b      	b.n	8011528 <PayloadEncrypt+0x12c>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80114b0:	2300      	movs	r3, #0
 80114b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80114b6:	e01f      	b.n	80114f8 <PayloadEncrypt+0xfc>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 80114b8:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80114bc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80114c0:	4413      	add	r3, r2
 80114c2:	461a      	mov	r2, r3
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	4413      	add	r3, r2
 80114c8:	7819      	ldrb	r1, [r3, #0]
 80114ca:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80114ce:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80114d2:	4413      	add	r3, r2
 80114d4:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80114d8:	f897 0037 	ldrb.w	r0, [r7, #55]	; 0x37
 80114dc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80114e0:	4403      	add	r3, r0
 80114e2:	4618      	mov	r0, r3
 80114e4:	68fb      	ldr	r3, [r7, #12]
 80114e6:	4403      	add	r3, r0
 80114e8:	404a      	eors	r2, r1
 80114ea:	b2d2      	uxtb	r2, r2
 80114ec:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80114ee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80114f2:	3301      	adds	r3, #1
 80114f4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80114f8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80114fc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8011500:	2a10      	cmp	r2, #16
 8011502:	bfa8      	it	ge
 8011504:	2210      	movge	r2, #16
 8011506:	b212      	sxth	r2, r2
 8011508:	4293      	cmp	r3, r2
 801150a:	dbd5      	blt.n	80114b8 <PayloadEncrypt+0xbc>
        }
        size -= 16;
 801150c:	897b      	ldrh	r3, [r7, #10]
 801150e:	3b10      	subs	r3, #16
 8011510:	b29b      	uxth	r3, r3
 8011512:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 8011514:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011518:	3310      	adds	r3, #16
 801151a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    while( size > 0 )
 801151e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8011522:	2b00      	cmp	r3, #0
 8011524:	dcb1      	bgt.n	801148a <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8011526:	2300      	movs	r3, #0
}
 8011528:	4618      	mov	r0, r3
 801152a:	3738      	adds	r7, #56	; 0x38
 801152c:	46bd      	mov	sp, r7
 801152e:	bd80      	pop	{r7, pc}

08011530 <PrepareB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[IN/OUT]  b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 8011530:	b490      	push	{r4, r7}
 8011532:	b082      	sub	sp, #8
 8011534:	af00      	add	r7, sp, #0
 8011536:	4604      	mov	r4, r0
 8011538:	4608      	mov	r0, r1
 801153a:	4611      	mov	r1, r2
 801153c:	461a      	mov	r2, r3
 801153e:	4623      	mov	r3, r4
 8011540:	80fb      	strh	r3, [r7, #6]
 8011542:	4603      	mov	r3, r0
 8011544:	717b      	strb	r3, [r7, #5]
 8011546:	460b      	mov	r3, r1
 8011548:	713b      	strb	r3, [r7, #4]
 801154a:	4613      	mov	r3, r2
 801154c:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 801154e:	69bb      	ldr	r3, [r7, #24]
 8011550:	2b00      	cmp	r3, #0
 8011552:	d101      	bne.n	8011558 <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011554:	230a      	movs	r3, #10
 8011556:	e04e      	b.n	80115f6 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 8011558:	69bb      	ldr	r3, [r7, #24]
 801155a:	2249      	movs	r2, #73	; 0x49
 801155c:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
/* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 801155e:	69bb      	ldr	r3, [r7, #24]
 8011560:	3301      	adds	r3, #1
 8011562:	2200      	movs	r2, #0
 8011564:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 8011566:	69bb      	ldr	r3, [r7, #24]
 8011568:	3302      	adds	r3, #2
 801156a:	2200      	movs	r2, #0
 801156c:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 801156e:	69bb      	ldr	r3, [r7, #24]
 8011570:	3303      	adds	r3, #3
 8011572:	2200      	movs	r2, #0
 8011574:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8011576:	69bb      	ldr	r3, [r7, #24]
 8011578:	3304      	adds	r3, #4
 801157a:	2200      	movs	r2, #0
 801157c:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 801157e:	69bb      	ldr	r3, [r7, #24]
 8011580:	3305      	adds	r3, #5
 8011582:	78fa      	ldrb	r2, [r7, #3]
 8011584:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 8011586:	69bb      	ldr	r3, [r7, #24]
 8011588:	3306      	adds	r3, #6
 801158a:	693a      	ldr	r2, [r7, #16]
 801158c:	b2d2      	uxtb	r2, r2
 801158e:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8011590:	693b      	ldr	r3, [r7, #16]
 8011592:	0a1a      	lsrs	r2, r3, #8
 8011594:	69bb      	ldr	r3, [r7, #24]
 8011596:	3307      	adds	r3, #7
 8011598:	b2d2      	uxtb	r2, r2
 801159a:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 801159c:	693b      	ldr	r3, [r7, #16]
 801159e:	0c1a      	lsrs	r2, r3, #16
 80115a0:	69bb      	ldr	r3, [r7, #24]
 80115a2:	3308      	adds	r3, #8
 80115a4:	b2d2      	uxtb	r2, r2
 80115a6:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 80115a8:	693b      	ldr	r3, [r7, #16]
 80115aa:	0e1a      	lsrs	r2, r3, #24
 80115ac:	69bb      	ldr	r3, [r7, #24]
 80115ae:	3309      	adds	r3, #9
 80115b0:	b2d2      	uxtb	r2, r2
 80115b2:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 80115b4:	69bb      	ldr	r3, [r7, #24]
 80115b6:	330a      	adds	r3, #10
 80115b8:	697a      	ldr	r2, [r7, #20]
 80115ba:	b2d2      	uxtb	r2, r2
 80115bc:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 80115be:	697b      	ldr	r3, [r7, #20]
 80115c0:	0a1a      	lsrs	r2, r3, #8
 80115c2:	69bb      	ldr	r3, [r7, #24]
 80115c4:	330b      	adds	r3, #11
 80115c6:	b2d2      	uxtb	r2, r2
 80115c8:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 80115ca:	697b      	ldr	r3, [r7, #20]
 80115cc:	0c1a      	lsrs	r2, r3, #16
 80115ce:	69bb      	ldr	r3, [r7, #24]
 80115d0:	330c      	adds	r3, #12
 80115d2:	b2d2      	uxtb	r2, r2
 80115d4:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 80115d6:	697b      	ldr	r3, [r7, #20]
 80115d8:	0e1a      	lsrs	r2, r3, #24
 80115da:	69bb      	ldr	r3, [r7, #24]
 80115dc:	330d      	adds	r3, #13
 80115de:	b2d2      	uxtb	r2, r2
 80115e0:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 80115e2:	69bb      	ldr	r3, [r7, #24]
 80115e4:	330e      	adds	r3, #14
 80115e6:	2200      	movs	r2, #0
 80115e8:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 80115ea:	69bb      	ldr	r3, [r7, #24]
 80115ec:	330f      	adds	r3, #15
 80115ee:	88fa      	ldrh	r2, [r7, #6]
 80115f0:	b2d2      	uxtb	r2, r2
 80115f2:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 80115f4:	2300      	movs	r3, #0
}
 80115f6:	4618      	mov	r0, r3
 80115f8:	3708      	adds	r7, #8
 80115fa:	46bd      	mov	sp, r7
 80115fc:	bc90      	pop	{r4, r7}
 80115fe:	4770      	bx	lr

08011600 <ComputeCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 8011600:	b590      	push	{r4, r7, lr}
 8011602:	b08b      	sub	sp, #44	; 0x2c
 8011604:	af04      	add	r7, sp, #16
 8011606:	6078      	str	r0, [r7, #4]
 8011608:	4608      	mov	r0, r1
 801160a:	4611      	mov	r1, r2
 801160c:	461a      	mov	r2, r3
 801160e:	4603      	mov	r3, r0
 8011610:	807b      	strh	r3, [r7, #2]
 8011612:	460b      	mov	r3, r1
 8011614:	707b      	strb	r3, [r7, #1]
 8011616:	4613      	mov	r3, r2
 8011618:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	2b00      	cmp	r3, #0
 801161e:	d002      	beq.n	8011626 <ComputeCmacB0+0x26>
 8011620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011622:	2b00      	cmp	r3, #0
 8011624:	d101      	bne.n	801162a <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011626:	230a      	movs	r3, #10
 8011628:	e024      	b.n	8011674 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 801162a:	887b      	ldrh	r3, [r7, #2]
 801162c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011630:	d901      	bls.n	8011636 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8011632:	230e      	movs	r3, #14
 8011634:	e01e      	b.n	8011674 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8011636:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 801163a:	783a      	ldrb	r2, [r7, #0]
 801163c:	7879      	ldrb	r1, [r7, #1]
 801163e:	8878      	ldrh	r0, [r7, #2]
 8011640:	f107 0308 	add.w	r3, r7, #8
 8011644:	9302      	str	r3, [sp, #8]
 8011646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011648:	9301      	str	r3, [sp, #4]
 801164a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801164c:	9300      	str	r3, [sp, #0]
 801164e:	4623      	mov	r3, r4
 8011650:	f7ff ff6e 	bl	8011530 <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8011654:	7879      	ldrb	r1, [r7, #1]
 8011656:	887a      	ldrh	r2, [r7, #2]
 8011658:	f107 0008 	add.w	r0, r7, #8
 801165c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801165e:	9300      	str	r3, [sp, #0]
 8011660:	460b      	mov	r3, r1
 8011662:	6879      	ldr	r1, [r7, #4]
 8011664:	f7f8 feb2 	bl	800a3cc <SecureElementComputeAesCmac>
 8011668:	4603      	mov	r3, r0
 801166a:	2b00      	cmp	r3, #0
 801166c:	d001      	beq.n	8011672 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801166e:	230f      	movs	r3, #15
 8011670:	e000      	b.n	8011674 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8011672:	2300      	movs	r3, #0
}
 8011674:	4618      	mov	r0, r3
 8011676:	371c      	adds	r7, #28
 8011678:	46bd      	mov	sp, r7
 801167a:	bd90      	pop	{r4, r7, pc}

0801167c <VerifyCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[in]  expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 801167c:	b590      	push	{r4, r7, lr}
 801167e:	b0cd      	sub	sp, #308	; 0x134
 8011680:	af04      	add	r7, sp, #16
 8011682:	1d3c      	adds	r4, r7, #4
 8011684:	6020      	str	r0, [r4, #0]
 8011686:	460c      	mov	r4, r1
 8011688:	4610      	mov	r0, r2
 801168a:	4619      	mov	r1, r3
 801168c:	1cbb      	adds	r3, r7, #2
 801168e:	4622      	mov	r2, r4
 8011690:	801a      	strh	r2, [r3, #0]
 8011692:	1c7b      	adds	r3, r7, #1
 8011694:	4602      	mov	r2, r0
 8011696:	701a      	strb	r2, [r3, #0]
 8011698:	463b      	mov	r3, r7
 801169a:	460a      	mov	r2, r1
 801169c:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 801169e:	1d3b      	adds	r3, r7, #4
 80116a0:	681b      	ldr	r3, [r3, #0]
 80116a2:	2b00      	cmp	r3, #0
 80116a4:	d101      	bne.n	80116aa <VerifyCmacB0+0x2e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80116a6:	230a      	movs	r3, #10
 80116a8:	e04b      	b.n	8011742 <VerifyCmacB0+0xc6>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80116aa:	1cbb      	adds	r3, r7, #2
 80116ac:	881b      	ldrh	r3, [r3, #0]
 80116ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80116b2:	d901      	bls.n	80116b8 <VerifyCmacB0+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 80116b4:	230e      	movs	r3, #14
 80116b6:	e044      	b.n	8011742 <VerifyCmacB0+0xc6>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 80116b8:	f107 030c 	add.w	r3, r7, #12
 80116bc:	f44f 7288 	mov.w	r2, #272	; 0x110
 80116c0:	2100      	movs	r1, #0
 80116c2:	4618      	mov	r0, r3
 80116c4:	f004 fde4 	bl	8016290 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 80116c8:	f897 4130 	ldrb.w	r4, [r7, #304]	; 0x130
 80116cc:	463b      	mov	r3, r7
 80116ce:	781a      	ldrb	r2, [r3, #0]
 80116d0:	1c7b      	adds	r3, r7, #1
 80116d2:	7819      	ldrb	r1, [r3, #0]
 80116d4:	1cbb      	adds	r3, r7, #2
 80116d6:	8818      	ldrh	r0, [r3, #0]
 80116d8:	f107 030c 	add.w	r3, r7, #12
 80116dc:	9302      	str	r3, [sp, #8]
 80116de:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80116e2:	9301      	str	r3, [sp, #4]
 80116e4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80116e8:	9300      	str	r3, [sp, #0]
 80116ea:	4623      	mov	r3, r4
 80116ec:	f7ff ff20 	bl	8011530 <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 80116f0:	f107 030c 	add.w	r3, r7, #12
 80116f4:	3310      	adds	r3, #16
 80116f6:	1cba      	adds	r2, r7, #2
 80116f8:	8812      	ldrh	r2, [r2, #0]
 80116fa:	1d39      	adds	r1, r7, #4
 80116fc:	6809      	ldr	r1, [r1, #0]
 80116fe:	4618      	mov	r0, r3
 8011700:	f004 fd8b 	bl	801621a <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8011704:	2306      	movs	r3, #6
 8011706:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 801170a:	1cbb      	adds	r3, r7, #2
 801170c:	881b      	ldrh	r3, [r3, #0]
 801170e:	3310      	adds	r3, #16
 8011710:	b299      	uxth	r1, r3
 8011712:	1c7b      	adds	r3, r7, #1
 8011714:	781b      	ldrb	r3, [r3, #0]
 8011716:	f107 000c 	add.w	r0, r7, #12
 801171a:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 801171e:	f7f8 fe73 	bl	800a408 <SecureElementVerifyAesCmac>
 8011722:	4603      	mov	r3, r0
 8011724:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8011728:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 801172c:	2b00      	cmp	r3, #0
 801172e:	d101      	bne.n	8011734 <VerifyCmacB0+0xb8>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8011730:	2300      	movs	r3, #0
 8011732:	e006      	b.n	8011742 <VerifyCmacB0+0xc6>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8011734:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8011738:	2b01      	cmp	r3, #1
 801173a:	d101      	bne.n	8011740 <VerifyCmacB0+0xc4>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 801173c:	2301      	movs	r3, #1
 801173e:	e000      	b.n	8011742 <VerifyCmacB0+0xc6>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011740:	230f      	movs	r3, #15
}
 8011742:	4618      	mov	r0, r3
 8011744:	f507 7792 	add.w	r7, r7, #292	; 0x124
 8011748:	46bd      	mov	sp, r7
 801174a:	bd90      	pop	{r4, r7, pc}

0801174c <GetKeyAddrItem>:
 * \param[IN]  addrID          - Address identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 801174c:	b480      	push	{r7}
 801174e:	b085      	sub	sp, #20
 8011750:	af00      	add	r7, sp, #0
 8011752:	4603      	mov	r3, r0
 8011754:	6039      	str	r1, [r7, #0]
 8011756:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8011758:	2300      	movs	r3, #0
 801175a:	73fb      	strb	r3, [r7, #15]
 801175c:	e011      	b.n	8011782 <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 801175e:	7bfb      	ldrb	r3, [r7, #15]
 8011760:	4a0c      	ldr	r2, [pc, #48]	; (8011794 <GetKeyAddrItem+0x48>)
 8011762:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8011766:	79fa      	ldrb	r2, [r7, #7]
 8011768:	429a      	cmp	r2, r3
 801176a:	d107      	bne.n	801177c <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 801176c:	7bfb      	ldrb	r3, [r7, #15]
 801176e:	009b      	lsls	r3, r3, #2
 8011770:	4a08      	ldr	r2, [pc, #32]	; (8011794 <GetKeyAddrItem+0x48>)
 8011772:	441a      	add	r2, r3
 8011774:	683b      	ldr	r3, [r7, #0]
 8011776:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 8011778:	2300      	movs	r3, #0
 801177a:	e006      	b.n	801178a <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 801177c:	7bfb      	ldrb	r3, [r7, #15]
 801177e:	3301      	adds	r3, #1
 8011780:	73fb      	strb	r3, [r7, #15]
 8011782:	7bfb      	ldrb	r3, [r7, #15]
 8011784:	2b01      	cmp	r3, #1
 8011786:	d9ea      	bls.n	801175e <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 8011788:	230c      	movs	r3, #12
}
 801178a:	4618      	mov	r0, r3
 801178c:	3714      	adds	r7, #20
 801178e:	46bd      	mov	sp, r7
 8011790:	bc80      	pop	{r7}
 8011792:	4770      	bx	lr
 8011794:	200001a8 	.word	0x200001a8

08011798 <DeriveSessionKey10x>:
 * \param[IN]  netID          - Network Identifier
 * \param[IN]  deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint8_t* joinNonce, uint8_t* netID, uint8_t* devNonce )
{
 8011798:	b580      	push	{r7, lr}
 801179a:	b088      	sub	sp, #32
 801179c:	af00      	add	r7, sp, #0
 801179e:	60b9      	str	r1, [r7, #8]
 80117a0:	607a      	str	r2, [r7, #4]
 80117a2:	603b      	str	r3, [r7, #0]
 80117a4:	4603      	mov	r3, r0
 80117a6:	73fb      	strb	r3, [r7, #15]
    if( ( joinNonce == 0 ) || ( netID == 0 ) || ( devNonce == 0 ) )
 80117a8:	68bb      	ldr	r3, [r7, #8]
 80117aa:	2b00      	cmp	r3, #0
 80117ac:	d005      	beq.n	80117ba <DeriveSessionKey10x+0x22>
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	2b00      	cmp	r3, #0
 80117b2:	d002      	beq.n	80117ba <DeriveSessionKey10x+0x22>
 80117b4:	683b      	ldr	r3, [r7, #0]
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	d101      	bne.n	80117be <DeriveSessionKey10x+0x26>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80117ba:	230a      	movs	r3, #10
 80117bc:	e03c      	b.n	8011838 <DeriveSessionKey10x+0xa0>
    }

    uint8_t compBase[16] = { 0 };
 80117be:	2300      	movs	r3, #0
 80117c0:	613b      	str	r3, [r7, #16]
 80117c2:	f107 0314 	add.w	r3, r7, #20
 80117c6:	2200      	movs	r2, #0
 80117c8:	601a      	str	r2, [r3, #0]
 80117ca:	605a      	str	r2, [r3, #4]
 80117cc:	609a      	str	r2, [r3, #8]

    switch( keyID )
 80117ce:	7bfb      	ldrb	r3, [r7, #15]
 80117d0:	2b02      	cmp	r3, #2
 80117d2:	d002      	beq.n	80117da <DeriveSessionKey10x+0x42>
 80117d4:	2b03      	cmp	r3, #3
 80117d6:	d003      	beq.n	80117e0 <DeriveSessionKey10x+0x48>
 80117d8:	e005      	b.n	80117e6 <DeriveSessionKey10x+0x4e>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 80117da:	2301      	movs	r3, #1
 80117dc:	743b      	strb	r3, [r7, #16]
            break;
 80117de:	e004      	b.n	80117ea <DeriveSessionKey10x+0x52>
        case APP_S_KEY:
            compBase[0] = 0x02;
 80117e0:	2302      	movs	r3, #2
 80117e2:	743b      	strb	r3, [r7, #16]
            break;
 80117e4:	e001      	b.n	80117ea <DeriveSessionKey10x+0x52>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 80117e6:	230b      	movs	r3, #11
 80117e8:	e026      	b.n	8011838 <DeriveSessionKey10x+0xa0>
    }

    memcpy1( compBase + 1, joinNonce, 3 );
 80117ea:	f107 0310 	add.w	r3, r7, #16
 80117ee:	3301      	adds	r3, #1
 80117f0:	2203      	movs	r2, #3
 80117f2:	68b9      	ldr	r1, [r7, #8]
 80117f4:	4618      	mov	r0, r3
 80117f6:	f004 fd10 	bl	801621a <memcpy1>
    memcpy1( compBase + 4, netID, 3 );
 80117fa:	f107 0310 	add.w	r3, r7, #16
 80117fe:	3304      	adds	r3, #4
 8011800:	2203      	movs	r2, #3
 8011802:	6879      	ldr	r1, [r7, #4]
 8011804:	4618      	mov	r0, r3
 8011806:	f004 fd08 	bl	801621a <memcpy1>
    memcpy1( compBase + 7, devNonce, 2 );
 801180a:	f107 0310 	add.w	r3, r7, #16
 801180e:	3307      	adds	r3, #7
 8011810:	2202      	movs	r2, #2
 8011812:	6839      	ldr	r1, [r7, #0]
 8011814:	4618      	mov	r0, r3
 8011816:	f004 fd00 	bl	801621a <memcpy1>

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 801181a:	4b09      	ldr	r3, [pc, #36]	; (8011840 <DeriveSessionKey10x+0xa8>)
 801181c:	6818      	ldr	r0, [r3, #0]
 801181e:	7bfb      	ldrb	r3, [r7, #15]
 8011820:	f107 0110 	add.w	r1, r7, #16
 8011824:	2201      	movs	r2, #1
 8011826:	6800      	ldr	r0, [r0, #0]
 8011828:	f7f8 fe7e 	bl	800a528 <SecureElementDeriveAndStoreKey>
 801182c:	4603      	mov	r3, r0
 801182e:	2b00      	cmp	r3, #0
 8011830:	d001      	beq.n	8011836 <DeriveSessionKey10x+0x9e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011832:	230f      	movs	r3, #15
 8011834:	e000      	b.n	8011838 <DeriveSessionKey10x+0xa0>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8011836:	2300      	movs	r3, #0
}
 8011838:	4618      	mov	r0, r3
 801183a:	3720      	adds	r7, #32
 801183c:	46bd      	mov	sp, r7
 801183e:	bd80      	pop	{r7, pc}
 8011840:	20000c54 	.word	0x20000c54

08011844 <GetLastFcntDown>:
 * \param[IN]     lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8011844:	b480      	push	{r7}
 8011846:	b083      	sub	sp, #12
 8011848:	af00      	add	r7, sp, #0
 801184a:	4603      	mov	r3, r0
 801184c:	6039      	str	r1, [r7, #0]
 801184e:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8011850:	683b      	ldr	r3, [r7, #0]
 8011852:	2b00      	cmp	r3, #0
 8011854:	d101      	bne.n	801185a <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011856:	230a      	movs	r3, #10
 8011858:	e03b      	b.n	80118d2 <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 801185a:	79fb      	ldrb	r3, [r7, #7]
 801185c:	3b01      	subs	r3, #1
 801185e:	2b03      	cmp	r3, #3
 8011860:	d834      	bhi.n	80118cc <GetLastFcntDown+0x88>
 8011862:	a201      	add	r2, pc, #4	; (adr r2, 8011868 <GetLastFcntDown+0x24>)
 8011864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011868:	08011879 	.word	0x08011879
 801186c:	08011891 	.word	0x08011891
 8011870:	080118a9 	.word	0x080118a9
 8011874:	080118c1 	.word	0x080118c1
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8011878:	4b18      	ldr	r3, [pc, #96]	; (80118dc <GetLastFcntDown+0x98>)
 801187a:	681b      	ldr	r3, [r3, #0]
 801187c:	691a      	ldr	r2, [r3, #16]
 801187e:	683b      	ldr	r3, [r7, #0]
 8011880:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8011882:	4b16      	ldr	r3, [pc, #88]	; (80118dc <GetLastFcntDown+0x98>)
 8011884:	681a      	ldr	r2, [r3, #0]
 8011886:	4b15      	ldr	r3, [pc, #84]	; (80118dc <GetLastFcntDown+0x98>)
 8011888:	681b      	ldr	r3, [r3, #0]
 801188a:	3210      	adds	r2, #16
 801188c:	621a      	str	r2, [r3, #32]
            break;
 801188e:	e01f      	b.n	80118d0 <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8011890:	4b12      	ldr	r3, [pc, #72]	; (80118dc <GetLastFcntDown+0x98>)
 8011892:	681b      	ldr	r3, [r3, #0]
 8011894:	695a      	ldr	r2, [r3, #20]
 8011896:	683b      	ldr	r3, [r7, #0]
 8011898:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.AFCntDown;
 801189a:	4b10      	ldr	r3, [pc, #64]	; (80118dc <GetLastFcntDown+0x98>)
 801189c:	681a      	ldr	r2, [r3, #0]
 801189e:	4b0f      	ldr	r3, [pc, #60]	; (80118dc <GetLastFcntDown+0x98>)
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	3214      	adds	r2, #20
 80118a4:	621a      	str	r2, [r3, #32]
            break;
 80118a6:	e013      	b.n	80118d0 <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.FCntDown;
 80118a8:	4b0c      	ldr	r3, [pc, #48]	; (80118dc <GetLastFcntDown+0x98>)
 80118aa:	681b      	ldr	r3, [r3, #0]
 80118ac:	699a      	ldr	r2, [r3, #24]
 80118ae:	683b      	ldr	r3, [r7, #0]
 80118b0:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 80118b2:	4b0a      	ldr	r3, [pc, #40]	; (80118dc <GetLastFcntDown+0x98>)
 80118b4:	681a      	ldr	r2, [r3, #0]
 80118b6:	4b09      	ldr	r3, [pc, #36]	; (80118dc <GetLastFcntDown+0x98>)
 80118b8:	681b      	ldr	r3, [r3, #0]
 80118ba:	3218      	adds	r2, #24
 80118bc:	621a      	str	r2, [r3, #32]
            break;
 80118be:	e007      	b.n	80118d0 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 80118c0:	4b06      	ldr	r3, [pc, #24]	; (80118dc <GetLastFcntDown+0x98>)
 80118c2:	681b      	ldr	r3, [r3, #0]
 80118c4:	69da      	ldr	r2, [r3, #28]
 80118c6:	683b      	ldr	r3, [r7, #0]
 80118c8:	601a      	str	r2, [r3, #0]
            break;
 80118ca:	e001      	b.n	80118d0 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 80118cc:	2305      	movs	r3, #5
 80118ce:	e000      	b.n	80118d2 <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 80118d0:	2300      	movs	r3, #0
}
 80118d2:	4618      	mov	r0, r3
 80118d4:	370c      	adds	r7, #12
 80118d6:	46bd      	mov	sp, r7
 80118d8:	bc80      	pop	{r7}
 80118da:	4770      	bx	lr
 80118dc:	20000c54 	.word	0x20000c54

080118e0 <CheckFCntDown>:
 * \param[IN]     currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 80118e0:	b580      	push	{r7, lr}
 80118e2:	b084      	sub	sp, #16
 80118e4:	af00      	add	r7, sp, #0
 80118e6:	4603      	mov	r3, r0
 80118e8:	6039      	str	r1, [r7, #0]
 80118ea:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 80118ec:	2300      	movs	r3, #0
 80118ee:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 80118f0:	f107 020c 	add.w	r2, r7, #12
 80118f4:	79fb      	ldrb	r3, [r7, #7]
 80118f6:	4611      	mov	r1, r2
 80118f8:	4618      	mov	r0, r3
 80118fa:	f7ff ffa3 	bl	8011844 <GetLastFcntDown>
 80118fe:	4603      	mov	r3, r0
 8011900:	2b00      	cmp	r3, #0
 8011902:	d001      	beq.n	8011908 <CheckFCntDown+0x28>
    {
        return false;
 8011904:	2300      	movs	r3, #0
 8011906:	e00a      	b.n	801191e <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8011908:	68fb      	ldr	r3, [r7, #12]
 801190a:	683a      	ldr	r2, [r7, #0]
 801190c:	429a      	cmp	r2, r3
 801190e:	d803      	bhi.n	8011918 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 8011910:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 8011912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011916:	d101      	bne.n	801191c <CheckFCntDown+0x3c>
    {
        return true;
 8011918:	2301      	movs	r3, #1
 801191a:	e000      	b.n	801191e <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 801191c:	2300      	movs	r3, #0
    }
}
 801191e:	4618      	mov	r0, r3
 8011920:	3710      	adds	r7, #16
 8011922:	46bd      	mov	sp, r7
 8011924:	bd80      	pop	{r7, pc}
	...

08011928 <UpdateFCntDown>:
 * \param[IN]     currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8011928:	b580      	push	{r7, lr}
 801192a:	b082      	sub	sp, #8
 801192c:	af00      	add	r7, sp, #0
 801192e:	4603      	mov	r3, r0
 8011930:	6039      	str	r1, [r7, #0]
 8011932:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8011934:	79fb      	ldrb	r3, [r7, #7]
 8011936:	3b01      	subs	r3, #1
 8011938:	2b03      	cmp	r3, #3
 801193a:	d81f      	bhi.n	801197c <UpdateFCntDown+0x54>
 801193c:	a201      	add	r2, pc, #4	; (adr r2, 8011944 <UpdateFCntDown+0x1c>)
 801193e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011942:	bf00      	nop
 8011944:	08011955 	.word	0x08011955
 8011948:	0801195f 	.word	0x0801195f
 801194c:	08011969 	.word	0x08011969
 8011950:	08011973 	.word	0x08011973
    {
        case N_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.NFCntDown = currentDown;
 8011954:	4b0d      	ldr	r3, [pc, #52]	; (801198c <UpdateFCntDown+0x64>)
 8011956:	681b      	ldr	r3, [r3, #0]
 8011958:	683a      	ldr	r2, [r7, #0]
 801195a:	611a      	str	r2, [r3, #16]
            break;
 801195c:	e00f      	b.n	801197e <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.AFCntDown = currentDown;
 801195e:	4b0b      	ldr	r3, [pc, #44]	; (801198c <UpdateFCntDown+0x64>)
 8011960:	681b      	ldr	r3, [r3, #0]
 8011962:	683a      	ldr	r2, [r7, #0]
 8011964:	615a      	str	r2, [r3, #20]
            break;
 8011966:	e00a      	b.n	801197e <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.FCntDown = currentDown;
 8011968:	4b08      	ldr	r3, [pc, #32]	; (801198c <UpdateFCntDown+0x64>)
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	683a      	ldr	r2, [r7, #0]
 801196e:	619a      	str	r2, [r3, #24]
            break;
 8011970:	e005      	b.n	801197e <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_0:
            CryptoCtx.NvmCtx->FCntList.McFCntDown0 = currentDown;
 8011972:	4b06      	ldr	r3, [pc, #24]	; (801198c <UpdateFCntDown+0x64>)
 8011974:	681b      	ldr	r3, [r3, #0]
 8011976:	683a      	ldr	r2, [r7, #0]
 8011978:	61da      	str	r2, [r3, #28]
            break;
 801197a:	e000      	b.n	801197e <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoCtx.NvmCtx->FCntList.McFCntDown3 = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            break;
 801197c:	bf00      	nop
    }
    CryptoCtx.EventCryptoNvmCtxChanged( );
 801197e:	4b03      	ldr	r3, [pc, #12]	; (801198c <UpdateFCntDown+0x64>)
 8011980:	685b      	ldr	r3, [r3, #4]
 8011982:	4798      	blx	r3
}
 8011984:	bf00      	nop
 8011986:	3708      	adds	r7, #8
 8011988:	46bd      	mov	sp, r7
 801198a:	bd80      	pop	{r7, pc}
 801198c:	20000c54 	.word	0x20000c54

08011990 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 8011990:	b580      	push	{r7, lr}
 8011992:	af00      	add	r7, sp, #0

    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 8011994:	4b11      	ldr	r3, [pc, #68]	; (80119dc <ResetFCnts+0x4c>)
 8011996:	681b      	ldr	r3, [r3, #0]
 8011998:	2200      	movs	r2, #0
 801199a:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 801199c:	4b0f      	ldr	r3, [pc, #60]	; (80119dc <ResetFCnts+0x4c>)
 801199e:	681b      	ldr	r3, [r3, #0]
 80119a0:	f04f 32ff 	mov.w	r2, #4294967295
 80119a4:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 80119a6:	4b0d      	ldr	r3, [pc, #52]	; (80119dc <ResetFCnts+0x4c>)
 80119a8:	681b      	ldr	r3, [r3, #0]
 80119aa:	f04f 32ff 	mov.w	r2, #4294967295
 80119ae:	615a      	str	r2, [r3, #20]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 80119b0:	4b0a      	ldr	r3, [pc, #40]	; (80119dc <ResetFCnts+0x4c>)
 80119b2:	681b      	ldr	r3, [r3, #0]
 80119b4:	f04f 32ff 	mov.w	r2, #4294967295
 80119b8:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 80119ba:	4b08      	ldr	r3, [pc, #32]	; (80119dc <ResetFCnts+0x4c>)
 80119bc:	681a      	ldr	r2, [r3, #0]
 80119be:	4b07      	ldr	r3, [pc, #28]	; (80119dc <ResetFCnts+0x4c>)
 80119c0:	681b      	ldr	r3, [r3, #0]
 80119c2:	3218      	adds	r2, #24
 80119c4:	621a      	str	r2, [r3, #32]

    CryptoCtx.NvmCtx->FCntList.McFCntDown0 = FCNT_DOWN_INITAL_VALUE;
 80119c6:	4b05      	ldr	r3, [pc, #20]	; (80119dc <ResetFCnts+0x4c>)
 80119c8:	681b      	ldr	r3, [r3, #0]
 80119ca:	f04f 32ff 	mov.w	r2, #4294967295
 80119ce:	61da      	str	r2, [r3, #28]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    CryptoCtx.NvmCtx->FCntList.McFCntDown1 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown2 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown3 = FCNT_DOWN_INITAL_VALUE;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    CryptoCtx.EventCryptoNvmCtxChanged( );
 80119d0:	4b02      	ldr	r3, [pc, #8]	; (80119dc <ResetFCnts+0x4c>)
 80119d2:	685b      	ldr	r3, [r3, #4]
 80119d4:	4798      	blx	r3
}
 80119d6:	bf00      	nop
 80119d8:	bd80      	pop	{r7, pc}
 80119da:	bf00      	nop
 80119dc:	20000c54 	.word	0x20000c54

080119e0 <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB( void )
{
 80119e0:	b480      	push	{r7}
 80119e2:	af00      	add	r7, sp, #0
    return;
 80119e4:	bf00      	nop
}
 80119e6:	46bd      	mov	sp, r7
 80119e8:	bc80      	pop	{r7}
 80119ea:	4770      	bx	lr

080119ec <LoRaMacCryptoInit>:
/*
 *  API functions
 */

LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmEvent cryptoNvmCtxChanged )
{
 80119ec:	b580      	push	{r7, lr}
 80119ee:	b082      	sub	sp, #8
 80119f0:	af00      	add	r7, sp, #0
 80119f2:	6078      	str	r0, [r7, #4]
    // Assign non volatile context
    CryptoCtx.NvmCtx = &NvmCryptoCtx;
 80119f4:	4b15      	ldr	r3, [pc, #84]	; (8011a4c <LoRaMacCryptoInit+0x60>)
 80119f6:	4a16      	ldr	r2, [pc, #88]	; (8011a50 <LoRaMacCryptoInit+0x64>)
 80119f8:	601a      	str	r2, [r3, #0]

    // Assign callback
    if( cryptoNvmCtxChanged != 0 )
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	2b00      	cmp	r3, #0
 80119fe:	d003      	beq.n	8011a08 <LoRaMacCryptoInit+0x1c>
    {
        CryptoCtx.EventCryptoNvmCtxChanged = cryptoNvmCtxChanged;
 8011a00:	4a12      	ldr	r2, [pc, #72]	; (8011a4c <LoRaMacCryptoInit+0x60>)
 8011a02:	687b      	ldr	r3, [r7, #4]
 8011a04:	6053      	str	r3, [r2, #4]
 8011a06:	e002      	b.n	8011a0e <LoRaMacCryptoInit+0x22>
    }
    else
    {
        CryptoCtx.EventCryptoNvmCtxChanged = DummyCB;
 8011a08:	4b10      	ldr	r3, [pc, #64]	; (8011a4c <LoRaMacCryptoInit+0x60>)
 8011a0a:	4a12      	ldr	r2, [pc, #72]	; (8011a54 <LoRaMacCryptoInit+0x68>)
 8011a0c:	605a      	str	r2, [r3, #4]
    }

    // Initialize with default
    memset1( ( uint8_t* )CryptoCtx.NvmCtx, 0, sizeof( LoRaMacCryptoNvmCtx_t ) );
 8011a0e:	4b0f      	ldr	r3, [pc, #60]	; (8011a4c <LoRaMacCryptoInit+0x60>)
 8011a10:	681b      	ldr	r3, [r3, #0]
 8011a12:	2224      	movs	r2, #36	; 0x24
 8011a14:	2100      	movs	r1, #0
 8011a16:	4618      	mov	r0, r3
 8011a18:	f004 fc3a 	bl	8016290 <memset1>

    // Set default LoRaWAN version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Major = 1;
 8011a1c:	4b0b      	ldr	r3, [pc, #44]	; (8011a4c <LoRaMacCryptoInit+0x60>)
 8011a1e:	681b      	ldr	r3, [r3, #0]
 8011a20:	2201      	movs	r2, #1
 8011a22:	70da      	strb	r2, [r3, #3]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 1;
 8011a24:	4b09      	ldr	r3, [pc, #36]	; (8011a4c <LoRaMacCryptoInit+0x60>)
 8011a26:	681b      	ldr	r3, [r3, #0]
 8011a28:	2201      	movs	r2, #1
 8011a2a:	709a      	strb	r2, [r3, #2]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Patch = 1;
 8011a2c:	4b07      	ldr	r3, [pc, #28]	; (8011a4c <LoRaMacCryptoInit+0x60>)
 8011a2e:	681b      	ldr	r3, [r3, #0]
 8011a30:	2201      	movs	r2, #1
 8011a32:	705a      	strb	r2, [r3, #1]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Revision = 0;
 8011a34:	4b05      	ldr	r3, [pc, #20]	; (8011a4c <LoRaMacCryptoInit+0x60>)
 8011a36:	681b      	ldr	r3, [r3, #0]
 8011a38:	2200      	movs	r2, #0
 8011a3a:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8011a3c:	f7ff ffa8 	bl	8011990 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 8011a40:	2300      	movs	r3, #0
}
 8011a42:	4618      	mov	r0, r3
 8011a44:	3708      	adds	r7, #8
 8011a46:	46bd      	mov	sp, r7
 8011a48:	bd80      	pop	{r7, pc}
 8011a4a:	bf00      	nop
 8011a4c:	20000c54 	.word	0x20000c54
 8011a50:	20000c5c 	.word	0x20000c5c
 8011a54:	080119e1 	.word	0x080119e1

08011a58 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8011a58:	b480      	push	{r7}
 8011a5a:	b083      	sub	sp, #12
 8011a5c:	af00      	add	r7, sp, #0
 8011a5e:	6078      	str	r0, [r7, #4]
    CryptoCtx.NvmCtx->LrWanVersion = version;
 8011a60:	4b04      	ldr	r3, [pc, #16]	; (8011a74 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8011a62:	681b      	ldr	r3, [r3, #0]
 8011a64:	687a      	ldr	r2, [r7, #4]
 8011a66:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8011a68:	2300      	movs	r3, #0
}
 8011a6a:	4618      	mov	r0, r3
 8011a6c:	370c      	adds	r7, #12
 8011a6e:	46bd      	mov	sp, r7
 8011a70:	bc80      	pop	{r7}
 8011a72:	4770      	bx	lr
 8011a74:	20000c54 	.word	0x20000c54

08011a78 <LoRaMacCryptoRestoreNvmCtx>:

LoRaMacCryptoStatus_t LoRaMacCryptoRestoreNvmCtx( void* cryptoNvmCtx )
{
 8011a78:	b580      	push	{r7, lr}
 8011a7a:	b082      	sub	sp, #8
 8011a7c:	af00      	add	r7, sp, #0
 8011a7e:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( cryptoNvmCtx != 0 )
 8011a80:	687b      	ldr	r3, [r7, #4]
 8011a82:	2b00      	cmp	r3, #0
 8011a84:	d006      	beq.n	8011a94 <LoRaMacCryptoRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCryptoCtx, ( uint8_t* )cryptoNvmCtx, CRYPTO_NVM_CTX_SIZE );
 8011a86:	2224      	movs	r2, #36	; 0x24
 8011a88:	6879      	ldr	r1, [r7, #4]
 8011a8a:	4805      	ldr	r0, [pc, #20]	; (8011aa0 <LoRaMacCryptoRestoreNvmCtx+0x28>)
 8011a8c:	f004 fbc5 	bl	801621a <memcpy1>
        return LORAMAC_CRYPTO_SUCCESS;
 8011a90:	2300      	movs	r3, #0
 8011a92:	e000      	b.n	8011a96 <LoRaMacCryptoRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011a94:	230a      	movs	r3, #10
    }
}
 8011a96:	4618      	mov	r0, r3
 8011a98:	3708      	adds	r7, #8
 8011a9a:	46bd      	mov	sp, r7
 8011a9c:	bd80      	pop	{r7, pc}
 8011a9e:	bf00      	nop
 8011aa0:	20000c5c 	.word	0x20000c5c

08011aa4 <LoRaMacCryptoGetNvmCtx>:

void* LoRaMacCryptoGetNvmCtx( size_t* cryptoNvmCtxSize )
{
 8011aa4:	b480      	push	{r7}
 8011aa6:	b083      	sub	sp, #12
 8011aa8:	af00      	add	r7, sp, #0
 8011aaa:	6078      	str	r0, [r7, #4]
    *cryptoNvmCtxSize = CRYPTO_NVM_CTX_SIZE;
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	2224      	movs	r2, #36	; 0x24
 8011ab0:	601a      	str	r2, [r3, #0]
    return &NvmCryptoCtx;
 8011ab2:	4b03      	ldr	r3, [pc, #12]	; (8011ac0 <LoRaMacCryptoGetNvmCtx+0x1c>)
}
 8011ab4:	4618      	mov	r0, r3
 8011ab6:	370c      	adds	r7, #12
 8011ab8:	46bd      	mov	sp, r7
 8011aba:	bc80      	pop	{r7}
 8011abc:	4770      	bx	lr
 8011abe:	bf00      	nop
 8011ac0:	20000c5c 	.word	0x20000c5c

08011ac4 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8011ac4:	b480      	push	{r7}
 8011ac6:	b083      	sub	sp, #12
 8011ac8:	af00      	add	r7, sp, #0
 8011aca:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	2b00      	cmp	r3, #0
 8011ad0:	d101      	bne.n	8011ad6 <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011ad2:	230a      	movs	r3, #10
 8011ad4:	e006      	b.n	8011ae4 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoCtx.NvmCtx->FCntList.FCntUp + 1;
 8011ad6:	4b06      	ldr	r3, [pc, #24]	; (8011af0 <LoRaMacCryptoGetFCntUp+0x2c>)
 8011ad8:	681b      	ldr	r3, [r3, #0]
 8011ada:	68db      	ldr	r3, [r3, #12]
 8011adc:	1c5a      	adds	r2, r3, #1
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8011ae2:	2300      	movs	r3, #0
}
 8011ae4:	4618      	mov	r0, r3
 8011ae6:	370c      	adds	r7, #12
 8011ae8:	46bd      	mov	sp, r7
 8011aea:	bc80      	pop	{r7}
 8011aec:	4770      	bx	lr
 8011aee:	bf00      	nop
 8011af0:	20000c54 	.word	0x20000c54

08011af4 <LoRaMacCryptoGetFCntDown>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 8011af4:	b5b0      	push	{r4, r5, r7, lr}
 8011af6:	b088      	sub	sp, #32
 8011af8:	af00      	add	r7, sp, #0
 8011afa:	60ba      	str	r2, [r7, #8]
 8011afc:	607b      	str	r3, [r7, #4]
 8011afe:	4603      	mov	r3, r0
 8011b00:	73fb      	strb	r3, [r7, #15]
 8011b02:	460b      	mov	r3, r1
 8011b04:	81bb      	strh	r3, [r7, #12]
    uint32_t lastDown = 0;
 8011b06:	2300      	movs	r3, #0
 8011b08:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 8011b0a:	2300      	movs	r3, #0
 8011b0c:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 8011b0e:	2313      	movs	r3, #19
 8011b10:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 8011b12:	687b      	ldr	r3, [r7, #4]
 8011b14:	2b00      	cmp	r3, #0
 8011b16:	d101      	bne.n	8011b1c <LoRaMacCryptoGetFCntDown+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011b18:	230a      	movs	r3, #10
 8011b1a:	e04f      	b.n	8011bbc <LoRaMacCryptoGetFCntDown+0xc8>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8011b1c:	f107 0214 	add.w	r2, r7, #20
 8011b20:	7bfb      	ldrb	r3, [r7, #15]
 8011b22:	4611      	mov	r1, r2
 8011b24:	4618      	mov	r0, r3
 8011b26:	f7ff fe8d 	bl	8011844 <GetLastFcntDown>
 8011b2a:	4603      	mov	r3, r0
 8011b2c:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8011b2e:	7efb      	ldrb	r3, [r7, #27]
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	d001      	beq.n	8011b38 <LoRaMacCryptoGetFCntDown+0x44>
    {
        return cryptoStatus;
 8011b34:	7efb      	ldrb	r3, [r7, #27]
 8011b36:	e041      	b.n	8011bbc <LoRaMacCryptoGetFCntDown+0xc8>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 8011b38:	697b      	ldr	r3, [r7, #20]
 8011b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b3e:	d103      	bne.n	8011b48 <LoRaMacCryptoGetFCntDown+0x54>
    {
        *currentDown = frameFcnt;
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	68ba      	ldr	r2, [r7, #8]
 8011b44:	601a      	str	r2, [r3, #0]
 8011b46:	e01e      	b.n	8011b86 <LoRaMacCryptoGetFCntDown+0x92>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8011b48:	697b      	ldr	r3, [r7, #20]
 8011b4a:	b29b      	uxth	r3, r3
 8011b4c:	68ba      	ldr	r2, [r7, #8]
 8011b4e:	1ad3      	subs	r3, r2, r3
 8011b50:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 8011b52:	69fb      	ldr	r3, [r7, #28]
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	dd05      	ble.n	8011b64 <LoRaMacCryptoGetFCntDown+0x70>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8011b58:	697a      	ldr	r2, [r7, #20]
 8011b5a:	69fb      	ldr	r3, [r7, #28]
 8011b5c:	441a      	add	r2, r3
 8011b5e:	687b      	ldr	r3, [r7, #4]
 8011b60:	601a      	str	r2, [r3, #0]
 8011b62:	e010      	b.n	8011b86 <LoRaMacCryptoGetFCntDown+0x92>
        }
        else if( fCntDiff == 0 )
 8011b64:	69fb      	ldr	r3, [r7, #28]
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	d104      	bne.n	8011b74 <LoRaMacCryptoGetFCntDown+0x80>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 8011b6a:	697a      	ldr	r2, [r7, #20]
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8011b70:	2307      	movs	r3, #7
 8011b72:	e023      	b.n	8011bbc <LoRaMacCryptoGetFCntDown+0xc8>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8011b74:	697b      	ldr	r3, [r7, #20]
 8011b76:	0c1b      	lsrs	r3, r3, #16
 8011b78:	041b      	lsls	r3, r3, #16
 8011b7a:	68ba      	ldr	r2, [r7, #8]
 8011b7c:	4413      	add	r3, r2
 8011b7e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	601a      	str	r2, [r3, #0]
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8011b86:	4b0f      	ldr	r3, [pc, #60]	; (8011bc4 <LoRaMacCryptoGetFCntDown+0xd0>)
 8011b88:	681b      	ldr	r3, [r3, #0]
 8011b8a:	789b      	ldrb	r3, [r3, #2]
 8011b8c:	2b00      	cmp	r3, #0
 8011b8e:	d114      	bne.n	8011bba <LoRaMacCryptoGetFCntDown+0xc6>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	681b      	ldr	r3, [r3, #0]
 8011b94:	4618      	mov	r0, r3
 8011b96:	f04f 0100 	mov.w	r1, #0
 8011b9a:	697b      	ldr	r3, [r7, #20]
 8011b9c:	461a      	mov	r2, r3
 8011b9e:	f04f 0300 	mov.w	r3, #0
 8011ba2:	1a84      	subs	r4, r0, r2
 8011ba4:	eb61 0503 	sbc.w	r5, r1, r3
 8011ba8:	89ba      	ldrh	r2, [r7, #12]
 8011baa:	f04f 0300 	mov.w	r3, #0
 8011bae:	4294      	cmp	r4, r2
 8011bb0:	eb75 0303 	sbcs.w	r3, r5, r3
 8011bb4:	db01      	blt.n	8011bba <LoRaMacCryptoGetFCntDown+0xc6>
        {
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 8011bb6:	2308      	movs	r3, #8
 8011bb8:	e000      	b.n	8011bbc <LoRaMacCryptoGetFCntDown+0xc8>
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8011bba:	2300      	movs	r3, #0
}
 8011bbc:	4618      	mov	r0, r3
 8011bbe:	3720      	adds	r7, #32
 8011bc0:	46bd      	mov	sp, r7
 8011bc2:	bdb0      	pop	{r4, r5, r7, pc}
 8011bc4:	20000c54 	.word	0x20000c54

08011bc8 <LoRaMacCryptoSetMulticastReference>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8011bc8:	b480      	push	{r7}
 8011bca:	b083      	sub	sp, #12
 8011bcc:	af00      	add	r7, sp, #0
 8011bce:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d101      	bne.n	8011bda <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011bd6:	230a      	movs	r3, #10
 8011bd8:	e006      	b.n	8011be8 <LoRaMacCryptoSetMulticastReference+0x20>
    }

    multicastList[0].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8011bda:	4b06      	ldr	r3, [pc, #24]	; (8011bf4 <LoRaMacCryptoSetMulticastReference+0x2c>)
 8011bdc:	681b      	ldr	r3, [r3, #0]
 8011bde:	f103 021c 	add.w	r2, r3, #28
 8011be2:	687b      	ldr	r3, [r7, #4]
 8011be4:	621a      	str	r2, [r3, #32]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    multicastList[1].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown1;
    multicastList[2].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown2;
    multicastList[3].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown3;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    return LORAMAC_CRYPTO_SUCCESS;
 8011be6:	2300      	movs	r3, #0
}
 8011be8:	4618      	mov	r0, r3
 8011bea:	370c      	adds	r7, #12
 8011bec:	46bd      	mov	sp, r7
 8011bee:	bc80      	pop	{r7}
 8011bf0:	4770      	bx	lr
 8011bf2:	bf00      	nop
 8011bf4:	20000c54 	.word	0x20000c54

08011bf8 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8011bf8:	b580      	push	{r7, lr}
 8011bfa:	b082      	sub	sp, #8
 8011bfc:	af00      	add	r7, sp, #0
 8011bfe:	4603      	mov	r3, r0
 8011c00:	6039      	str	r1, [r7, #0]
 8011c02:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8011c04:	79fb      	ldrb	r3, [r7, #7]
 8011c06:	6839      	ldr	r1, [r7, #0]
 8011c08:	4618      	mov	r0, r3
 8011c0a:	f7f8 fb7b 	bl	800a304 <SecureElementSetKey>
 8011c0e:	4603      	mov	r3, r0
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	d001      	beq.n	8011c18 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011c14:	230f      	movs	r3, #15
 8011c16:	e014      	b.n	8011c42 <LoRaMacCryptoSetKey+0x4a>
    }
    if( keyID == APP_KEY )
 8011c18:	79fb      	ldrb	r3, [r7, #7]
 8011c1a:	2b00      	cmp	r3, #0
 8011c1c:	d110      	bne.n	8011c40 <LoRaMacCryptoSetKey+0x48>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( keyID ) != LORAMAC_CRYPTO_SUCCESS )
 8011c1e:	79fb      	ldrb	r3, [r7, #7]
 8011c20:	4618      	mov	r0, r3
 8011c22:	f000 fa21 	bl	8012068 <LoRaMacCryptoDeriveMcRootKey>
 8011c26:	4603      	mov	r3, r0
 8011c28:	2b00      	cmp	r3, #0
 8011c2a:	d001      	beq.n	8011c30 <LoRaMacCryptoSetKey+0x38>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011c2c:	230f      	movs	r3, #15
 8011c2e:	e008      	b.n	8011c42 <LoRaMacCryptoSetKey+0x4a>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8011c30:	2004      	movs	r0, #4
 8011c32:	f000 fa47 	bl	80120c4 <LoRaMacCryptoDeriveMcKEKey>
 8011c36:	4603      	mov	r3, r0
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	d001      	beq.n	8011c40 <LoRaMacCryptoSetKey+0x48>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011c3c:	230f      	movs	r3, #15
 8011c3e:	e000      	b.n	8011c42 <LoRaMacCryptoSetKey+0x4a>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8011c40:	2300      	movs	r3, #0
}
 8011c42:	4618      	mov	r0, r3
 8011c44:	3708      	adds	r7, #8
 8011c46:	46bd      	mov	sp, r7
 8011c48:	bd80      	pop	{r7, pc}
	...

08011c4c <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8011c4c:	b580      	push	{r7, lr}
 8011c4e:	b086      	sub	sp, #24
 8011c50:	af02      	add	r7, sp, #8
 8011c52:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d101      	bne.n	8011c5e <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011c5a:	230a      	movs	r3, #10
 8011c5c:	e036      	b.n	8011ccc <LoRaMacCryptoPrepareJoinRequest+0x80>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 8011c5e:	2301      	movs	r3, #1
 8011c60:	73fb      	strb	r3, [r7, #15]

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 8011c62:	2300      	movs	r3, #0
 8011c64:	60bb      	str	r3, [r7, #8]
    SecureElementRandomNumber( &devNonce );
 8011c66:	f107 0308 	add.w	r3, r7, #8
 8011c6a:	4618      	mov	r0, r3
 8011c6c:	f7f8 fd24 	bl	800a6b8 <SecureElementRandomNumber>
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 8011c70:	68ba      	ldr	r2, [r7, #8]
 8011c72:	4b18      	ldr	r3, [pc, #96]	; (8011cd4 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8011c74:	681b      	ldr	r3, [r3, #0]
 8011c76:	b292      	uxth	r2, r2
 8011c78:	809a      	strh	r2, [r3, #4]
#else
    CryptoCtx.NvmCtx->DevNonce++;
#endif
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8011c7a:	4b16      	ldr	r3, [pc, #88]	; (8011cd4 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8011c7c:	685b      	ldr	r3, [r3, #4]
 8011c7e:	4798      	blx	r3
    macMsg->DevNonce = CryptoCtx.NvmCtx->DevNonce;
 8011c80:	4b14      	ldr	r3, [pc, #80]	; (8011cd4 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8011c82:	681b      	ldr	r3, [r3, #0]
 8011c84:	889a      	ldrh	r2, [r3, #4]
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8011c8a:	6878      	ldr	r0, [r7, #4]
 8011c8c:	f000 fc01 	bl	8012492 <LoRaMacSerializerJoinRequest>
 8011c90:	4603      	mov	r3, r0
 8011c92:	2b00      	cmp	r3, #0
 8011c94:	d001      	beq.n	8011c9a <LoRaMacCryptoPrepareJoinRequest+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8011c96:	2311      	movs	r3, #17
 8011c98:	e018      	b.n	8011ccc <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	6819      	ldr	r1, [r3, #0]
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	3318      	adds	r3, #24
 8011ca2:	7bfa      	ldrb	r2, [r7, #15]
 8011ca4:	9300      	str	r3, [sp, #0]
 8011ca6:	4613      	mov	r3, r2
 8011ca8:	2213      	movs	r2, #19
 8011caa:	2000      	movs	r0, #0
 8011cac:	f7f8 fb8e 	bl	800a3cc <SecureElementComputeAesCmac>
 8011cb0:	4603      	mov	r3, r0
 8011cb2:	2b00      	cmp	r3, #0
 8011cb4:	d001      	beq.n	8011cba <LoRaMacCryptoPrepareJoinRequest+0x6e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011cb6:	230f      	movs	r3, #15
 8011cb8:	e008      	b.n	8011ccc <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8011cba:	6878      	ldr	r0, [r7, #4]
 8011cbc:	f000 fbe9 	bl	8012492 <LoRaMacSerializerJoinRequest>
 8011cc0:	4603      	mov	r3, r0
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	d001      	beq.n	8011cca <LoRaMacCryptoPrepareJoinRequest+0x7e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8011cc6:	2311      	movs	r3, #17
 8011cc8:	e000      	b.n	8011ccc <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8011cca:	2300      	movs	r3, #0
}
 8011ccc:	4618      	mov	r0, r3
 8011cce:	3710      	adds	r7, #16
 8011cd0:	46bd      	mov	sp, r7
 8011cd2:	bd80      	pop	{r7, pc}
 8011cd4:	20000c54 	.word	0x20000c54

08011cd8 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8011cd8:	b590      	push	{r4, r7, lr}
 8011cda:	b095      	sub	sp, #84	; 0x54
 8011cdc:	af04      	add	r7, sp, #16
 8011cde:	4603      	mov	r3, r0
 8011ce0:	60b9      	str	r1, [r7, #8]
 8011ce2:	607a      	str	r2, [r7, #4]
 8011ce4:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	d002      	beq.n	8011cf2 <LoRaMacCryptoHandleJoinAccept+0x1a>
 8011cec:	68bb      	ldr	r3, [r7, #8]
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	d101      	bne.n	8011cf6 <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011cf2:	230a      	movs	r3, #10
 8011cf4:	e09b      	b.n	8011e2e <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8011cf6:	2313      	movs	r3, #19
 8011cf8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8011cfc:	2300      	movs	r3, #0
 8011cfe:	617b      	str	r3, [r7, #20]
 8011d00:	f107 0318 	add.w	r3, r7, #24
 8011d04:	221d      	movs	r2, #29
 8011d06:	2100      	movs	r1, #0
 8011d08:	4618      	mov	r0, r3
 8011d0a:	f008 fc27 	bl	801a55c <memset>
    uint8_t versionMinor         = 0;
 8011d0e:	2300      	movs	r3, #0
 8011d10:	74fb      	strb	r3, [r7, #19]
    uint8_t* nonce               = ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce;
 8011d12:	4b49      	ldr	r3, [pc, #292]	; (8011e38 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8011d14:	681b      	ldr	r3, [r3, #0]
 8011d16:	3304      	adds	r3, #4
 8011d18:	63bb      	str	r3, [r7, #56]	; 0x38
            nonce = ( uint8_t* )&CryptoCtx.NvmCtx->FCntList.RJcount1;
        }
    }
#endif

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, ( int16_t )*nonce, macMsg->Buffer,
 8011d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d1c:	781b      	ldrb	r3, [r3, #0]
 8011d1e:	b299      	uxth	r1, r3
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	681c      	ldr	r4, [r3, #0]
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	791b      	ldrb	r3, [r3, #4]
 8011d28:	7bf8      	ldrb	r0, [r7, #15]
 8011d2a:	f107 0213 	add.w	r2, r7, #19
 8011d2e:	9202      	str	r2, [sp, #8]
 8011d30:	f107 0214 	add.w	r2, r7, #20
 8011d34:	9201      	str	r2, [sp, #4]
 8011d36:	9300      	str	r3, [sp, #0]
 8011d38:	4623      	mov	r3, r4
 8011d3a:	460a      	mov	r2, r1
 8011d3c:	68b9      	ldr	r1, [r7, #8]
 8011d3e:	f7f8 fc3e 	bl	800a5be <SecureElementProcessJoinAccept>
 8011d42:	4603      	mov	r3, r0
 8011d44:	2b00      	cmp	r3, #0
 8011d46:	d001      	beq.n	8011d4c <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011d48:	230f      	movs	r3, #15
 8011d4a:	e070      	b.n	8011e2e <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	6818      	ldr	r0, [r3, #0]
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	791b      	ldrb	r3, [r3, #4]
 8011d54:	b29a      	uxth	r2, r3
 8011d56:	f107 0314 	add.w	r3, r7, #20
 8011d5a:	4619      	mov	r1, r3
 8011d5c:	f004 fa5d 	bl	801621a <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8011d60:	6878      	ldr	r0, [r7, #4]
 8011d62:	f000 f9d7 	bl	8012114 <LoRaMacParserJoinAccept>
 8011d66:	4603      	mov	r3, r0
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d001      	beq.n	8011d70 <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8011d6c:	2310      	movs	r3, #16
 8011d6e:	e05e      	b.n	8011e2e <LoRaMacCryptoHandleJoinAccept+0x156>
            return retval;
        }
    }
#else
    // Operating in LoRaWAN 1.0.x mode
    retval = LoRaMacCryptoDeriveMcRootKey( APP_KEY );
 8011d70:	2000      	movs	r0, #0
 8011d72:	f000 f979 	bl	8012068 <LoRaMacCryptoDeriveMcRootKey>
 8011d76:	4603      	mov	r3, r0
 8011d78:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8011d7c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	d002      	beq.n	8011d8a <LoRaMacCryptoHandleJoinAccept+0xb2>
    {
        return retval;
 8011d84:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011d88:	e051      	b.n	8011e2e <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 8011d8a:	2004      	movs	r0, #4
 8011d8c:	f000 f99a 	bl	80120c4 <LoRaMacCryptoDeriveMcKEKey>
 8011d90:	4603      	mov	r3, r0
 8011d92:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8011d96:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011d9a:	2b00      	cmp	r3, #0
 8011d9c:	d002      	beq.n	8011da4 <LoRaMacCryptoHandleJoinAccept+0xcc>
    {
        return retval;
 8011d9e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011da2:	e044      	b.n	8011e2e <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = DeriveSessionKey10x( APP_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	1d99      	adds	r1, r3, #6
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	f103 0209 	add.w	r2, r3, #9
 8011dae:	4b22      	ldr	r3, [pc, #136]	; (8011e38 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8011db0:	681b      	ldr	r3, [r3, #0]
 8011db2:	3304      	adds	r3, #4
 8011db4:	2003      	movs	r0, #3
 8011db6:	f7ff fcef 	bl	8011798 <DeriveSessionKey10x>
 8011dba:	4603      	mov	r3, r0
 8011dbc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8011dc0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	d002      	beq.n	8011dce <LoRaMacCryptoHandleJoinAccept+0xf6>
    {
        return retval;
 8011dc8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011dcc:	e02f      	b.n	8011e2e <LoRaMacCryptoHandleJoinAccept+0x156>
    }
    retval = DeriveSessionKey10x( NWK_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	1d99      	adds	r1, r3, #6
 8011dd2:	687b      	ldr	r3, [r7, #4]
 8011dd4:	f103 0209 	add.w	r2, r3, #9
 8011dd8:	4b17      	ldr	r3, [pc, #92]	; (8011e38 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8011dda:	681b      	ldr	r3, [r3, #0]
 8011ddc:	3304      	adds	r3, #4
 8011dde:	2002      	movs	r0, #2
 8011de0:	f7ff fcda 	bl	8011798 <DeriveSessionKey10x>
 8011de4:	4603      	mov	r3, r0
 8011de6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8011dea:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d002      	beq.n	8011df8 <LoRaMacCryptoHandleJoinAccept+0x120>
    {
        return retval;
 8011df2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011df6:	e01a      	b.n	8011e2e <LoRaMacCryptoHandleJoinAccept+0x156>
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO */

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = versionMinor;
 8011df8:	4b0f      	ldr	r3, [pc, #60]	; (8011e38 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8011dfa:	681b      	ldr	r3, [r3, #0]
 8011dfc:	7cfa      	ldrb	r2, [r7, #19]
 8011dfe:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    CryptoCtx.RJcount0 = 0;
#endif
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 8011e00:	4b0d      	ldr	r3, [pc, #52]	; (8011e38 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8011e02:	681b      	ldr	r3, [r3, #0]
 8011e04:	2200      	movs	r2, #0
 8011e06:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8011e08:	4b0b      	ldr	r3, [pc, #44]	; (8011e38 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8011e0a:	681b      	ldr	r3, [r3, #0]
 8011e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8011e10:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8011e12:	4b09      	ldr	r3, [pc, #36]	; (8011e38 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8011e14:	681b      	ldr	r3, [r3, #0]
 8011e16:	f04f 32ff 	mov.w	r2, #4294967295
 8011e1a:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8011e1c:	4b06      	ldr	r3, [pc, #24]	; (8011e38 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8011e1e:	681b      	ldr	r3, [r3, #0]
 8011e20:	f04f 32ff 	mov.w	r2, #4294967295
 8011e24:	615a      	str	r2, [r3, #20]

    CryptoCtx.EventCryptoNvmCtxChanged( );
 8011e26:	4b04      	ldr	r3, [pc, #16]	; (8011e38 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8011e28:	685b      	ldr	r3, [r3, #4]
 8011e2a:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 8011e2c:	2300      	movs	r3, #0
}
 8011e2e:	4618      	mov	r0, r3
 8011e30:	3744      	adds	r7, #68	; 0x44
 8011e32:	46bd      	mov	sp, r7
 8011e34:	bd90      	pop	{r4, r7, pc}
 8011e36:	bf00      	nop
 8011e38:	20000c54 	.word	0x20000c54

08011e3c <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8011e3c:	b590      	push	{r4, r7, lr}
 8011e3e:	b08b      	sub	sp, #44	; 0x2c
 8011e40:	af04      	add	r7, sp, #16
 8011e42:	60f8      	str	r0, [r7, #12]
 8011e44:	607b      	str	r3, [r7, #4]
 8011e46:	460b      	mov	r3, r1
 8011e48:	72fb      	strb	r3, [r7, #11]
 8011e4a:	4613      	mov	r3, r2
 8011e4c:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8011e4e:	2313      	movs	r3, #19
 8011e50:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8011e52:	2303      	movs	r3, #3
 8011e54:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 8011e56:	687b      	ldr	r3, [r7, #4]
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	d101      	bne.n	8011e60 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011e5c:	230a      	movs	r3, #10
 8011e5e:	e062      	b.n	8011f26 <LoRaMacCryptoSecureMessage+0xea>
    }

    if( fCntUp < CryptoCtx.NvmCtx->FCntList.FCntUp )
 8011e60:	4b33      	ldr	r3, [pc, #204]	; (8011f30 <LoRaMacCryptoSecureMessage+0xf4>)
 8011e62:	681b      	ldr	r3, [r3, #0]
 8011e64:	68db      	ldr	r3, [r3, #12]
 8011e66:	68fa      	ldr	r2, [r7, #12]
 8011e68:	429a      	cmp	r2, r3
 8011e6a:	d201      	bcs.n	8011e70 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8011e6c:	2306      	movs	r3, #6
 8011e6e:	e05a      	b.n	8011f26 <LoRaMacCryptoSecureMessage+0xea>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d101      	bne.n	8011e7e <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8011e7a:	2302      	movs	r3, #2
 8011e7c:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    if( fCntUp > CryptoCtx.NvmCtx->FCntList.FCntUp )
 8011e7e:	4b2c      	ldr	r3, [pc, #176]	; (8011f30 <LoRaMacCryptoSecureMessage+0xf4>)
 8011e80:	681b      	ldr	r3, [r3, #0]
 8011e82:	68db      	ldr	r3, [r3, #12]
 8011e84:	68fa      	ldr	r2, [r7, #12]
 8011e86:	429a      	cmp	r2, r3
 8011e88:	d916      	bls.n	8011eb8 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011e94:	b219      	sxth	r1, r3
 8011e96:	687b      	ldr	r3, [r7, #4]
 8011e98:	689c      	ldr	r4, [r3, #8]
 8011e9a:	7dfa      	ldrb	r2, [r7, #23]
 8011e9c:	68fb      	ldr	r3, [r7, #12]
 8011e9e:	9301      	str	r3, [sp, #4]
 8011ea0:	2300      	movs	r3, #0
 8011ea2:	9300      	str	r3, [sp, #0]
 8011ea4:	4623      	mov	r3, r4
 8011ea6:	f7ff faa9 	bl	80113fc <PayloadEncrypt>
 8011eaa:	4603      	mov	r3, r0
 8011eac:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8011eae:	7dbb      	ldrb	r3, [r7, #22]
 8011eb0:	2b00      	cmp	r3, #0
 8011eb2:	d001      	beq.n	8011eb8 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8011eb4:	7dbb      	ldrb	r3, [r7, #22]
 8011eb6:	e036      	b.n	8011f26 <LoRaMacCryptoSecureMessage+0xea>
        }
#endif
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8011eb8:	6878      	ldr	r0, [r7, #4]
 8011eba:	f000 fb6c 	bl	8012596 <LoRaMacSerializerData>
 8011ebe:	4603      	mov	r3, r0
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	d001      	beq.n	8011ec8 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8011ec4:	2311      	movs	r3, #17
 8011ec6:	e02e      	b.n	8011f26 <LoRaMacCryptoSecureMessage+0xea>
#endif
    {        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8011ec8:	2302      	movs	r3, #2
 8011eca:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	6818      	ldr	r0, [r3, #0]
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	791b      	ldrb	r3, [r3, #4]
 8011ed4:	b29b      	uxth	r3, r3
 8011ed6:	3b04      	subs	r3, #4
 8011ed8:	b299      	uxth	r1, r3
 8011eda:	687b      	ldr	r3, [r7, #4]
 8011edc:	689b      	ldr	r3, [r3, #8]
 8011ede:	687a      	ldr	r2, [r7, #4]
 8011ee0:	322c      	adds	r2, #44	; 0x2c
 8011ee2:	7dfc      	ldrb	r4, [r7, #23]
 8011ee4:	9203      	str	r2, [sp, #12]
 8011ee6:	68fa      	ldr	r2, [r7, #12]
 8011ee8:	9202      	str	r2, [sp, #8]
 8011eea:	9301      	str	r3, [sp, #4]
 8011eec:	2300      	movs	r3, #0
 8011eee:	9300      	str	r3, [sp, #0]
 8011ef0:	2300      	movs	r3, #0
 8011ef2:	4622      	mov	r2, r4
 8011ef4:	f7ff fb84 	bl	8011600 <ComputeCmacB0>
 8011ef8:	4603      	mov	r3, r0
 8011efa:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8011efc:	7dbb      	ldrb	r3, [r7, #22]
 8011efe:	2b00      	cmp	r3, #0
 8011f00:	d001      	beq.n	8011f06 <LoRaMacCryptoSecureMessage+0xca>
        {
            return retval;
 8011f02:	7dbb      	ldrb	r3, [r7, #22]
 8011f04:	e00f      	b.n	8011f26 <LoRaMacCryptoSecureMessage+0xea>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8011f06:	6878      	ldr	r0, [r7, #4]
 8011f08:	f000 fb45 	bl	8012596 <LoRaMacSerializerData>
 8011f0c:	4603      	mov	r3, r0
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	d001      	beq.n	8011f16 <LoRaMacCryptoSecureMessage+0xda>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8011f12:	2311      	movs	r3, #17
 8011f14:	e007      	b.n	8011f26 <LoRaMacCryptoSecureMessage+0xea>
    }

    CryptoCtx.NvmCtx->FCntList.FCntUp = fCntUp;
 8011f16:	4b06      	ldr	r3, [pc, #24]	; (8011f30 <LoRaMacCryptoSecureMessage+0xf4>)
 8011f18:	681b      	ldr	r3, [r3, #0]
 8011f1a:	68fa      	ldr	r2, [r7, #12]
 8011f1c:	60da      	str	r2, [r3, #12]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8011f1e:	4b04      	ldr	r3, [pc, #16]	; (8011f30 <LoRaMacCryptoSecureMessage+0xf4>)
 8011f20:	685b      	ldr	r3, [r3, #4]
 8011f22:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 8011f24:	2300      	movs	r3, #0
}
 8011f26:	4618      	mov	r0, r3
 8011f28:	371c      	adds	r7, #28
 8011f2a:	46bd      	mov	sp, r7
 8011f2c:	bd90      	pop	{r4, r7, pc}
 8011f2e:	bf00      	nop
 8011f30:	20000c54 	.word	0x20000c54

08011f34 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 8011f34:	b590      	push	{r4, r7, lr}
 8011f36:	b08b      	sub	sp, #44	; 0x2c
 8011f38:	af04      	add	r7, sp, #16
 8011f3a:	60b9      	str	r1, [r7, #8]
 8011f3c:	607b      	str	r3, [r7, #4]
 8011f3e:	4603      	mov	r3, r0
 8011f40:	73fb      	strb	r3, [r7, #15]
 8011f42:	4613      	mov	r3, r2
 8011f44:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 8011f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	d101      	bne.n	8011f50 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011f4c:	230a      	movs	r3, #10
 8011f4e:	e084      	b.n	801205a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8011f50:	7bbb      	ldrb	r3, [r7, #14]
 8011f52:	6879      	ldr	r1, [r7, #4]
 8011f54:	4618      	mov	r0, r3
 8011f56:	f7ff fcc3 	bl	80118e0 <CheckFCntDown>
 8011f5a:	4603      	mov	r3, r0
 8011f5c:	f083 0301 	eor.w	r3, r3, #1
 8011f60:	b2db      	uxtb	r3, r3
 8011f62:	2b00      	cmp	r3, #0
 8011f64:	d001      	beq.n	8011f6a <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8011f66:	2306      	movs	r3, #6
 8011f68:	e077      	b.n	801205a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8011f6a:	2313      	movs	r3, #19
 8011f6c:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8011f6e:	2303      	movs	r3, #3
 8011f70:	75fb      	strb	r3, [r7, #23]

#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8011f72:	2302      	movs	r3, #2
 8011f74:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8011f76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011f78:	f000 f997 	bl	80122aa <LoRaMacParserData>
 8011f7c:	4603      	mov	r3, r0
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	d001      	beq.n	8011f86 <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8011f82:	2310      	movs	r3, #16
 8011f84:	e069      	b.n	801205a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 8011f86:	f107 0210 	add.w	r2, r7, #16
 8011f8a:	7bfb      	ldrb	r3, [r7, #15]
 8011f8c:	4611      	mov	r1, r2
 8011f8e:	4618      	mov	r0, r3
 8011f90:	f7ff fbdc 	bl	801174c <GetKeyAddrItem>
 8011f94:	4603      	mov	r3, r0
 8011f96:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8011f98:	7d7b      	ldrb	r3, [r7, #21]
 8011f9a:	2b00      	cmp	r3, #0
 8011f9c:	d001      	beq.n	8011fa2 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8011f9e:	7d7b      	ldrb	r3, [r7, #21]
 8011fa0:	e05b      	b.n	801205a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8011fa2:	693b      	ldr	r3, [r7, #16]
 8011fa4:	785b      	ldrb	r3, [r3, #1]
 8011fa6:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 8011fa8:	693b      	ldr	r3, [r7, #16]
 8011faa:	789b      	ldrb	r3, [r3, #2]
 8011fac:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8011fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fb0:	689b      	ldr	r3, [r3, #8]
 8011fb2:	68ba      	ldr	r2, [r7, #8]
 8011fb4:	429a      	cmp	r2, r3
 8011fb6:	d001      	beq.n	8011fbc <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 8011fb8:	2302      	movs	r3, #2
 8011fba:	e04e      	b.n	801205a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8011fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fbe:	7b1b      	ldrb	r3, [r3, #12]
 8011fc0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8011fc4:	b2db      	uxtb	r3, r3
 8011fc6:	2b00      	cmp	r3, #0
 8011fc8:	bf14      	ite	ne
 8011fca:	2301      	movne	r3, #1
 8011fcc:	2300      	moveq	r3, #0
 8011fce:	75bb      	strb	r3, [r7, #22]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8011fd0:	4b24      	ldr	r3, [pc, #144]	; (8012064 <LoRaMacCryptoUnsecureMessage+0x130>)
 8011fd2:	681b      	ldr	r3, [r3, #0]
 8011fd4:	789b      	ldrb	r3, [r3, #2]
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	d101      	bne.n	8011fde <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 8011fda:	2300      	movs	r3, #0
 8011fdc:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8011fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fe0:	6818      	ldr	r0, [r3, #0]
 8011fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fe4:	791b      	ldrb	r3, [r3, #4]
 8011fe6:	b29b      	uxth	r3, r3
 8011fe8:	3b04      	subs	r3, #4
 8011fea:	b299      	uxth	r1, r3
 8011fec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ff0:	7dbc      	ldrb	r4, [r7, #22]
 8011ff2:	7d3a      	ldrb	r2, [r7, #20]
 8011ff4:	9303      	str	r3, [sp, #12]
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	9302      	str	r3, [sp, #8]
 8011ffa:	68bb      	ldr	r3, [r7, #8]
 8011ffc:	9301      	str	r3, [sp, #4]
 8011ffe:	2301      	movs	r3, #1
 8012000:	9300      	str	r3, [sp, #0]
 8012002:	4623      	mov	r3, r4
 8012004:	f7ff fb3a 	bl	801167c <VerifyCmacB0>
 8012008:	4603      	mov	r3, r0
 801200a:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801200c:	7d7b      	ldrb	r3, [r7, #21]
 801200e:	2b00      	cmp	r3, #0
 8012010:	d001      	beq.n	8012016 <LoRaMacCryptoUnsecureMessage+0xe2>
    {
        return retval;
 8012012:	7d7b      	ldrb	r3, [r7, #21]
 8012014:	e021      	b.n	801205a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 8012016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012018:	f893 3020 	ldrb.w	r3, [r3, #32]
 801201c:	2b00      	cmp	r3, #0
 801201e:	d101      	bne.n	8012024 <LoRaMacCryptoUnsecureMessage+0xf0>
    {
        // Use network session encryption key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8012020:	2302      	movs	r3, #2
 8012022:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 8012024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012026:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8012028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801202a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801202e:	b219      	sxth	r1, r3
 8012030:	7dfa      	ldrb	r2, [r7, #23]
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	9301      	str	r3, [sp, #4]
 8012036:	2301      	movs	r3, #1
 8012038:	9300      	str	r3, [sp, #0]
 801203a:	68bb      	ldr	r3, [r7, #8]
 801203c:	f7ff f9de 	bl	80113fc <PayloadEncrypt>
 8012040:	4603      	mov	r3, r0
 8012042:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012044:	7d7b      	ldrb	r3, [r7, #21]
 8012046:	2b00      	cmp	r3, #0
 8012048:	d001      	beq.n	801204e <LoRaMacCryptoUnsecureMessage+0x11a>
    {
        return retval;
 801204a:	7d7b      	ldrb	r3, [r7, #21]
 801204c:	e005      	b.n	801205a <LoRaMacCryptoUnsecureMessage+0x126>
            }
        } 
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 801204e:	7bbb      	ldrb	r3, [r7, #14]
 8012050:	6879      	ldr	r1, [r7, #4]
 8012052:	4618      	mov	r0, r3
 8012054:	f7ff fc68 	bl	8011928 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 8012058:	2300      	movs	r3, #0
}
 801205a:	4618      	mov	r0, r3
 801205c:	371c      	adds	r7, #28
 801205e:	46bd      	mov	sp, r7
 8012060:	bd90      	pop	{r4, r7, pc}
 8012062:	bf00      	nop
 8012064:	20000c54 	.word	0x20000c54

08012068 <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( KeyIdentifier_t keyID )
{
 8012068:	b580      	push	{r7, lr}
 801206a:	b086      	sub	sp, #24
 801206c:	af00      	add	r7, sp, #0
 801206e:	4603      	mov	r3, r0
 8012070:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 8012072:	79fb      	ldrb	r3, [r7, #7]
 8012074:	2b00      	cmp	r3, #0
 8012076:	d001      	beq.n	801207c <LoRaMacCryptoDeriveMcRootKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8012078:	230b      	movs	r3, #11
 801207a:	e01d      	b.n	80120b8 <LoRaMacCryptoDeriveMcRootKey+0x50>
    }
    uint8_t compBase[16] = { 0 };
 801207c:	2300      	movs	r3, #0
 801207e:	60bb      	str	r3, [r7, #8]
 8012080:	f107 030c 	add.w	r3, r7, #12
 8012084:	2200      	movs	r2, #0
 8012086:	601a      	str	r2, [r3, #0]
 8012088:	605a      	str	r2, [r3, #4]
 801208a:	609a      	str	r2, [r3, #8]

    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 )
 801208c:	4b0c      	ldr	r3, [pc, #48]	; (80120c0 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 801208e:	681b      	ldr	r3, [r3, #0]
 8012090:	789b      	ldrb	r3, [r3, #2]
 8012092:	2b01      	cmp	r3, #1
 8012094:	d101      	bne.n	801209a <LoRaMacCryptoDeriveMcRootKey+0x32>
    {
        compBase[0] = 0x20;
 8012096:	2320      	movs	r3, #32
 8012098:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 801209a:	4b09      	ldr	r3, [pc, #36]	; (80120c0 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 801209c:	6818      	ldr	r0, [r3, #0]
 801209e:	79fa      	ldrb	r2, [r7, #7]
 80120a0:	f107 0108 	add.w	r1, r7, #8
 80120a4:	2304      	movs	r3, #4
 80120a6:	6800      	ldr	r0, [r0, #0]
 80120a8:	f7f8 fa3e 	bl	800a528 <SecureElementDeriveAndStoreKey>
 80120ac:	4603      	mov	r3, r0
 80120ae:	2b00      	cmp	r3, #0
 80120b0:	d001      	beq.n	80120b6 <LoRaMacCryptoDeriveMcRootKey+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80120b2:	230f      	movs	r3, #15
 80120b4:	e000      	b.n	80120b8 <LoRaMacCryptoDeriveMcRootKey+0x50>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80120b6:	2300      	movs	r3, #0
}
 80120b8:	4618      	mov	r0, r3
 80120ba:	3718      	adds	r7, #24
 80120bc:	46bd      	mov	sp, r7
 80120be:	bd80      	pop	{r7, pc}
 80120c0:	20000c54 	.word	0x20000c54

080120c4 <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 80120c4:	b580      	push	{r7, lr}
 80120c6:	b086      	sub	sp, #24
 80120c8:	af00      	add	r7, sp, #0
 80120ca:	4603      	mov	r3, r0
 80120cc:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 80120ce:	79fb      	ldrb	r3, [r7, #7]
 80120d0:	2b04      	cmp	r3, #4
 80120d2:	d001      	beq.n	80120d8 <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 80120d4:	230b      	movs	r3, #11
 80120d6:	e016      	b.n	8012106 <LoRaMacCryptoDeriveMcKEKey+0x42>
    }
    uint8_t compBase[16] = { 0 };
 80120d8:	2300      	movs	r3, #0
 80120da:	60bb      	str	r3, [r7, #8]
 80120dc:	f107 030c 	add.w	r3, r7, #12
 80120e0:	2200      	movs	r2, #0
 80120e2:	601a      	str	r2, [r3, #0]
 80120e4:	605a      	str	r2, [r3, #4]
 80120e6:	609a      	str	r2, [r3, #8]

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 80120e8:	4b09      	ldr	r3, [pc, #36]	; (8012110 <LoRaMacCryptoDeriveMcKEKey+0x4c>)
 80120ea:	6818      	ldr	r0, [r3, #0]
 80120ec:	79fa      	ldrb	r2, [r7, #7]
 80120ee:	f107 0108 	add.w	r1, r7, #8
 80120f2:	237f      	movs	r3, #127	; 0x7f
 80120f4:	6800      	ldr	r0, [r0, #0]
 80120f6:	f7f8 fa17 	bl	800a528 <SecureElementDeriveAndStoreKey>
 80120fa:	4603      	mov	r3, r0
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	d001      	beq.n	8012104 <LoRaMacCryptoDeriveMcKEKey+0x40>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8012100:	230f      	movs	r3, #15
 8012102:	e000      	b.n	8012106 <LoRaMacCryptoDeriveMcKEKey+0x42>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8012104:	2300      	movs	r3, #0
}
 8012106:	4618      	mov	r0, r3
 8012108:	3718      	adds	r7, #24
 801210a:	46bd      	mov	sp, r7
 801210c:	bd80      	pop	{r7, pc}
 801210e:	bf00      	nop
 8012110:	20000c54 	.word	0x20000c54

08012114 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8012114:	b580      	push	{r7, lr}
 8012116:	b084      	sub	sp, #16
 8012118:	af00      	add	r7, sp, #0
 801211a:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	2b00      	cmp	r3, #0
 8012120:	d003      	beq.n	801212a <LoRaMacParserJoinAccept+0x16>
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	681b      	ldr	r3, [r3, #0]
 8012126:	2b00      	cmp	r3, #0
 8012128:	d101      	bne.n	801212e <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 801212a:	2302      	movs	r3, #2
 801212c:	e0b9      	b.n	80122a2 <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 801212e:	2300      	movs	r3, #0
 8012130:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	681a      	ldr	r2, [r3, #0]
 8012136:	89fb      	ldrh	r3, [r7, #14]
 8012138:	1c59      	adds	r1, r3, #1
 801213a:	81f9      	strh	r1, [r7, #14]
 801213c:	4413      	add	r3, r2
 801213e:	781a      	ldrb	r2, [r3, #0]
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	1d98      	adds	r0, r3, #6
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	681a      	ldr	r2, [r3, #0]
 801214c:	89fb      	ldrh	r3, [r7, #14]
 801214e:	4413      	add	r3, r2
 8012150:	2203      	movs	r2, #3
 8012152:	4619      	mov	r1, r3
 8012154:	f004 f861 	bl	801621a <memcpy1>
    bufItr = bufItr + 3;
 8012158:	89fb      	ldrh	r3, [r7, #14]
 801215a:	3303      	adds	r3, #3
 801215c:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 801215e:	687b      	ldr	r3, [r7, #4]
 8012160:	f103 0009 	add.w	r0, r3, #9
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	681a      	ldr	r2, [r3, #0]
 8012168:	89fb      	ldrh	r3, [r7, #14]
 801216a:	4413      	add	r3, r2
 801216c:	2203      	movs	r2, #3
 801216e:	4619      	mov	r1, r3
 8012170:	f004 f853 	bl	801621a <memcpy1>
    bufItr = bufItr + 3;
 8012174:	89fb      	ldrh	r3, [r7, #14]
 8012176:	3303      	adds	r3, #3
 8012178:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	681a      	ldr	r2, [r3, #0]
 801217e:	89fb      	ldrh	r3, [r7, #14]
 8012180:	1c59      	adds	r1, r3, #1
 8012182:	81f9      	strh	r1, [r7, #14]
 8012184:	4413      	add	r3, r2
 8012186:	781b      	ldrb	r3, [r3, #0]
 8012188:	461a      	mov	r2, r3
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801218e:	687b      	ldr	r3, [r7, #4]
 8012190:	681a      	ldr	r2, [r3, #0]
 8012192:	89fb      	ldrh	r3, [r7, #14]
 8012194:	1c59      	adds	r1, r3, #1
 8012196:	81f9      	strh	r1, [r7, #14]
 8012198:	4413      	add	r3, r2
 801219a:	781b      	ldrb	r3, [r3, #0]
 801219c:	021a      	lsls	r2, r3, #8
 801219e:	687b      	ldr	r3, [r7, #4]
 80121a0:	68db      	ldr	r3, [r3, #12]
 80121a2:	431a      	orrs	r2, r3
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	681a      	ldr	r2, [r3, #0]
 80121ac:	89fb      	ldrh	r3, [r7, #14]
 80121ae:	1c59      	adds	r1, r3, #1
 80121b0:	81f9      	strh	r1, [r7, #14]
 80121b2:	4413      	add	r3, r2
 80121b4:	781b      	ldrb	r3, [r3, #0]
 80121b6:	041a      	lsls	r2, r3, #16
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	68db      	ldr	r3, [r3, #12]
 80121bc:	431a      	orrs	r2, r3
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80121c2:	687b      	ldr	r3, [r7, #4]
 80121c4:	681a      	ldr	r2, [r3, #0]
 80121c6:	89fb      	ldrh	r3, [r7, #14]
 80121c8:	1c59      	adds	r1, r3, #1
 80121ca:	81f9      	strh	r1, [r7, #14]
 80121cc:	4413      	add	r3, r2
 80121ce:	781b      	ldrb	r3, [r3, #0]
 80121d0:	061a      	lsls	r2, r3, #24
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	68db      	ldr	r3, [r3, #12]
 80121d6:	431a      	orrs	r2, r3
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 80121dc:	687b      	ldr	r3, [r7, #4]
 80121de:	681a      	ldr	r2, [r3, #0]
 80121e0:	89fb      	ldrh	r3, [r7, #14]
 80121e2:	1c59      	adds	r1, r3, #1
 80121e4:	81f9      	strh	r1, [r7, #14]
 80121e6:	4413      	add	r3, r2
 80121e8:	781a      	ldrb	r2, [r3, #0]
 80121ea:	687b      	ldr	r3, [r7, #4]
 80121ec:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	681a      	ldr	r2, [r3, #0]
 80121f2:	89fb      	ldrh	r3, [r7, #14]
 80121f4:	1c59      	adds	r1, r3, #1
 80121f6:	81f9      	strh	r1, [r7, #14]
 80121f8:	4413      	add	r3, r2
 80121fa:	781a      	ldrb	r2, [r3, #0]
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	791b      	ldrb	r3, [r3, #4]
 8012204:	1f1a      	subs	r2, r3, #4
 8012206:	89fb      	ldrh	r3, [r7, #14]
 8012208:	1ad3      	subs	r3, r2, r3
 801220a:	2b10      	cmp	r3, #16
 801220c:	d10e      	bne.n	801222c <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	f103 0012 	add.w	r0, r3, #18
 8012214:	687b      	ldr	r3, [r7, #4]
 8012216:	681a      	ldr	r2, [r3, #0]
 8012218:	89fb      	ldrh	r3, [r7, #14]
 801221a:	4413      	add	r3, r2
 801221c:	2210      	movs	r2, #16
 801221e:	4619      	mov	r1, r3
 8012220:	f003 fffb 	bl	801621a <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 8012224:	89fb      	ldrh	r3, [r7, #14]
 8012226:	3310      	adds	r3, #16
 8012228:	81fb      	strh	r3, [r7, #14]
 801222a:	e008      	b.n	801223e <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	791b      	ldrb	r3, [r3, #4]
 8012230:	1f1a      	subs	r2, r3, #4
 8012232:	89fb      	ldrh	r3, [r7, #14]
 8012234:	1ad3      	subs	r3, r2, r3
 8012236:	2b00      	cmp	r3, #0
 8012238:	dd01      	ble.n	801223e <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 801223a:	2301      	movs	r3, #1
 801223c:	e031      	b.n	80122a2 <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	681a      	ldr	r2, [r3, #0]
 8012242:	89fb      	ldrh	r3, [r7, #14]
 8012244:	1c59      	adds	r1, r3, #1
 8012246:	81f9      	strh	r1, [r7, #14]
 8012248:	4413      	add	r3, r2
 801224a:	781b      	ldrb	r3, [r3, #0]
 801224c:	461a      	mov	r2, r3
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	681a      	ldr	r2, [r3, #0]
 8012256:	89fb      	ldrh	r3, [r7, #14]
 8012258:	1c59      	adds	r1, r3, #1
 801225a:	81f9      	strh	r1, [r7, #14]
 801225c:	4413      	add	r3, r2
 801225e:	781b      	ldrb	r3, [r3, #0]
 8012260:	021a      	lsls	r2, r3, #8
 8012262:	687b      	ldr	r3, [r7, #4]
 8012264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012266:	431a      	orrs	r2, r3
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 801226c:	687b      	ldr	r3, [r7, #4]
 801226e:	681a      	ldr	r2, [r3, #0]
 8012270:	89fb      	ldrh	r3, [r7, #14]
 8012272:	1c59      	adds	r1, r3, #1
 8012274:	81f9      	strh	r1, [r7, #14]
 8012276:	4413      	add	r3, r2
 8012278:	781b      	ldrb	r3, [r3, #0]
 801227a:	041a      	lsls	r2, r3, #16
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012280:	431a      	orrs	r2, r3
 8012282:	687b      	ldr	r3, [r7, #4]
 8012284:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	681a      	ldr	r2, [r3, #0]
 801228a:	89fb      	ldrh	r3, [r7, #14]
 801228c:	1c59      	adds	r1, r3, #1
 801228e:	81f9      	strh	r1, [r7, #14]
 8012290:	4413      	add	r3, r2
 8012292:	781b      	ldrb	r3, [r3, #0]
 8012294:	061a      	lsls	r2, r3, #24
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801229a:	431a      	orrs	r2, r3
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	625a      	str	r2, [r3, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 80122a0:	2300      	movs	r3, #0
}
 80122a2:	4618      	mov	r0, r3
 80122a4:	3710      	adds	r7, #16
 80122a6:	46bd      	mov	sp, r7
 80122a8:	bd80      	pop	{r7, pc}

080122aa <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 80122aa:	b580      	push	{r7, lr}
 80122ac:	b084      	sub	sp, #16
 80122ae:	af00      	add	r7, sp, #0
 80122b0:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	d003      	beq.n	80122c0 <LoRaMacParserData+0x16>
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	681b      	ldr	r3, [r3, #0]
 80122bc:	2b00      	cmp	r3, #0
 80122be:	d101      	bne.n	80122c4 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 80122c0:	2302      	movs	r3, #2
 80122c2:	e0e2      	b.n	801248a <LoRaMacParserData+0x1e0>
    }

    uint16_t bufItr = 0;
 80122c4:	2300      	movs	r3, #0
 80122c6:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 80122c8:	687b      	ldr	r3, [r7, #4]
 80122ca:	681a      	ldr	r2, [r3, #0]
 80122cc:	89fb      	ldrh	r3, [r7, #14]
 80122ce:	1c59      	adds	r1, r3, #1
 80122d0:	81f9      	strh	r1, [r7, #14]
 80122d2:	4413      	add	r3, r2
 80122d4:	781a      	ldrb	r2, [r3, #0]
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	681a      	ldr	r2, [r3, #0]
 80122de:	89fb      	ldrh	r3, [r7, #14]
 80122e0:	1c59      	adds	r1, r3, #1
 80122e2:	81f9      	strh	r1, [r7, #14]
 80122e4:	4413      	add	r3, r2
 80122e6:	781b      	ldrb	r3, [r3, #0]
 80122e8:	461a      	mov	r2, r3
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	681a      	ldr	r2, [r3, #0]
 80122f2:	89fb      	ldrh	r3, [r7, #14]
 80122f4:	1c59      	adds	r1, r3, #1
 80122f6:	81f9      	strh	r1, [r7, #14]
 80122f8:	4413      	add	r3, r2
 80122fa:	781b      	ldrb	r3, [r3, #0]
 80122fc:	021a      	lsls	r2, r3, #8
 80122fe:	687b      	ldr	r3, [r7, #4]
 8012300:	689b      	ldr	r3, [r3, #8]
 8012302:	431a      	orrs	r2, r3
 8012304:	687b      	ldr	r3, [r7, #4]
 8012306:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8012308:	687b      	ldr	r3, [r7, #4]
 801230a:	681a      	ldr	r2, [r3, #0]
 801230c:	89fb      	ldrh	r3, [r7, #14]
 801230e:	1c59      	adds	r1, r3, #1
 8012310:	81f9      	strh	r1, [r7, #14]
 8012312:	4413      	add	r3, r2
 8012314:	781b      	ldrb	r3, [r3, #0]
 8012316:	041a      	lsls	r2, r3, #16
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	689b      	ldr	r3, [r3, #8]
 801231c:	431a      	orrs	r2, r3
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	681a      	ldr	r2, [r3, #0]
 8012326:	89fb      	ldrh	r3, [r7, #14]
 8012328:	1c59      	adds	r1, r3, #1
 801232a:	81f9      	strh	r1, [r7, #14]
 801232c:	4413      	add	r3, r2
 801232e:	781b      	ldrb	r3, [r3, #0]
 8012330:	061a      	lsls	r2, r3, #24
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	689b      	ldr	r3, [r3, #8]
 8012336:	431a      	orrs	r2, r3
 8012338:	687b      	ldr	r3, [r7, #4]
 801233a:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	681a      	ldr	r2, [r3, #0]
 8012340:	89fb      	ldrh	r3, [r7, #14]
 8012342:	1c59      	adds	r1, r3, #1
 8012344:	81f9      	strh	r1, [r7, #14]
 8012346:	4413      	add	r3, r2
 8012348:	781a      	ldrb	r2, [r3, #0]
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	681a      	ldr	r2, [r3, #0]
 8012352:	89fb      	ldrh	r3, [r7, #14]
 8012354:	1c59      	adds	r1, r3, #1
 8012356:	81f9      	strh	r1, [r7, #14]
 8012358:	4413      	add	r3, r2
 801235a:	781b      	ldrb	r3, [r3, #0]
 801235c:	b29a      	uxth	r2, r3
 801235e:	687b      	ldr	r3, [r7, #4]
 8012360:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8012362:	687b      	ldr	r3, [r7, #4]
 8012364:	681a      	ldr	r2, [r3, #0]
 8012366:	89fb      	ldrh	r3, [r7, #14]
 8012368:	1c59      	adds	r1, r3, #1
 801236a:	81f9      	strh	r1, [r7, #14]
 801236c:	4413      	add	r3, r2
 801236e:	781b      	ldrb	r3, [r3, #0]
 8012370:	0219      	lsls	r1, r3, #8
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	89db      	ldrh	r3, [r3, #14]
 8012376:	b21a      	sxth	r2, r3
 8012378:	b20b      	sxth	r3, r1
 801237a:	4313      	orrs	r3, r2
 801237c:	b21b      	sxth	r3, r3
 801237e:	b29a      	uxth	r2, r3
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	f103 0010 	add.w	r0, r3, #16
 801238a:	687b      	ldr	r3, [r7, #4]
 801238c:	681a      	ldr	r2, [r3, #0]
 801238e:	89fb      	ldrh	r3, [r7, #14]
 8012390:	18d1      	adds	r1, r2, r3
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	7b1b      	ldrb	r3, [r3, #12]
 8012396:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801239a:	b2db      	uxtb	r3, r3
 801239c:	b29b      	uxth	r3, r3
 801239e:	461a      	mov	r2, r3
 80123a0:	f003 ff3b 	bl	801621a <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80123a4:	687b      	ldr	r3, [r7, #4]
 80123a6:	7b1b      	ldrb	r3, [r3, #12]
 80123a8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80123ac:	b2db      	uxtb	r3, r3
 80123ae:	b29a      	uxth	r2, r3
 80123b0:	89fb      	ldrh	r3, [r7, #14]
 80123b2:	4413      	add	r3, r2
 80123b4:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 80123b6:	687b      	ldr	r3, [r7, #4]
 80123b8:	2200      	movs	r2, #0
 80123ba:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 80123be:	687b      	ldr	r3, [r7, #4]
 80123c0:	2200      	movs	r2, #0
 80123c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 80123c6:	687b      	ldr	r3, [r7, #4]
 80123c8:	791b      	ldrb	r3, [r3, #4]
 80123ca:	461a      	mov	r2, r3
 80123cc:	89fb      	ldrh	r3, [r7, #14]
 80123ce:	1ad3      	subs	r3, r2, r3
 80123d0:	2b04      	cmp	r3, #4
 80123d2:	dd28      	ble.n	8012426 <LoRaMacParserData+0x17c>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 80123d4:	687b      	ldr	r3, [r7, #4]
 80123d6:	681a      	ldr	r2, [r3, #0]
 80123d8:	89fb      	ldrh	r3, [r7, #14]
 80123da:	1c59      	adds	r1, r3, #1
 80123dc:	81f9      	strh	r1, [r7, #14]
 80123de:	4413      	add	r3, r2
 80123e0:	781a      	ldrb	r2, [r3, #0]
 80123e2:	687b      	ldr	r3, [r7, #4]
 80123e4:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	791a      	ldrb	r2, [r3, #4]
 80123ec:	89fb      	ldrh	r3, [r7, #14]
 80123ee:	b2db      	uxtb	r3, r3
 80123f0:	1ad3      	subs	r3, r2, r3
 80123f2:	b2db      	uxtb	r3, r3
 80123f4:	3b04      	subs	r3, #4
 80123f6:	b2da      	uxtb	r2, r3
 80123f8:	687b      	ldr	r3, [r7, #4]
 80123fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8012402:	687b      	ldr	r3, [r7, #4]
 8012404:	681a      	ldr	r2, [r3, #0]
 8012406:	89fb      	ldrh	r3, [r7, #14]
 8012408:	18d1      	adds	r1, r2, r3
 801240a:	687b      	ldr	r3, [r7, #4]
 801240c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012410:	b29b      	uxth	r3, r3
 8012412:	461a      	mov	r2, r3
 8012414:	f003 ff01 	bl	801621a <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801241e:	b29a      	uxth	r2, r3
 8012420:	89fb      	ldrh	r3, [r7, #14]
 8012422:	4413      	add	r3, r2
 8012424:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	681a      	ldr	r2, [r3, #0]
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	791b      	ldrb	r3, [r3, #4]
 801242e:	3b04      	subs	r3, #4
 8012430:	4413      	add	r3, r2
 8012432:	781b      	ldrb	r3, [r3, #0]
 8012434:	461a      	mov	r2, r3
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	6819      	ldr	r1, [r3, #0]
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	791b      	ldrb	r3, [r3, #4]
 8012446:	3b03      	subs	r3, #3
 8012448:	440b      	add	r3, r1
 801244a:	781b      	ldrb	r3, [r3, #0]
 801244c:	021b      	lsls	r3, r3, #8
 801244e:	431a      	orrs	r2, r3
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8012454:	687b      	ldr	r3, [r7, #4]
 8012456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012458:	687b      	ldr	r3, [r7, #4]
 801245a:	6819      	ldr	r1, [r3, #0]
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	791b      	ldrb	r3, [r3, #4]
 8012460:	3b02      	subs	r3, #2
 8012462:	440b      	add	r3, r1
 8012464:	781b      	ldrb	r3, [r3, #0]
 8012466:	041b      	lsls	r3, r3, #16
 8012468:	431a      	orrs	r2, r3
 801246a:	687b      	ldr	r3, [r7, #4]
 801246c:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	6819      	ldr	r1, [r3, #0]
 8012476:	687b      	ldr	r3, [r7, #4]
 8012478:	791b      	ldrb	r3, [r3, #4]
 801247a:	3b01      	subs	r3, #1
 801247c:	440b      	add	r3, r1
 801247e:	781b      	ldrb	r3, [r3, #0]
 8012480:	061b      	lsls	r3, r3, #24
 8012482:	431a      	orrs	r2, r3
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	62da      	str	r2, [r3, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 8012488:	2300      	movs	r3, #0
}
 801248a:	4618      	mov	r0, r3
 801248c:	3710      	adds	r7, #16
 801248e:	46bd      	mov	sp, r7
 8012490:	bd80      	pop	{r7, pc}

08012492 <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8012492:	b580      	push	{r7, lr}
 8012494:	b084      	sub	sp, #16
 8012496:	af00      	add	r7, sp, #0
 8012498:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	2b00      	cmp	r3, #0
 801249e:	d003      	beq.n	80124a8 <LoRaMacSerializerJoinRequest+0x16>
 80124a0:	687b      	ldr	r3, [r7, #4]
 80124a2:	681b      	ldr	r3, [r3, #0]
 80124a4:	2b00      	cmp	r3, #0
 80124a6:	d101      	bne.n	80124ac <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80124a8:	2301      	movs	r3, #1
 80124aa:	e070      	b.n	801258e <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 80124ac:	2300      	movs	r3, #0
 80124ae:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	791b      	ldrb	r3, [r3, #4]
 80124b4:	2b16      	cmp	r3, #22
 80124b6:	d801      	bhi.n	80124bc <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 80124b8:	2302      	movs	r3, #2
 80124ba:	e068      	b.n	801258e <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 80124bc:	687b      	ldr	r3, [r7, #4]
 80124be:	681a      	ldr	r2, [r3, #0]
 80124c0:	89fb      	ldrh	r3, [r7, #14]
 80124c2:	1c59      	adds	r1, r3, #1
 80124c4:	81f9      	strh	r1, [r7, #14]
 80124c6:	4413      	add	r3, r2
 80124c8:	687a      	ldr	r2, [r7, #4]
 80124ca:	7952      	ldrb	r2, [r2, #5]
 80124cc:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	681a      	ldr	r2, [r3, #0]
 80124d2:	89fb      	ldrh	r3, [r7, #14]
 80124d4:	18d0      	adds	r0, r2, r3
 80124d6:	687b      	ldr	r3, [r7, #4]
 80124d8:	3306      	adds	r3, #6
 80124da:	2208      	movs	r2, #8
 80124dc:	4619      	mov	r1, r3
 80124de:	f003 feb7 	bl	8016250 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 80124e2:	89fb      	ldrh	r3, [r7, #14]
 80124e4:	3308      	adds	r3, #8
 80124e6:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	681a      	ldr	r2, [r3, #0]
 80124ec:	89fb      	ldrh	r3, [r7, #14]
 80124ee:	18d0      	adds	r0, r2, r3
 80124f0:	687b      	ldr	r3, [r7, #4]
 80124f2:	330e      	adds	r3, #14
 80124f4:	2208      	movs	r2, #8
 80124f6:	4619      	mov	r1, r3
 80124f8:	f003 feaa 	bl	8016250 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 80124fc:	89fb      	ldrh	r3, [r7, #14]
 80124fe:	3308      	adds	r3, #8
 8012500:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 8012502:	687b      	ldr	r3, [r7, #4]
 8012504:	8ad9      	ldrh	r1, [r3, #22]
 8012506:	687b      	ldr	r3, [r7, #4]
 8012508:	681a      	ldr	r2, [r3, #0]
 801250a:	89fb      	ldrh	r3, [r7, #14]
 801250c:	1c58      	adds	r0, r3, #1
 801250e:	81f8      	strh	r0, [r7, #14]
 8012510:	4413      	add	r3, r2
 8012512:	b2ca      	uxtb	r2, r1
 8012514:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 8012516:	687b      	ldr	r3, [r7, #4]
 8012518:	8adb      	ldrh	r3, [r3, #22]
 801251a:	0a1b      	lsrs	r3, r3, #8
 801251c:	b299      	uxth	r1, r3
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	681a      	ldr	r2, [r3, #0]
 8012522:	89fb      	ldrh	r3, [r7, #14]
 8012524:	1c58      	adds	r0, r3, #1
 8012526:	81f8      	strh	r0, [r7, #14]
 8012528:	4413      	add	r3, r2
 801252a:	b2ca      	uxtb	r2, r1
 801252c:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 801252e:	687b      	ldr	r3, [r7, #4]
 8012530:	6999      	ldr	r1, [r3, #24]
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	681a      	ldr	r2, [r3, #0]
 8012536:	89fb      	ldrh	r3, [r7, #14]
 8012538:	1c58      	adds	r0, r3, #1
 801253a:	81f8      	strh	r0, [r7, #14]
 801253c:	4413      	add	r3, r2
 801253e:	b2ca      	uxtb	r2, r1
 8012540:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	699b      	ldr	r3, [r3, #24]
 8012546:	0a19      	lsrs	r1, r3, #8
 8012548:	687b      	ldr	r3, [r7, #4]
 801254a:	681a      	ldr	r2, [r3, #0]
 801254c:	89fb      	ldrh	r3, [r7, #14]
 801254e:	1c58      	adds	r0, r3, #1
 8012550:	81f8      	strh	r0, [r7, #14]
 8012552:	4413      	add	r3, r2
 8012554:	b2ca      	uxtb	r2, r1
 8012556:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8012558:	687b      	ldr	r3, [r7, #4]
 801255a:	699b      	ldr	r3, [r3, #24]
 801255c:	0c19      	lsrs	r1, r3, #16
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	681a      	ldr	r2, [r3, #0]
 8012562:	89fb      	ldrh	r3, [r7, #14]
 8012564:	1c58      	adds	r0, r3, #1
 8012566:	81f8      	strh	r0, [r7, #14]
 8012568:	4413      	add	r3, r2
 801256a:	b2ca      	uxtb	r2, r1
 801256c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	699b      	ldr	r3, [r3, #24]
 8012572:	0e19      	lsrs	r1, r3, #24
 8012574:	687b      	ldr	r3, [r7, #4]
 8012576:	681a      	ldr	r2, [r3, #0]
 8012578:	89fb      	ldrh	r3, [r7, #14]
 801257a:	1c58      	adds	r0, r3, #1
 801257c:	81f8      	strh	r0, [r7, #14]
 801257e:	4413      	add	r3, r2
 8012580:	b2ca      	uxtb	r2, r1
 8012582:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8012584:	89fb      	ldrh	r3, [r7, #14]
 8012586:	b2da      	uxtb	r2, r3
 8012588:	687b      	ldr	r3, [r7, #4]
 801258a:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 801258c:	2300      	movs	r3, #0
}
 801258e:	4618      	mov	r0, r3
 8012590:	3710      	adds	r7, #16
 8012592:	46bd      	mov	sp, r7
 8012594:	bd80      	pop	{r7, pc}

08012596 <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 8012596:	b580      	push	{r7, lr}
 8012598:	b084      	sub	sp, #16
 801259a:	af00      	add	r7, sp, #0
 801259c:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	2b00      	cmp	r3, #0
 80125a2:	d003      	beq.n	80125ac <LoRaMacSerializerData+0x16>
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	681b      	ldr	r3, [r3, #0]
 80125a8:	2b00      	cmp	r3, #0
 80125aa:	d101      	bne.n	80125b0 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80125ac:	2301      	movs	r3, #1
 80125ae:	e0e5      	b.n	801277c <LoRaMacSerializerData+0x1e6>
    }

    uint16_t bufItr = 0;
 80125b0:	2300      	movs	r3, #0
 80125b2:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 80125b4:	2308      	movs	r3, #8
 80125b6:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	7b1b      	ldrb	r3, [r3, #12]
 80125bc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80125c0:	b2db      	uxtb	r3, r3
 80125c2:	b29a      	uxth	r2, r3
 80125c4:	89bb      	ldrh	r3, [r7, #12]
 80125c6:	4413      	add	r3, r2
 80125c8:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80125d0:	2b00      	cmp	r3, #0
 80125d2:	d002      	beq.n	80125da <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 80125d4:	89bb      	ldrh	r3, [r7, #12]
 80125d6:	3301      	adds	r3, #1
 80125d8:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80125e0:	b29a      	uxth	r2, r3
 80125e2:	89bb      	ldrh	r3, [r7, #12]
 80125e4:	4413      	add	r3, r2
 80125e6:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 80125e8:	89bb      	ldrh	r3, [r7, #12]
 80125ea:	3304      	adds	r3, #4
 80125ec:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	791b      	ldrb	r3, [r3, #4]
 80125f2:	b29b      	uxth	r3, r3
 80125f4:	89ba      	ldrh	r2, [r7, #12]
 80125f6:	429a      	cmp	r2, r3
 80125f8:	d901      	bls.n	80125fe <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 80125fa:	2302      	movs	r3, #2
 80125fc:	e0be      	b.n	801277c <LoRaMacSerializerData+0x1e6>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	681a      	ldr	r2, [r3, #0]
 8012602:	89fb      	ldrh	r3, [r7, #14]
 8012604:	1c59      	adds	r1, r3, #1
 8012606:	81f9      	strh	r1, [r7, #14]
 8012608:	4413      	add	r3, r2
 801260a:	687a      	ldr	r2, [r7, #4]
 801260c:	7952      	ldrb	r2, [r2, #5]
 801260e:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	6899      	ldr	r1, [r3, #8]
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	681a      	ldr	r2, [r3, #0]
 8012618:	89fb      	ldrh	r3, [r7, #14]
 801261a:	1c58      	adds	r0, r3, #1
 801261c:	81f8      	strh	r0, [r7, #14]
 801261e:	4413      	add	r3, r2
 8012620:	b2ca      	uxtb	r2, r1
 8012622:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	689b      	ldr	r3, [r3, #8]
 8012628:	0a19      	lsrs	r1, r3, #8
 801262a:	687b      	ldr	r3, [r7, #4]
 801262c:	681a      	ldr	r2, [r3, #0]
 801262e:	89fb      	ldrh	r3, [r7, #14]
 8012630:	1c58      	adds	r0, r3, #1
 8012632:	81f8      	strh	r0, [r7, #14]
 8012634:	4413      	add	r3, r2
 8012636:	b2ca      	uxtb	r2, r1
 8012638:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 801263a:	687b      	ldr	r3, [r7, #4]
 801263c:	689b      	ldr	r3, [r3, #8]
 801263e:	0c19      	lsrs	r1, r3, #16
 8012640:	687b      	ldr	r3, [r7, #4]
 8012642:	681a      	ldr	r2, [r3, #0]
 8012644:	89fb      	ldrh	r3, [r7, #14]
 8012646:	1c58      	adds	r0, r3, #1
 8012648:	81f8      	strh	r0, [r7, #14]
 801264a:	4413      	add	r3, r2
 801264c:	b2ca      	uxtb	r2, r1
 801264e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	689b      	ldr	r3, [r3, #8]
 8012654:	0e19      	lsrs	r1, r3, #24
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	681a      	ldr	r2, [r3, #0]
 801265a:	89fb      	ldrh	r3, [r7, #14]
 801265c:	1c58      	adds	r0, r3, #1
 801265e:	81f8      	strh	r0, [r7, #14]
 8012660:	4413      	add	r3, r2
 8012662:	b2ca      	uxtb	r2, r1
 8012664:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	681a      	ldr	r2, [r3, #0]
 801266a:	89fb      	ldrh	r3, [r7, #14]
 801266c:	1c59      	adds	r1, r3, #1
 801266e:	81f9      	strh	r1, [r7, #14]
 8012670:	4413      	add	r3, r2
 8012672:	687a      	ldr	r2, [r7, #4]
 8012674:	7b12      	ldrb	r2, [r2, #12]
 8012676:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8012678:	687b      	ldr	r3, [r7, #4]
 801267a:	89d9      	ldrh	r1, [r3, #14]
 801267c:	687b      	ldr	r3, [r7, #4]
 801267e:	681a      	ldr	r2, [r3, #0]
 8012680:	89fb      	ldrh	r3, [r7, #14]
 8012682:	1c58      	adds	r0, r3, #1
 8012684:	81f8      	strh	r0, [r7, #14]
 8012686:	4413      	add	r3, r2
 8012688:	b2ca      	uxtb	r2, r1
 801268a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	89db      	ldrh	r3, [r3, #14]
 8012690:	0a1b      	lsrs	r3, r3, #8
 8012692:	b299      	uxth	r1, r3
 8012694:	687b      	ldr	r3, [r7, #4]
 8012696:	681a      	ldr	r2, [r3, #0]
 8012698:	89fb      	ldrh	r3, [r7, #14]
 801269a:	1c58      	adds	r0, r3, #1
 801269c:	81f8      	strh	r0, [r7, #14]
 801269e:	4413      	add	r3, r2
 80126a0:	b2ca      	uxtb	r2, r1
 80126a2:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	681a      	ldr	r2, [r3, #0]
 80126a8:	89fb      	ldrh	r3, [r7, #14]
 80126aa:	18d0      	adds	r0, r2, r3
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	f103 0110 	add.w	r1, r3, #16
 80126b2:	687b      	ldr	r3, [r7, #4]
 80126b4:	7b1b      	ldrb	r3, [r3, #12]
 80126b6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80126ba:	b2db      	uxtb	r3, r3
 80126bc:	b29b      	uxth	r3, r3
 80126be:	461a      	mov	r2, r3
 80126c0:	f003 fdab 	bl	801621a <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	7b1b      	ldrb	r3, [r3, #12]
 80126c8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80126cc:	b2db      	uxtb	r3, r3
 80126ce:	b29a      	uxth	r2, r3
 80126d0:	89fb      	ldrh	r3, [r7, #14]
 80126d2:	4413      	add	r3, r2
 80126d4:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 80126d6:	687b      	ldr	r3, [r7, #4]
 80126d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80126dc:	2b00      	cmp	r3, #0
 80126de:	d009      	beq.n	80126f4 <LoRaMacSerializerData+0x15e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 80126e0:	687b      	ldr	r3, [r7, #4]
 80126e2:	681a      	ldr	r2, [r3, #0]
 80126e4:	89fb      	ldrh	r3, [r7, #14]
 80126e6:	1c59      	adds	r1, r3, #1
 80126e8:	81f9      	strh	r1, [r7, #14]
 80126ea:	4413      	add	r3, r2
 80126ec:	687a      	ldr	r2, [r7, #4]
 80126ee:	f892 2020 	ldrb.w	r2, [r2, #32]
 80126f2:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	681a      	ldr	r2, [r3, #0]
 80126f8:	89fb      	ldrh	r3, [r7, #14]
 80126fa:	18d0      	adds	r0, r2, r3
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012706:	b29b      	uxth	r3, r3
 8012708:	461a      	mov	r2, r3
 801270a:	f003 fd86 	bl	801621a <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012714:	b29a      	uxth	r2, r3
 8012716:	89fb      	ldrh	r3, [r7, #14]
 8012718:	4413      	add	r3, r2
 801271a:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8012720:	687b      	ldr	r3, [r7, #4]
 8012722:	681a      	ldr	r2, [r3, #0]
 8012724:	89fb      	ldrh	r3, [r7, #14]
 8012726:	1c58      	adds	r0, r3, #1
 8012728:	81f8      	strh	r0, [r7, #14]
 801272a:	4413      	add	r3, r2
 801272c:	b2ca      	uxtb	r2, r1
 801272e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8012730:	687b      	ldr	r3, [r7, #4]
 8012732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012734:	0a19      	lsrs	r1, r3, #8
 8012736:	687b      	ldr	r3, [r7, #4]
 8012738:	681a      	ldr	r2, [r3, #0]
 801273a:	89fb      	ldrh	r3, [r7, #14]
 801273c:	1c58      	adds	r0, r3, #1
 801273e:	81f8      	strh	r0, [r7, #14]
 8012740:	4413      	add	r3, r2
 8012742:	b2ca      	uxtb	r2, r1
 8012744:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8012746:	687b      	ldr	r3, [r7, #4]
 8012748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801274a:	0c19      	lsrs	r1, r3, #16
 801274c:	687b      	ldr	r3, [r7, #4]
 801274e:	681a      	ldr	r2, [r3, #0]
 8012750:	89fb      	ldrh	r3, [r7, #14]
 8012752:	1c58      	adds	r0, r3, #1
 8012754:	81f8      	strh	r0, [r7, #14]
 8012756:	4413      	add	r3, r2
 8012758:	b2ca      	uxtb	r2, r1
 801275a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012760:	0e19      	lsrs	r1, r3, #24
 8012762:	687b      	ldr	r3, [r7, #4]
 8012764:	681a      	ldr	r2, [r3, #0]
 8012766:	89fb      	ldrh	r3, [r7, #14]
 8012768:	1c58      	adds	r0, r3, #1
 801276a:	81f8      	strh	r0, [r7, #14]
 801276c:	4413      	add	r3, r2
 801276e:	b2ca      	uxtb	r2, r1
 8012770:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8012772:	89fb      	ldrh	r3, [r7, #14]
 8012774:	b2da      	uxtb	r2, r3
 8012776:	687b      	ldr	r3, [r7, #4]
 8012778:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 801277a:	2300      	movs	r3, #0
}
 801277c:	4618      	mov	r0, r3
 801277e:	3710      	adds	r7, #16
 8012780:	46bd      	mov	sp, r7
 8012782:	bd80      	pop	{r7, pc}

08012784 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8012784:	b480      	push	{r7}
 8012786:	b083      	sub	sp, #12
 8012788:	af00      	add	r7, sp, #0
 801278a:	4603      	mov	r3, r0
 801278c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801278e:	79fb      	ldrb	r3, [r7, #7]
 8012790:	2b05      	cmp	r3, #5
 8012792:	d002      	beq.n	801279a <RegionIsActive+0x16>
 8012794:	2b08      	cmp	r3, #8
 8012796:	d002      	beq.n	801279e <RegionIsActive+0x1a>
 8012798:	e003      	b.n	80127a2 <RegionIsActive+0x1e>
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 801279a:	2301      	movs	r3, #1
 801279c:	e002      	b.n	80127a4 <RegionIsActive+0x20>
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 801279e:	2301      	movs	r3, #1
 80127a0:	e000      	b.n	80127a4 <RegionIsActive+0x20>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 80127a2:	2300      	movs	r3, #0
        }
    }
}
 80127a4:	4618      	mov	r0, r3
 80127a6:	370c      	adds	r7, #12
 80127a8:	46bd      	mov	sp, r7
 80127aa:	bc80      	pop	{r7}
 80127ac:	4770      	bx	lr

080127ae <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 80127ae:	b580      	push	{r7, lr}
 80127b0:	b084      	sub	sp, #16
 80127b2:	af00      	add	r7, sp, #0
 80127b4:	4603      	mov	r3, r0
 80127b6:	6039      	str	r1, [r7, #0]
 80127b8:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 80127ba:	2300      	movs	r3, #0
 80127bc:	60bb      	str	r3, [r7, #8]
    switch( region )
 80127be:	79fb      	ldrb	r3, [r7, #7]
 80127c0:	2b05      	cmp	r3, #5
 80127c2:	d002      	beq.n	80127ca <RegionGetPhyParam+0x1c>
 80127c4:	2b08      	cmp	r3, #8
 80127c6:	d006      	beq.n	80127d6 <RegionGetPhyParam+0x28>
 80127c8:	e00b      	b.n	80127e2 <RegionGetPhyParam+0x34>
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 80127ca:	6838      	ldr	r0, [r7, #0]
 80127cc:	f001 f916 	bl	80139fc <RegionEU868GetPhyParam>
 80127d0:	4603      	mov	r3, r0
 80127d2:	60fb      	str	r3, [r7, #12]
 80127d4:	e007      	b.n	80127e6 <RegionGetPhyParam+0x38>
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 80127d6:	6838      	ldr	r0, [r7, #0]
 80127d8:	f002 fb80 	bl	8014edc <RegionUS915GetPhyParam>
 80127dc:	4603      	mov	r3, r0
 80127de:	60fb      	str	r3, [r7, #12]
 80127e0:	e001      	b.n	80127e6 <RegionGetPhyParam+0x38>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 80127e2:	68bb      	ldr	r3, [r7, #8]
 80127e4:	60fb      	str	r3, [r7, #12]
 80127e6:	2300      	movs	r3, #0
 80127e8:	68fb      	ldr	r3, [r7, #12]
        }
    }
}
 80127ea:	4618      	mov	r0, r3
 80127ec:	3710      	adds	r7, #16
 80127ee:	46bd      	mov	sp, r7
 80127f0:	bd80      	pop	{r7, pc}

080127f2 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 80127f2:	b580      	push	{r7, lr}
 80127f4:	b082      	sub	sp, #8
 80127f6:	af00      	add	r7, sp, #0
 80127f8:	4603      	mov	r3, r0
 80127fa:	6039      	str	r1, [r7, #0]
 80127fc:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80127fe:	79fb      	ldrb	r3, [r7, #7]
 8012800:	2b05      	cmp	r3, #5
 8012802:	d002      	beq.n	801280a <RegionSetBandTxDone+0x18>
 8012804:	2b08      	cmp	r3, #8
 8012806:	d004      	beq.n	8012812 <RegionSetBandTxDone+0x20>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8012808:	e007      	b.n	801281a <RegionSetBandTxDone+0x28>
        EU868_SET_BAND_TX_DONE( );
 801280a:	6838      	ldr	r0, [r7, #0]
 801280c:	f001 fa2a 	bl	8013c64 <RegionEU868SetBandTxDone>
 8012810:	e003      	b.n	801281a <RegionSetBandTxDone+0x28>
        US915_SET_BAND_TX_DONE( );
 8012812:	6838      	ldr	r0, [r7, #0]
 8012814:	f002 fcb0 	bl	8015178 <RegionUS915SetBandTxDone>
 8012818:	bf00      	nop
        }
    }
}
 801281a:	3708      	adds	r7, #8
 801281c:	46bd      	mov	sp, r7
 801281e:	bd80      	pop	{r7, pc}

08012820 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 8012820:	b580      	push	{r7, lr}
 8012822:	b082      	sub	sp, #8
 8012824:	af00      	add	r7, sp, #0
 8012826:	4603      	mov	r3, r0
 8012828:	6039      	str	r1, [r7, #0]
 801282a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801282c:	79fb      	ldrb	r3, [r7, #7]
 801282e:	2b05      	cmp	r3, #5
 8012830:	d002      	beq.n	8012838 <RegionInitDefaults+0x18>
 8012832:	2b08      	cmp	r3, #8
 8012834:	d004      	beq.n	8012840 <RegionInitDefaults+0x20>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8012836:	e007      	b.n	8012848 <RegionInitDefaults+0x28>
        EU868_INIT_DEFAULTS( );
 8012838:	6838      	ldr	r0, [r7, #0]
 801283a:	f001 fa3b 	bl	8013cb4 <RegionEU868InitDefaults>
 801283e:	e003      	b.n	8012848 <RegionInitDefaults+0x28>
        US915_INIT_DEFAULTS( );
 8012840:	6838      	ldr	r0, [r7, #0]
 8012842:	f002 fcc3 	bl	80151cc <RegionUS915InitDefaults>
 8012846:	bf00      	nop
        }
    }
}
 8012848:	bf00      	nop
 801284a:	3708      	adds	r7, #8
 801284c:	46bd      	mov	sp, r7
 801284e:	bd80      	pop	{r7, pc}

08012850 <RegionGetNvmCtx>:

void* RegionGetNvmCtx( LoRaMacRegion_t region, GetNvmCtxParams_t* params )
{
 8012850:	b580      	push	{r7, lr}
 8012852:	b082      	sub	sp, #8
 8012854:	af00      	add	r7, sp, #0
 8012856:	4603      	mov	r3, r0
 8012858:	6039      	str	r1, [r7, #0]
 801285a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801285c:	79fb      	ldrb	r3, [r7, #7]
 801285e:	2b05      	cmp	r3, #5
 8012860:	d002      	beq.n	8012868 <RegionGetNvmCtx+0x18>
 8012862:	2b08      	cmp	r3, #8
 8012864:	d005      	beq.n	8012872 <RegionGetNvmCtx+0x22>
 8012866:	e009      	b.n	801287c <RegionGetNvmCtx+0x2c>
        AS923_GET_NVM_CTX( );
        AU915_GET_NVM_CTX( );
        CN470_GET_NVM_CTX( );
        CN779_GET_NVM_CTX( );
        EU433_GET_NVM_CTX( );
        EU868_GET_NVM_CTX( );
 8012868:	6838      	ldr	r0, [r7, #0]
 801286a:	f001 fab1 	bl	8013dd0 <RegionEU868GetNvmCtx>
 801286e:	4603      	mov	r3, r0
 8012870:	e005      	b.n	801287e <RegionGetNvmCtx+0x2e>
        KR920_GET_NVM_CTX( );
        IN865_GET_NVM_CTX( );
        US915_GET_NVM_CTX( );
 8012872:	6838      	ldr	r0, [r7, #0]
 8012874:	f002 fda6 	bl	80153c4 <RegionUS915GetNvmCtx>
 8012878:	4603      	mov	r3, r0
 801287a:	e000      	b.n	801287e <RegionGetNvmCtx+0x2e>
        RU864_GET_NVM_CTX( );
        default:
        {
           return 0;
 801287c:	2300      	movs	r3, #0
        }
    }
}
 801287e:	4618      	mov	r0, r3
 8012880:	3708      	adds	r7, #8
 8012882:	46bd      	mov	sp, r7
 8012884:	bd80      	pop	{r7, pc}

08012886 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8012886:	b580      	push	{r7, lr}
 8012888:	b082      	sub	sp, #8
 801288a:	af00      	add	r7, sp, #0
 801288c:	4603      	mov	r3, r0
 801288e:	6039      	str	r1, [r7, #0]
 8012890:	71fb      	strb	r3, [r7, #7]
 8012892:	4613      	mov	r3, r2
 8012894:	71bb      	strb	r3, [r7, #6]
    switch( region )
 8012896:	79fb      	ldrb	r3, [r7, #7]
 8012898:	2b05      	cmp	r3, #5
 801289a:	d002      	beq.n	80128a2 <RegionVerify+0x1c>
 801289c:	2b08      	cmp	r3, #8
 801289e:	d007      	beq.n	80128b0 <RegionVerify+0x2a>
 80128a0:	e00d      	b.n	80128be <RegionVerify+0x38>
        AS923_VERIFY( );
        AU915_VERIFY( );
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 80128a2:	79bb      	ldrb	r3, [r7, #6]
 80128a4:	4619      	mov	r1, r3
 80128a6:	6838      	ldr	r0, [r7, #0]
 80128a8:	f001 faa2 	bl	8013df0 <RegionEU868Verify>
 80128ac:	4603      	mov	r3, r0
 80128ae:	e007      	b.n	80128c0 <RegionVerify+0x3a>
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 80128b0:	79bb      	ldrb	r3, [r7, #6]
 80128b2:	4619      	mov	r1, r3
 80128b4:	6838      	ldr	r0, [r7, #0]
 80128b6:	f002 fd95 	bl	80153e4 <RegionUS915Verify>
 80128ba:	4603      	mov	r3, r0
 80128bc:	e000      	b.n	80128c0 <RegionVerify+0x3a>
        RU864_VERIFY( );
        default:
        {
            return false;
 80128be:	2300      	movs	r3, #0
        }
    }
}
 80128c0:	4618      	mov	r0, r3
 80128c2:	3708      	adds	r7, #8
 80128c4:	46bd      	mov	sp, r7
 80128c6:	bd80      	pop	{r7, pc}

080128c8 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 80128c8:	b580      	push	{r7, lr}
 80128ca:	b082      	sub	sp, #8
 80128cc:	af00      	add	r7, sp, #0
 80128ce:	4603      	mov	r3, r0
 80128d0:	6039      	str	r1, [r7, #0]
 80128d2:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80128d4:	79fb      	ldrb	r3, [r7, #7]
 80128d6:	2b05      	cmp	r3, #5
 80128d8:	d002      	beq.n	80128e0 <RegionApplyCFList+0x18>
 80128da:	2b08      	cmp	r3, #8
 80128dc:	d004      	beq.n	80128e8 <RegionApplyCFList+0x20>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 80128de:	e007      	b.n	80128f0 <RegionApplyCFList+0x28>
        EU868_APPLY_CF_LIST( );
 80128e0:	6838      	ldr	r0, [r7, #0]
 80128e2:	f001 fb01 	bl	8013ee8 <RegionEU868ApplyCFList>
 80128e6:	e003      	b.n	80128f0 <RegionApplyCFList+0x28>
        US915_APPLY_CF_LIST( );
 80128e8:	6838      	ldr	r0, [r7, #0]
 80128ea:	f002 fdf1 	bl	80154d0 <RegionUS915ApplyCFList>
 80128ee:	bf00      	nop
        }
    }
}
 80128f0:	bf00      	nop
 80128f2:	3708      	adds	r7, #8
 80128f4:	46bd      	mov	sp, r7
 80128f6:	bd80      	pop	{r7, pc}

080128f8 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 80128f8:	b580      	push	{r7, lr}
 80128fa:	b082      	sub	sp, #8
 80128fc:	af00      	add	r7, sp, #0
 80128fe:	4603      	mov	r3, r0
 8012900:	6039      	str	r1, [r7, #0]
 8012902:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012904:	79fb      	ldrb	r3, [r7, #7]
 8012906:	2b05      	cmp	r3, #5
 8012908:	d002      	beq.n	8012910 <RegionChanMaskSet+0x18>
 801290a:	2b08      	cmp	r3, #8
 801290c:	d005      	beq.n	801291a <RegionChanMaskSet+0x22>
 801290e:	e009      	b.n	8012924 <RegionChanMaskSet+0x2c>
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 8012910:	6838      	ldr	r0, [r7, #0]
 8012912:	f001 fb5d 	bl	8013fd0 <RegionEU868ChanMaskSet>
 8012916:	4603      	mov	r3, r0
 8012918:	e005      	b.n	8012926 <RegionChanMaskSet+0x2e>
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 801291a:	6838      	ldr	r0, [r7, #0]
 801291c:	f002 fe50 	bl	80155c0 <RegionUS915ChanMaskSet>
 8012920:	4603      	mov	r3, r0
 8012922:	e000      	b.n	8012926 <RegionChanMaskSet+0x2e>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8012924:	2300      	movs	r3, #0
        }
    }
}
 8012926:	4618      	mov	r0, r3
 8012928:	3708      	adds	r7, #8
 801292a:	46bd      	mov	sp, r7
 801292c:	bd80      	pop	{r7, pc}

0801292e <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801292e:	b580      	push	{r7, lr}
 8012930:	b082      	sub	sp, #8
 8012932:	af00      	add	r7, sp, #0
 8012934:	603b      	str	r3, [r7, #0]
 8012936:	4603      	mov	r3, r0
 8012938:	71fb      	strb	r3, [r7, #7]
 801293a:	460b      	mov	r3, r1
 801293c:	71bb      	strb	r3, [r7, #6]
 801293e:	4613      	mov	r3, r2
 8012940:	717b      	strb	r3, [r7, #5]
    switch( region )
 8012942:	79fb      	ldrb	r3, [r7, #7]
 8012944:	2b05      	cmp	r3, #5
 8012946:	d002      	beq.n	801294e <RegionComputeRxWindowParameters+0x20>
 8012948:	2b08      	cmp	r3, #8
 801294a:	d008      	beq.n	801295e <RegionComputeRxWindowParameters+0x30>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 801294c:	e00f      	b.n	801296e <RegionComputeRxWindowParameters+0x40>
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 801294e:	7979      	ldrb	r1, [r7, #5]
 8012950:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8012954:	693b      	ldr	r3, [r7, #16]
 8012956:	683a      	ldr	r2, [r7, #0]
 8012958:	f001 fb60 	bl	801401c <RegionEU868ComputeRxWindowParameters>
 801295c:	e007      	b.n	801296e <RegionComputeRxWindowParameters+0x40>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 801295e:	7979      	ldrb	r1, [r7, #5]
 8012960:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8012964:	693b      	ldr	r3, [r7, #16]
 8012966:	683a      	ldr	r2, [r7, #0]
 8012968:	f002 fe8e 	bl	8015688 <RegionUS915ComputeRxWindowParameters>
 801296c:	bf00      	nop
        }
    }
}
 801296e:	bf00      	nop
 8012970:	3708      	adds	r7, #8
 8012972:	46bd      	mov	sp, r7
 8012974:	bd80      	pop	{r7, pc}

08012976 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8012976:	b580      	push	{r7, lr}
 8012978:	b084      	sub	sp, #16
 801297a:	af00      	add	r7, sp, #0
 801297c:	4603      	mov	r3, r0
 801297e:	60b9      	str	r1, [r7, #8]
 8012980:	607a      	str	r2, [r7, #4]
 8012982:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8012984:	7bfb      	ldrb	r3, [r7, #15]
 8012986:	2b05      	cmp	r3, #5
 8012988:	d002      	beq.n	8012990 <RegionRxConfig+0x1a>
 801298a:	2b08      	cmp	r3, #8
 801298c:	d006      	beq.n	801299c <RegionRxConfig+0x26>
 801298e:	e00b      	b.n	80129a8 <RegionRxConfig+0x32>
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 8012990:	6879      	ldr	r1, [r7, #4]
 8012992:	68b8      	ldr	r0, [r7, #8]
 8012994:	f001 fb9a 	bl	80140cc <RegionEU868RxConfig>
 8012998:	4603      	mov	r3, r0
 801299a:	e006      	b.n	80129aa <RegionRxConfig+0x34>
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 801299c:	6879      	ldr	r1, [r7, #4]
 801299e:	68b8      	ldr	r0, [r7, #8]
 80129a0:	f002 feba 	bl	8015718 <RegionUS915RxConfig>
 80129a4:	4603      	mov	r3, r0
 80129a6:	e000      	b.n	80129aa <RegionRxConfig+0x34>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 80129a8:	2300      	movs	r3, #0
        }
    }
}
 80129aa:	4618      	mov	r0, r3
 80129ac:	3710      	adds	r7, #16
 80129ae:	46bd      	mov	sp, r7
 80129b0:	bd80      	pop	{r7, pc}

080129b2 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 80129b2:	b580      	push	{r7, lr}
 80129b4:	b084      	sub	sp, #16
 80129b6:	af00      	add	r7, sp, #0
 80129b8:	60b9      	str	r1, [r7, #8]
 80129ba:	607a      	str	r2, [r7, #4]
 80129bc:	603b      	str	r3, [r7, #0]
 80129be:	4603      	mov	r3, r0
 80129c0:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80129c2:	7bfb      	ldrb	r3, [r7, #15]
 80129c4:	2b05      	cmp	r3, #5
 80129c6:	d002      	beq.n	80129ce <RegionTxConfig+0x1c>
 80129c8:	2b08      	cmp	r3, #8
 80129ca:	d007      	beq.n	80129dc <RegionTxConfig+0x2a>
 80129cc:	e00d      	b.n	80129ea <RegionTxConfig+0x38>
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 80129ce:	683a      	ldr	r2, [r7, #0]
 80129d0:	6879      	ldr	r1, [r7, #4]
 80129d2:	68b8      	ldr	r0, [r7, #8]
 80129d4:	f001 fc48 	bl	8014268 <RegionEU868TxConfig>
 80129d8:	4603      	mov	r3, r0
 80129da:	e007      	b.n	80129ec <RegionTxConfig+0x3a>
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 80129dc:	683a      	ldr	r2, [r7, #0]
 80129de:	6879      	ldr	r1, [r7, #4]
 80129e0:	68b8      	ldr	r0, [r7, #8]
 80129e2:	f002 ff1d 	bl	8015820 <RegionUS915TxConfig>
 80129e6:	4603      	mov	r3, r0
 80129e8:	e000      	b.n	80129ec <RegionTxConfig+0x3a>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 80129ea:	2300      	movs	r3, #0
        }
    }
}
 80129ec:	4618      	mov	r0, r3
 80129ee:	3710      	adds	r7, #16
 80129f0:	46bd      	mov	sp, r7
 80129f2:	bd80      	pop	{r7, pc}

080129f4 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 80129f4:	b580      	push	{r7, lr}
 80129f6:	b086      	sub	sp, #24
 80129f8:	af02      	add	r7, sp, #8
 80129fa:	60b9      	str	r1, [r7, #8]
 80129fc:	607a      	str	r2, [r7, #4]
 80129fe:	603b      	str	r3, [r7, #0]
 8012a00:	4603      	mov	r3, r0
 8012a02:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8012a04:	7bfb      	ldrb	r3, [r7, #15]
 8012a06:	2b05      	cmp	r3, #5
 8012a08:	d002      	beq.n	8012a10 <RegionLinkAdrReq+0x1c>
 8012a0a:	2b08      	cmp	r3, #8
 8012a0c:	d00a      	beq.n	8012a24 <RegionLinkAdrReq+0x30>
 8012a0e:	e013      	b.n	8012a38 <RegionLinkAdrReq+0x44>
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 8012a10:	69fb      	ldr	r3, [r7, #28]
 8012a12:	9300      	str	r3, [sp, #0]
 8012a14:	69bb      	ldr	r3, [r7, #24]
 8012a16:	683a      	ldr	r2, [r7, #0]
 8012a18:	6879      	ldr	r1, [r7, #4]
 8012a1a:	68b8      	ldr	r0, [r7, #8]
 8012a1c:	f001 fcf0 	bl	8014400 <RegionEU868LinkAdrReq>
 8012a20:	4603      	mov	r3, r0
 8012a22:	e00a      	b.n	8012a3a <RegionLinkAdrReq+0x46>
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 8012a24:	69fb      	ldr	r3, [r7, #28]
 8012a26:	9300      	str	r3, [sp, #0]
 8012a28:	69bb      	ldr	r3, [r7, #24]
 8012a2a:	683a      	ldr	r2, [r7, #0]
 8012a2c:	6879      	ldr	r1, [r7, #4]
 8012a2e:	68b8      	ldr	r0, [r7, #8]
 8012a30:	f002 ff98 	bl	8015964 <RegionUS915LinkAdrReq>
 8012a34:	4603      	mov	r3, r0
 8012a36:	e000      	b.n	8012a3a <RegionLinkAdrReq+0x46>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8012a38:	2300      	movs	r3, #0
        }
    }
}
 8012a3a:	4618      	mov	r0, r3
 8012a3c:	3710      	adds	r7, #16
 8012a3e:	46bd      	mov	sp, r7
 8012a40:	bd80      	pop	{r7, pc}

08012a42 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8012a42:	b580      	push	{r7, lr}
 8012a44:	b082      	sub	sp, #8
 8012a46:	af00      	add	r7, sp, #0
 8012a48:	4603      	mov	r3, r0
 8012a4a:	6039      	str	r1, [r7, #0]
 8012a4c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012a4e:	79fb      	ldrb	r3, [r7, #7]
 8012a50:	2b05      	cmp	r3, #5
 8012a52:	d002      	beq.n	8012a5a <RegionRxParamSetupReq+0x18>
 8012a54:	2b08      	cmp	r3, #8
 8012a56:	d005      	beq.n	8012a64 <RegionRxParamSetupReq+0x22>
 8012a58:	e009      	b.n	8012a6e <RegionRxParamSetupReq+0x2c>
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 8012a5a:	6838      	ldr	r0, [r7, #0]
 8012a5c:	f001 fdec 	bl	8014638 <RegionEU868RxParamSetupReq>
 8012a60:	4603      	mov	r3, r0
 8012a62:	e005      	b.n	8012a70 <RegionRxParamSetupReq+0x2e>
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 8012a64:	6838      	ldr	r0, [r7, #0]
 8012a66:	f003 f993 	bl	8015d90 <RegionUS915RxParamSetupReq>
 8012a6a:	4603      	mov	r3, r0
 8012a6c:	e000      	b.n	8012a70 <RegionRxParamSetupReq+0x2e>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8012a6e:	2300      	movs	r3, #0
        }
    }
}
 8012a70:	4618      	mov	r0, r3
 8012a72:	3708      	adds	r7, #8
 8012a74:	46bd      	mov	sp, r7
 8012a76:	bd80      	pop	{r7, pc}

08012a78 <RegionNewChannelReq>:

uint8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8012a78:	b580      	push	{r7, lr}
 8012a7a:	b082      	sub	sp, #8
 8012a7c:	af00      	add	r7, sp, #0
 8012a7e:	4603      	mov	r3, r0
 8012a80:	6039      	str	r1, [r7, #0]
 8012a82:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012a84:	79fb      	ldrb	r3, [r7, #7]
 8012a86:	2b05      	cmp	r3, #5
 8012a88:	d002      	beq.n	8012a90 <RegionNewChannelReq+0x18>
 8012a8a:	2b08      	cmp	r3, #8
 8012a8c:	d005      	beq.n	8012a9a <RegionNewChannelReq+0x22>
 8012a8e:	e009      	b.n	8012aa4 <RegionNewChannelReq+0x2c>
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 8012a90:	6838      	ldr	r0, [r7, #0]
 8012a92:	f001 fe0f 	bl	80146b4 <RegionEU868NewChannelReq>
 8012a96:	4603      	mov	r3, r0
 8012a98:	e005      	b.n	8012aa6 <RegionNewChannelReq+0x2e>
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 8012a9a:	6838      	ldr	r0, [r7, #0]
 8012a9c:	f003 f9c4 	bl	8015e28 <RegionUS915NewChannelReq>
 8012aa0:	4603      	mov	r3, r0
 8012aa2:	e000      	b.n	8012aa6 <RegionNewChannelReq+0x2e>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8012aa4:	2300      	movs	r3, #0
        }
    }
}
 8012aa6:	4618      	mov	r0, r3
 8012aa8:	3708      	adds	r7, #8
 8012aaa:	46bd      	mov	sp, r7
 8012aac:	bd80      	pop	{r7, pc}

08012aae <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 8012aae:	b580      	push	{r7, lr}
 8012ab0:	b082      	sub	sp, #8
 8012ab2:	af00      	add	r7, sp, #0
 8012ab4:	4603      	mov	r3, r0
 8012ab6:	6039      	str	r1, [r7, #0]
 8012ab8:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012aba:	79fb      	ldrb	r3, [r7, #7]
 8012abc:	2b05      	cmp	r3, #5
 8012abe:	d002      	beq.n	8012ac6 <RegionTxParamSetupReq+0x18>
 8012ac0:	2b08      	cmp	r3, #8
 8012ac2:	d005      	beq.n	8012ad0 <RegionTxParamSetupReq+0x22>
 8012ac4:	e009      	b.n	8012ada <RegionTxParamSetupReq+0x2c>
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 8012ac6:	6838      	ldr	r0, [r7, #0]
 8012ac8:	f001 fe50 	bl	801476c <RegionEU868TxParamSetupReq>
 8012acc:	4603      	mov	r3, r0
 8012ace:	e005      	b.n	8012adc <RegionTxParamSetupReq+0x2e>
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 8012ad0:	6838      	ldr	r0, [r7, #0]
 8012ad2:	f003 f9b3 	bl	8015e3c <RegionUS915TxParamSetupReq>
 8012ad6:	4603      	mov	r3, r0
 8012ad8:	e000      	b.n	8012adc <RegionTxParamSetupReq+0x2e>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8012ada:	2300      	movs	r3, #0
        }
    }
}
 8012adc:	4618      	mov	r0, r3
 8012ade:	3708      	adds	r7, #8
 8012ae0:	46bd      	mov	sp, r7
 8012ae2:	bd80      	pop	{r7, pc}

08012ae4 <RegionDlChannelReq>:

uint8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 8012ae4:	b580      	push	{r7, lr}
 8012ae6:	b082      	sub	sp, #8
 8012ae8:	af00      	add	r7, sp, #0
 8012aea:	4603      	mov	r3, r0
 8012aec:	6039      	str	r1, [r7, #0]
 8012aee:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012af0:	79fb      	ldrb	r3, [r7, #7]
 8012af2:	2b05      	cmp	r3, #5
 8012af4:	d002      	beq.n	8012afc <RegionDlChannelReq+0x18>
 8012af6:	2b08      	cmp	r3, #8
 8012af8:	d005      	beq.n	8012b06 <RegionDlChannelReq+0x22>
 8012afa:	e009      	b.n	8012b10 <RegionDlChannelReq+0x2c>
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 8012afc:	6838      	ldr	r0, [r7, #0]
 8012afe:	f001 fe41 	bl	8014784 <RegionEU868DlChannelReq>
 8012b02:	4603      	mov	r3, r0
 8012b04:	e005      	b.n	8012b12 <RegionDlChannelReq+0x2e>
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 8012b06:	6838      	ldr	r0, [r7, #0]
 8012b08:	f003 f9a3 	bl	8015e52 <RegionUS915DlChannelReq>
 8012b0c:	4603      	mov	r3, r0
 8012b0e:	e000      	b.n	8012b12 <RegionDlChannelReq+0x2e>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8012b10:	2300      	movs	r3, #0
        }
    }
}
 8012b12:	4618      	mov	r0, r3
 8012b14:	3708      	adds	r7, #8
 8012b16:	46bd      	mov	sp, r7
 8012b18:	bd80      	pop	{r7, pc}

08012b1a <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8012b1a:	b580      	push	{r7, lr}
 8012b1c:	b082      	sub	sp, #8
 8012b1e:	af00      	add	r7, sp, #0
 8012b20:	4603      	mov	r3, r0
 8012b22:	71fb      	strb	r3, [r7, #7]
 8012b24:	460b      	mov	r3, r1
 8012b26:	71bb      	strb	r3, [r7, #6]
 8012b28:	4613      	mov	r3, r2
 8012b2a:	717b      	strb	r3, [r7, #5]
    switch( region )
 8012b2c:	79fb      	ldrb	r3, [r7, #7]
 8012b2e:	2b05      	cmp	r3, #5
 8012b30:	d002      	beq.n	8012b38 <RegionAlternateDr+0x1e>
 8012b32:	2b08      	cmp	r3, #8
 8012b34:	d009      	beq.n	8012b4a <RegionAlternateDr+0x30>
 8012b36:	e011      	b.n	8012b5c <RegionAlternateDr+0x42>
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 8012b38:	797a      	ldrb	r2, [r7, #5]
 8012b3a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8012b3e:	4611      	mov	r1, r2
 8012b40:	4618      	mov	r0, r3
 8012b42:	f001 fe61 	bl	8014808 <RegionEU868AlternateDr>
 8012b46:	4603      	mov	r3, r0
 8012b48:	e009      	b.n	8012b5e <RegionAlternateDr+0x44>
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 8012b4a:	797a      	ldrb	r2, [r7, #5]
 8012b4c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8012b50:	4611      	mov	r1, r2
 8012b52:	4618      	mov	r0, r3
 8012b54:	f003 f988 	bl	8015e68 <RegionUS915AlternateDr>
 8012b58:	4603      	mov	r3, r0
 8012b5a:	e000      	b.n	8012b5e <RegionAlternateDr+0x44>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 8012b5c:	2300      	movs	r3, #0
        }
    }
}
 8012b5e:	4618      	mov	r0, r3
 8012b60:	3708      	adds	r7, #8
 8012b62:	46bd      	mov	sp, r7
 8012b64:	bd80      	pop	{r7, pc}

08012b66 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8012b66:	b580      	push	{r7, lr}
 8012b68:	b084      	sub	sp, #16
 8012b6a:	af00      	add	r7, sp, #0
 8012b6c:	60b9      	str	r1, [r7, #8]
 8012b6e:	607a      	str	r2, [r7, #4]
 8012b70:	603b      	str	r3, [r7, #0]
 8012b72:	4603      	mov	r3, r0
 8012b74:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8012b76:	7bfb      	ldrb	r3, [r7, #15]
 8012b78:	2b05      	cmp	r3, #5
 8012b7a:	d002      	beq.n	8012b82 <RegionNextChannel+0x1c>
 8012b7c:	2b08      	cmp	r3, #8
 8012b7e:	d008      	beq.n	8012b92 <RegionNextChannel+0x2c>
 8012b80:	e00f      	b.n	8012ba2 <RegionNextChannel+0x3c>
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 8012b82:	69bb      	ldr	r3, [r7, #24]
 8012b84:	683a      	ldr	r2, [r7, #0]
 8012b86:	6879      	ldr	r1, [r7, #4]
 8012b88:	68b8      	ldr	r0, [r7, #8]
 8012b8a:	f001 fe4d 	bl	8014828 <RegionEU868NextChannel>
 8012b8e:	4603      	mov	r3, r0
 8012b90:	e008      	b.n	8012ba4 <RegionNextChannel+0x3e>
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 8012b92:	69bb      	ldr	r3, [r7, #24]
 8012b94:	683a      	ldr	r2, [r7, #0]
 8012b96:	6879      	ldr	r1, [r7, #4]
 8012b98:	68b8      	ldr	r0, [r7, #8]
 8012b9a:	f003 f99f 	bl	8015edc <RegionUS915NextChannel>
 8012b9e:	4603      	mov	r3, r0
 8012ba0:	e000      	b.n	8012ba4 <RegionNextChannel+0x3e>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8012ba2:	2309      	movs	r3, #9
        }
    }
}
 8012ba4:	4618      	mov	r0, r3
 8012ba6:	3710      	adds	r7, #16
 8012ba8:	46bd      	mov	sp, r7
 8012baa:	bd80      	pop	{r7, pc}

08012bac <RegionSetContinuousWave>:
        }
    }
}

void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
 8012bac:	b580      	push	{r7, lr}
 8012bae:	b082      	sub	sp, #8
 8012bb0:	af00      	add	r7, sp, #0
 8012bb2:	4603      	mov	r3, r0
 8012bb4:	6039      	str	r1, [r7, #0]
 8012bb6:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012bb8:	79fb      	ldrb	r3, [r7, #7]
 8012bba:	2b05      	cmp	r3, #5
 8012bbc:	d002      	beq.n	8012bc4 <RegionSetContinuousWave+0x18>
 8012bbe:	2b08      	cmp	r3, #8
 8012bc0:	d004      	beq.n	8012bcc <RegionSetContinuousWave+0x20>
        IN865_SET_CONTINUOUS_WAVE( );
        US915_SET_CONTINUOUS_WAVE( );
        RU864_SET_CONTINUOUS_WAVE( );
        default:
        {
            break;
 8012bc2:	e007      	b.n	8012bd4 <RegionSetContinuousWave+0x28>
        EU868_SET_CONTINUOUS_WAVE( );
 8012bc4:	6838      	ldr	r0, [r7, #0]
 8012bc6:	f001 ff97 	bl	8014af8 <RegionEU868SetContinuousWave>
 8012bca:	e003      	b.n	8012bd4 <RegionSetContinuousWave+0x28>
        US915_SET_CONTINUOUS_WAVE( );
 8012bcc:	6838      	ldr	r0, [r7, #0]
 8012bce:	f003 fa6b 	bl	80160a8 <RegionUS915SetContinuousWave>
 8012bd2:	bf00      	nop
        }
    }
}
 8012bd4:	bf00      	nop
 8012bd6:	3708      	adds	r7, #8
 8012bd8:	46bd      	mov	sp, r7
 8012bda:	bd80      	pop	{r7, pc}

08012bdc <RegionApplyDrOffset>:

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8012bdc:	b590      	push	{r4, r7, lr}
 8012bde:	b083      	sub	sp, #12
 8012be0:	af00      	add	r7, sp, #0
 8012be2:	4604      	mov	r4, r0
 8012be4:	4608      	mov	r0, r1
 8012be6:	4611      	mov	r1, r2
 8012be8:	461a      	mov	r2, r3
 8012bea:	4623      	mov	r3, r4
 8012bec:	71fb      	strb	r3, [r7, #7]
 8012bee:	4603      	mov	r3, r0
 8012bf0:	71bb      	strb	r3, [r7, #6]
 8012bf2:	460b      	mov	r3, r1
 8012bf4:	717b      	strb	r3, [r7, #5]
 8012bf6:	4613      	mov	r3, r2
 8012bf8:	713b      	strb	r3, [r7, #4]
    switch( region )
 8012bfa:	79fb      	ldrb	r3, [r7, #7]
 8012bfc:	2b05      	cmp	r3, #5
 8012bfe:	d002      	beq.n	8012c06 <RegionApplyDrOffset+0x2a>
 8012c00:	2b08      	cmp	r3, #8
 8012c02:	d00a      	beq.n	8012c1a <RegionApplyDrOffset+0x3e>
 8012c04:	e013      	b.n	8012c2e <RegionApplyDrOffset+0x52>
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 8012c06:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8012c0a:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8012c0e:	79bb      	ldrb	r3, [r7, #6]
 8012c10:	4618      	mov	r0, r3
 8012c12:	f001 ffbf 	bl	8014b94 <RegionEU868ApplyDrOffset>
 8012c16:	4603      	mov	r3, r0
 8012c18:	e00a      	b.n	8012c30 <RegionApplyDrOffset+0x54>
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 8012c1a:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8012c1e:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8012c22:	79bb      	ldrb	r3, [r7, #6]
 8012c24:	4618      	mov	r0, r3
 8012c26:	f003 fa8f 	bl	8016148 <RegionUS915ApplyDrOffset>
 8012c2a:	4603      	mov	r3, r0
 8012c2c:	e000      	b.n	8012c30 <RegionApplyDrOffset+0x54>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 8012c2e:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 8012c30:	4618      	mov	r0, r3
 8012c32:	370c      	adds	r7, #12
 8012c34:	46bd      	mov	sp, r7
 8012c36:	bd90      	pop	{r4, r7, pc}

08012c38 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 8012c38:	b480      	push	{r7}
 8012c3a:	b083      	sub	sp, #12
 8012c3c:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 8012c3e:	4b04      	ldr	r3, [pc, #16]	; (8012c50 <RegionGetVersion+0x18>)
 8012c40:	607b      	str	r3, [r7, #4]

    return version;
 8012c42:	687b      	ldr	r3, [r7, #4]
}
 8012c44:	4618      	mov	r0, r3
 8012c46:	370c      	adds	r7, #12
 8012c48:	46bd      	mov	sp, r7
 8012c4a:	bc80      	pop	{r7}
 8012c4c:	4770      	bx	lr
 8012c4e:	bf00      	nop
 8012c50:	01000300 	.word	0x01000300

08012c54 <GetDutyCycle>:
 */
#define DUTY_CYCLE_TIME_PERIOD              3600000
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8012c54:	b580      	push	{r7, lr}
 8012c56:	b086      	sub	sp, #24
 8012c58:	af00      	add	r7, sp, #0
 8012c5a:	60f8      	str	r0, [r7, #12]
 8012c5c:	4608      	mov	r0, r1
 8012c5e:	4639      	mov	r1, r7
 8012c60:	e881 000c 	stmia.w	r1, {r2, r3}
 8012c64:	4603      	mov	r3, r0
 8012c66:	72fb      	strb	r3, [r7, #11]
    uint16_t joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 8012c68:	463b      	mov	r3, r7
 8012c6a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8012c6e:	f000 f8dc 	bl	8012e2a <RegionCommonGetJoinDc>
 8012c72:	4603      	mov	r3, r0
 8012c74:	82bb      	strh	r3, [r7, #20]
    uint16_t dutyCycle = band->DCycle;
 8012c76:	68fb      	ldr	r3, [r7, #12]
 8012c78:	881b      	ldrh	r3, [r3, #0]
 8012c7a:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 8012c7c:	7afb      	ldrb	r3, [r7, #11]
 8012c7e:	f083 0301 	eor.w	r3, r3, #1
 8012c82:	b2db      	uxtb	r3, r3
 8012c84:	2b00      	cmp	r3, #0
 8012c86:	d00c      	beq.n	8012ca2 <GetDutyCycle+0x4e>
    {
        // Get the join duty cycle which depends on the runtime
        joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 8012c88:	463b      	mov	r3, r7
 8012c8a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8012c8e:	f000 f8cc 	bl	8012e2a <RegionCommonGetJoinDc>
 8012c92:	4603      	mov	r3, r0
 8012c94:	82bb      	strh	r3, [r7, #20]
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 8012c96:	8aba      	ldrh	r2, [r7, #20]
 8012c98:	8afb      	ldrh	r3, [r7, #22]
 8012c9a:	4293      	cmp	r3, r2
 8012c9c:	bf38      	it	cc
 8012c9e:	4613      	movcc	r3, r2
 8012ca0:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 8012ca2:	8afb      	ldrh	r3, [r7, #22]
 8012ca4:	2b00      	cmp	r3, #0
 8012ca6:	d101      	bne.n	8012cac <GetDutyCycle+0x58>
    {
        dutyCycle = 1;
 8012ca8:	2301      	movs	r3, #1
 8012caa:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 8012cac:	8afb      	ldrh	r3, [r7, #22]
}
 8012cae:	4618      	mov	r0, r3
 8012cb0:	3718      	adds	r7, #24
 8012cb2:	46bd      	mov	sp, r7
 8012cb4:	bd80      	pop	{r7, pc}
	...

08012cb8 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8012cb8:	b580      	push	{r7, lr}
 8012cba:	b086      	sub	sp, #24
 8012cbc:	af00      	add	r7, sp, #0
 8012cbe:	60f8      	str	r0, [r7, #12]
 8012cc0:	4608      	mov	r0, r1
 8012cc2:	4639      	mov	r1, r7
 8012cc4:	e881 000c 	stmia.w	r1, {r2, r3}
 8012cc8:	4603      	mov	r3, r0
 8012cca:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8012ccc:	68fb      	ldr	r3, [r7, #12]
 8012cce:	881b      	ldrh	r3, [r3, #0]
 8012cd0:	82bb      	strh	r3, [r7, #20]
    uint8_t timePeriodFactor = 1;
 8012cd2:	2301      	movs	r3, #1
 8012cd4:	75fb      	strb	r3, [r7, #23]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8012cd6:	7af9      	ldrb	r1, [r7, #11]
 8012cd8:	463b      	mov	r3, r7
 8012cda:	cb0c      	ldmia	r3, {r2, r3}
 8012cdc:	68f8      	ldr	r0, [r7, #12]
 8012cde:	f7ff ffb9 	bl	8012c54 <GetDutyCycle>
 8012ce2:	4603      	mov	r3, r0
 8012ce4:	82bb      	strh	r3, [r7, #20]

    if( joined == false )
 8012ce6:	7afb      	ldrb	r3, [r7, #11]
 8012ce8:	f083 0301 	eor.w	r3, r3, #1
 8012cec:	b2db      	uxtb	r3, r3
 8012cee:	2b00      	cmp	r3, #0
 8012cf0:	d006      	beq.n	8012d00 <SetMaxTimeCredits+0x48>
    {
        // Apply a factor to increase the maximum time period of observation
        timePeriodFactor = dutyCycle / BACKOFF_DC_TIMER_PERIOD_FACTOR;
 8012cf2:	8abb      	ldrh	r3, [r7, #20]
 8012cf4:	4a0c      	ldr	r2, [pc, #48]	; (8012d28 <SetMaxTimeCredits+0x70>)
 8012cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8012cfa:	095b      	lsrs	r3, r3, #5
 8012cfc:	b29b      	uxth	r3, r3
 8012cfe:	75fb      	strb	r3, [r7, #23]
    }

    // Setup the maximum allowed credits
    band->MaxTimeCredits = DUTY_CYCLE_TIME_PERIOD * timePeriodFactor;
 8012d00:	7dfb      	ldrb	r3, [r7, #23]
 8012d02:	4a0a      	ldr	r2, [pc, #40]	; (8012d2c <SetMaxTimeCredits+0x74>)
 8012d04:	fb02 f303 	mul.w	r3, r2, r3
 8012d08:	461a      	mov	r2, r3
 8012d0a:	68fb      	ldr	r3, [r7, #12]
 8012d0c:	60da      	str	r2, [r3, #12]

    // In case if it is the first time, update also the current
    // time credits
    if( band->LastBandUpdateTime == 0 )
 8012d0e:	68fb      	ldr	r3, [r7, #12]
 8012d10:	685b      	ldr	r3, [r3, #4]
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	d103      	bne.n	8012d1e <SetMaxTimeCredits+0x66>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8012d16:	68fb      	ldr	r3, [r7, #12]
 8012d18:	68da      	ldr	r2, [r3, #12]
 8012d1a:	68fb      	ldr	r3, [r7, #12]
 8012d1c:	609a      	str	r2, [r3, #8]
    }

    return dutyCycle;
 8012d1e:	8abb      	ldrh	r3, [r7, #20]
}
 8012d20:	4618      	mov	r0, r3
 8012d22:	3718      	adds	r7, #24
 8012d24:	46bd      	mov	sp, r7
 8012d26:	bd80      	pop	{r7, pc}
 8012d28:	51eb851f 	.word	0x51eb851f
 8012d2c:	0036ee80 	.word	0x0036ee80

08012d30 <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 8012d30:	b580      	push	{r7, lr}
 8012d32:	b084      	sub	sp, #16
 8012d34:	af00      	add	r7, sp, #0
 8012d36:	6078      	str	r0, [r7, #4]
 8012d38:	4608      	mov	r0, r1
 8012d3a:	4611      	mov	r1, r2
 8012d3c:	461a      	mov	r2, r3
 8012d3e:	4603      	mov	r3, r0
 8012d40:	70fb      	strb	r3, [r7, #3]
 8012d42:	460b      	mov	r3, r1
 8012d44:	70bb      	strb	r3, [r7, #2]
 8012d46:	4613      	mov	r3, r2
 8012d48:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup );
 8012d4a:	78f9      	ldrb	r1, [r7, #3]
 8012d4c:	f107 0318 	add.w	r3, r7, #24
 8012d50:	cb0c      	ldmia	r3, {r2, r3}
 8012d52:	6878      	ldr	r0, [r7, #4]
 8012d54:	f7ff ffb0 	bl	8012cb8 <SetMaxTimeCredits>
 8012d58:	4603      	mov	r3, r0
 8012d5a:	81fb      	strh	r3, [r7, #14]

    if( joined == false )
 8012d5c:	78fb      	ldrb	r3, [r7, #3]
 8012d5e:	f083 0301 	eor.w	r3, r3, #1
 8012d62:	b2db      	uxtb	r3, r3
 8012d64:	2b00      	cmp	r3, #0
 8012d66:	d010      	beq.n	8012d8a <UpdateTimeCredits+0x5a>
    {
        if( ( dutyCycleEnabled == false ) &&
 8012d68:	78bb      	ldrb	r3, [r7, #2]
 8012d6a:	f083 0301 	eor.w	r3, r3, #1
 8012d6e:	b2db      	uxtb	r3, r3
 8012d70:	2b00      	cmp	r3, #0
 8012d72:	d014      	beq.n	8012d9e <UpdateTimeCredits+0x6e>
            ( lastTxIsJoinRequest == false ) )
 8012d74:	787b      	ldrb	r3, [r7, #1]
 8012d76:	f083 0301 	eor.w	r3, r3, #1
 8012d7a:	b2db      	uxtb	r3, r3
        if( ( dutyCycleEnabled == false ) &&
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	d00e      	beq.n	8012d9e <UpdateTimeCredits+0x6e>
        {
            // This is the case when the duty cycle is off and the last uplink frame was not a join.
            // This could happen in case of a rejoin, e.g. in compliance test mode.
            // In this special case we have to set the time off to 0, since the join duty cycle shall only
            // be applied after the first join request.
            band->TimeCredits = band->MaxTimeCredits;
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	68da      	ldr	r2, [r3, #12]
 8012d84:	687b      	ldr	r3, [r7, #4]
 8012d86:	609a      	str	r2, [r3, #8]
 8012d88:	e009      	b.n	8012d9e <UpdateTimeCredits+0x6e>
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 8012d8a:	78bb      	ldrb	r3, [r7, #2]
 8012d8c:	f083 0301 	eor.w	r3, r3, #1
 8012d90:	b2db      	uxtb	r3, r3
 8012d92:	2b00      	cmp	r3, #0
 8012d94:	d003      	beq.n	8012d9e <UpdateTimeCredits+0x6e>
        {
            band->TimeCredits = band->MaxTimeCredits;
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	68da      	ldr	r2, [r3, #12]
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	609a      	str	r2, [r3, #8]
        }
    }

    // Get the difference between now and the last update
    band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 8012d9e:	687b      	ldr	r3, [r7, #4]
 8012da0:	685b      	ldr	r3, [r3, #4]
 8012da2:	4618      	mov	r0, r3
 8012da4:	f007 f89a 	bl	8019edc <UTIL_TIMER_GetElapsedTime>
 8012da8:	4602      	mov	r2, r0
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	689b      	ldr	r3, [r3, #8]
 8012dae:	441a      	add	r2, r3
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	609a      	str	r2, [r3, #8]

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	689a      	ldr	r2, [r3, #8]
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	68db      	ldr	r3, [r3, #12]
 8012dbc:	429a      	cmp	r2, r3
 8012dbe:	d903      	bls.n	8012dc8 <UpdateTimeCredits+0x98>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8012dc0:	687b      	ldr	r3, [r7, #4]
 8012dc2:	68da      	ldr	r2, [r3, #12]
 8012dc4:	687b      	ldr	r3, [r7, #4]
 8012dc6:	609a      	str	r2, [r3, #8]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 8012dc8:	687b      	ldr	r3, [r7, #4]
 8012dca:	6a3a      	ldr	r2, [r7, #32]
 8012dcc:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 8012dce:	89fb      	ldrh	r3, [r7, #14]
}
 8012dd0:	4618      	mov	r0, r3
 8012dd2:	3710      	adds	r7, #16
 8012dd4:	46bd      	mov	sp, r7
 8012dd6:	bd80      	pop	{r7, pc}

08012dd8 <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 8012dd8:	b480      	push	{r7}
 8012dda:	b085      	sub	sp, #20
 8012ddc:	af00      	add	r7, sp, #0
 8012dde:	4603      	mov	r3, r0
 8012de0:	460a      	mov	r2, r1
 8012de2:	80fb      	strh	r3, [r7, #6]
 8012de4:	4613      	mov	r3, r2
 8012de6:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 8012de8:	2300      	movs	r3, #0
 8012dea:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 8012dec:	2300      	movs	r3, #0
 8012dee:	73bb      	strb	r3, [r7, #14]
 8012df0:	e011      	b.n	8012e16 <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 8012df2:	88fa      	ldrh	r2, [r7, #6]
 8012df4:	7bbb      	ldrb	r3, [r7, #14]
 8012df6:	2101      	movs	r1, #1
 8012df8:	fa01 f303 	lsl.w	r3, r1, r3
 8012dfc:	401a      	ands	r2, r3
 8012dfe:	7bbb      	ldrb	r3, [r7, #14]
 8012e00:	2101      	movs	r1, #1
 8012e02:	fa01 f303 	lsl.w	r3, r1, r3
 8012e06:	429a      	cmp	r2, r3
 8012e08:	d102      	bne.n	8012e10 <CountChannels+0x38>
        {
            nbActiveBits++;
 8012e0a:	7bfb      	ldrb	r3, [r7, #15]
 8012e0c:	3301      	adds	r3, #1
 8012e0e:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 8012e10:	7bbb      	ldrb	r3, [r7, #14]
 8012e12:	3301      	adds	r3, #1
 8012e14:	73bb      	strb	r3, [r7, #14]
 8012e16:	7bba      	ldrb	r2, [r7, #14]
 8012e18:	797b      	ldrb	r3, [r7, #5]
 8012e1a:	429a      	cmp	r2, r3
 8012e1c:	d3e9      	bcc.n	8012df2 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 8012e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e20:	4618      	mov	r0, r3
 8012e22:	3714      	adds	r7, #20
 8012e24:	46bd      	mov	sp, r7
 8012e26:	bc80      	pop	{r7}
 8012e28:	4770      	bx	lr

08012e2a <RegionCommonGetJoinDc>:

uint16_t RegionCommonGetJoinDc( SysTime_t elapsedTime )
{
 8012e2a:	b480      	push	{r7}
 8012e2c:	b085      	sub	sp, #20
 8012e2e:	af00      	add	r7, sp, #0
 8012e30:	463b      	mov	r3, r7
 8012e32:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t dutyCycle = 0;
 8012e36:	2300      	movs	r3, #0
 8012e38:	81fb      	strh	r3, [r7, #14]

    if( elapsedTime.Seconds < 3600 )
 8012e3a:	683b      	ldr	r3, [r7, #0]
 8012e3c:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8012e40:	d202      	bcs.n	8012e48 <RegionCommonGetJoinDc+0x1e>
    {
        dutyCycle = BACKOFF_DC_1_HOUR;
 8012e42:	2364      	movs	r3, #100	; 0x64
 8012e44:	81fb      	strh	r3, [r7, #14]
 8012e46:	e00b      	b.n	8012e60 <RegionCommonGetJoinDc+0x36>
    }
    else if( elapsedTime.Seconds < ( 3600 + 36000 ) )
 8012e48:	683b      	ldr	r3, [r7, #0]
 8012e4a:	f649 22af 	movw	r2, #39599	; 0x9aaf
 8012e4e:	4293      	cmp	r3, r2
 8012e50:	d803      	bhi.n	8012e5a <RegionCommonGetJoinDc+0x30>
    {
        dutyCycle = BACKOFF_DC_10_HOURS;
 8012e52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8012e56:	81fb      	strh	r3, [r7, #14]
 8012e58:	e002      	b.n	8012e60 <RegionCommonGetJoinDc+0x36>
    }
    else
    {
        dutyCycle = BACKOFF_DC_24_HOURS;
 8012e5a:	f242 7310 	movw	r3, #10000	; 0x2710
 8012e5e:	81fb      	strh	r3, [r7, #14]
    }
    return dutyCycle;
 8012e60:	89fb      	ldrh	r3, [r7, #14]
}
 8012e62:	4618      	mov	r0, r3
 8012e64:	3714      	adds	r7, #20
 8012e66:	46bd      	mov	sp, r7
 8012e68:	bc80      	pop	{r7}
 8012e6a:	4770      	bx	lr

08012e6c <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 8012e6c:	b580      	push	{r7, lr}
 8012e6e:	b084      	sub	sp, #16
 8012e70:	af00      	add	r7, sp, #0
 8012e72:	6039      	str	r1, [r7, #0]
 8012e74:	4611      	mov	r1, r2
 8012e76:	461a      	mov	r2, r3
 8012e78:	4603      	mov	r3, r0
 8012e7a:	71fb      	strb	r3, [r7, #7]
 8012e7c:	460b      	mov	r3, r1
 8012e7e:	71bb      	strb	r3, [r7, #6]
 8012e80:	4613      	mov	r3, r2
 8012e82:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 8012e84:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8012e88:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8012e8c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8012e90:	4618      	mov	r0, r3
 8012e92:	f000 f85d 	bl	8012f50 <RegionCommonValueInRange>
 8012e96:	4603      	mov	r3, r0
 8012e98:	2b00      	cmp	r3, #0
 8012e9a:	d101      	bne.n	8012ea0 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 8012e9c:	2300      	movs	r3, #0
 8012e9e:	e053      	b.n	8012f48 <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8012ea0:	2300      	movs	r3, #0
 8012ea2:	73fb      	strb	r3, [r7, #15]
 8012ea4:	2300      	movs	r3, #0
 8012ea6:	73bb      	strb	r3, [r7, #14]
 8012ea8:	e049      	b.n	8012f3e <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8012eaa:	2300      	movs	r3, #0
 8012eac:	737b      	strb	r3, [r7, #13]
 8012eae:	e03d      	b.n	8012f2c <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8012eb0:	7bbb      	ldrb	r3, [r7, #14]
 8012eb2:	005b      	lsls	r3, r3, #1
 8012eb4:	683a      	ldr	r2, [r7, #0]
 8012eb6:	4413      	add	r3, r2
 8012eb8:	881b      	ldrh	r3, [r3, #0]
 8012eba:	461a      	mov	r2, r3
 8012ebc:	7b7b      	ldrb	r3, [r7, #13]
 8012ebe:	fa42 f303 	asr.w	r3, r2, r3
 8012ec2:	f003 0301 	and.w	r3, r3, #1
 8012ec6:	2b00      	cmp	r3, #0
 8012ec8:	d02d      	beq.n	8012f26 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8012eca:	7bfa      	ldrb	r2, [r7, #15]
 8012ecc:	7b7b      	ldrb	r3, [r7, #13]
 8012ece:	4413      	add	r3, r2
 8012ed0:	461a      	mov	r2, r3
 8012ed2:	4613      	mov	r3, r2
 8012ed4:	005b      	lsls	r3, r3, #1
 8012ed6:	4413      	add	r3, r2
 8012ed8:	009b      	lsls	r3, r3, #2
 8012eda:	461a      	mov	r2, r3
 8012edc:	69fb      	ldr	r3, [r7, #28]
 8012ede:	4413      	add	r3, r2
 8012ee0:	7a1b      	ldrb	r3, [r3, #8]
 8012ee2:	f343 0303 	sbfx	r3, r3, #0, #4
 8012ee6:	b25b      	sxtb	r3, r3
 8012ee8:	f003 030f 	and.w	r3, r3, #15
 8012eec:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 8012eee:	7bfa      	ldrb	r2, [r7, #15]
 8012ef0:	7b7b      	ldrb	r3, [r7, #13]
 8012ef2:	4413      	add	r3, r2
 8012ef4:	461a      	mov	r2, r3
 8012ef6:	4613      	mov	r3, r2
 8012ef8:	005b      	lsls	r3, r3, #1
 8012efa:	4413      	add	r3, r2
 8012efc:	009b      	lsls	r3, r3, #2
 8012efe:	461a      	mov	r2, r3
 8012f00:	69fb      	ldr	r3, [r7, #28]
 8012f02:	4413      	add	r3, r2
 8012f04:	7a1b      	ldrb	r3, [r3, #8]
 8012f06:	f343 1303 	sbfx	r3, r3, #4, #4
 8012f0a:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8012f0c:	f003 030f 	and.w	r3, r3, #15
 8012f10:	b25a      	sxtb	r2, r3
 8012f12:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8012f16:	4618      	mov	r0, r3
 8012f18:	f000 f81a 	bl	8012f50 <RegionCommonValueInRange>
 8012f1c:	4603      	mov	r3, r0
 8012f1e:	2b01      	cmp	r3, #1
 8012f20:	d101      	bne.n	8012f26 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 8012f22:	2301      	movs	r3, #1
 8012f24:	e010      	b.n	8012f48 <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 8012f26:	7b7b      	ldrb	r3, [r7, #13]
 8012f28:	3301      	adds	r3, #1
 8012f2a:	737b      	strb	r3, [r7, #13]
 8012f2c:	7b7b      	ldrb	r3, [r7, #13]
 8012f2e:	2b0f      	cmp	r3, #15
 8012f30:	d9be      	bls.n	8012eb0 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8012f32:	7bfb      	ldrb	r3, [r7, #15]
 8012f34:	3310      	adds	r3, #16
 8012f36:	73fb      	strb	r3, [r7, #15]
 8012f38:	7bbb      	ldrb	r3, [r7, #14]
 8012f3a:	3301      	adds	r3, #1
 8012f3c:	73bb      	strb	r3, [r7, #14]
 8012f3e:	7bfa      	ldrb	r2, [r7, #15]
 8012f40:	79fb      	ldrb	r3, [r7, #7]
 8012f42:	429a      	cmp	r2, r3
 8012f44:	d3b1      	bcc.n	8012eaa <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 8012f46:	2300      	movs	r3, #0
}
 8012f48:	4618      	mov	r0, r3
 8012f4a:	3710      	adds	r7, #16
 8012f4c:	46bd      	mov	sp, r7
 8012f4e:	bd80      	pop	{r7, pc}

08012f50 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 8012f50:	b480      	push	{r7}
 8012f52:	b083      	sub	sp, #12
 8012f54:	af00      	add	r7, sp, #0
 8012f56:	4603      	mov	r3, r0
 8012f58:	71fb      	strb	r3, [r7, #7]
 8012f5a:	460b      	mov	r3, r1
 8012f5c:	71bb      	strb	r3, [r7, #6]
 8012f5e:	4613      	mov	r3, r2
 8012f60:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 8012f62:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8012f66:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8012f6a:	429a      	cmp	r2, r3
 8012f6c:	db07      	blt.n	8012f7e <RegionCommonValueInRange+0x2e>
 8012f6e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8012f72:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8012f76:	429a      	cmp	r2, r3
 8012f78:	dc01      	bgt.n	8012f7e <RegionCommonValueInRange+0x2e>
    {
        return 1;
 8012f7a:	2301      	movs	r3, #1
 8012f7c:	e000      	b.n	8012f80 <RegionCommonValueInRange+0x30>
    }
    return 0;
 8012f7e:	2300      	movs	r3, #0
}
 8012f80:	4618      	mov	r0, r3
 8012f82:	370c      	adds	r7, #12
 8012f84:	46bd      	mov	sp, r7
 8012f86:	bc80      	pop	{r7}
 8012f88:	4770      	bx	lr

08012f8a <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 8012f8a:	b480      	push	{r7}
 8012f8c:	b085      	sub	sp, #20
 8012f8e:	af00      	add	r7, sp, #0
 8012f90:	6078      	str	r0, [r7, #4]
 8012f92:	460b      	mov	r3, r1
 8012f94:	70fb      	strb	r3, [r7, #3]
 8012f96:	4613      	mov	r3, r2
 8012f98:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 8012f9a:	78fb      	ldrb	r3, [r7, #3]
 8012f9c:	091b      	lsrs	r3, r3, #4
 8012f9e:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 8012fa0:	78bb      	ldrb	r3, [r7, #2]
 8012fa2:	091b      	lsrs	r3, r3, #4
 8012fa4:	b2db      	uxtb	r3, r3
 8012fa6:	7bfa      	ldrb	r2, [r7, #15]
 8012fa8:	429a      	cmp	r2, r3
 8012faa:	d803      	bhi.n	8012fb4 <RegionCommonChanDisable+0x2a>
 8012fac:	78fa      	ldrb	r2, [r7, #3]
 8012fae:	78bb      	ldrb	r3, [r7, #2]
 8012fb0:	429a      	cmp	r2, r3
 8012fb2:	d301      	bcc.n	8012fb8 <RegionCommonChanDisable+0x2e>
    {
        return false;
 8012fb4:	2300      	movs	r3, #0
 8012fb6:	e017      	b.n	8012fe8 <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 8012fb8:	7bfb      	ldrb	r3, [r7, #15]
 8012fba:	005b      	lsls	r3, r3, #1
 8012fbc:	687a      	ldr	r2, [r7, #4]
 8012fbe:	4413      	add	r3, r2
 8012fc0:	881b      	ldrh	r3, [r3, #0]
 8012fc2:	b21a      	sxth	r2, r3
 8012fc4:	78fb      	ldrb	r3, [r7, #3]
 8012fc6:	f003 030f 	and.w	r3, r3, #15
 8012fca:	2101      	movs	r1, #1
 8012fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8012fd0:	b21b      	sxth	r3, r3
 8012fd2:	43db      	mvns	r3, r3
 8012fd4:	b21b      	sxth	r3, r3
 8012fd6:	4013      	ands	r3, r2
 8012fd8:	b219      	sxth	r1, r3
 8012fda:	7bfb      	ldrb	r3, [r7, #15]
 8012fdc:	005b      	lsls	r3, r3, #1
 8012fde:	687a      	ldr	r2, [r7, #4]
 8012fe0:	4413      	add	r3, r2
 8012fe2:	b28a      	uxth	r2, r1
 8012fe4:	801a      	strh	r2, [r3, #0]

    return true;
 8012fe6:	2301      	movs	r3, #1
}
 8012fe8:	4618      	mov	r0, r3
 8012fea:	3714      	adds	r7, #20
 8012fec:	46bd      	mov	sp, r7
 8012fee:	bc80      	pop	{r7}
 8012ff0:	4770      	bx	lr

08012ff2 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8012ff2:	b580      	push	{r7, lr}
 8012ff4:	b084      	sub	sp, #16
 8012ff6:	af00      	add	r7, sp, #0
 8012ff8:	6078      	str	r0, [r7, #4]
 8012ffa:	460b      	mov	r3, r1
 8012ffc:	70fb      	strb	r3, [r7, #3]
 8012ffe:	4613      	mov	r3, r2
 8013000:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 8013002:	2300      	movs	r3, #0
 8013004:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 8013006:	687b      	ldr	r3, [r7, #4]
 8013008:	2b00      	cmp	r3, #0
 801300a:	d101      	bne.n	8013010 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 801300c:	2300      	movs	r3, #0
 801300e:	e018      	b.n	8013042 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8013010:	78fb      	ldrb	r3, [r7, #3]
 8013012:	73bb      	strb	r3, [r7, #14]
 8013014:	e010      	b.n	8013038 <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 8013016:	7bbb      	ldrb	r3, [r7, #14]
 8013018:	005b      	lsls	r3, r3, #1
 801301a:	687a      	ldr	r2, [r7, #4]
 801301c:	4413      	add	r3, r2
 801301e:	881b      	ldrh	r3, [r3, #0]
 8013020:	2110      	movs	r1, #16
 8013022:	4618      	mov	r0, r3
 8013024:	f7ff fed8 	bl	8012dd8 <CountChannels>
 8013028:	4603      	mov	r3, r0
 801302a:	461a      	mov	r2, r3
 801302c:	7bfb      	ldrb	r3, [r7, #15]
 801302e:	4413      	add	r3, r2
 8013030:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8013032:	7bbb      	ldrb	r3, [r7, #14]
 8013034:	3301      	adds	r3, #1
 8013036:	73bb      	strb	r3, [r7, #14]
 8013038:	7bba      	ldrb	r2, [r7, #14]
 801303a:	78bb      	ldrb	r3, [r7, #2]
 801303c:	429a      	cmp	r2, r3
 801303e:	d3ea      	bcc.n	8013016 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 8013040:	7bfb      	ldrb	r3, [r7, #15]
}
 8013042:	4618      	mov	r0, r3
 8013044:	3710      	adds	r7, #16
 8013046:	46bd      	mov	sp, r7
 8013048:	bd80      	pop	{r7, pc}

0801304a <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 801304a:	b480      	push	{r7}
 801304c:	b087      	sub	sp, #28
 801304e:	af00      	add	r7, sp, #0
 8013050:	60f8      	str	r0, [r7, #12]
 8013052:	60b9      	str	r1, [r7, #8]
 8013054:	4613      	mov	r3, r2
 8013056:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 8013058:	68fb      	ldr	r3, [r7, #12]
 801305a:	2b00      	cmp	r3, #0
 801305c:	d016      	beq.n	801308c <RegionCommonChanMaskCopy+0x42>
 801305e:	68bb      	ldr	r3, [r7, #8]
 8013060:	2b00      	cmp	r3, #0
 8013062:	d013      	beq.n	801308c <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 8013064:	2300      	movs	r3, #0
 8013066:	75fb      	strb	r3, [r7, #23]
 8013068:	e00c      	b.n	8013084 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 801306a:	7dfb      	ldrb	r3, [r7, #23]
 801306c:	005b      	lsls	r3, r3, #1
 801306e:	68ba      	ldr	r2, [r7, #8]
 8013070:	441a      	add	r2, r3
 8013072:	7dfb      	ldrb	r3, [r7, #23]
 8013074:	005b      	lsls	r3, r3, #1
 8013076:	68f9      	ldr	r1, [r7, #12]
 8013078:	440b      	add	r3, r1
 801307a:	8812      	ldrh	r2, [r2, #0]
 801307c:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 801307e:	7dfb      	ldrb	r3, [r7, #23]
 8013080:	3301      	adds	r3, #1
 8013082:	75fb      	strb	r3, [r7, #23]
 8013084:	7dfa      	ldrb	r2, [r7, #23]
 8013086:	79fb      	ldrb	r3, [r7, #7]
 8013088:	429a      	cmp	r2, r3
 801308a:	d3ee      	bcc.n	801306a <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 801308c:	bf00      	nop
 801308e:	371c      	adds	r7, #28
 8013090:	46bd      	mov	sp, r7
 8013092:	bc80      	pop	{r7}
 8013094:	4770      	bx	lr

08013096 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8013096:	b082      	sub	sp, #8
 8013098:	b580      	push	{r7, lr}
 801309a:	b086      	sub	sp, #24
 801309c:	af00      	add	r7, sp, #0
 801309e:	60f8      	str	r0, [r7, #12]
 80130a0:	60b9      	str	r1, [r7, #8]
 80130a2:	627b      	str	r3, [r7, #36]	; 0x24
 80130a4:	4613      	mov	r3, r2
 80130a6:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 80130a8:	79f9      	ldrb	r1, [r7, #7]
 80130aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80130ae:	cb0c      	ldmia	r3, {r2, r3}
 80130b0:	68f8      	ldr	r0, [r7, #12]
 80130b2:	f7ff fdcf 	bl	8012c54 <GetDutyCycle>
 80130b6:	4603      	mov	r3, r0
 80130b8:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 80130ba:	68fb      	ldr	r3, [r7, #12]
 80130bc:	689a      	ldr	r2, [r3, #8]
 80130be:	8afb      	ldrh	r3, [r7, #22]
 80130c0:	68b9      	ldr	r1, [r7, #8]
 80130c2:	fb01 f303 	mul.w	r3, r1, r3
 80130c6:	429a      	cmp	r2, r3
 80130c8:	d909      	bls.n	80130de <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 80130ca:	68fb      	ldr	r3, [r7, #12]
 80130cc:	689a      	ldr	r2, [r3, #8]
 80130ce:	8afb      	ldrh	r3, [r7, #22]
 80130d0:	68b9      	ldr	r1, [r7, #8]
 80130d2:	fb01 f303 	mul.w	r3, r1, r3
 80130d6:	1ad2      	subs	r2, r2, r3
 80130d8:	68fb      	ldr	r3, [r7, #12]
 80130da:	609a      	str	r2, [r3, #8]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 80130dc:	e002      	b.n	80130e4 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 80130de:	68fb      	ldr	r3, [r7, #12]
 80130e0:	2200      	movs	r2, #0
 80130e2:	609a      	str	r2, [r3, #8]
}
 80130e4:	bf00      	nop
 80130e6:	3718      	adds	r7, #24
 80130e8:	46bd      	mov	sp, r7
 80130ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80130ee:	b002      	add	sp, #8
 80130f0:	4770      	bx	lr

080130f2 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 80130f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80130f4:	b08d      	sub	sp, #52	; 0x34
 80130f6:	af04      	add	r7, sp, #16
 80130f8:	6039      	str	r1, [r7, #0]
 80130fa:	4611      	mov	r1, r2
 80130fc:	461a      	mov	r2, r3
 80130fe:	4603      	mov	r3, r0
 8013100:	71fb      	strb	r3, [r7, #7]
 8013102:	460b      	mov	r3, r1
 8013104:	71bb      	strb	r3, [r7, #6]
 8013106:	4613      	mov	r3, r2
 8013108:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 801310a:	f04f 33ff 	mov.w	r3, #4294967295
 801310e:	61fb      	str	r3, [r7, #28]
    TimerTime_t currentTime = TimerGetCurrentTime( );
 8013110:	f006 fed2 	bl	8019eb8 <UTIL_TIMER_GetCurrentTime>
 8013114:	6178      	str	r0, [r7, #20]
    TimerTime_t creditCosts = 0;
 8013116:	2300      	movs	r3, #0
 8013118:	613b      	str	r3, [r7, #16]
    uint16_t dutyCycle = 1;
 801311a:	2301      	movs	r3, #1
 801311c:	81fb      	strh	r3, [r7, #14]
    uint8_t validBands = 0;
 801311e:	2300      	movs	r3, #0
 8013120:	76fb      	strb	r3, [r7, #27]

    for( uint8_t i = 0; i < nbBands; i++ )
 8013122:	2300      	movs	r3, #0
 8013124:	76bb      	strb	r3, [r7, #26]
 8013126:	e06c      	b.n	8013202 <RegionCommonUpdateBandTimeOff+0x110>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 8013128:	7eba      	ldrb	r2, [r7, #26]
 801312a:	4613      	mov	r3, r2
 801312c:	009b      	lsls	r3, r3, #2
 801312e:	4413      	add	r3, r2
 8013130:	009b      	lsls	r3, r3, #2
 8013132:	461a      	mov	r2, r3
 8013134:	683b      	ldr	r3, [r7, #0]
 8013136:	189c      	adds	r4, r3, r2
 8013138:	f897 6038 	ldrb.w	r6, [r7, #56]	; 0x38
 801313c:	797a      	ldrb	r2, [r7, #5]
 801313e:	79fd      	ldrb	r5, [r7, #7]
 8013140:	697b      	ldr	r3, [r7, #20]
 8013142:	9302      	str	r3, [sp, #8]
 8013144:	46ec      	mov	ip, sp
 8013146:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801314a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801314e:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013152:	4633      	mov	r3, r6
 8013154:	4629      	mov	r1, r5
 8013156:	4620      	mov	r0, r4
 8013158:	f7ff fdea 	bl	8012d30 <UpdateTimeCredits>
 801315c:	4603      	mov	r3, r0
 801315e:	81fb      	strh	r3, [r7, #14]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 8013160:	89fa      	ldrh	r2, [r7, #14]
 8013162:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013164:	fb02 f303 	mul.w	r3, r2, r3
 8013168:	613b      	str	r3, [r7, #16]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801316a:	7eba      	ldrb	r2, [r7, #26]
 801316c:	4613      	mov	r3, r2
 801316e:	009b      	lsls	r3, r3, #2
 8013170:	4413      	add	r3, r2
 8013172:	009b      	lsls	r3, r3, #2
 8013174:	461a      	mov	r2, r3
 8013176:	683b      	ldr	r3, [r7, #0]
 8013178:	4413      	add	r3, r2
 801317a:	689b      	ldr	r3, [r3, #8]
 801317c:	693a      	ldr	r2, [r7, #16]
 801317e:	429a      	cmp	r2, r3
 8013180:	d305      	bcc.n	801318e <RegionCommonUpdateBandTimeOff+0x9c>
            ( dutyCycleEnabled == false ) )
 8013182:	797b      	ldrb	r3, [r7, #5]
 8013184:	f083 0301 	eor.w	r3, r3, #1
 8013188:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801318a:	2b00      	cmp	r3, #0
 801318c:	d00d      	beq.n	80131aa <RegionCommonUpdateBandTimeOff+0xb8>
        {
            bands[i].ReadyForTransmission = true;
 801318e:	7eba      	ldrb	r2, [r7, #26]
 8013190:	4613      	mov	r3, r2
 8013192:	009b      	lsls	r3, r3, #2
 8013194:	4413      	add	r3, r2
 8013196:	009b      	lsls	r3, r3, #2
 8013198:	461a      	mov	r2, r3
 801319a:	683b      	ldr	r3, [r7, #0]
 801319c:	4413      	add	r3, r2
 801319e:	2201      	movs	r2, #1
 80131a0:	741a      	strb	r2, [r3, #16]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 80131a2:	7efb      	ldrb	r3, [r7, #27]
 80131a4:	3301      	adds	r3, #1
 80131a6:	76fb      	strb	r3, [r7, #27]
 80131a8:	e028      	b.n	80131fc <RegionCommonUpdateBandTimeOff+0x10a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 80131aa:	7eba      	ldrb	r2, [r7, #26]
 80131ac:	4613      	mov	r3, r2
 80131ae:	009b      	lsls	r3, r3, #2
 80131b0:	4413      	add	r3, r2
 80131b2:	009b      	lsls	r3, r3, #2
 80131b4:	461a      	mov	r2, r3
 80131b6:	683b      	ldr	r3, [r7, #0]
 80131b8:	4413      	add	r3, r2
 80131ba:	2200      	movs	r2, #0
 80131bc:	741a      	strb	r2, [r3, #16]

            if( bands[i].MaxTimeCredits > creditCosts )
 80131be:	7eba      	ldrb	r2, [r7, #26]
 80131c0:	4613      	mov	r3, r2
 80131c2:	009b      	lsls	r3, r3, #2
 80131c4:	4413      	add	r3, r2
 80131c6:	009b      	lsls	r3, r3, #2
 80131c8:	461a      	mov	r2, r3
 80131ca:	683b      	ldr	r3, [r7, #0]
 80131cc:	4413      	add	r3, r2
 80131ce:	68db      	ldr	r3, [r3, #12]
 80131d0:	693a      	ldr	r2, [r7, #16]
 80131d2:	429a      	cmp	r2, r3
 80131d4:	d212      	bcs.n	80131fc <RegionCommonUpdateBandTimeOff+0x10a>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 80131d6:	7eba      	ldrb	r2, [r7, #26]
 80131d8:	4613      	mov	r3, r2
 80131da:	009b      	lsls	r3, r3, #2
 80131dc:	4413      	add	r3, r2
 80131de:	009b      	lsls	r3, r3, #2
 80131e0:	461a      	mov	r2, r3
 80131e2:	683b      	ldr	r3, [r7, #0]
 80131e4:	4413      	add	r3, r2
 80131e6:	689b      	ldr	r3, [r3, #8]
 80131e8:	693a      	ldr	r2, [r7, #16]
 80131ea:	1ad3      	subs	r3, r2, r3
 80131ec:	69fa      	ldr	r2, [r7, #28]
 80131ee:	4293      	cmp	r3, r2
 80131f0:	bf28      	it	cs
 80131f2:	4613      	movcs	r3, r2
 80131f4:	61fb      	str	r3, [r7, #28]
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 80131f6:	7efb      	ldrb	r3, [r7, #27]
 80131f8:	3301      	adds	r3, #1
 80131fa:	76fb      	strb	r3, [r7, #27]
    for( uint8_t i = 0; i < nbBands; i++ )
 80131fc:	7ebb      	ldrb	r3, [r7, #26]
 80131fe:	3301      	adds	r3, #1
 8013200:	76bb      	strb	r3, [r7, #26]
 8013202:	7eba      	ldrb	r2, [r7, #26]
 8013204:	79bb      	ldrb	r3, [r7, #6]
 8013206:	429a      	cmp	r2, r3
 8013208:	d38e      	bcc.n	8013128 <RegionCommonUpdateBandTimeOff+0x36>
            }
        }
    }


    if( validBands == 0 )
 801320a:	7efb      	ldrb	r3, [r7, #27]
 801320c:	2b00      	cmp	r3, #0
 801320e:	d102      	bne.n	8013216 <RegionCommonUpdateBandTimeOff+0x124>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 8013210:	f04f 33ff 	mov.w	r3, #4294967295
 8013214:	e000      	b.n	8013218 <RegionCommonUpdateBandTimeOff+0x126>
    }
    return minTimeToWait;
 8013216:	69fb      	ldr	r3, [r7, #28]
}
 8013218:	4618      	mov	r0, r3
 801321a:	3724      	adds	r7, #36	; 0x24
 801321c:	46bd      	mov	sp, r7
 801321e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08013220 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 8013220:	b480      	push	{r7}
 8013222:	b085      	sub	sp, #20
 8013224:	af00      	add	r7, sp, #0
 8013226:	6078      	str	r0, [r7, #4]
 8013228:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 801322a:	2300      	movs	r3, #0
 801322c:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	781b      	ldrb	r3, [r3, #0]
 8013232:	2b03      	cmp	r3, #3
 8013234:	d13f      	bne.n	80132b6 <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	3301      	adds	r3, #1
 801323a:	781b      	ldrb	r3, [r3, #0]
 801323c:	b25a      	sxtb	r2, r3
 801323e:	683b      	ldr	r3, [r7, #0]
 8013240:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 8013242:	683b      	ldr	r3, [r7, #0]
 8013244:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013248:	f003 030f 	and.w	r3, r3, #15
 801324c:	b25a      	sxtb	r2, r3
 801324e:	683b      	ldr	r3, [r7, #0]
 8013250:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 8013252:	683b      	ldr	r3, [r7, #0]
 8013254:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013258:	b2db      	uxtb	r3, r3
 801325a:	091b      	lsrs	r3, r3, #4
 801325c:	b2db      	uxtb	r3, r3
 801325e:	b25a      	sxtb	r2, r3
 8013260:	683b      	ldr	r3, [r7, #0]
 8013262:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 8013264:	687b      	ldr	r3, [r7, #4]
 8013266:	3302      	adds	r3, #2
 8013268:	781b      	ldrb	r3, [r3, #0]
 801326a:	b29a      	uxth	r2, r3
 801326c:	683b      	ldr	r3, [r7, #0]
 801326e:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 8013270:	683b      	ldr	r3, [r7, #0]
 8013272:	889b      	ldrh	r3, [r3, #4]
 8013274:	b21a      	sxth	r2, r3
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	3303      	adds	r3, #3
 801327a:	781b      	ldrb	r3, [r3, #0]
 801327c:	021b      	lsls	r3, r3, #8
 801327e:	b21b      	sxth	r3, r3
 8013280:	4313      	orrs	r3, r2
 8013282:	b21b      	sxth	r3, r3
 8013284:	b29a      	uxth	r2, r3
 8013286:	683b      	ldr	r3, [r7, #0]
 8013288:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 801328a:	687b      	ldr	r3, [r7, #4]
 801328c:	791a      	ldrb	r2, [r3, #4]
 801328e:	683b      	ldr	r3, [r7, #0]
 8013290:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 8013292:	683b      	ldr	r3, [r7, #0]
 8013294:	781b      	ldrb	r3, [r3, #0]
 8013296:	091b      	lsrs	r3, r3, #4
 8013298:	b2db      	uxtb	r3, r3
 801329a:	f003 0307 	and.w	r3, r3, #7
 801329e:	b2da      	uxtb	r2, r3
 80132a0:	683b      	ldr	r3, [r7, #0]
 80132a2:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 80132a4:	683b      	ldr	r3, [r7, #0]
 80132a6:	781b      	ldrb	r3, [r3, #0]
 80132a8:	f003 030f 	and.w	r3, r3, #15
 80132ac:	b2da      	uxtb	r2, r3
 80132ae:	683b      	ldr	r3, [r7, #0]
 80132b0:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 80132b2:	2305      	movs	r3, #5
 80132b4:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 80132b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80132b8:	4618      	mov	r0, r3
 80132ba:	3714      	adds	r7, #20
 80132bc:	46bd      	mov	sp, r7
 80132be:	bc80      	pop	{r7}
 80132c0:	4770      	bx	lr

080132c2 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 80132c2:	b5b0      	push	{r4, r5, r7, lr}
 80132c4:	b088      	sub	sp, #32
 80132c6:	af02      	add	r7, sp, #8
 80132c8:	60f8      	str	r0, [r7, #12]
 80132ca:	60b9      	str	r1, [r7, #8]
 80132cc:	607a      	str	r2, [r7, #4]
 80132ce:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 80132d0:	68fb      	ldr	r3, [r7, #12]
 80132d2:	791b      	ldrb	r3, [r3, #4]
 80132d4:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 80132d6:	68fb      	ldr	r3, [r7, #12]
 80132d8:	799b      	ldrb	r3, [r3, #6]
 80132da:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 80132dc:	68fb      	ldr	r3, [r7, #12]
 80132de:	79db      	ldrb	r3, [r3, #7]
 80132e0:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 80132e2:	68fb      	ldr	r3, [r7, #12]
 80132e4:	7a1b      	ldrb	r3, [r3, #8]
 80132e6:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 80132e8:	68fb      	ldr	r3, [r7, #12]
 80132ea:	795b      	ldrb	r3, [r3, #5]
 80132ec:	f083 0301 	eor.w	r3, r3, #1
 80132f0:	b2db      	uxtb	r3, r3
 80132f2:	2b00      	cmp	r3, #0
 80132f4:	d008      	beq.n	8013308 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 80132f6:	68fb      	ldr	r3, [r7, #12]
 80132f8:	7adb      	ldrb	r3, [r3, #11]
 80132fa:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 80132fc:	68fb      	ldr	r3, [r7, #12]
 80132fe:	7a5b      	ldrb	r3, [r3, #9]
 8013300:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 8013302:	68fb      	ldr	r3, [r7, #12]
 8013304:	7a9b      	ldrb	r3, [r3, #10]
 8013306:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 8013308:	7dfb      	ldrb	r3, [r7, #23]
 801330a:	2b00      	cmp	r3, #0
 801330c:	d03a      	beq.n	8013384 <RegionCommonLinkAdrReqVerifyParams+0xc2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 801330e:	68fb      	ldr	r3, [r7, #12]
 8013310:	7b18      	ldrb	r0, [r3, #12]
 8013312:	68fb      	ldr	r3, [r7, #12]
 8013314:	6919      	ldr	r1, [r3, #16]
 8013316:	68fb      	ldr	r3, [r7, #12]
 8013318:	f993 5014 	ldrsb.w	r5, [r3, #20]
 801331c:	68fb      	ldr	r3, [r7, #12]
 801331e:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8013322:	68fa      	ldr	r2, [r7, #12]
 8013324:	6992      	ldr	r2, [r2, #24]
 8013326:	f997 4016 	ldrsb.w	r4, [r7, #22]
 801332a:	9201      	str	r2, [sp, #4]
 801332c:	9300      	str	r3, [sp, #0]
 801332e:	462b      	mov	r3, r5
 8013330:	4622      	mov	r2, r4
 8013332:	f7ff fd9b 	bl	8012e6c <RegionCommonChanVerifyDr>
 8013336:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 8013338:	f083 0301 	eor.w	r3, r3, #1
 801333c:	b2db      	uxtb	r3, r3
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 801333e:	2b00      	cmp	r3, #0
 8013340:	d003      	beq.n	801334a <RegionCommonLinkAdrReqVerifyParams+0x88>
        {
            status &= 0xFD; // Datarate KO
 8013342:	7dfb      	ldrb	r3, [r7, #23]
 8013344:	f023 0302 	bic.w	r3, r3, #2
 8013348:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 801334a:	68fb      	ldr	r3, [r7, #12]
 801334c:	f993 101d 	ldrsb.w	r1, [r3, #29]
 8013350:	68fb      	ldr	r3, [r7, #12]
 8013352:	f993 201c 	ldrsb.w	r2, [r3, #28]
 8013356:	f997 3015 	ldrsb.w	r3, [r7, #21]
 801335a:	4618      	mov	r0, r3
 801335c:	f7ff fdf8 	bl	8012f50 <RegionCommonValueInRange>
 8013360:	4603      	mov	r3, r0
 8013362:	2b00      	cmp	r3, #0
 8013364:	d10e      	bne.n	8013384 <RegionCommonLinkAdrReqVerifyParams+0xc2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 8013366:	68fb      	ldr	r3, [r7, #12]
 8013368:	f993 301d 	ldrsb.w	r3, [r3, #29]
 801336c:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8013370:	429a      	cmp	r2, r3
 8013372:	da03      	bge.n	801337c <RegionCommonLinkAdrReqVerifyParams+0xba>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 8013374:	68fb      	ldr	r3, [r7, #12]
 8013376:	7f5b      	ldrb	r3, [r3, #29]
 8013378:	757b      	strb	r3, [r7, #21]
 801337a:	e003      	b.n	8013384 <RegionCommonLinkAdrReqVerifyParams+0xc2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 801337c:	7dfb      	ldrb	r3, [r7, #23]
 801337e:	f023 0304 	bic.w	r3, r3, #4
 8013382:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 8013384:	7dfb      	ldrb	r3, [r7, #23]
 8013386:	2b07      	cmp	r3, #7
 8013388:	d105      	bne.n	8013396 <RegionCommonLinkAdrReqVerifyParams+0xd4>
    {
        if( nbRepetitions == 0 )
 801338a:	f997 3014 	ldrsb.w	r3, [r7, #20]
 801338e:	2b00      	cmp	r3, #0
 8013390:	d101      	bne.n	8013396 <RegionCommonLinkAdrReqVerifyParams+0xd4>
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 8013392:	2301      	movs	r3, #1
 8013394:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 8013396:	68bb      	ldr	r3, [r7, #8]
 8013398:	7dba      	ldrb	r2, [r7, #22]
 801339a:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 801339c:	687b      	ldr	r3, [r7, #4]
 801339e:	7d7a      	ldrb	r2, [r7, #21]
 80133a0:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 80133a2:	7d3a      	ldrb	r2, [r7, #20]
 80133a4:	683b      	ldr	r3, [r7, #0]
 80133a6:	701a      	strb	r2, [r3, #0]

    return status;
 80133a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80133aa:	4618      	mov	r0, r3
 80133ac:	3718      	adds	r7, #24
 80133ae:	46bd      	mov	sp, r7
 80133b0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080133b4 <RegionCommonComputeSymbolTimeLoRa>:

/* ST_WORKAROUND_BEGIN: remove float/double */
uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidth )
{
 80133b4:	b480      	push	{r7}
 80133b6:	b083      	sub	sp, #12
 80133b8:	af00      	add	r7, sp, #0
 80133ba:	4603      	mov	r3, r0
 80133bc:	6039      	str	r1, [r7, #0]
 80133be:	71fb      	strb	r3, [r7, #7]
    return (1000000000UL/bandwidth) * (1 << phyDr);
 80133c0:	4a05      	ldr	r2, [pc, #20]	; (80133d8 <RegionCommonComputeSymbolTimeLoRa+0x24>)
 80133c2:	683b      	ldr	r3, [r7, #0]
 80133c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80133c8:	79fb      	ldrb	r3, [r7, #7]
 80133ca:	fa02 f303 	lsl.w	r3, r2, r3
}
 80133ce:	4618      	mov	r0, r3
 80133d0:	370c      	adds	r7, #12
 80133d2:	46bd      	mov	sp, r7
 80133d4:	bc80      	pop	{r7}
 80133d6:	4770      	bx	lr
 80133d8:	3b9aca00 	.word	0x3b9aca00

080133dc <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDr )
{
 80133dc:	b480      	push	{r7}
 80133de:	b083      	sub	sp, #12
 80133e0:	af00      	add	r7, sp, #0
 80133e2:	4603      	mov	r3, r0
 80133e4:	71fb      	strb	r3, [r7, #7]
    // ((8 * 1000000) / 50);
    return 160000UL;
 80133e6:	4b03      	ldr	r3, [pc, #12]	; (80133f4 <RegionCommonComputeSymbolTimeFsk+0x18>)
}
 80133e8:	4618      	mov	r0, r3
 80133ea:	370c      	adds	r7, #12
 80133ec:	46bd      	mov	sp, r7
 80133ee:	bc80      	pop	{r7}
 80133f0:	4770      	bx	lr
 80133f2:	bf00      	nop
 80133f4:	00027100 	.word	0x00027100

080133f8 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbol, uint8_t minRxSymbols, uint32_t rxError, uint32_t wakeUpTime, uint32_t* windowTimeout, int32_t* windowOffset )
{
 80133f8:	b480      	push	{r7}
 80133fa:	b085      	sub	sp, #20
 80133fc:	af00      	add	r7, sp, #0
 80133fe:	60f8      	str	r0, [r7, #12]
 8013400:	607a      	str	r2, [r7, #4]
 8013402:	603b      	str	r3, [r7, #0]
 8013404:	460b      	mov	r3, r1
 8013406:	72fb      	strb	r3, [r7, #11]
  *windowTimeout = MAX( (uint32_t)2 * minRxSymbols - 8 + DIVC(2 * rxError * 1000000UL, tSymbol ), minRxSymbols);
 8013408:	7afa      	ldrb	r2, [r7, #11]
 801340a:	7afb      	ldrb	r3, [r7, #11]
 801340c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013410:	3b04      	subs	r3, #4
 8013412:	0059      	lsls	r1, r3, #1
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	4817      	ldr	r0, [pc, #92]	; (8013474 <RegionCommonComputeRxWindowParameters+0x7c>)
 8013418:	fb00 f003 	mul.w	r0, r0, r3
 801341c:	68fb      	ldr	r3, [r7, #12]
 801341e:	4403      	add	r3, r0
 8013420:	1e58      	subs	r0, r3, #1
 8013422:	68fb      	ldr	r3, [r7, #12]
 8013424:	fbb0 f3f3 	udiv	r3, r0, r3
 8013428:	440b      	add	r3, r1
 801342a:	429a      	cmp	r2, r3
 801342c:	bf38      	it	cc
 801342e:	461a      	movcc	r2, r3
 8013430:	69bb      	ldr	r3, [r7, #24]
 8013432:	601a      	str	r2, [r3, #0]
  *windowOffset = DIVC((int32_t)(4 * tSymbol - ((*windowTimeout * tSymbol) >> 1)), 1000000L) - 1 - wakeUpTime;
 8013434:	68fb      	ldr	r3, [r7, #12]
 8013436:	009a      	lsls	r2, r3, #2
 8013438:	69bb      	ldr	r3, [r7, #24]
 801343a:	681b      	ldr	r3, [r3, #0]
 801343c:	68f9      	ldr	r1, [r7, #12]
 801343e:	fb01 f303 	mul.w	r3, r1, r3
 8013442:	085b      	lsrs	r3, r3, #1
 8013444:	1ad3      	subs	r3, r2, r3
 8013446:	f503 2374 	add.w	r3, r3, #999424	; 0xf4000
 801344a:	f203 233f 	addw	r3, r3, #575	; 0x23f
 801344e:	4a0a      	ldr	r2, [pc, #40]	; (8013478 <RegionCommonComputeRxWindowParameters+0x80>)
 8013450:	fb82 1203 	smull	r1, r2, r2, r3
 8013454:	1492      	asrs	r2, r2, #18
 8013456:	17db      	asrs	r3, r3, #31
 8013458:	1ad3      	subs	r3, r2, r3
 801345a:	461a      	mov	r2, r3
 801345c:	683b      	ldr	r3, [r7, #0]
 801345e:	1ad3      	subs	r3, r2, r3
 8013460:	3b01      	subs	r3, #1
 8013462:	461a      	mov	r2, r3
 8013464:	69fb      	ldr	r3, [r7, #28]
 8013466:	601a      	str	r2, [r3, #0]
}
 8013468:	bf00      	nop
 801346a:	3714      	adds	r7, #20
 801346c:	46bd      	mov	sp, r7
 801346e:	bc80      	pop	{r7}
 8013470:	4770      	bx	lr
 8013472:	bf00      	nop
 8013474:	001e8480 	.word	0x001e8480
 8013478:	431bde83 	.word	0x431bde83

0801347c <RegionCommonComputeTxPower>:
/* ST_WORKAROUND_END */

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 801347c:	b580      	push	{r7, lr}
 801347e:	b086      	sub	sp, #24
 8013480:	af00      	add	r7, sp, #0
 8013482:	4603      	mov	r3, r0
 8013484:	60b9      	str	r1, [r7, #8]
 8013486:	607a      	str	r2, [r7, #4]
 8013488:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801348a:	2300      	movs	r3, #0
 801348c:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 801348e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013492:	005b      	lsls	r3, r3, #1
 8013494:	4618      	mov	r0, r3
 8013496:	f7ed f999 	bl	80007cc <__aeabi_ui2f>
 801349a:	4603      	mov	r3, r0
 801349c:	4619      	mov	r1, r3
 801349e:	68b8      	ldr	r0, [r7, #8]
 80134a0:	f7ed f8e2 	bl	8000668 <__aeabi_fsub>
 80134a4:	4603      	mov	r3, r0
 80134a6:	6879      	ldr	r1, [r7, #4]
 80134a8:	4618      	mov	r0, r3
 80134aa:	f7ed f8dd 	bl	8000668 <__aeabi_fsub>
 80134ae:	4603      	mov	r3, r0
 80134b0:	4618      	mov	r0, r3
 80134b2:	f7ec ffcd 	bl	8000450 <__aeabi_f2d>
 80134b6:	4602      	mov	r2, r0
 80134b8:	460b      	mov	r3, r1
 80134ba:	4610      	mov	r0, r2
 80134bc:	4619      	mov	r1, r3
 80134be:	f007 f857 	bl	801a570 <floor>
 80134c2:	4602      	mov	r2, r0
 80134c4:	460b      	mov	r3, r1
 80134c6:	4610      	mov	r0, r2
 80134c8:	4619      	mov	r1, r3
 80134ca:	f7ed f8a1 	bl	8000610 <__aeabi_d2iz>
 80134ce:	4603      	mov	r3, r0
 80134d0:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 80134d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80134d6:	4618      	mov	r0, r3
 80134d8:	3718      	adds	r7, #24
 80134da:	46bd      	mov	sp, r7
 80134dc:	bd80      	pop	{r7, pc}

080134de <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 80134de:	b590      	push	{r4, r7, lr}
 80134e0:	b087      	sub	sp, #28
 80134e2:	af00      	add	r7, sp, #0
 80134e4:	60f8      	str	r0, [r7, #12]
 80134e6:	60b9      	str	r1, [r7, #8]
 80134e8:	607a      	str	r2, [r7, #4]
 80134ea:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 80134ec:	2300      	movs	r3, #0
 80134ee:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 80134f0:	2300      	movs	r3, #0
 80134f2:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 80134f4:	2300      	movs	r3, #0
 80134f6:	757b      	strb	r3, [r7, #21]
 80134f8:	2300      	movs	r3, #0
 80134fa:	753b      	strb	r3, [r7, #20]
 80134fc:	e098      	b.n	8013630 <RegionCommonCountNbOfEnabledChannels+0x152>
    {
        for( uint8_t j = 0; j < 16; j++ )
 80134fe:	2300      	movs	r3, #0
 8013500:	74fb      	strb	r3, [r7, #19]
 8013502:	e08b      	b.n	801361c <RegionCommonCountNbOfEnabledChannels+0x13e>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 8013504:	68fb      	ldr	r3, [r7, #12]
 8013506:	685a      	ldr	r2, [r3, #4]
 8013508:	7d3b      	ldrb	r3, [r7, #20]
 801350a:	005b      	lsls	r3, r3, #1
 801350c:	4413      	add	r3, r2
 801350e:	881b      	ldrh	r3, [r3, #0]
 8013510:	461a      	mov	r2, r3
 8013512:	7cfb      	ldrb	r3, [r7, #19]
 8013514:	fa42 f303 	asr.w	r3, r2, r3
 8013518:	f003 0301 	and.w	r3, r3, #1
 801351c:	2b00      	cmp	r3, #0
 801351e:	d07a      	beq.n	8013616 <RegionCommonCountNbOfEnabledChannels+0x138>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 8013520:	68fb      	ldr	r3, [r7, #12]
 8013522:	689a      	ldr	r2, [r3, #8]
 8013524:	7d79      	ldrb	r1, [r7, #21]
 8013526:	7cfb      	ldrb	r3, [r7, #19]
 8013528:	440b      	add	r3, r1
 801352a:	4619      	mov	r1, r3
 801352c:	460b      	mov	r3, r1
 801352e:	005b      	lsls	r3, r3, #1
 8013530:	440b      	add	r3, r1
 8013532:	009b      	lsls	r3, r3, #2
 8013534:	4413      	add	r3, r2
 8013536:	681b      	ldr	r3, [r3, #0]
 8013538:	2b00      	cmp	r3, #0
 801353a:	d067      	beq.n	801360c <RegionCommonCountNbOfEnabledChannels+0x12e>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 801353c:	68fb      	ldr	r3, [r7, #12]
 801353e:	781b      	ldrb	r3, [r3, #0]
 8013540:	f083 0301 	eor.w	r3, r3, #1
 8013544:	b2db      	uxtb	r3, r3
 8013546:	2b00      	cmp	r3, #0
 8013548:	d00d      	beq.n	8013566 <RegionCommonCountNbOfEnabledChannels+0x88>
                    ( countNbOfEnabledChannelsParams->JoinChannels > 0 ) )
 801354a:	68fb      	ldr	r3, [r7, #12]
 801354c:	8a5b      	ldrh	r3, [r3, #18]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 801354e:	2b00      	cmp	r3, #0
 8013550:	d009      	beq.n	8013566 <RegionCommonCountNbOfEnabledChannels+0x88>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels & ( 1 << j ) ) == 0 )
 8013552:	68fb      	ldr	r3, [r7, #12]
 8013554:	8a5b      	ldrh	r3, [r3, #18]
 8013556:	461a      	mov	r2, r3
 8013558:	7cfb      	ldrb	r3, [r7, #19]
 801355a:	fa42 f303 	asr.w	r3, r2, r3
 801355e:	f003 0301 	and.w	r3, r3, #1
 8013562:	2b00      	cmp	r3, #0
 8013564:	d054      	beq.n	8013610 <RegionCommonCountNbOfEnabledChannels+0x132>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8013566:	68fb      	ldr	r3, [r7, #12]
 8013568:	785b      	ldrb	r3, [r3, #1]
 801356a:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 801356c:	68fb      	ldr	r3, [r7, #12]
 801356e:	689a      	ldr	r2, [r3, #8]
 8013570:	7d79      	ldrb	r1, [r7, #21]
 8013572:	7cfb      	ldrb	r3, [r7, #19]
 8013574:	440b      	add	r3, r1
 8013576:	4619      	mov	r1, r3
 8013578:	460b      	mov	r3, r1
 801357a:	005b      	lsls	r3, r3, #1
 801357c:	440b      	add	r3, r1
 801357e:	009b      	lsls	r3, r3, #2
 8013580:	4413      	add	r3, r2
 8013582:	7a1b      	ldrb	r3, [r3, #8]
 8013584:	f343 0303 	sbfx	r3, r3, #0, #4
 8013588:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801358a:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 801358c:	68fb      	ldr	r3, [r7, #12]
 801358e:	689a      	ldr	r2, [r3, #8]
 8013590:	7d79      	ldrb	r1, [r7, #21]
 8013592:	7cfb      	ldrb	r3, [r7, #19]
 8013594:	440b      	add	r3, r1
 8013596:	4619      	mov	r1, r3
 8013598:	460b      	mov	r3, r1
 801359a:	005b      	lsls	r3, r3, #1
 801359c:	440b      	add	r3, r1
 801359e:	009b      	lsls	r3, r3, #2
 80135a0:	4413      	add	r3, r2
 80135a2:	7a1b      	ldrb	r3, [r3, #8]
 80135a4:	f343 1303 	sbfx	r3, r3, #4, #4
 80135a8:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80135aa:	461a      	mov	r2, r3
 80135ac:	4621      	mov	r1, r4
 80135ae:	f7ff fccf 	bl	8012f50 <RegionCommonValueInRange>
 80135b2:	4603      	mov	r3, r0
 80135b4:	2b00      	cmp	r3, #0
 80135b6:	d02d      	beq.n	8013614 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 80135b8:	68fb      	ldr	r3, [r7, #12]
 80135ba:	68da      	ldr	r2, [r3, #12]
 80135bc:	68fb      	ldr	r3, [r7, #12]
 80135be:	6899      	ldr	r1, [r3, #8]
 80135c0:	7d78      	ldrb	r0, [r7, #21]
 80135c2:	7cfb      	ldrb	r3, [r7, #19]
 80135c4:	4403      	add	r3, r0
 80135c6:	4618      	mov	r0, r3
 80135c8:	4603      	mov	r3, r0
 80135ca:	005b      	lsls	r3, r3, #1
 80135cc:	4403      	add	r3, r0
 80135ce:	009b      	lsls	r3, r3, #2
 80135d0:	440b      	add	r3, r1
 80135d2:	7a5b      	ldrb	r3, [r3, #9]
 80135d4:	4619      	mov	r1, r3
 80135d6:	460b      	mov	r3, r1
 80135d8:	009b      	lsls	r3, r3, #2
 80135da:	440b      	add	r3, r1
 80135dc:	009b      	lsls	r3, r3, #2
 80135de:	4413      	add	r3, r2
 80135e0:	7c1b      	ldrb	r3, [r3, #16]
 80135e2:	f083 0301 	eor.w	r3, r3, #1
 80135e6:	b2db      	uxtb	r3, r3
 80135e8:	2b00      	cmp	r3, #0
 80135ea:	d003      	beq.n	80135f4 <RegionCommonCountNbOfEnabledChannels+0x116>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 80135ec:	7dbb      	ldrb	r3, [r7, #22]
 80135ee:	3301      	adds	r3, #1
 80135f0:	75bb      	strb	r3, [r7, #22]
                    continue;
 80135f2:	e010      	b.n	8013616 <RegionCommonCountNbOfEnabledChannels+0x138>
                }
                enabledChannels[nbChannelCount++] = i + j;
 80135f4:	7dfb      	ldrb	r3, [r7, #23]
 80135f6:	1c5a      	adds	r2, r3, #1
 80135f8:	75fa      	strb	r2, [r7, #23]
 80135fa:	461a      	mov	r2, r3
 80135fc:	68bb      	ldr	r3, [r7, #8]
 80135fe:	4413      	add	r3, r2
 8013600:	7d79      	ldrb	r1, [r7, #21]
 8013602:	7cfa      	ldrb	r2, [r7, #19]
 8013604:	440a      	add	r2, r1
 8013606:	b2d2      	uxtb	r2, r2
 8013608:	701a      	strb	r2, [r3, #0]
 801360a:	e004      	b.n	8013616 <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 801360c:	bf00      	nop
 801360e:	e002      	b.n	8013616 <RegionCommonCountNbOfEnabledChannels+0x138>
                        continue;
 8013610:	bf00      	nop
 8013612:	e000      	b.n	8013616 <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 8013614:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 8013616:	7cfb      	ldrb	r3, [r7, #19]
 8013618:	3301      	adds	r3, #1
 801361a:	74fb      	strb	r3, [r7, #19]
 801361c:	7cfb      	ldrb	r3, [r7, #19]
 801361e:	2b0f      	cmp	r3, #15
 8013620:	f67f af70 	bls.w	8013504 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8013624:	7d7b      	ldrb	r3, [r7, #21]
 8013626:	3310      	adds	r3, #16
 8013628:	757b      	strb	r3, [r7, #21]
 801362a:	7d3b      	ldrb	r3, [r7, #20]
 801362c:	3301      	adds	r3, #1
 801362e:	753b      	strb	r3, [r7, #20]
 8013630:	7d7b      	ldrb	r3, [r7, #21]
 8013632:	b29a      	uxth	r2, r3
 8013634:	68fb      	ldr	r3, [r7, #12]
 8013636:	8a1b      	ldrh	r3, [r3, #16]
 8013638:	429a      	cmp	r2, r3
 801363a:	f4ff af60 	bcc.w	80134fe <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	7dfa      	ldrb	r2, [r7, #23]
 8013642:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 8013644:	683b      	ldr	r3, [r7, #0]
 8013646:	7dba      	ldrb	r2, [r7, #22]
 8013648:	701a      	strb	r2, [r3, #0]
}
 801364a:	bf00      	nop
 801364c:	371c      	adds	r7, #28
 801364e:	46bd      	mov	sp, r7
 8013650:	bd90      	pop	{r4, r7, pc}

08013652 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 8013652:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013654:	b08b      	sub	sp, #44	; 0x2c
 8013656:	af04      	add	r7, sp, #16
 8013658:	60f8      	str	r0, [r7, #12]
 801365a:	60b9      	str	r1, [r7, #8]
 801365c:	607a      	str	r2, [r7, #4]
 801365e:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8013660:	68fb      	ldr	r3, [r7, #12]
 8013662:	685b      	ldr	r3, [r3, #4]
 8013664:	4618      	mov	r0, r3
 8013666:	f006 fc39 	bl	8019edc <UTIL_TIMER_GetElapsedTime>
 801366a:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 801366c:	68fb      	ldr	r3, [r7, #12]
 801366e:	681a      	ldr	r2, [r3, #0]
 8013670:	697b      	ldr	r3, [r7, #20]
 8013672:	1ad2      	subs	r2, r2, r3
 8013674:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013676:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 8013678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801367a:	2201      	movs	r2, #1
 801367c:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 801367e:	683b      	ldr	r3, [r7, #0]
 8013680:	2200      	movs	r2, #0
 8013682:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8013684:	68fb      	ldr	r3, [r7, #12]
 8013686:	685b      	ldr	r3, [r3, #4]
 8013688:	2b00      	cmp	r3, #0
 801368a:	d004      	beq.n	8013696 <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 801368c:	68fb      	ldr	r3, [r7, #12]
 801368e:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8013690:	697a      	ldr	r2, [r7, #20]
 8013692:	429a      	cmp	r2, r3
 8013694:	d32b      	bcc.n	80136ee <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 8013696:	68bb      	ldr	r3, [r7, #8]
 8013698:	2200      	movs	r2, #0
 801369a:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 801369c:	68fb      	ldr	r3, [r7, #12]
 801369e:	69db      	ldr	r3, [r3, #28]
 80136a0:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 80136a2:	68fb      	ldr	r3, [r7, #12]
 80136a4:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 80136a6:	68dd      	ldr	r5, [r3, #12]
 80136a8:	68fb      	ldr	r3, [r7, #12]
 80136aa:	7a5e      	ldrb	r6, [r3, #9]
 80136ac:	68fb      	ldr	r3, [r7, #12]
 80136ae:	f893 c008 	ldrb.w	ip, [r3, #8]
 80136b2:	68fb      	ldr	r3, [r7, #12]
 80136b4:	7d1b      	ldrb	r3, [r3, #20]
 80136b6:	68fa      	ldr	r2, [r7, #12]
 80136b8:	6992      	ldr	r2, [r2, #24]
 80136ba:	9203      	str	r2, [sp, #12]
 80136bc:	68fa      	ldr	r2, [r7, #12]
 80136be:	f10d 0e04 	add.w	lr, sp, #4
 80136c2:	320c      	adds	r2, #12
 80136c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80136c8:	e88e 0003 	stmia.w	lr, {r0, r1}
 80136cc:	9300      	str	r3, [sp, #0]
 80136ce:	4663      	mov	r3, ip
 80136d0:	4632      	mov	r2, r6
 80136d2:	4629      	mov	r1, r5
 80136d4:	4620      	mov	r0, r4
 80136d6:	f7ff fd0c 	bl	80130f2 <RegionCommonUpdateBandTimeOff>
 80136da:	4602      	mov	r2, r0
 80136dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80136de:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 80136e0:	68fb      	ldr	r3, [r7, #12]
 80136e2:	69d8      	ldr	r0, [r3, #28]
 80136e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136e6:	683a      	ldr	r2, [r7, #0]
 80136e8:	6879      	ldr	r1, [r7, #4]
 80136ea:	f7ff fef8 	bl	80134de <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 80136ee:	683b      	ldr	r3, [r7, #0]
 80136f0:	781b      	ldrb	r3, [r3, #0]
 80136f2:	2b00      	cmp	r3, #0
 80136f4:	d004      	beq.n	8013700 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 80136f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80136f8:	2200      	movs	r2, #0
 80136fa:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 80136fc:	2300      	movs	r3, #0
 80136fe:	e006      	b.n	801370e <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 8013700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013702:	781b      	ldrb	r3, [r3, #0]
 8013704:	2b00      	cmp	r3, #0
 8013706:	d001      	beq.n	801370c <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8013708:	230b      	movs	r3, #11
 801370a:	e000      	b.n	801370e <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801370c:	230c      	movs	r3, #12
    }
}
 801370e:	4618      	mov	r0, r3
 8013710:	371c      	adds	r7, #28
 8013712:	46bd      	mov	sp, r7
 8013714:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08013718 <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8013718:	b5b0      	push	{r4, r5, r7, lr}
 801371a:	b08c      	sub	sp, #48	; 0x30
 801371c:	af04      	add	r7, sp, #16
 801371e:	4603      	mov	r3, r0
 8013720:	6039      	str	r1, [r7, #0]
 8013722:	71fb      	strb	r3, [r7, #7]
 8013724:	4613      	mov	r3, r2
 8013726:	71bb      	strb	r3, [r7, #6]
    const char *slotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
 8013728:	4b17      	ldr	r3, [pc, #92]	; (8013788 <RegionCommonRxConfigPrint+0x70>)
 801372a:	f107 0408 	add.w	r4, r7, #8
 801372e:	461d      	mov	r5, r3
 8013730:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013732:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013734:	e895 0003 	ldmia.w	r5, {r0, r1}
 8013738:	e884 0003 	stmia.w	r4, {r0, r1}

    if ( rxSlot < RX_SLOT_NONE )
 801373c:	79fb      	ldrb	r3, [r7, #7]
 801373e:	2b05      	cmp	r3, #5
 8013740:	d813      	bhi.n	801376a <RegionCommonRxConfigPrint+0x52>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", slotStrings[rxSlot], frequency, dr );
 8013742:	79fb      	ldrb	r3, [r7, #7]
 8013744:	009b      	lsls	r3, r3, #2
 8013746:	f107 0220 	add.w	r2, r7, #32
 801374a:	4413      	add	r3, r2
 801374c:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8013750:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8013754:	9202      	str	r2, [sp, #8]
 8013756:	683a      	ldr	r2, [r7, #0]
 8013758:	9201      	str	r2, [sp, #4]
 801375a:	9300      	str	r3, [sp, #0]
 801375c:	4b0b      	ldr	r3, [pc, #44]	; (801378c <RegionCommonRxConfigPrint+0x74>)
 801375e:	2201      	movs	r2, #1
 8013760:	2100      	movs	r1, #0
 8013762:	2002      	movs	r0, #2
 8013764:	f005 fc16 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 8013768:	e00a      	b.n	8013780 <RegionCommonRxConfigPrint+0x68>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 801376a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801376e:	9301      	str	r3, [sp, #4]
 8013770:	683b      	ldr	r3, [r7, #0]
 8013772:	9300      	str	r3, [sp, #0]
 8013774:	4b06      	ldr	r3, [pc, #24]	; (8013790 <RegionCommonRxConfigPrint+0x78>)
 8013776:	2201      	movs	r2, #1
 8013778:	2100      	movs	r1, #0
 801377a:	2002      	movs	r0, #2
 801377c:	f005 fc0a 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
}
 8013780:	bf00      	nop
 8013782:	3720      	adds	r7, #32
 8013784:	46bd      	mov	sp, r7
 8013786:	bdb0      	pop	{r4, r5, r7, pc}
 8013788:	0801ae28 	.word	0x0801ae28
 801378c:	0801adec 	.word	0x0801adec
 8013790:	0801ae0c 	.word	0x0801ae0c

08013794 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8013794:	b580      	push	{r7, lr}
 8013796:	b084      	sub	sp, #16
 8013798:	af02      	add	r7, sp, #8
 801379a:	6078      	str	r0, [r7, #4]
 801379c:	460b      	mov	r3, r1
 801379e:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 80137a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80137a4:	9301      	str	r3, [sp, #4]
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	9300      	str	r3, [sp, #0]
 80137aa:	4b05      	ldr	r3, [pc, #20]	; (80137c0 <RegionCommonTxConfigPrint+0x2c>)
 80137ac:	2201      	movs	r2, #1
 80137ae:	2100      	movs	r1, #0
 80137b0:	2002      	movs	r0, #2
 80137b2:	f005 fbef 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
}
 80137b6:	bf00      	nop
 80137b8:	3708      	adds	r7, #8
 80137ba:	46bd      	mov	sp, r7
 80137bc:	bd80      	pop	{r7, pc}
 80137be:	bf00      	nop
 80137c0:	0801ae40 	.word	0x0801ae40

080137c4 <GetNextLowerTxDr>:
 */
static RegionEU868NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 80137c4:	b480      	push	{r7}
 80137c6:	b085      	sub	sp, #20
 80137c8:	af00      	add	r7, sp, #0
 80137ca:	4603      	mov	r3, r0
 80137cc:	460a      	mov	r2, r1
 80137ce:	71fb      	strb	r3, [r7, #7]
 80137d0:	4613      	mov	r3, r2
 80137d2:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 80137d4:	2300      	movs	r3, #0
 80137d6:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 80137d8:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80137dc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80137e0:	429a      	cmp	r2, r3
 80137e2:	d102      	bne.n	80137ea <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 80137e4:	79bb      	ldrb	r3, [r7, #6]
 80137e6:	73fb      	strb	r3, [r7, #15]
 80137e8:	e002      	b.n	80137f0 <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 80137ea:	79fb      	ldrb	r3, [r7, #7]
 80137ec:	3b01      	subs	r3, #1
 80137ee:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 80137f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80137f4:	4618      	mov	r0, r3
 80137f6:	3714      	adds	r7, #20
 80137f8:	46bd      	mov	sp, r7
 80137fa:	bc80      	pop	{r7}
 80137fc:	4770      	bx	lr
	...

08013800 <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 8013800:	b480      	push	{r7}
 8013802:	b083      	sub	sp, #12
 8013804:	af00      	add	r7, sp, #0
 8013806:	6078      	str	r0, [r7, #4]
    switch( BandwidthsEU868[drIndex] )
 8013808:	4a09      	ldr	r2, [pc, #36]	; (8013830 <GetBandwidth+0x30>)
 801380a:	687b      	ldr	r3, [r7, #4]
 801380c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013810:	4a08      	ldr	r2, [pc, #32]	; (8013834 <GetBandwidth+0x34>)
 8013812:	4293      	cmp	r3, r2
 8013814:	d004      	beq.n	8013820 <GetBandwidth+0x20>
 8013816:	4a08      	ldr	r2, [pc, #32]	; (8013838 <GetBandwidth+0x38>)
 8013818:	4293      	cmp	r3, r2
 801381a:	d003      	beq.n	8013824 <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 801381c:	2300      	movs	r3, #0
 801381e:	e002      	b.n	8013826 <GetBandwidth+0x26>
        case 250000:
            return 1;
 8013820:	2301      	movs	r3, #1
 8013822:	e000      	b.n	8013826 <GetBandwidth+0x26>
        case 500000:
            return 2;
 8013824:	2302      	movs	r3, #2
    }
}
 8013826:	4618      	mov	r0, r3
 8013828:	370c      	adds	r7, #12
 801382a:	46bd      	mov	sp, r7
 801382c:	bc80      	pop	{r7}
 801382e:	4770      	bx	lr
 8013830:	0801b430 	.word	0x0801b430
 8013834:	0003d090 	.word	0x0003d090
 8013838:	0007a120 	.word	0x0007a120

0801383c <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 801383c:	b480      	push	{r7}
 801383e:	b085      	sub	sp, #20
 8013840:	af00      	add	r7, sp, #0
 8013842:	603b      	str	r3, [r7, #0]
 8013844:	4603      	mov	r3, r0
 8013846:	71fb      	strb	r3, [r7, #7]
 8013848:	460b      	mov	r3, r1
 801384a:	71bb      	strb	r3, [r7, #6]
 801384c:	4613      	mov	r3, r2
 801384e:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 8013850:	79fb      	ldrb	r3, [r7, #7]
 8013852:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 8013854:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8013858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801385c:	4293      	cmp	r3, r2
 801385e:	bfb8      	it	lt
 8013860:	4613      	movlt	r3, r2
 8013862:	73fb      	strb	r3, [r7, #15]

    return txPowerResult;
 8013864:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013868:	4618      	mov	r0, r3
 801386a:	3714      	adds	r7, #20
 801386c:	46bd      	mov	sp, r7
 801386e:	bc80      	pop	{r7}
 8013870:	4770      	bx	lr
	...

08013874 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 8013874:	b580      	push	{r7, lr}
 8013876:	b082      	sub	sp, #8
 8013878:	af00      	add	r7, sp, #0
 801387a:	6078      	str	r0, [r7, #4]
 801387c:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 801387e:	4b2d      	ldr	r3, [pc, #180]	; (8013934 <VerifyRfFreq+0xc0>)
 8013880:	6a1b      	ldr	r3, [r3, #32]
 8013882:	6878      	ldr	r0, [r7, #4]
 8013884:	4798      	blx	r3
 8013886:	4603      	mov	r3, r0
 8013888:	f083 0301 	eor.w	r3, r3, #1
 801388c:	b2db      	uxtb	r3, r3
 801388e:	2b00      	cmp	r3, #0
 8013890:	d001      	beq.n	8013896 <VerifyRfFreq+0x22>
    {
        return false;
 8013892:	2300      	movs	r3, #0
 8013894:	e04a      	b.n	801392c <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 8013896:	687b      	ldr	r3, [r7, #4]
 8013898:	4a27      	ldr	r2, [pc, #156]	; (8013938 <VerifyRfFreq+0xc4>)
 801389a:	4293      	cmp	r3, r2
 801389c:	d307      	bcc.n	80138ae <VerifyRfFreq+0x3a>
 801389e:	687b      	ldr	r3, [r7, #4]
 80138a0:	4a26      	ldr	r2, [pc, #152]	; (801393c <VerifyRfFreq+0xc8>)
 80138a2:	4293      	cmp	r3, r2
 80138a4:	d803      	bhi.n	80138ae <VerifyRfFreq+0x3a>
    {
        *band = 2;
 80138a6:	683b      	ldr	r3, [r7, #0]
 80138a8:	2202      	movs	r2, #2
 80138aa:	701a      	strb	r2, [r3, #0]
 80138ac:	e03d      	b.n	801392a <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 80138ae:	687b      	ldr	r3, [r7, #4]
 80138b0:	4a22      	ldr	r2, [pc, #136]	; (801393c <VerifyRfFreq+0xc8>)
 80138b2:	4293      	cmp	r3, r2
 80138b4:	d907      	bls.n	80138c6 <VerifyRfFreq+0x52>
 80138b6:	687b      	ldr	r3, [r7, #4]
 80138b8:	4a21      	ldr	r2, [pc, #132]	; (8013940 <VerifyRfFreq+0xcc>)
 80138ba:	4293      	cmp	r3, r2
 80138bc:	d803      	bhi.n	80138c6 <VerifyRfFreq+0x52>
    {
        *band = 0;
 80138be:	683b      	ldr	r3, [r7, #0]
 80138c0:	2200      	movs	r2, #0
 80138c2:	701a      	strb	r2, [r3, #0]
 80138c4:	e031      	b.n	801392a <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	4a1d      	ldr	r2, [pc, #116]	; (8013940 <VerifyRfFreq+0xcc>)
 80138ca:	4293      	cmp	r3, r2
 80138cc:	d907      	bls.n	80138de <VerifyRfFreq+0x6a>
 80138ce:	687b      	ldr	r3, [r7, #4]
 80138d0:	4a1c      	ldr	r2, [pc, #112]	; (8013944 <VerifyRfFreq+0xd0>)
 80138d2:	4293      	cmp	r3, r2
 80138d4:	d803      	bhi.n	80138de <VerifyRfFreq+0x6a>
    {
        *band = 1;
 80138d6:	683b      	ldr	r3, [r7, #0]
 80138d8:	2201      	movs	r2, #1
 80138da:	701a      	strb	r2, [r3, #0]
 80138dc:	e025      	b.n	801392a <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 80138de:	687b      	ldr	r3, [r7, #4]
 80138e0:	4a19      	ldr	r2, [pc, #100]	; (8013948 <VerifyRfFreq+0xd4>)
 80138e2:	4293      	cmp	r3, r2
 80138e4:	d907      	bls.n	80138f6 <VerifyRfFreq+0x82>
 80138e6:	687b      	ldr	r3, [r7, #4]
 80138e8:	4a18      	ldr	r2, [pc, #96]	; (801394c <VerifyRfFreq+0xd8>)
 80138ea:	4293      	cmp	r3, r2
 80138ec:	d803      	bhi.n	80138f6 <VerifyRfFreq+0x82>
    {
        *band = 5;
 80138ee:	683b      	ldr	r3, [r7, #0]
 80138f0:	2205      	movs	r2, #5
 80138f2:	701a      	strb	r2, [r3, #0]
 80138f4:	e019      	b.n	801392a <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 80138f6:	687b      	ldr	r3, [r7, #4]
 80138f8:	4a15      	ldr	r2, [pc, #84]	; (8013950 <VerifyRfFreq+0xdc>)
 80138fa:	4293      	cmp	r3, r2
 80138fc:	d907      	bls.n	801390e <VerifyRfFreq+0x9a>
 80138fe:	687b      	ldr	r3, [r7, #4]
 8013900:	4a14      	ldr	r2, [pc, #80]	; (8013954 <VerifyRfFreq+0xe0>)
 8013902:	4293      	cmp	r3, r2
 8013904:	d803      	bhi.n	801390e <VerifyRfFreq+0x9a>
    {
        *band = 3;
 8013906:	683b      	ldr	r3, [r7, #0]
 8013908:	2203      	movs	r2, #3
 801390a:	701a      	strb	r2, [r3, #0]
 801390c:	e00d      	b.n	801392a <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 801390e:	687b      	ldr	r3, [r7, #4]
 8013910:	4a11      	ldr	r2, [pc, #68]	; (8013958 <VerifyRfFreq+0xe4>)
 8013912:	4293      	cmp	r3, r2
 8013914:	d307      	bcc.n	8013926 <VerifyRfFreq+0xb2>
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	4a10      	ldr	r2, [pc, #64]	; (801395c <VerifyRfFreq+0xe8>)
 801391a:	4293      	cmp	r3, r2
 801391c:	d803      	bhi.n	8013926 <VerifyRfFreq+0xb2>
    {
        *band = 4;
 801391e:	683b      	ldr	r3, [r7, #0]
 8013920:	2204      	movs	r2, #4
 8013922:	701a      	strb	r2, [r3, #0]
 8013924:	e001      	b.n	801392a <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 8013926:	2300      	movs	r3, #0
 8013928:	e000      	b.n	801392c <VerifyRfFreq+0xb8>
    }
    return true;
 801392a:	2301      	movs	r3, #1
}
 801392c:	4618      	mov	r0, r3
 801392e:	3708      	adds	r7, #8
 8013930:	46bd      	mov	sp, r7
 8013932:	bd80      	pop	{r7, pc}
 8013934:	0801b4e4 	.word	0x0801b4e4
 8013938:	337055c0 	.word	0x337055c0
 801393c:	338eda3f 	.word	0x338eda3f
 8013940:	33bca100 	.word	0x33bca100
 8013944:	33c5c8c0 	.word	0x33c5c8c0
 8013948:	33c74f5f 	.word	0x33c74f5f
 801394c:	33cef080 	.word	0x33cef080
 8013950:	33d1fdbf 	.word	0x33d1fdbf
 8013954:	33d5ce50 	.word	0x33d5ce50
 8013958:	33d691a0 	.word	0x33d691a0
 801395c:	33db2580 	.word	0x33db2580

08013960 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8013960:	b590      	push	{r4, r7, lr}
 8013962:	b08b      	sub	sp, #44	; 0x2c
 8013964:	af04      	add	r7, sp, #16
 8013966:	4603      	mov	r3, r0
 8013968:	460a      	mov	r2, r1
 801396a:	71fb      	strb	r3, [r7, #7]
 801396c:	4613      	mov	r3, r2
 801396e:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 8013970:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013974:	4a1f      	ldr	r2, [pc, #124]	; (80139f4 <GetTimeOnAir+0x94>)
 8013976:	5cd3      	ldrb	r3, [r2, r3]
 8013978:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = GetBandwidth( datarate );
 801397a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801397e:	4618      	mov	r0, r3
 8013980:	f7ff ff3e 	bl	8013800 <GetBandwidth>
 8013984:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 8013986:	2300      	movs	r3, #0
 8013988:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 801398a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801398e:	2b07      	cmp	r3, #7
 8013990:	d118      	bne.n	80139c4 <GetTimeOnAir+0x64>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8013992:	4b19      	ldr	r3, [pc, #100]	; (80139f8 <GetTimeOnAir+0x98>)
 8013994:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8013996:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801399a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801399e:	fb02 f303 	mul.w	r3, r2, r3
 80139a2:	4619      	mov	r1, r3
 80139a4:	88bb      	ldrh	r3, [r7, #4]
 80139a6:	b2db      	uxtb	r3, r3
 80139a8:	2201      	movs	r2, #1
 80139aa:	9203      	str	r2, [sp, #12]
 80139ac:	9302      	str	r3, [sp, #8]
 80139ae:	2300      	movs	r3, #0
 80139b0:	9301      	str	r3, [sp, #4]
 80139b2:	2305      	movs	r3, #5
 80139b4:	9300      	str	r3, [sp, #0]
 80139b6:	2300      	movs	r3, #0
 80139b8:	460a      	mov	r2, r1
 80139ba:	68f9      	ldr	r1, [r7, #12]
 80139bc:	2000      	movs	r0, #0
 80139be:	47a0      	blx	r4
 80139c0:	6178      	str	r0, [r7, #20]
 80139c2:	e011      	b.n	80139e8 <GetTimeOnAir+0x88>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 80139c4:	4b0c      	ldr	r3, [pc, #48]	; (80139f8 <GetTimeOnAir+0x98>)
 80139c6:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80139c8:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80139cc:	88bb      	ldrh	r3, [r7, #4]
 80139ce:	b2db      	uxtb	r3, r3
 80139d0:	2101      	movs	r1, #1
 80139d2:	9103      	str	r1, [sp, #12]
 80139d4:	9302      	str	r3, [sp, #8]
 80139d6:	2300      	movs	r3, #0
 80139d8:	9301      	str	r3, [sp, #4]
 80139da:	2308      	movs	r3, #8
 80139dc:	9300      	str	r3, [sp, #0]
 80139de:	2301      	movs	r3, #1
 80139e0:	68f9      	ldr	r1, [r7, #12]
 80139e2:	2001      	movs	r0, #1
 80139e4:	47a0      	blx	r4
 80139e6:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 80139e8:	697b      	ldr	r3, [r7, #20]
}
 80139ea:	4618      	mov	r0, r3
 80139ec:	371c      	adds	r7, #28
 80139ee:	46bd      	mov	sp, r7
 80139f0:	bd90      	pop	{r4, r7, pc}
 80139f2:	bf00      	nop
 80139f4:	0801b428 	.word	0x0801b428
 80139f8:	0801b4e4 	.word	0x0801b4e4

080139fc <RegionEU868GetPhyParam>:

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 80139fc:	b580      	push	{r7, lr}
 80139fe:	b084      	sub	sp, #16
 8013a00:	af00      	add	r7, sp, #0
 8013a02:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8013a04:	2300      	movs	r3, #0
 8013a06:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 8013a08:	687b      	ldr	r3, [r7, #4]
 8013a0a:	781b      	ldrb	r3, [r3, #0]
 8013a0c:	3b01      	subs	r3, #1
 8013a0e:	2b38      	cmp	r3, #56	; 0x38
 8013a10:	f200 810d 	bhi.w	8013c2e <RegionEU868GetPhyParam+0x232>
 8013a14:	a201      	add	r2, pc, #4	; (adr r2, 8013a1c <RegionEU868GetPhyParam+0x20>)
 8013a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013a1a:	bf00      	nop
 8013a1c:	08013b01 	.word	0x08013b01
 8013a20:	08013b07 	.word	0x08013b07
 8013a24:	08013c2f 	.word	0x08013c2f
 8013a28:	08013c2f 	.word	0x08013c2f
 8013a2c:	08013c2f 	.word	0x08013c2f
 8013a30:	08013b0d 	.word	0x08013b0d
 8013a34:	08013c2f 	.word	0x08013c2f
 8013a38:	08013b27 	.word	0x08013b27
 8013a3c:	08013c2f 	.word	0x08013c2f
 8013a40:	08013b2d 	.word	0x08013b2d
 8013a44:	08013b33 	.word	0x08013b33
 8013a48:	08013b39 	.word	0x08013b39
 8013a4c:	08013b3f 	.word	0x08013b3f
 8013a50:	08013b4f 	.word	0x08013b4f
 8013a54:	08013b5f 	.word	0x08013b5f
 8013a58:	08013b65 	.word	0x08013b65
 8013a5c:	08013b6d 	.word	0x08013b6d
 8013a60:	08013b75 	.word	0x08013b75
 8013a64:	08013b7d 	.word	0x08013b7d
 8013a68:	08013b85 	.word	0x08013b85
 8013a6c:	08013b8d 	.word	0x08013b8d
 8013a70:	08013b95 	.word	0x08013b95
 8013a74:	08013ba9 	.word	0x08013ba9
 8013a78:	08013baf 	.word	0x08013baf
 8013a7c:	08013bb5 	.word	0x08013bb5
 8013a80:	08013bbb 	.word	0x08013bbb
 8013a84:	08013bc1 	.word	0x08013bc1
 8013a88:	08013bc7 	.word	0x08013bc7
 8013a8c:	08013bcd 	.word	0x08013bcd
 8013a90:	08013bd3 	.word	0x08013bd3
 8013a94:	08013bd3 	.word	0x08013bd3
 8013a98:	08013bd9 	.word	0x08013bd9
 8013a9c:	08013be1 	.word	0x08013be1
 8013aa0:	08013b13 	.word	0x08013b13
 8013aa4:	08013c2f 	.word	0x08013c2f
 8013aa8:	08013c2f 	.word	0x08013c2f
 8013aac:	08013c2f 	.word	0x08013c2f
 8013ab0:	08013c2f 	.word	0x08013c2f
 8013ab4:	08013c2f 	.word	0x08013c2f
 8013ab8:	08013c2f 	.word	0x08013c2f
 8013abc:	08013c2f 	.word	0x08013c2f
 8013ac0:	08013c2f 	.word	0x08013c2f
 8013ac4:	08013c2f 	.word	0x08013c2f
 8013ac8:	08013c2f 	.word	0x08013c2f
 8013acc:	08013c2f 	.word	0x08013c2f
 8013ad0:	08013c2f 	.word	0x08013c2f
 8013ad4:	08013c2f 	.word	0x08013c2f
 8013ad8:	08013be7 	.word	0x08013be7
 8013adc:	08013bed 	.word	0x08013bed
 8013ae0:	08013bfb 	.word	0x08013bfb
 8013ae4:	08013c2f 	.word	0x08013c2f
 8013ae8:	08013c2f 	.word	0x08013c2f
 8013aec:	08013c01 	.word	0x08013c01
 8013af0:	08013c07 	.word	0x08013c07
 8013af4:	08013c2f 	.word	0x08013c2f
 8013af8:	08013c0d 	.word	0x08013c0d
 8013afc:	08013c1d 	.word	0x08013c1d
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 8013b00:	2300      	movs	r3, #0
 8013b02:	60bb      	str	r3, [r7, #8]
            break;
 8013b04:	e094      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 8013b06:	2300      	movs	r3, #0
 8013b08:	60bb      	str	r3, [r7, #8]
            break;
 8013b0a:	e091      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 8013b0c:	2300      	movs	r3, #0
 8013b0e:	60bb      	str	r3, [r7, #8]
            break;
 8013b10:	e08e      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, EU868_TX_MIN_DATARATE );
 8013b12:	687b      	ldr	r3, [r7, #4]
 8013b14:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013b18:	2100      	movs	r1, #0
 8013b1a:	4618      	mov	r0, r3
 8013b1c:	f7ff fe52 	bl	80137c4 <GetNextLowerTxDr>
 8013b20:	4603      	mov	r3, r0
 8013b22:	60bb      	str	r3, [r7, #8]
            break;
 8013b24:	e084      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 8013b26:	2300      	movs	r3, #0
 8013b28:	60bb      	str	r3, [r7, #8]
            break;
 8013b2a:	e081      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 8013b2c:	2300      	movs	r3, #0
 8013b2e:	60bb      	str	r3, [r7, #8]
            break;
 8013b30:	e07e      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = EU868_ADR_ACK_LIMIT;
 8013b32:	2340      	movs	r3, #64	; 0x40
 8013b34:	60bb      	str	r3, [r7, #8]
            break;
 8013b36:	e07b      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = EU868_ADR_ACK_DELAY;
 8013b38:	2320      	movs	r3, #32
 8013b3a:	60bb      	str	r3, [r7, #8]
            break;
 8013b3c:	e078      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 8013b3e:	687b      	ldr	r3, [r7, #4]
 8013b40:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013b44:	461a      	mov	r2, r3
 8013b46:	4b3e      	ldr	r3, [pc, #248]	; (8013c40 <RegionEU868GetPhyParam+0x244>)
 8013b48:	5c9b      	ldrb	r3, [r3, r2]
 8013b4a:	60bb      	str	r3, [r7, #8]
            break;
 8013b4c:	e070      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 8013b4e:	687b      	ldr	r3, [r7, #4]
 8013b50:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013b54:	461a      	mov	r2, r3
 8013b56:	4b3b      	ldr	r3, [pc, #236]	; (8013c44 <RegionEU868GetPhyParam+0x248>)
 8013b58:	5c9b      	ldrb	r3, [r3, r2]
 8013b5a:	60bb      	str	r3, [r7, #8]
            break;
 8013b5c:	e068      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 8013b5e:	2301      	movs	r3, #1
 8013b60:	60bb      	str	r3, [r7, #8]
            break;
 8013b62:	e065      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 8013b64:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8013b68:	60bb      	str	r3, [r7, #8]
            break;
 8013b6a:	e061      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = EU868_RECEIVE_DELAY1;
 8013b6c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013b70:	60bb      	str	r3, [r7, #8]
            break;
 8013b72:	e05d      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = EU868_RECEIVE_DELAY2;
 8013b74:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8013b78:	60bb      	str	r3, [r7, #8]
            break;
 8013b7a:	e059      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY1;
 8013b7c:	f241 3388 	movw	r3, #5000	; 0x1388
 8013b80:	60bb      	str	r3, [r7, #8]
            break;
 8013b82:	e055      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY2;
 8013b84:	f241 7370 	movw	r3, #6000	; 0x1770
 8013b88:	60bb      	str	r3, [r7, #8]
            break;
 8013b8a:	e051      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = EU868_MAX_FCNT_GAP;
 8013b8c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8013b90:	60bb      	str	r3, [r7, #8]
            break;
 8013b92:	e04d      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( EU868_ACKTIMEOUT + randr( -EU868_ACK_TIMEOUT_RND, EU868_ACK_TIMEOUT_RND ) );
 8013b94:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8013b98:	482b      	ldr	r0, [pc, #172]	; (8013c48 <RegionEU868GetPhyParam+0x24c>)
 8013b9a:	f002 fb27 	bl	80161ec <randr>
 8013b9e:	4603      	mov	r3, r0
 8013ba0:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8013ba4:	60bb      	str	r3, [r7, #8]
            break;
 8013ba6:	e043      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = EU868_DEFAULT_RX1_DR_OFFSET;
 8013ba8:	2300      	movs	r3, #0
 8013baa:	60bb      	str	r3, [r7, #8]
            break;
 8013bac:	e040      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 8013bae:	4b27      	ldr	r3, [pc, #156]	; (8013c4c <RegionEU868GetPhyParam+0x250>)
 8013bb0:	60bb      	str	r3, [r7, #8]
            break;
 8013bb2:	e03d      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 8013bb4:	2300      	movs	r3, #0
 8013bb6:	60bb      	str	r3, [r7, #8]
            break;
 8013bb8:	e03a      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 8013bba:	4b25      	ldr	r3, [pc, #148]	; (8013c50 <RegionEU868GetPhyParam+0x254>)
 8013bbc:	60bb      	str	r3, [r7, #8]
            break;
 8013bbe:	e037      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 8013bc0:	4b24      	ldr	r3, [pc, #144]	; (8013c54 <RegionEU868GetPhyParam+0x258>)
 8013bc2:	60bb      	str	r3, [r7, #8]
            break;
 8013bc4:	e034      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 8013bc6:	2310      	movs	r3, #16
 8013bc8:	60bb      	str	r3, [r7, #8]
            break;
 8013bca:	e031      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 8013bcc:	4b22      	ldr	r3, [pc, #136]	; (8013c58 <RegionEU868GetPhyParam+0x25c>)
 8013bce:	60bb      	str	r3, [r7, #8]
            break;
 8013bd0:	e02e      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 8013bd2:	2300      	movs	r3, #0
 8013bd4:	60bb      	str	r3, [r7, #8]
            break;
 8013bd6:	e02b      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 8013bd8:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8013bdc:	60bb      	str	r3, [r7, #8]
            break;
 8013bde:	e027      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 8013be0:	4b1e      	ldr	r3, [pc, #120]	; (8013c5c <RegionEU868GetPhyParam+0x260>)
 8013be2:	60bb      	str	r3, [r7, #8]
            break;
 8013be4:	e024      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 8013be6:	4b19      	ldr	r3, [pc, #100]	; (8013c4c <RegionEU868GetPhyParam+0x250>)
 8013be8:	60bb      	str	r3, [r7, #8]
            break;
 8013bea:	e021      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 8013bec:	2311      	movs	r3, #17
 8013bee:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 8013bf0:	2302      	movs	r3, #2
 8013bf2:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 8013bf4:	2300      	movs	r3, #0
 8013bf6:	72bb      	strb	r3, [r7, #10]
            break;
 8013bf8:	e01a      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 8013bfa:	2303      	movs	r3, #3
 8013bfc:	60bb      	str	r3, [r7, #8]
            break;
 8013bfe:	e017      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 8013c00:	4b12      	ldr	r3, [pc, #72]	; (8013c4c <RegionEU868GetPhyParam+0x250>)
 8013c02:	60bb      	str	r3, [r7, #8]
            break;
 8013c04:	e014      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 8013c06:	2303      	movs	r3, #3
 8013c08:	60bb      	str	r3, [r7, #8]
            break;
 8013c0a:	e011      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 8013c0c:	687b      	ldr	r3, [r7, #4]
 8013c0e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013c12:	461a      	mov	r2, r3
 8013c14:	4b12      	ldr	r3, [pc, #72]	; (8013c60 <RegionEU868GetPhyParam+0x264>)
 8013c16:	5c9b      	ldrb	r3, [r3, r2]
 8013c18:	60bb      	str	r3, [r7, #8]
            break;
 8013c1a:	e009      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 8013c1c:	687b      	ldr	r3, [r7, #4]
 8013c1e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013c22:	4618      	mov	r0, r3
 8013c24:	f7ff fdec 	bl	8013800 <GetBandwidth>
 8013c28:	4603      	mov	r3, r0
 8013c2a:	60bb      	str	r3, [r7, #8]
            break;
 8013c2c:	e000      	b.n	8013c30 <RegionEU868GetPhyParam+0x234>
        }
        default:
        {
            break;
 8013c2e:	bf00      	nop
        }
    }

    return phyParam;
 8013c30:	68bb      	ldr	r3, [r7, #8]
 8013c32:	60fb      	str	r3, [r7, #12]
 8013c34:	2300      	movs	r3, #0
 8013c36:	68fb      	ldr	r3, [r7, #12]
}
 8013c38:	4618      	mov	r0, r3
 8013c3a:	3710      	adds	r7, #16
 8013c3c:	46bd      	mov	sp, r7
 8013c3e:	bd80      	pop	{r7, pc}
 8013c40:	0801b450 	.word	0x0801b450
 8013c44:	0801b458 	.word	0x0801b458
 8013c48:	fffffc18 	.word	0xfffffc18
 8013c4c:	33d3e608 	.word	0x33d3e608
 8013c50:	20000db8 	.word	0x20000db8
 8013c54:	20000dba 	.word	0x20000dba
 8013c58:	20000c80 	.word	0x20000c80
 8013c5c:	4009999a 	.word	0x4009999a
 8013c60:	0801b428 	.word	0x0801b428

08013c64 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8013c64:	b590      	push	{r4, r7, lr}
 8013c66:	b085      	sub	sp, #20
 8013c68:	af02      	add	r7, sp, #8
 8013c6a:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 8013c6c:	687b      	ldr	r3, [r7, #4]
 8013c6e:	781b      	ldrb	r3, [r3, #0]
 8013c70:	4619      	mov	r1, r3
 8013c72:	4a0f      	ldr	r2, [pc, #60]	; (8013cb0 <RegionEU868SetBandTxDone+0x4c>)
 8013c74:	460b      	mov	r3, r1
 8013c76:	005b      	lsls	r3, r3, #1
 8013c78:	440b      	add	r3, r1
 8013c7a:	009b      	lsls	r3, r3, #2
 8013c7c:	4413      	add	r3, r2
 8013c7e:	3309      	adds	r3, #9
 8013c80:	781b      	ldrb	r3, [r3, #0]
 8013c82:	461a      	mov	r2, r3
 8013c84:	4613      	mov	r3, r2
 8013c86:	009b      	lsls	r3, r3, #2
 8013c88:	4413      	add	r3, r2
 8013c8a:	009b      	lsls	r3, r3, #2
 8013c8c:	33c0      	adds	r3, #192	; 0xc0
 8013c8e:	4a08      	ldr	r2, [pc, #32]	; (8013cb0 <RegionEU868SetBandTxDone+0x4c>)
 8013c90:	1898      	adds	r0, r3, r2
 8013c92:	687b      	ldr	r3, [r7, #4]
 8013c94:	6899      	ldr	r1, [r3, #8]
 8013c96:	687b      	ldr	r3, [r7, #4]
 8013c98:	785c      	ldrb	r4, [r3, #1]
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	691a      	ldr	r2, [r3, #16]
 8013c9e:	9200      	str	r2, [sp, #0]
 8013ca0:	68db      	ldr	r3, [r3, #12]
 8013ca2:	4622      	mov	r2, r4
 8013ca4:	f7ff f9f7 	bl	8013096 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 8013ca8:	bf00      	nop
 8013caa:	370c      	adds	r7, #12
 8013cac:	46bd      	mov	sp, r7
 8013cae:	bd90      	pop	{r4, r7, pc}
 8013cb0:	20000c80 	.word	0x20000c80

08013cb4 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 8013cb4:	b580      	push	{r7, lr}
 8013cb6:	b0aa      	sub	sp, #168	; 0xa8
 8013cb8:	af00      	add	r7, sp, #0
 8013cba:	6078      	str	r0, [r7, #4]
    Band_t bands[EU868_MAX_NB_BANDS] =
 8013cbc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8013cc0:	2278      	movs	r2, #120	; 0x78
 8013cc2:	2100      	movs	r1, #0
 8013cc4:	4618      	mov	r0, r3
 8013cc6:	f006 fc49 	bl	801a55c <memset>
 8013cca:	2364      	movs	r3, #100	; 0x64
 8013ccc:	863b      	strh	r3, [r7, #48]	; 0x30
 8013cce:	2364      	movs	r3, #100	; 0x64
 8013cd0:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8013cd4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013cd8:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 8013cdc:	230a      	movs	r3, #10
 8013cde:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 8013ce2:	2364      	movs	r3, #100	; 0x64
 8013ce4:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 8013ce8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013cec:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	791b      	ldrb	r3, [r3, #4]
 8013cf4:	2b03      	cmp	r3, #3
 8013cf6:	d855      	bhi.n	8013da4 <RegionEU868InitDefaults+0xf0>
 8013cf8:	a201      	add	r2, pc, #4	; (adr r2, 8013d00 <RegionEU868InitDefaults+0x4c>)
 8013cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013cfe:	bf00      	nop
 8013d00:	08013d11 	.word	0x08013d11
 8013d04:	08013d55 	.word	0x08013d55
 8013d08:	08013d73 	.word	0x08013d73
 8013d0c:	08013d8b 	.word	0x08013d8b
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 8013d10:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8013d14:	2278      	movs	r2, #120	; 0x78
 8013d16:	4619      	mov	r1, r3
 8013d18:	4826      	ldr	r0, [pc, #152]	; (8013db4 <RegionEU868InitDefaults+0x100>)
 8013d1a:	f002 fa7e 	bl	801621a <memcpy1>

            // Default channels
            NvmCtx.Channels[0] = ( ChannelParams_t ) EU868_LC1;
 8013d1e:	4b26      	ldr	r3, [pc, #152]	; (8013db8 <RegionEU868InitDefaults+0x104>)
 8013d20:	4a26      	ldr	r2, [pc, #152]	; (8013dbc <RegionEU868InitDefaults+0x108>)
 8013d22:	ca07      	ldmia	r2, {r0, r1, r2}
 8013d24:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[1] = ( ChannelParams_t ) EU868_LC2;
 8013d28:	4b23      	ldr	r3, [pc, #140]	; (8013db8 <RegionEU868InitDefaults+0x104>)
 8013d2a:	4a25      	ldr	r2, [pc, #148]	; (8013dc0 <RegionEU868InitDefaults+0x10c>)
 8013d2c:	330c      	adds	r3, #12
 8013d2e:	ca07      	ldmia	r2, {r0, r1, r2}
 8013d30:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[2] = ( ChannelParams_t ) EU868_LC3;
 8013d34:	4b20      	ldr	r3, [pc, #128]	; (8013db8 <RegionEU868InitDefaults+0x104>)
 8013d36:	4a23      	ldr	r2, [pc, #140]	; (8013dc4 <RegionEU868InitDefaults+0x110>)
 8013d38:	3318      	adds	r3, #24
 8013d3a:	ca07      	ldmia	r2, {r0, r1, r2}
 8013d3c:	e883 0007 	stmia.w	r3, {r0, r1, r2}

            // Default ChannelsMask
            NvmCtx.ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 8013d40:	4b1d      	ldr	r3, [pc, #116]	; (8013db8 <RegionEU868InitDefaults+0x104>)
 8013d42:	2207      	movs	r2, #7
 8013d44:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a

            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8013d48:	2201      	movs	r2, #1
 8013d4a:	491f      	ldr	r1, [pc, #124]	; (8013dc8 <RegionEU868InitDefaults+0x114>)
 8013d4c:	481f      	ldr	r0, [pc, #124]	; (8013dcc <RegionEU868InitDefaults+0x118>)
 8013d4e:	f7ff f97c 	bl	801304a <RegionCommonChanMaskCopy>
            break;
 8013d52:	e02a      	b.n	8013daa <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_RESET_TO_DEFAULT_CHANNELS:
        {
            // Reset Channels Rx1Frequency to default 0
            NvmCtx.Channels[0].Rx1Frequency = 0;
 8013d54:	4b18      	ldr	r3, [pc, #96]	; (8013db8 <RegionEU868InitDefaults+0x104>)
 8013d56:	2200      	movs	r2, #0
 8013d58:	605a      	str	r2, [r3, #4]
            NvmCtx.Channels[1].Rx1Frequency = 0;
 8013d5a:	4b17      	ldr	r3, [pc, #92]	; (8013db8 <RegionEU868InitDefaults+0x104>)
 8013d5c:	2200      	movs	r2, #0
 8013d5e:	611a      	str	r2, [r3, #16]
            NvmCtx.Channels[2].Rx1Frequency = 0;
 8013d60:	4b15      	ldr	r3, [pc, #84]	; (8013db8 <RegionEU868InitDefaults+0x104>)
 8013d62:	2200      	movs	r2, #0
 8013d64:	61da      	str	r2, [r3, #28]
            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8013d66:	2201      	movs	r2, #1
 8013d68:	4917      	ldr	r1, [pc, #92]	; (8013dc8 <RegionEU868InitDefaults+0x114>)
 8013d6a:	4818      	ldr	r0, [pc, #96]	; (8013dcc <RegionEU868InitDefaults+0x118>)
 8013d6c:	f7ff f96d 	bl	801304a <RegionCommonChanMaskCopy>
            break;
 8013d70:	e01b      	b.n	8013daa <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Restore channels default mask
            NvmCtx.ChannelsMask[0] |= NvmCtx.ChannelsDefaultMask[0];
 8013d72:	4b11      	ldr	r3, [pc, #68]	; (8013db8 <RegionEU868InitDefaults+0x104>)
 8013d74:	f8b3 2138 	ldrh.w	r2, [r3, #312]	; 0x138
 8013d78:	4b0f      	ldr	r3, [pc, #60]	; (8013db8 <RegionEU868InitDefaults+0x104>)
 8013d7a:	f8b3 313a 	ldrh.w	r3, [r3, #314]	; 0x13a
 8013d7e:	4313      	orrs	r3, r2
 8013d80:	b29a      	uxth	r2, r3
 8013d82:	4b0d      	ldr	r3, [pc, #52]	; (8013db8 <RegionEU868InitDefaults+0x104>)
 8013d84:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
            break;
 8013d88:	e00f      	b.n	8013daa <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 8013d8a:	687b      	ldr	r3, [r7, #4]
 8013d8c:	681b      	ldr	r3, [r3, #0]
 8013d8e:	2b00      	cmp	r3, #0
 8013d90:	d00a      	beq.n	8013da8 <RegionEU868InitDefaults+0xf4>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 8013d92:	687b      	ldr	r3, [r7, #4]
 8013d94:	681b      	ldr	r3, [r3, #0]
 8013d96:	f44f 729e 	mov.w	r2, #316	; 0x13c
 8013d9a:	4619      	mov	r1, r3
 8013d9c:	4806      	ldr	r0, [pc, #24]	; (8013db8 <RegionEU868InitDefaults+0x104>)
 8013d9e:	f002 fa3c 	bl	801621a <memcpy1>
            }
            break;
 8013da2:	e001      	b.n	8013da8 <RegionEU868InitDefaults+0xf4>
        }
        default:
        {
            break;
 8013da4:	bf00      	nop
 8013da6:	e000      	b.n	8013daa <RegionEU868InitDefaults+0xf6>
            break;
 8013da8:	bf00      	nop
        }
    }
}
 8013daa:	bf00      	nop
 8013dac:	37a8      	adds	r7, #168	; 0xa8
 8013dae:	46bd      	mov	sp, r7
 8013db0:	bd80      	pop	{r7, pc}
 8013db2:	bf00      	nop
 8013db4:	20000d40 	.word	0x20000d40
 8013db8:	20000c80 	.word	0x20000c80
 8013dbc:	0801ae5c 	.word	0x0801ae5c
 8013dc0:	0801ae68 	.word	0x0801ae68
 8013dc4:	0801ae74 	.word	0x0801ae74
 8013dc8:	20000dba 	.word	0x20000dba
 8013dcc:	20000db8 	.word	0x20000db8

08013dd0 <RegionEU868GetNvmCtx>:

void* RegionEU868GetNvmCtx( GetNvmCtxParams_t* params )
{
 8013dd0:	b480      	push	{r7}
 8013dd2:	b083      	sub	sp, #12
 8013dd4:	af00      	add	r7, sp, #0
 8013dd6:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionEU868NvmCtx_t );
 8013dd8:	687b      	ldr	r3, [r7, #4]
 8013dda:	f44f 729e 	mov.w	r2, #316	; 0x13c
 8013dde:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 8013de0:	4b02      	ldr	r3, [pc, #8]	; (8013dec <RegionEU868GetNvmCtx+0x1c>)
}
 8013de2:	4618      	mov	r0, r3
 8013de4:	370c      	adds	r7, #12
 8013de6:	46bd      	mov	sp, r7
 8013de8:	bc80      	pop	{r7}
 8013dea:	4770      	bx	lr
 8013dec:	20000c80 	.word	0x20000c80

08013df0 <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8013df0:	b580      	push	{r7, lr}
 8013df2:	b084      	sub	sp, #16
 8013df4:	af00      	add	r7, sp, #0
 8013df6:	6078      	str	r0, [r7, #4]
 8013df8:	460b      	mov	r3, r1
 8013dfa:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 8013dfc:	78fb      	ldrb	r3, [r7, #3]
 8013dfe:	2b0f      	cmp	r3, #15
 8013e00:	d86c      	bhi.n	8013edc <RegionEU868Verify+0xec>
 8013e02:	a201      	add	r2, pc, #4	; (adr r2, 8013e08 <RegionEU868Verify+0x18>)
 8013e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013e08:	08013e49 	.word	0x08013e49
 8013e0c:	08013edd 	.word	0x08013edd
 8013e10:	08013edd 	.word	0x08013edd
 8013e14:	08013edd 	.word	0x08013edd
 8013e18:	08013edd 	.word	0x08013edd
 8013e1c:	08013e61 	.word	0x08013e61
 8013e20:	08013e7f 	.word	0x08013e7f
 8013e24:	08013e9d 	.word	0x08013e9d
 8013e28:	08013edd 	.word	0x08013edd
 8013e2c:	08013ebb 	.word	0x08013ebb
 8013e30:	08013ebb 	.word	0x08013ebb
 8013e34:	08013edd 	.word	0x08013edd
 8013e38:	08013edd 	.word	0x08013edd
 8013e3c:	08013edd 	.word	0x08013edd
 8013e40:	08013edd 	.word	0x08013edd
 8013e44:	08013ed9 	.word	0x08013ed9
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 8013e48:	2300      	movs	r3, #0
 8013e4a:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 8013e4c:	687b      	ldr	r3, [r7, #4]
 8013e4e:	681b      	ldr	r3, [r3, #0]
 8013e50:	f107 020f 	add.w	r2, r7, #15
 8013e54:	4611      	mov	r1, r2
 8013e56:	4618      	mov	r0, r3
 8013e58:	f7ff fd0c 	bl	8013874 <VerifyRfFreq>
 8013e5c:	4603      	mov	r3, r0
 8013e5e:	e03e      	b.n	8013ede <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	f993 3000 	ldrsb.w	r3, [r3]
 8013e66:	2207      	movs	r2, #7
 8013e68:	2100      	movs	r1, #0
 8013e6a:	4618      	mov	r0, r3
 8013e6c:	f7ff f870 	bl	8012f50 <RegionCommonValueInRange>
 8013e70:	4603      	mov	r3, r0
 8013e72:	2b00      	cmp	r3, #0
 8013e74:	bf14      	ite	ne
 8013e76:	2301      	movne	r3, #1
 8013e78:	2300      	moveq	r3, #0
 8013e7a:	b2db      	uxtb	r3, r3
 8013e7c:	e02f      	b.n	8013ede <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8013e7e:	687b      	ldr	r3, [r7, #4]
 8013e80:	f993 3000 	ldrsb.w	r3, [r3]
 8013e84:	2205      	movs	r2, #5
 8013e86:	2100      	movs	r1, #0
 8013e88:	4618      	mov	r0, r3
 8013e8a:	f7ff f861 	bl	8012f50 <RegionCommonValueInRange>
 8013e8e:	4603      	mov	r3, r0
 8013e90:	2b00      	cmp	r3, #0
 8013e92:	bf14      	ite	ne
 8013e94:	2301      	movne	r3, #1
 8013e96:	2300      	moveq	r3, #0
 8013e98:	b2db      	uxtb	r3, r3
 8013e9a:	e020      	b.n	8013ede <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 8013e9c:	687b      	ldr	r3, [r7, #4]
 8013e9e:	f993 3000 	ldrsb.w	r3, [r3]
 8013ea2:	2207      	movs	r2, #7
 8013ea4:	2100      	movs	r1, #0
 8013ea6:	4618      	mov	r0, r3
 8013ea8:	f7ff f852 	bl	8012f50 <RegionCommonValueInRange>
 8013eac:	4603      	mov	r3, r0
 8013eae:	2b00      	cmp	r3, #0
 8013eb0:	bf14      	ite	ne
 8013eb2:	2301      	movne	r3, #1
 8013eb4:	2300      	moveq	r3, #0
 8013eb6:	b2db      	uxtb	r3, r3
 8013eb8:	e011      	b.n	8013ede <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	f993 3000 	ldrsb.w	r3, [r3]
 8013ec0:	2207      	movs	r2, #7
 8013ec2:	2100      	movs	r1, #0
 8013ec4:	4618      	mov	r0, r3
 8013ec6:	f7ff f843 	bl	8012f50 <RegionCommonValueInRange>
 8013eca:	4603      	mov	r3, r0
 8013ecc:	2b00      	cmp	r3, #0
 8013ece:	bf14      	ite	ne
 8013ed0:	2301      	movne	r3, #1
 8013ed2:	2300      	moveq	r3, #0
 8013ed4:	b2db      	uxtb	r3, r3
 8013ed6:	e002      	b.n	8013ede <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 8013ed8:	2301      	movs	r3, #1
 8013eda:	e000      	b.n	8013ede <RegionEU868Verify+0xee>
        }
        default:
            return false;
 8013edc:	2300      	movs	r3, #0
    }
}
 8013ede:	4618      	mov	r0, r3
 8013ee0:	3710      	adds	r7, #16
 8013ee2:	46bd      	mov	sp, r7
 8013ee4:	bd80      	pop	{r7, pc}
 8013ee6:	bf00      	nop

08013ee8 <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8013ee8:	b580      	push	{r7, lr}
 8013eea:	b08a      	sub	sp, #40	; 0x28
 8013eec:	af00      	add	r7, sp, #0
 8013eee:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8013ef0:	2350      	movs	r3, #80	; 0x50
 8013ef2:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 8013ef6:	687b      	ldr	r3, [r7, #4]
 8013ef8:	791b      	ldrb	r3, [r3, #4]
 8013efa:	2b10      	cmp	r3, #16
 8013efc:	d162      	bne.n	8013fc4 <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	681b      	ldr	r3, [r3, #0]
 8013f02:	330f      	adds	r3, #15
 8013f04:	781b      	ldrb	r3, [r3, #0]
 8013f06:	2b00      	cmp	r3, #0
 8013f08:	d15e      	bne.n	8013fc8 <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8013f0a:	2300      	movs	r3, #0
 8013f0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013f10:	2303      	movs	r3, #3
 8013f12:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8013f16:	e050      	b.n	8013fba <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 8013f18:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013f1c:	2b07      	cmp	r3, #7
 8013f1e:	d824      	bhi.n	8013f6a <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	681a      	ldr	r2, [r3, #0]
 8013f24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013f28:	4413      	add	r3, r2
 8013f2a:	781b      	ldrb	r3, [r3, #0]
 8013f2c:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 8013f2e:	69ba      	ldr	r2, [r7, #24]
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	6819      	ldr	r1, [r3, #0]
 8013f34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013f38:	3301      	adds	r3, #1
 8013f3a:	440b      	add	r3, r1
 8013f3c:	781b      	ldrb	r3, [r3, #0]
 8013f3e:	021b      	lsls	r3, r3, #8
 8013f40:	4313      	orrs	r3, r2
 8013f42:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 8013f44:	69ba      	ldr	r2, [r7, #24]
 8013f46:	687b      	ldr	r3, [r7, #4]
 8013f48:	6819      	ldr	r1, [r3, #0]
 8013f4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013f4e:	3302      	adds	r3, #2
 8013f50:	440b      	add	r3, r1
 8013f52:	781b      	ldrb	r3, [r3, #0]
 8013f54:	041b      	lsls	r3, r3, #16
 8013f56:	4313      	orrs	r3, r2
 8013f58:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 8013f5a:	69bb      	ldr	r3, [r7, #24]
 8013f5c:	2264      	movs	r2, #100	; 0x64
 8013f5e:	fb02 f303 	mul.w	r3, r2, r3
 8013f62:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 8013f64:	2300      	movs	r3, #0
 8013f66:	61fb      	str	r3, [r7, #28]
 8013f68:	e006      	b.n	8013f78 <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 8013f6a:	2300      	movs	r3, #0
 8013f6c:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 8013f6e:	2300      	movs	r3, #0
 8013f70:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 8013f74:	2300      	movs	r3, #0
 8013f76:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 8013f78:	69bb      	ldr	r3, [r7, #24]
 8013f7a:	2b00      	cmp	r3, #0
 8013f7c:	d00b      	beq.n	8013f96 <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 8013f7e:	f107 0318 	add.w	r3, r7, #24
 8013f82:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 8013f84:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013f88:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 8013f8a:	f107 0310 	add.w	r3, r7, #16
 8013f8e:	4618      	mov	r0, r3
 8013f90:	f000 fcec 	bl	801496c <RegionEU868ChannelAdd>
 8013f94:	e007      	b.n	8013fa6 <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 8013f96:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013f9a:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 8013f9c:	f107 030c 	add.w	r3, r7, #12
 8013fa0:	4618      	mov	r0, r3
 8013fa2:	f000 fd81 	bl	8014aa8 <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8013fa6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013faa:	3303      	adds	r3, #3
 8013fac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013fb0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013fb4:	3301      	adds	r3, #1
 8013fb6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8013fba:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013fbe:	2b0f      	cmp	r3, #15
 8013fc0:	d9aa      	bls.n	8013f18 <RegionEU868ApplyCFList+0x30>
 8013fc2:	e002      	b.n	8013fca <RegionEU868ApplyCFList+0xe2>
        return;
 8013fc4:	bf00      	nop
 8013fc6:	e000      	b.n	8013fca <RegionEU868ApplyCFList+0xe2>
        return;
 8013fc8:	bf00      	nop
        }
    }
}
 8013fca:	3728      	adds	r7, #40	; 0x28
 8013fcc:	46bd      	mov	sp, r7
 8013fce:	bd80      	pop	{r7, pc}

08013fd0 <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8013fd0:	b580      	push	{r7, lr}
 8013fd2:	b082      	sub	sp, #8
 8013fd4:	af00      	add	r7, sp, #0
 8013fd6:	6078      	str	r0, [r7, #4]
    switch( chanMaskSet->ChannelsMaskType )
 8013fd8:	687b      	ldr	r3, [r7, #4]
 8013fda:	791b      	ldrb	r3, [r3, #4]
 8013fdc:	2b00      	cmp	r3, #0
 8013fde:	d002      	beq.n	8013fe6 <RegionEU868ChanMaskSet+0x16>
 8013fe0:	2b01      	cmp	r3, #1
 8013fe2:	d008      	beq.n	8013ff6 <RegionEU868ChanMaskSet+0x26>
 8013fe4:	e00f      	b.n	8014006 <RegionEU868ChanMaskSet+0x36>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, 1 );
 8013fe6:	687b      	ldr	r3, [r7, #4]
 8013fe8:	681b      	ldr	r3, [r3, #0]
 8013fea:	2201      	movs	r2, #1
 8013fec:	4619      	mov	r1, r3
 8013fee:	4809      	ldr	r0, [pc, #36]	; (8014014 <RegionEU868ChanMaskSet+0x44>)
 8013ff0:	f7ff f82b 	bl	801304a <RegionCommonChanMaskCopy>
            break;
 8013ff4:	e009      	b.n	801400a <RegionEU868ChanMaskSet+0x3a>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 1 );
 8013ff6:	687b      	ldr	r3, [r7, #4]
 8013ff8:	681b      	ldr	r3, [r3, #0]
 8013ffa:	2201      	movs	r2, #1
 8013ffc:	4619      	mov	r1, r3
 8013ffe:	4806      	ldr	r0, [pc, #24]	; (8014018 <RegionEU868ChanMaskSet+0x48>)
 8014000:	f7ff f823 	bl	801304a <RegionCommonChanMaskCopy>
            break;
 8014004:	e001      	b.n	801400a <RegionEU868ChanMaskSet+0x3a>
        }
        default:
            return false;
 8014006:	2300      	movs	r3, #0
 8014008:	e000      	b.n	801400c <RegionEU868ChanMaskSet+0x3c>
    }
    return true;
 801400a:	2301      	movs	r3, #1
}
 801400c:	4618      	mov	r0, r3
 801400e:	3708      	adds	r7, #8
 8014010:	46bd      	mov	sp, r7
 8014012:	bd80      	pop	{r7, pc}
 8014014:	20000db8 	.word	0x20000db8
 8014018:	20000dba 	.word	0x20000dba

0801401c <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801401c:	b580      	push	{r7, lr}
 801401e:	b088      	sub	sp, #32
 8014020:	af02      	add	r7, sp, #8
 8014022:	60ba      	str	r2, [r7, #8]
 8014024:	607b      	str	r3, [r7, #4]
 8014026:	4603      	mov	r3, r0
 8014028:	73fb      	strb	r3, [r7, #15]
 801402a:	460b      	mov	r3, r1
 801402c:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 801402e:	2300      	movs	r3, #0
 8014030:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 8014032:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014036:	2b07      	cmp	r3, #7
 8014038:	bfa8      	it	ge
 801403a:	2307      	movge	r3, #7
 801403c:	b25a      	sxtb	r2, r3
 801403e:	687b      	ldr	r3, [r7, #4]
 8014040:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 8014042:	687b      	ldr	r3, [r7, #4]
 8014044:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014048:	4618      	mov	r0, r3
 801404a:	f7ff fbd9 	bl	8013800 <GetBandwidth>
 801404e:	4603      	mov	r3, r0
 8014050:	b2da      	uxtb	r2, r3
 8014052:	687b      	ldr	r3, [r7, #4]
 8014054:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801405c:	2b07      	cmp	r3, #7
 801405e:	d10a      	bne.n	8014076 <RegionEU868ComputeRxWindowParameters+0x5a>
    { // FSK
        tSymbol = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 8014060:	687b      	ldr	r3, [r7, #4]
 8014062:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014066:	461a      	mov	r2, r3
 8014068:	4b15      	ldr	r3, [pc, #84]	; (80140c0 <RegionEU868ComputeRxWindowParameters+0xa4>)
 801406a:	5c9b      	ldrb	r3, [r3, r2]
 801406c:	4618      	mov	r0, r3
 801406e:	f7ff f9b5 	bl	80133dc <RegionCommonComputeSymbolTimeFsk>
 8014072:	6178      	str	r0, [r7, #20]
 8014074:	e011      	b.n	801409a <RegionEU868ComputeRxWindowParameters+0x7e>
    }
    else
    { // LoRa
        tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 8014076:	687b      	ldr	r3, [r7, #4]
 8014078:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801407c:	461a      	mov	r2, r3
 801407e:	4b10      	ldr	r3, [pc, #64]	; (80140c0 <RegionEU868ComputeRxWindowParameters+0xa4>)
 8014080:	5c9a      	ldrb	r2, [r3, r2]
 8014082:	687b      	ldr	r3, [r7, #4]
 8014084:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014088:	4619      	mov	r1, r3
 801408a:	4b0e      	ldr	r3, [pc, #56]	; (80140c4 <RegionEU868ComputeRxWindowParameters+0xa8>)
 801408c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014090:	4619      	mov	r1, r3
 8014092:	4610      	mov	r0, r2
 8014094:	f7ff f98e 	bl	80133b4 <RegionCommonComputeSymbolTimeLoRa>
 8014098:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801409a:	4b0b      	ldr	r3, [pc, #44]	; (80140c8 <RegionEU868ComputeRxWindowParameters+0xac>)
 801409c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801409e:	4798      	blx	r3
 80140a0:	687b      	ldr	r3, [r7, #4]
 80140a2:	3308      	adds	r3, #8
 80140a4:	687a      	ldr	r2, [r7, #4]
 80140a6:	320c      	adds	r2, #12
 80140a8:	7bb9      	ldrb	r1, [r7, #14]
 80140aa:	9201      	str	r2, [sp, #4]
 80140ac:	9300      	str	r3, [sp, #0]
 80140ae:	4603      	mov	r3, r0
 80140b0:	68ba      	ldr	r2, [r7, #8]
 80140b2:	6978      	ldr	r0, [r7, #20]
 80140b4:	f7ff f9a0 	bl	80133f8 <RegionCommonComputeRxWindowParameters>
}
 80140b8:	bf00      	nop
 80140ba:	3718      	adds	r7, #24
 80140bc:	46bd      	mov	sp, r7
 80140be:	bd80      	pop	{r7, pc}
 80140c0:	0801b428 	.word	0x0801b428
 80140c4:	0801b430 	.word	0x0801b430
 80140c8:	0801b4e4 	.word	0x0801b4e4

080140cc <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 80140cc:	b5b0      	push	{r4, r5, r7, lr}
 80140ce:	b090      	sub	sp, #64	; 0x40
 80140d0:	af0a      	add	r7, sp, #40	; 0x28
 80140d2:	6078      	str	r0, [r7, #4]
 80140d4:	6039      	str	r1, [r7, #0]
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 80140d6:	687b      	ldr	r3, [r7, #4]
 80140d8:	785b      	ldrb	r3, [r3, #1]
 80140da:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 80140dc:	2300      	movs	r3, #0
 80140de:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 80140e0:	2300      	movs	r3, #0
 80140e2:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 80140e4:	687b      	ldr	r3, [r7, #4]
 80140e6:	685b      	ldr	r3, [r3, #4]
 80140e8:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 80140ea:	4b59      	ldr	r3, [pc, #356]	; (8014250 <RegionEU868RxConfig+0x184>)
 80140ec:	685b      	ldr	r3, [r3, #4]
 80140ee:	4798      	blx	r3
 80140f0:	4603      	mov	r3, r0
 80140f2:	2b00      	cmp	r3, #0
 80140f4:	d001      	beq.n	80140fa <RegionEU868RxConfig+0x2e>
    {
        return false;
 80140f6:	2300      	movs	r3, #0
 80140f8:	e0a5      	b.n	8014246 <RegionEU868RxConfig+0x17a>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 80140fa:	687b      	ldr	r3, [r7, #4]
 80140fc:	7cdb      	ldrb	r3, [r3, #19]
 80140fe:	2b00      	cmp	r3, #0
 8014100:	d123      	bne.n	801414a <RegionEU868RxConfig+0x7e>
    {
        // Apply window 1 frequency
        frequency = NvmCtx.Channels[rxConfig->Channel].Frequency;
 8014102:	687b      	ldr	r3, [r7, #4]
 8014104:	781b      	ldrb	r3, [r3, #0]
 8014106:	4619      	mov	r1, r3
 8014108:	4a52      	ldr	r2, [pc, #328]	; (8014254 <RegionEU868RxConfig+0x188>)
 801410a:	460b      	mov	r3, r1
 801410c:	005b      	lsls	r3, r3, #1
 801410e:	440b      	add	r3, r1
 8014110:	009b      	lsls	r3, r3, #2
 8014112:	4413      	add	r3, r2
 8014114:	681b      	ldr	r3, [r3, #0]
 8014116:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( NvmCtx.Channels[rxConfig->Channel].Rx1Frequency != 0 )
 8014118:	687b      	ldr	r3, [r7, #4]
 801411a:	781b      	ldrb	r3, [r3, #0]
 801411c:	4619      	mov	r1, r3
 801411e:	4a4d      	ldr	r2, [pc, #308]	; (8014254 <RegionEU868RxConfig+0x188>)
 8014120:	460b      	mov	r3, r1
 8014122:	005b      	lsls	r3, r3, #1
 8014124:	440b      	add	r3, r1
 8014126:	009b      	lsls	r3, r3, #2
 8014128:	4413      	add	r3, r2
 801412a:	3304      	adds	r3, #4
 801412c:	681b      	ldr	r3, [r3, #0]
 801412e:	2b00      	cmp	r3, #0
 8014130:	d00b      	beq.n	801414a <RegionEU868RxConfig+0x7e>
        {
            frequency = NvmCtx.Channels[rxConfig->Channel].Rx1Frequency;
 8014132:	687b      	ldr	r3, [r7, #4]
 8014134:	781b      	ldrb	r3, [r3, #0]
 8014136:	4619      	mov	r1, r3
 8014138:	4a46      	ldr	r2, [pc, #280]	; (8014254 <RegionEU868RxConfig+0x188>)
 801413a:	460b      	mov	r3, r1
 801413c:	005b      	lsls	r3, r3, #1
 801413e:	440b      	add	r3, r1
 8014140:	009b      	lsls	r3, r3, #2
 8014142:	4413      	add	r3, r2
 8014144:	3304      	adds	r3, #4
 8014146:	681b      	ldr	r3, [r3, #0]
 8014148:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 801414a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801414e:	4a42      	ldr	r2, [pc, #264]	; (8014258 <RegionEU868RxConfig+0x18c>)
 8014150:	5cd3      	ldrb	r3, [r2, r3]
 8014152:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8014154:	4b3e      	ldr	r3, [pc, #248]	; (8014250 <RegionEU868RxConfig+0x184>)
 8014156:	68db      	ldr	r3, [r3, #12]
 8014158:	6938      	ldr	r0, [r7, #16]
 801415a:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 801415c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014160:	2b07      	cmp	r3, #7
 8014162:	d128      	bne.n	80141b6 <RegionEU868RxConfig+0xea>
    {
        modem = MODEM_FSK;
 8014164:	2300      	movs	r3, #0
 8014166:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 8014168:	4b39      	ldr	r3, [pc, #228]	; (8014250 <RegionEU868RxConfig+0x184>)
 801416a:	699c      	ldr	r4, [r3, #24]
 801416c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014170:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8014174:	fb02 f303 	mul.w	r3, r2, r3
 8014178:	4619      	mov	r1, r3
 801417a:	687b      	ldr	r3, [r7, #4]
 801417c:	689b      	ldr	r3, [r3, #8]
 801417e:	b29b      	uxth	r3, r3
 8014180:	687a      	ldr	r2, [r7, #4]
 8014182:	7c92      	ldrb	r2, [r2, #18]
 8014184:	7df8      	ldrb	r0, [r7, #23]
 8014186:	9209      	str	r2, [sp, #36]	; 0x24
 8014188:	2200      	movs	r2, #0
 801418a:	9208      	str	r2, [sp, #32]
 801418c:	2200      	movs	r2, #0
 801418e:	9207      	str	r2, [sp, #28]
 8014190:	2200      	movs	r2, #0
 8014192:	9206      	str	r2, [sp, #24]
 8014194:	2201      	movs	r2, #1
 8014196:	9205      	str	r2, [sp, #20]
 8014198:	2200      	movs	r2, #0
 801419a:	9204      	str	r2, [sp, #16]
 801419c:	2200      	movs	r2, #0
 801419e:	9203      	str	r2, [sp, #12]
 80141a0:	9302      	str	r3, [sp, #8]
 80141a2:	2305      	movs	r3, #5
 80141a4:	9301      	str	r3, [sp, #4]
 80141a6:	4b2d      	ldr	r3, [pc, #180]	; (801425c <RegionEU868RxConfig+0x190>)
 80141a8:	9300      	str	r3, [sp, #0]
 80141aa:	2300      	movs	r3, #0
 80141ac:	460a      	mov	r2, r1
 80141ae:	f24c 3150 	movw	r1, #50000	; 0xc350
 80141b2:	47a0      	blx	r4
 80141b4:	e024      	b.n	8014200 <RegionEU868RxConfig+0x134>
    }
    else
    {
        modem = MODEM_LORA;
 80141b6:	2301      	movs	r3, #1
 80141b8:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 80141ba:	4b25      	ldr	r3, [pc, #148]	; (8014250 <RegionEU868RxConfig+0x184>)
 80141bc:	699c      	ldr	r4, [r3, #24]
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	789b      	ldrb	r3, [r3, #2]
 80141c2:	461d      	mov	r5, r3
 80141c4:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	689b      	ldr	r3, [r3, #8]
 80141cc:	b29b      	uxth	r3, r3
 80141ce:	687a      	ldr	r2, [r7, #4]
 80141d0:	7c92      	ldrb	r2, [r2, #18]
 80141d2:	7df8      	ldrb	r0, [r7, #23]
 80141d4:	9209      	str	r2, [sp, #36]	; 0x24
 80141d6:	2201      	movs	r2, #1
 80141d8:	9208      	str	r2, [sp, #32]
 80141da:	2200      	movs	r2, #0
 80141dc:	9207      	str	r2, [sp, #28]
 80141de:	2200      	movs	r2, #0
 80141e0:	9206      	str	r2, [sp, #24]
 80141e2:	2200      	movs	r2, #0
 80141e4:	9205      	str	r2, [sp, #20]
 80141e6:	2200      	movs	r2, #0
 80141e8:	9204      	str	r2, [sp, #16]
 80141ea:	2200      	movs	r2, #0
 80141ec:	9203      	str	r2, [sp, #12]
 80141ee:	9302      	str	r3, [sp, #8]
 80141f0:	2308      	movs	r3, #8
 80141f2:	9301      	str	r3, [sp, #4]
 80141f4:	2300      	movs	r3, #0
 80141f6:	9300      	str	r3, [sp, #0]
 80141f8:	2301      	movs	r3, #1
 80141fa:	460a      	mov	r2, r1
 80141fc:	4629      	mov	r1, r5
 80141fe:	47a0      	blx	r4
    }

    if( rxConfig->RepeaterSupport == true )
 8014200:	687b      	ldr	r3, [r7, #4]
 8014202:	7c5b      	ldrb	r3, [r3, #17]
 8014204:	2b00      	cmp	r3, #0
 8014206:	d005      	beq.n	8014214 <RegionEU868RxConfig+0x148>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 8014208:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801420c:	4a14      	ldr	r2, [pc, #80]	; (8014260 <RegionEU868RxConfig+0x194>)
 801420e:	5cd3      	ldrb	r3, [r2, r3]
 8014210:	75bb      	strb	r3, [r7, #22]
 8014212:	e004      	b.n	801421e <RegionEU868RxConfig+0x152>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 8014214:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014218:	4a12      	ldr	r2, [pc, #72]	; (8014264 <RegionEU868RxConfig+0x198>)
 801421a:	5cd3      	ldrb	r3, [r2, r3]
 801421c:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801421e:	4b0c      	ldr	r3, [pc, #48]	; (8014250 <RegionEU868RxConfig+0x184>)
 8014220:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014222:	7dba      	ldrb	r2, [r7, #22]
 8014224:	320d      	adds	r2, #13
 8014226:	b2d1      	uxtb	r1, r2
 8014228:	7dfa      	ldrb	r2, [r7, #23]
 801422a:	4610      	mov	r0, r2
 801422c:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801422e:	687b      	ldr	r3, [r7, #4]
 8014230:	7cdb      	ldrb	r3, [r3, #19]
 8014232:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8014236:	6939      	ldr	r1, [r7, #16]
 8014238:	4618      	mov	r0, r3
 801423a:	f7ff fa6d 	bl	8013718 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 801423e:	683b      	ldr	r3, [r7, #0]
 8014240:	7bfa      	ldrb	r2, [r7, #15]
 8014242:	701a      	strb	r2, [r3, #0]
    return true;
 8014244:	2301      	movs	r3, #1
}
 8014246:	4618      	mov	r0, r3
 8014248:	3718      	adds	r7, #24
 801424a:	46bd      	mov	sp, r7
 801424c:	bdb0      	pop	{r4, r5, r7, pc}
 801424e:	bf00      	nop
 8014250:	0801b4e4 	.word	0x0801b4e4
 8014254:	20000c80 	.word	0x20000c80
 8014258:	0801b428 	.word	0x0801b428
 801425c:	00014585 	.word	0x00014585
 8014260:	0801b458 	.word	0x0801b458
 8014264:	0801b450 	.word	0x0801b450

08014268 <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8014268:	b590      	push	{r4, r7, lr}
 801426a:	b093      	sub	sp, #76	; 0x4c
 801426c:	af0a      	add	r7, sp, #40	; 0x28
 801426e:	60f8      	str	r0, [r7, #12]
 8014270:	60b9      	str	r1, [r7, #8]
 8014272:	607a      	str	r2, [r7, #4]
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 8014274:	68fb      	ldr	r3, [r7, #12]
 8014276:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801427a:	461a      	mov	r2, r3
 801427c:	4b5c      	ldr	r3, [pc, #368]	; (80143f0 <RegionEU868TxConfig+0x188>)
 801427e:	5c9b      	ldrb	r3, [r3, r2]
 8014280:	77bb      	strb	r3, [r7, #30]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 8014282:	68fb      	ldr	r3, [r7, #12]
 8014284:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8014288:	68fb      	ldr	r3, [r7, #12]
 801428a:	781b      	ldrb	r3, [r3, #0]
 801428c:	4619      	mov	r1, r3
 801428e:	4a59      	ldr	r2, [pc, #356]	; (80143f4 <RegionEU868TxConfig+0x18c>)
 8014290:	460b      	mov	r3, r1
 8014292:	005b      	lsls	r3, r3, #1
 8014294:	440b      	add	r3, r1
 8014296:	009b      	lsls	r3, r3, #2
 8014298:	4413      	add	r3, r2
 801429a:	3309      	adds	r3, #9
 801429c:	781b      	ldrb	r3, [r3, #0]
 801429e:	4619      	mov	r1, r3
 80142a0:	4a54      	ldr	r2, [pc, #336]	; (80143f4 <RegionEU868TxConfig+0x18c>)
 80142a2:	460b      	mov	r3, r1
 80142a4:	009b      	lsls	r3, r3, #2
 80142a6:	440b      	add	r3, r1
 80142a8:	009b      	lsls	r3, r3, #2
 80142aa:	4413      	add	r3, r2
 80142ac:	33c2      	adds	r3, #194	; 0xc2
 80142ae:	f993 1000 	ldrsb.w	r1, [r3]
 80142b2:	68fb      	ldr	r3, [r7, #12]
 80142b4:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80142b8:	4b4f      	ldr	r3, [pc, #316]	; (80143f8 <RegionEU868TxConfig+0x190>)
 80142ba:	f7ff fabf 	bl	801383c <LimitTxPower>
 80142be:	4603      	mov	r3, r0
 80142c0:	777b      	strb	r3, [r7, #29]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 80142c2:	68fb      	ldr	r3, [r7, #12]
 80142c4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80142c8:	4618      	mov	r0, r3
 80142ca:	f7ff fa99 	bl	8013800 <GetBandwidth>
 80142ce:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 80142d0:	2300      	movs	r3, #0
 80142d2:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 80142d4:	68fb      	ldr	r3, [r7, #12]
 80142d6:	6859      	ldr	r1, [r3, #4]
 80142d8:	68fb      	ldr	r3, [r7, #12]
 80142da:	689a      	ldr	r2, [r3, #8]
 80142dc:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80142e0:	4618      	mov	r0, r3
 80142e2:	f7ff f8cb 	bl	801347c <RegionCommonComputeTxPower>
 80142e6:	4603      	mov	r3, r0
 80142e8:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 80142ea:	4b44      	ldr	r3, [pc, #272]	; (80143fc <RegionEU868TxConfig+0x194>)
 80142ec:	68da      	ldr	r2, [r3, #12]
 80142ee:	68fb      	ldr	r3, [r7, #12]
 80142f0:	781b      	ldrb	r3, [r3, #0]
 80142f2:	4618      	mov	r0, r3
 80142f4:	493f      	ldr	r1, [pc, #252]	; (80143f4 <RegionEU868TxConfig+0x18c>)
 80142f6:	4603      	mov	r3, r0
 80142f8:	005b      	lsls	r3, r3, #1
 80142fa:	4403      	add	r3, r0
 80142fc:	009b      	lsls	r3, r3, #2
 80142fe:	440b      	add	r3, r1
 8014300:	681b      	ldr	r3, [r3, #0]
 8014302:	4618      	mov	r0, r3
 8014304:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 8014306:	68fb      	ldr	r3, [r7, #12]
 8014308:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801430c:	2b07      	cmp	r3, #7
 801430e:	d124      	bne.n	801435a <RegionEU868TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 8014310:	2300      	movs	r3, #0
 8014312:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 8014314:	4b39      	ldr	r3, [pc, #228]	; (80143fc <RegionEU868TxConfig+0x194>)
 8014316:	69dc      	ldr	r4, [r3, #28]
 8014318:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801431c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8014320:	fb02 f303 	mul.w	r3, r2, r3
 8014324:	461a      	mov	r2, r3
 8014326:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801432a:	7ff8      	ldrb	r0, [r7, #31]
 801432c:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8014330:	9308      	str	r3, [sp, #32]
 8014332:	2300      	movs	r3, #0
 8014334:	9307      	str	r3, [sp, #28]
 8014336:	2300      	movs	r3, #0
 8014338:	9306      	str	r3, [sp, #24]
 801433a:	2300      	movs	r3, #0
 801433c:	9305      	str	r3, [sp, #20]
 801433e:	2301      	movs	r3, #1
 8014340:	9304      	str	r3, [sp, #16]
 8014342:	2300      	movs	r3, #0
 8014344:	9303      	str	r3, [sp, #12]
 8014346:	2305      	movs	r3, #5
 8014348:	9302      	str	r3, [sp, #8]
 801434a:	2300      	movs	r3, #0
 801434c:	9301      	str	r3, [sp, #4]
 801434e:	9200      	str	r2, [sp, #0]
 8014350:	69bb      	ldr	r3, [r7, #24]
 8014352:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8014356:	47a0      	blx	r4
 8014358:	e01d      	b.n	8014396 <RegionEU868TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 801435a:	2301      	movs	r3, #1
 801435c:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801435e:	4b27      	ldr	r3, [pc, #156]	; (80143fc <RegionEU868TxConfig+0x194>)
 8014360:	69dc      	ldr	r4, [r3, #28]
 8014362:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8014366:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801436a:	7ff8      	ldrb	r0, [r7, #31]
 801436c:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8014370:	9208      	str	r2, [sp, #32]
 8014372:	2200      	movs	r2, #0
 8014374:	9207      	str	r2, [sp, #28]
 8014376:	2200      	movs	r2, #0
 8014378:	9206      	str	r2, [sp, #24]
 801437a:	2200      	movs	r2, #0
 801437c:	9205      	str	r2, [sp, #20]
 801437e:	2201      	movs	r2, #1
 8014380:	9204      	str	r2, [sp, #16]
 8014382:	2200      	movs	r2, #0
 8014384:	9203      	str	r2, [sp, #12]
 8014386:	2208      	movs	r2, #8
 8014388:	9202      	str	r2, [sp, #8]
 801438a:	2201      	movs	r2, #1
 801438c:	9201      	str	r2, [sp, #4]
 801438e:	9300      	str	r3, [sp, #0]
 8014390:	69bb      	ldr	r3, [r7, #24]
 8014392:	2200      	movs	r2, #0
 8014394:	47a0      	blx	r4
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 8014396:	68fb      	ldr	r3, [r7, #12]
 8014398:	781b      	ldrb	r3, [r3, #0]
 801439a:	4619      	mov	r1, r3
 801439c:	4a15      	ldr	r2, [pc, #84]	; (80143f4 <RegionEU868TxConfig+0x18c>)
 801439e:	460b      	mov	r3, r1
 80143a0:	005b      	lsls	r3, r3, #1
 80143a2:	440b      	add	r3, r1
 80143a4:	009b      	lsls	r3, r3, #2
 80143a6:	4413      	add	r3, r2
 80143a8:	681a      	ldr	r2, [r3, #0]
 80143aa:	68fb      	ldr	r3, [r7, #12]
 80143ac:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80143b0:	4619      	mov	r1, r3
 80143b2:	4610      	mov	r0, r2
 80143b4:	f7ff f9ee 	bl	8013794 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 80143b8:	68fb      	ldr	r3, [r7, #12]
 80143ba:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80143be:	68fb      	ldr	r3, [r7, #12]
 80143c0:	899b      	ldrh	r3, [r3, #12]
 80143c2:	4619      	mov	r1, r3
 80143c4:	4610      	mov	r0, r2
 80143c6:	f7ff facb 	bl	8013960 <GetTimeOnAir>
 80143ca:	4602      	mov	r2, r0
 80143cc:	687b      	ldr	r3, [r7, #4]
 80143ce:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 80143d0:	4b0a      	ldr	r3, [pc, #40]	; (80143fc <RegionEU868TxConfig+0x194>)
 80143d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80143d4:	68fa      	ldr	r2, [r7, #12]
 80143d6:	8992      	ldrh	r2, [r2, #12]
 80143d8:	b2d1      	uxtb	r1, r2
 80143da:	7ffa      	ldrb	r2, [r7, #31]
 80143dc:	4610      	mov	r0, r2
 80143de:	4798      	blx	r3

    *txPower = txPowerLimited;
 80143e0:	68bb      	ldr	r3, [r7, #8]
 80143e2:	7f7a      	ldrb	r2, [r7, #29]
 80143e4:	701a      	strb	r2, [r3, #0]
    return true;
 80143e6:	2301      	movs	r3, #1
}
 80143e8:	4618      	mov	r0, r3
 80143ea:	3724      	adds	r7, #36	; 0x24
 80143ec:	46bd      	mov	sp, r7
 80143ee:	bd90      	pop	{r4, r7, pc}
 80143f0:	0801b428 	.word	0x0801b428
 80143f4:	20000c80 	.word	0x20000c80
 80143f8:	20000db8 	.word	0x20000db8
 80143fc:	0801b4e4 	.word	0x0801b4e4

08014400 <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8014400:	b590      	push	{r4, r7, lr}
 8014402:	b093      	sub	sp, #76	; 0x4c
 8014404:	af00      	add	r7, sp, #0
 8014406:	60f8      	str	r0, [r7, #12]
 8014408:	60b9      	str	r1, [r7, #8]
 801440a:	607a      	str	r2, [r7, #4]
 801440c:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801440e:	2307      	movs	r3, #7
 8014410:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8014414:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8014418:	2200      	movs	r2, #0
 801441a:	601a      	str	r2, [r3, #0]
 801441c:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801441e:	2300      	movs	r3, #0
 8014420:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
    uint8_t bytesProcessed = 0;
 8014424:	2300      	movs	r3, #0
 8014426:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    uint16_t chMask = 0;
 801442a:	2300      	movs	r3, #0
 801442c:	877b      	strh	r3, [r7, #58]	; 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801442e:	e083      	b.n	8014538 <RegionEU868LinkAdrReq+0x138>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8014430:	68fb      	ldr	r3, [r7, #12]
 8014432:	685a      	ldr	r2, [r3, #4]
 8014434:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8014438:	4413      	add	r3, r2
 801443a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 801443e:	4611      	mov	r1, r2
 8014440:	4618      	mov	r0, r3
 8014442:	f7fe feed 	bl	8013220 <RegionCommonParseLinkAdrReq>
 8014446:	4603      	mov	r3, r0
 8014448:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

        if( nextIndex == 0 )
 801444c:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8014450:	2b00      	cmp	r3, #0
 8014452:	d079      	beq.n	8014548 <RegionEU868LinkAdrReq+0x148>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8014454:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8014458:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801445c:	4413      	add	r3, r2
 801445e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8014462:	2307      	movs	r3, #7
 8014464:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 8014468:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801446c:	877b      	strh	r3, [r7, #58]	; 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 801446e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8014472:	2b00      	cmp	r3, #0
 8014474:	d109      	bne.n	801448a <RegionEU868LinkAdrReq+0x8a>
 8014476:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014478:	2b00      	cmp	r3, #0
 801447a:	d106      	bne.n	801448a <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 801447c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014480:	f023 0301 	bic.w	r3, r3, #1
 8014484:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8014488:	e056      	b.n	8014538 <RegionEU868LinkAdrReq+0x138>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801448a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801448e:	2b00      	cmp	r3, #0
 8014490:	d003      	beq.n	801449a <RegionEU868LinkAdrReq+0x9a>
 8014492:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8014496:	2b05      	cmp	r3, #5
 8014498:	d903      	bls.n	80144a2 <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 801449a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801449e:	2b06      	cmp	r3, #6
 80144a0:	d906      	bls.n	80144b0 <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 80144a2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80144a6:	f023 0301 	bic.w	r3, r3, #1
 80144aa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80144ae:	e043      	b.n	8014538 <RegionEU868LinkAdrReq+0x138>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 80144b0:	2300      	movs	r3, #0
 80144b2:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 80144b6:	e03b      	b.n	8014530 <RegionEU868LinkAdrReq+0x130>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 80144b8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80144bc:	2b06      	cmp	r3, #6
 80144be:	d117      	bne.n	80144f0 <RegionEU868LinkAdrReq+0xf0>
                {
                    if( NvmCtx.Channels[i].Frequency != 0 )
 80144c0:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80144c4:	495a      	ldr	r1, [pc, #360]	; (8014630 <RegionEU868LinkAdrReq+0x230>)
 80144c6:	4613      	mov	r3, r2
 80144c8:	005b      	lsls	r3, r3, #1
 80144ca:	4413      	add	r3, r2
 80144cc:	009b      	lsls	r3, r3, #2
 80144ce:	440b      	add	r3, r1
 80144d0:	681b      	ldr	r3, [r3, #0]
 80144d2:	2b00      	cmp	r3, #0
 80144d4:	d027      	beq.n	8014526 <RegionEU868LinkAdrReq+0x126>
                    {
                        chMask |= 1 << i;
 80144d6:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80144da:	2201      	movs	r2, #1
 80144dc:	fa02 f303 	lsl.w	r3, r2, r3
 80144e0:	b21a      	sxth	r2, r3
 80144e2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80144e4:	b21b      	sxth	r3, r3
 80144e6:	4313      	orrs	r3, r2
 80144e8:	b21b      	sxth	r3, r3
 80144ea:	b29b      	uxth	r3, r3
 80144ec:	877b      	strh	r3, [r7, #58]	; 0x3a
 80144ee:	e01a      	b.n	8014526 <RegionEU868LinkAdrReq+0x126>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 80144f0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80144f2:	461a      	mov	r2, r3
 80144f4:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80144f8:	fa42 f303 	asr.w	r3, r2, r3
 80144fc:	f003 0301 	and.w	r3, r3, #1
 8014500:	2b00      	cmp	r3, #0
 8014502:	d010      	beq.n	8014526 <RegionEU868LinkAdrReq+0x126>
                        ( NvmCtx.Channels[i].Frequency == 0 ) )
 8014504:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8014508:	4949      	ldr	r1, [pc, #292]	; (8014630 <RegionEU868LinkAdrReq+0x230>)
 801450a:	4613      	mov	r3, r2
 801450c:	005b      	lsls	r3, r3, #1
 801450e:	4413      	add	r3, r2
 8014510:	009b      	lsls	r3, r3, #2
 8014512:	440b      	add	r3, r1
 8014514:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8014516:	2b00      	cmp	r3, #0
 8014518:	d105      	bne.n	8014526 <RegionEU868LinkAdrReq+0x126>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 801451a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801451e:	f023 0301 	bic.w	r3, r3, #1
 8014522:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8014526:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801452a:	3301      	adds	r3, #1
 801452c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8014530:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8014534:	2b0f      	cmp	r3, #15
 8014536:	d9bf      	bls.n	80144b8 <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8014538:	68fb      	ldr	r3, [r7, #12]
 801453a:	7a1b      	ldrb	r3, [r3, #8]
 801453c:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8014540:	429a      	cmp	r2, r3
 8014542:	f4ff af75 	bcc.w	8014430 <RegionEU868LinkAdrReq+0x30>
 8014546:	e000      	b.n	801454a <RegionEU868LinkAdrReq+0x14a>
            break; // break loop, since no more request has been found
 8014548:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801454a:	2302      	movs	r3, #2
 801454c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8014550:	68fb      	ldr	r3, [r7, #12]
 8014552:	7a5b      	ldrb	r3, [r3, #9]
 8014554:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 8014558:	f107 0334 	add.w	r3, r7, #52	; 0x34
 801455c:	4618      	mov	r0, r3
 801455e:	f7ff fa4d 	bl	80139fc <RegionEU868GetPhyParam>
 8014562:	4603      	mov	r3, r0
 8014564:	633b      	str	r3, [r7, #48]	; 0x30

    linkAdrVerifyParams.Status = status;
 8014566:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801456a:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801456c:	68fb      	ldr	r3, [r7, #12]
 801456e:	7a9b      	ldrb	r3, [r3, #10]
 8014570:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8014572:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 8014576:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8014578:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 801457c:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801457e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8014582:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8014584:	68fb      	ldr	r3, [r7, #12]
 8014586:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801458a:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801458c:	68fb      	ldr	r3, [r7, #12]
 801458e:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8014592:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8014594:	68fb      	ldr	r3, [r7, #12]
 8014596:	7b5b      	ldrb	r3, [r3, #13]
 8014598:	b25b      	sxtb	r3, r3
 801459a:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 801459c:	2310      	movs	r3, #16
 801459e:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 80145a0:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 80145a4:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 80145a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80145a8:	b25b      	sxtb	r3, r3
 80145aa:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 80145ae:	2307      	movs	r3, #7
 80145b0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 80145b4:	4b1e      	ldr	r3, [pc, #120]	; (8014630 <RegionEU868LinkAdrReq+0x230>)
 80145b6:	62bb      	str	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 80145b8:	2307      	movs	r3, #7
 80145ba:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 80145be:	2300      	movs	r3, #0
 80145c0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 80145c4:	68fb      	ldr	r3, [r7, #12]
 80145c6:	681b      	ldr	r3, [r3, #0]
 80145c8:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 80145ca:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80145ce:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80145d2:	1c9a      	adds	r2, r3, #2
 80145d4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80145d8:	1c59      	adds	r1, r3, #1
 80145da:	f107 0010 	add.w	r0, r7, #16
 80145de:	4623      	mov	r3, r4
 80145e0:	f7fe fe6f 	bl	80132c2 <RegionCommonLinkAdrReqVerifyParams>
 80145e4:	4603      	mov	r3, r0
 80145e6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 80145ea:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80145ee:	2b07      	cmp	r3, #7
 80145f0:	d108      	bne.n	8014604 <RegionEU868LinkAdrReq+0x204>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) NvmCtx.ChannelsMask, 0, sizeof( NvmCtx.ChannelsMask ) );
 80145f2:	2202      	movs	r2, #2
 80145f4:	2100      	movs	r1, #0
 80145f6:	480f      	ldr	r0, [pc, #60]	; (8014634 <RegionEU868LinkAdrReq+0x234>)
 80145f8:	f001 fe4a 	bl	8016290 <memset1>
        // Update the channels mask
        NvmCtx.ChannelsMask[0] = chMask;
 80145fc:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80145fe:	4b0c      	ldr	r3, [pc, #48]	; (8014630 <RegionEU868LinkAdrReq+0x230>)
 8014600:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8014604:	f997 203d 	ldrsb.w	r2, [r7, #61]	; 0x3d
 8014608:	68bb      	ldr	r3, [r7, #8]
 801460a:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801460c:	f997 203e 	ldrsb.w	r2, [r7, #62]	; 0x3e
 8014610:	687b      	ldr	r3, [r7, #4]
 8014612:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8014614:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8014618:	683b      	ldr	r3, [r7, #0]
 801461a:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 801461c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801461e:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8014622:	701a      	strb	r2, [r3, #0]

    return status;
 8014624:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8014628:	4618      	mov	r0, r3
 801462a:	374c      	adds	r7, #76	; 0x4c
 801462c:	46bd      	mov	sp, r7
 801462e:	bd90      	pop	{r4, r7, pc}
 8014630:	20000c80 	.word	0x20000c80
 8014634:	20000db8 	.word	0x20000db8

08014638 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8014638:	b580      	push	{r7, lr}
 801463a:	b084      	sub	sp, #16
 801463c:	af00      	add	r7, sp, #0
 801463e:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8014640:	2307      	movs	r3, #7
 8014642:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 8014644:	2300      	movs	r3, #0
 8014646:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 8014648:	687b      	ldr	r3, [r7, #4]
 801464a:	685b      	ldr	r3, [r3, #4]
 801464c:	f107 020e 	add.w	r2, r7, #14
 8014650:	4611      	mov	r1, r2
 8014652:	4618      	mov	r0, r3
 8014654:	f7ff f90e 	bl	8013874 <VerifyRfFreq>
 8014658:	4603      	mov	r3, r0
 801465a:	f083 0301 	eor.w	r3, r3, #1
 801465e:	b2db      	uxtb	r3, r3
 8014660:	2b00      	cmp	r3, #0
 8014662:	d003      	beq.n	801466c <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 8014664:	7bfb      	ldrb	r3, [r7, #15]
 8014666:	f023 0301 	bic.w	r3, r3, #1
 801466a:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 801466c:	687b      	ldr	r3, [r7, #4]
 801466e:	f993 3000 	ldrsb.w	r3, [r3]
 8014672:	2207      	movs	r2, #7
 8014674:	2100      	movs	r1, #0
 8014676:	4618      	mov	r0, r3
 8014678:	f7fe fc6a 	bl	8012f50 <RegionCommonValueInRange>
 801467c:	4603      	mov	r3, r0
 801467e:	2b00      	cmp	r3, #0
 8014680:	d103      	bne.n	801468a <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 8014682:	7bfb      	ldrb	r3, [r7, #15]
 8014684:	f023 0302 	bic.w	r3, r3, #2
 8014688:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 801468a:	687b      	ldr	r3, [r7, #4]
 801468c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014690:	2205      	movs	r2, #5
 8014692:	2100      	movs	r1, #0
 8014694:	4618      	mov	r0, r3
 8014696:	f7fe fc5b 	bl	8012f50 <RegionCommonValueInRange>
 801469a:	4603      	mov	r3, r0
 801469c:	2b00      	cmp	r3, #0
 801469e:	d103      	bne.n	80146a8 <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 80146a0:	7bfb      	ldrb	r3, [r7, #15]
 80146a2:	f023 0304 	bic.w	r3, r3, #4
 80146a6:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80146a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80146aa:	4618      	mov	r0, r3
 80146ac:	3710      	adds	r7, #16
 80146ae:	46bd      	mov	sp, r7
 80146b0:	bd80      	pop	{r7, pc}
	...

080146b4 <RegionEU868NewChannelReq>:

uint8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 80146b4:	b580      	push	{r7, lr}
 80146b6:	b086      	sub	sp, #24
 80146b8:	af00      	add	r7, sp, #0
 80146ba:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 80146bc:	2303      	movs	r3, #3
 80146be:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 80146c0:	687b      	ldr	r3, [r7, #4]
 80146c2:	681b      	ldr	r3, [r3, #0]
 80146c4:	681b      	ldr	r3, [r3, #0]
 80146c6:	2b00      	cmp	r3, #0
 80146c8:	d114      	bne.n	80146f4 <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 80146ca:	687b      	ldr	r3, [r7, #4]
 80146cc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80146d0:	b2db      	uxtb	r3, r3
 80146d2:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 80146d4:	f107 0308 	add.w	r3, r7, #8
 80146d8:	4618      	mov	r0, r3
 80146da:	f000 f9e5 	bl	8014aa8 <RegionEU868ChannelsRemove>
 80146de:	4603      	mov	r3, r0
 80146e0:	f083 0301 	eor.w	r3, r3, #1
 80146e4:	b2db      	uxtb	r3, r3
 80146e6:	2b00      	cmp	r3, #0
 80146e8:	d03b      	beq.n	8014762 <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 80146ea:	7dfb      	ldrb	r3, [r7, #23]
 80146ec:	f023 0303 	bic.w	r3, r3, #3
 80146f0:	75fb      	strb	r3, [r7, #23]
 80146f2:	e036      	b.n	8014762 <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 80146f4:	687b      	ldr	r3, [r7, #4]
 80146f6:	681b      	ldr	r3, [r3, #0]
 80146f8:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 80146fa:	687b      	ldr	r3, [r7, #4]
 80146fc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8014700:	b2db      	uxtb	r3, r3
 8014702:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 8014704:	f107 030c 	add.w	r3, r7, #12
 8014708:	4618      	mov	r0, r3
 801470a:	f000 f92f 	bl	801496c <RegionEU868ChannelAdd>
 801470e:	4603      	mov	r3, r0
 8014710:	2b06      	cmp	r3, #6
 8014712:	d820      	bhi.n	8014756 <RegionEU868NewChannelReq+0xa2>
 8014714:	a201      	add	r2, pc, #4	; (adr r2, 801471c <RegionEU868NewChannelReq+0x68>)
 8014716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801471a:	bf00      	nop
 801471c:	08014761 	.word	0x08014761
 8014720:	08014757 	.word	0x08014757
 8014724:	08014757 	.word	0x08014757
 8014728:	08014757 	.word	0x08014757
 801472c:	08014739 	.word	0x08014739
 8014730:	08014743 	.word	0x08014743
 8014734:	0801474d 	.word	0x0801474d
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 8014738:	7dfb      	ldrb	r3, [r7, #23]
 801473a:	f023 0301 	bic.w	r3, r3, #1
 801473e:	75fb      	strb	r3, [r7, #23]
                break;
 8014740:	e00f      	b.n	8014762 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 8014742:	7dfb      	ldrb	r3, [r7, #23]
 8014744:	f023 0302 	bic.w	r3, r3, #2
 8014748:	75fb      	strb	r3, [r7, #23]
                break;
 801474a:	e00a      	b.n	8014762 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 801474c:	7dfb      	ldrb	r3, [r7, #23]
 801474e:	f023 0303 	bic.w	r3, r3, #3
 8014752:	75fb      	strb	r3, [r7, #23]
                break;
 8014754:	e005      	b.n	8014762 <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 8014756:	7dfb      	ldrb	r3, [r7, #23]
 8014758:	f023 0303 	bic.w	r3, r3, #3
 801475c:	75fb      	strb	r3, [r7, #23]
                break;
 801475e:	e000      	b.n	8014762 <RegionEU868NewChannelReq+0xae>
                break;
 8014760:	bf00      	nop
            }
        }
    }

    return status;
 8014762:	7dfb      	ldrb	r3, [r7, #23]
}
 8014764:	4618      	mov	r0, r3
 8014766:	3718      	adds	r7, #24
 8014768:	46bd      	mov	sp, r7
 801476a:	bd80      	pop	{r7, pc}

0801476c <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801476c:	b480      	push	{r7}
 801476e:	b083      	sub	sp, #12
 8014770:	af00      	add	r7, sp, #0
 8014772:	6078      	str	r0, [r7, #4]
    return -1;
 8014774:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014778:	4618      	mov	r0, r3
 801477a:	370c      	adds	r7, #12
 801477c:	46bd      	mov	sp, r7
 801477e:	bc80      	pop	{r7}
 8014780:	4770      	bx	lr
	...

08014784 <RegionEU868DlChannelReq>:

uint8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8014784:	b580      	push	{r7, lr}
 8014786:	b084      	sub	sp, #16
 8014788:	af00      	add	r7, sp, #0
 801478a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 801478c:	2303      	movs	r3, #3
 801478e:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 8014790:	2300      	movs	r3, #0
 8014792:	73bb      	strb	r3, [r7, #14]

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 8014794:	687b      	ldr	r3, [r7, #4]
 8014796:	685b      	ldr	r3, [r3, #4]
 8014798:	f107 020e 	add.w	r2, r7, #14
 801479c:	4611      	mov	r1, r2
 801479e:	4618      	mov	r0, r3
 80147a0:	f7ff f868 	bl	8013874 <VerifyRfFreq>
 80147a4:	4603      	mov	r3, r0
 80147a6:	f083 0301 	eor.w	r3, r3, #1
 80147aa:	b2db      	uxtb	r3, r3
 80147ac:	2b00      	cmp	r3, #0
 80147ae:	d003      	beq.n	80147b8 <RegionEU868DlChannelReq+0x34>
    {
        status &= 0xFE;
 80147b0:	7bfb      	ldrb	r3, [r7, #15]
 80147b2:	f023 0301 	bic.w	r3, r3, #1
 80147b6:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( NvmCtx.Channels[dlChannelReq->ChannelId].Frequency == 0 )
 80147b8:	687b      	ldr	r3, [r7, #4]
 80147ba:	781b      	ldrb	r3, [r3, #0]
 80147bc:	4619      	mov	r1, r3
 80147be:	4a11      	ldr	r2, [pc, #68]	; (8014804 <RegionEU868DlChannelReq+0x80>)
 80147c0:	460b      	mov	r3, r1
 80147c2:	005b      	lsls	r3, r3, #1
 80147c4:	440b      	add	r3, r1
 80147c6:	009b      	lsls	r3, r3, #2
 80147c8:	4413      	add	r3, r2
 80147ca:	681b      	ldr	r3, [r3, #0]
 80147cc:	2b00      	cmp	r3, #0
 80147ce:	d103      	bne.n	80147d8 <RegionEU868DlChannelReq+0x54>
    {
        status &= 0xFD;
 80147d0:	7bfb      	ldrb	r3, [r7, #15]
 80147d2:	f023 0302 	bic.w	r3, r3, #2
 80147d6:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 80147d8:	7bfb      	ldrb	r3, [r7, #15]
 80147da:	2b03      	cmp	r3, #3
 80147dc:	d10c      	bne.n	80147f8 <RegionEU868DlChannelReq+0x74>
    {
        NvmCtx.Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 80147de:	687b      	ldr	r3, [r7, #4]
 80147e0:	781b      	ldrb	r3, [r3, #0]
 80147e2:	4618      	mov	r0, r3
 80147e4:	687b      	ldr	r3, [r7, #4]
 80147e6:	685a      	ldr	r2, [r3, #4]
 80147e8:	4906      	ldr	r1, [pc, #24]	; (8014804 <RegionEU868DlChannelReq+0x80>)
 80147ea:	4603      	mov	r3, r0
 80147ec:	005b      	lsls	r3, r3, #1
 80147ee:	4403      	add	r3, r0
 80147f0:	009b      	lsls	r3, r3, #2
 80147f2:	440b      	add	r3, r1
 80147f4:	3304      	adds	r3, #4
 80147f6:	601a      	str	r2, [r3, #0]
    }

    return status;
 80147f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80147fa:	4618      	mov	r0, r3
 80147fc:	3710      	adds	r7, #16
 80147fe:	46bd      	mov	sp, r7
 8014800:	bd80      	pop	{r7, pc}
 8014802:	bf00      	nop
 8014804:	20000c80 	.word	0x20000c80

08014808 <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8014808:	b480      	push	{r7}
 801480a:	b083      	sub	sp, #12
 801480c:	af00      	add	r7, sp, #0
 801480e:	4603      	mov	r3, r0
 8014810:	460a      	mov	r2, r1
 8014812:	71fb      	strb	r3, [r7, #7]
 8014814:	4613      	mov	r3, r2
 8014816:	71bb      	strb	r3, [r7, #6]
    return currentDr;
 8014818:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801481c:	4618      	mov	r0, r3
 801481e:	370c      	adds	r7, #12
 8014820:	46bd      	mov	sp, r7
 8014822:	bc80      	pop	{r7}
 8014824:	4770      	bx	lr
	...

08014828 <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8014828:	b580      	push	{r7, lr}
 801482a:	b098      	sub	sp, #96	; 0x60
 801482c:	af02      	add	r7, sp, #8
 801482e:	60f8      	str	r0, [r7, #12]
 8014830:	60b9      	str	r1, [r7, #8]
 8014832:	607a      	str	r2, [r7, #4]
 8014834:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 8014836:	2300      	movs	r3, #0
 8014838:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint8_t nbRestrictedChannels = 0;
 801483c:	2300      	movs	r3, #0
 801483e:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 8014842:	2300      	movs	r3, #0
 8014844:	647b      	str	r3, [r7, #68]	; 0x44
 8014846:	f107 0348 	add.w	r3, r7, #72	; 0x48
 801484a:	2200      	movs	r2, #0
 801484c:	601a      	str	r2, [r3, #0]
 801484e:	605a      	str	r2, [r3, #4]
 8014850:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8014852:	230c      	movs	r3, #12
 8014854:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    if( RegionCommonCountChannels( NvmCtx.ChannelsMask, 0, 1 ) == 0 )
 8014858:	2201      	movs	r2, #1
 801485a:	2100      	movs	r1, #0
 801485c:	4840      	ldr	r0, [pc, #256]	; (8014960 <RegionEU868NextChannel+0x138>)
 801485e:	f7fe fbc8 	bl	8012ff2 <RegionCommonCountChannels>
 8014862:	4603      	mov	r3, r0
 8014864:	2b00      	cmp	r3, #0
 8014866:	d108      	bne.n	801487a <RegionEU868NextChannel+0x52>
    { // Reactivate default channels
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8014868:	4b3e      	ldr	r3, [pc, #248]	; (8014964 <RegionEU868NextChannel+0x13c>)
 801486a:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 801486e:	f043 0307 	orr.w	r3, r3, #7
 8014872:	b29a      	uxth	r2, r3
 8014874:	4b3b      	ldr	r3, [pc, #236]	; (8014964 <RegionEU868NextChannel+0x13c>)
 8014876:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801487a:	68fb      	ldr	r3, [r7, #12]
 801487c:	7a5b      	ldrb	r3, [r3, #9]
 801487e:	743b      	strb	r3, [r7, #16]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8014880:	68fb      	ldr	r3, [r7, #12]
 8014882:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8014886:	b2db      	uxtb	r3, r3
 8014888:	747b      	strb	r3, [r7, #17]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMask;
 801488a:	4b35      	ldr	r3, [pc, #212]	; (8014960 <RegionEU868NextChannel+0x138>)
 801488c:	617b      	str	r3, [r7, #20]
    countChannelsParams.Channels = NvmCtx.Channels;
 801488e:	4b35      	ldr	r3, [pc, #212]	; (8014964 <RegionEU868NextChannel+0x13c>)
 8014890:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Bands = NvmCtx.Bands;
 8014892:	4b35      	ldr	r3, [pc, #212]	; (8014968 <RegionEU868NextChannel+0x140>)
 8014894:	61fb      	str	r3, [r7, #28]
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 8014896:	2310      	movs	r3, #16
 8014898:	843b      	strh	r3, [r7, #32]
    countChannelsParams.JoinChannels = EU868_JOIN_CHANNELS;
 801489a:	2307      	movs	r3, #7
 801489c:	847b      	strh	r3, [r7, #34]	; 0x22

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801489e:	68fb      	ldr	r3, [r7, #12]
 80148a0:	681b      	ldr	r3, [r3, #0]
 80148a2:	627b      	str	r3, [r7, #36]	; 0x24
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 80148a4:	68fb      	ldr	r3, [r7, #12]
 80148a6:	685b      	ldr	r3, [r3, #4]
 80148a8:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 80148aa:	68fb      	ldr	r3, [r7, #12]
 80148ac:	7a9b      	ldrb	r3, [r3, #10]
 80148ae:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 80148b2:	2306      	movs	r3, #6
 80148b4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 80148b8:	68fa      	ldr	r2, [r7, #12]
 80148ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80148be:	320c      	adds	r2, #12
 80148c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80148c4:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 80148c8:	68fb      	ldr	r3, [r7, #12]
 80148ca:	7d1b      	ldrb	r3, [r3, #20]
 80148cc:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 80148d0:	68fb      	ldr	r3, [r7, #12]
 80148d2:	f993 2008 	ldrsb.w	r2, [r3, #8]
 80148d6:	68fb      	ldr	r3, [r7, #12]
 80148d8:	8adb      	ldrh	r3, [r3, #22]
 80148da:	4619      	mov	r1, r3
 80148dc:	4610      	mov	r0, r2
 80148de:	f7ff f83f 	bl	8013960 <GetTimeOnAir>
 80148e2:	4603      	mov	r3, r0
 80148e4:	63fb      	str	r3, [r7, #60]	; 0x3c

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 80148e6:	f107 0310 	add.w	r3, r7, #16
 80148ea:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 80148ec:	f107 0156 	add.w	r1, r7, #86	; 0x56
 80148f0:	f107 0244 	add.w	r2, r7, #68	; 0x44
 80148f4:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80148f8:	687b      	ldr	r3, [r7, #4]
 80148fa:	9301      	str	r3, [sp, #4]
 80148fc:	f107 0355 	add.w	r3, r7, #85	; 0x55
 8014900:	9300      	str	r3, [sp, #0]
 8014902:	460b      	mov	r3, r1
 8014904:	6839      	ldr	r1, [r7, #0]
 8014906:	f7fe fea4 	bl	8013652 <RegionCommonIdentifyChannels>
 801490a:	4603      	mov	r3, r0
 801490c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8014910:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014914:	2b00      	cmp	r3, #0
 8014916:	d10f      	bne.n	8014938 <RegionEU868NextChannel+0x110>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8014918:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 801491c:	3b01      	subs	r3, #1
 801491e:	4619      	mov	r1, r3
 8014920:	2000      	movs	r0, #0
 8014922:	f001 fc63 	bl	80161ec <randr>
 8014926:	4603      	mov	r3, r0
 8014928:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801492c:	4413      	add	r3, r2
 801492e:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8014932:	68bb      	ldr	r3, [r7, #8]
 8014934:	701a      	strb	r2, [r3, #0]
 8014936:	e00c      	b.n	8014952 <RegionEU868NextChannel+0x12a>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 8014938:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801493c:	2b0c      	cmp	r3, #12
 801493e:	d108      	bne.n	8014952 <RegionEU868NextChannel+0x12a>
    {
        // Datarate not supported by any channel, restore defaults
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8014940:	4b08      	ldr	r3, [pc, #32]	; (8014964 <RegionEU868NextChannel+0x13c>)
 8014942:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 8014946:	f043 0307 	orr.w	r3, r3, #7
 801494a:	b29a      	uxth	r2, r3
 801494c:	4b05      	ldr	r3, [pc, #20]	; (8014964 <RegionEU868NextChannel+0x13c>)
 801494e:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }
    return status;
 8014952:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 8014956:	4618      	mov	r0, r3
 8014958:	3758      	adds	r7, #88	; 0x58
 801495a:	46bd      	mov	sp, r7
 801495c:	bd80      	pop	{r7, pc}
 801495e:	bf00      	nop
 8014960:	20000db8 	.word	0x20000db8
 8014964:	20000c80 	.word	0x20000c80
 8014968:	20000d40 	.word	0x20000d40

0801496c <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 801496c:	b580      	push	{r7, lr}
 801496e:	b084      	sub	sp, #16
 8014970:	af00      	add	r7, sp, #0
 8014972:	6078      	str	r0, [r7, #4]
    uint8_t band = 0;
 8014974:	2300      	movs	r3, #0
 8014976:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 8014978:	2300      	movs	r3, #0
 801497a:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 801497c:	2300      	movs	r3, #0
 801497e:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 8014980:	687b      	ldr	r3, [r7, #4]
 8014982:	791b      	ldrb	r3, [r3, #4]
 8014984:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8014986:	7b7b      	ldrb	r3, [r7, #13]
 8014988:	2b02      	cmp	r3, #2
 801498a:	d801      	bhi.n	8014990 <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 801498c:	2306      	movs	r3, #6
 801498e:	e085      	b.n	8014a9c <RegionEU868ChannelAdd+0x130>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 8014990:	7b7b      	ldrb	r3, [r7, #13]
 8014992:	2b0f      	cmp	r3, #15
 8014994:	d901      	bls.n	801499a <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8014996:	2303      	movs	r3, #3
 8014998:	e080      	b.n	8014a9c <RegionEU868ChannelAdd+0x130>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 801499a:	687b      	ldr	r3, [r7, #4]
 801499c:	681b      	ldr	r3, [r3, #0]
 801499e:	7a1b      	ldrb	r3, [r3, #8]
 80149a0:	f343 0303 	sbfx	r3, r3, #0, #4
 80149a4:	b25b      	sxtb	r3, r3
 80149a6:	2207      	movs	r2, #7
 80149a8:	2100      	movs	r1, #0
 80149aa:	4618      	mov	r0, r3
 80149ac:	f7fe fad0 	bl	8012f50 <RegionCommonValueInRange>
 80149b0:	4603      	mov	r3, r0
 80149b2:	2b00      	cmp	r3, #0
 80149b4:	d101      	bne.n	80149ba <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 80149b6:	2301      	movs	r3, #1
 80149b8:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 80149ba:	687b      	ldr	r3, [r7, #4]
 80149bc:	681b      	ldr	r3, [r3, #0]
 80149be:	7a1b      	ldrb	r3, [r3, #8]
 80149c0:	f343 1303 	sbfx	r3, r3, #4, #4
 80149c4:	b25b      	sxtb	r3, r3
 80149c6:	2207      	movs	r2, #7
 80149c8:	2100      	movs	r1, #0
 80149ca:	4618      	mov	r0, r3
 80149cc:	f7fe fac0 	bl	8012f50 <RegionCommonValueInRange>
 80149d0:	4603      	mov	r3, r0
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	d101      	bne.n	80149da <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 80149d6:	2301      	movs	r3, #1
 80149d8:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 80149da:	687b      	ldr	r3, [r7, #4]
 80149dc:	681b      	ldr	r3, [r3, #0]
 80149de:	7a1b      	ldrb	r3, [r3, #8]
 80149e0:	f343 0303 	sbfx	r3, r3, #0, #4
 80149e4:	b25a      	sxtb	r2, r3
 80149e6:	687b      	ldr	r3, [r7, #4]
 80149e8:	681b      	ldr	r3, [r3, #0]
 80149ea:	7a1b      	ldrb	r3, [r3, #8]
 80149ec:	f343 1303 	sbfx	r3, r3, #4, #4
 80149f0:	b25b      	sxtb	r3, r3
 80149f2:	429a      	cmp	r2, r3
 80149f4:	dd01      	ble.n	80149fa <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 80149f6:	2301      	movs	r3, #1
 80149f8:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 80149fa:	7bbb      	ldrb	r3, [r7, #14]
 80149fc:	f083 0301 	eor.w	r3, r3, #1
 8014a00:	b2db      	uxtb	r3, r3
 8014a02:	2b00      	cmp	r3, #0
 8014a04:	d010      	beq.n	8014a28 <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 8014a06:	687b      	ldr	r3, [r7, #4]
 8014a08:	681b      	ldr	r3, [r3, #0]
 8014a0a:	681b      	ldr	r3, [r3, #0]
 8014a0c:	f107 020c 	add.w	r2, r7, #12
 8014a10:	4611      	mov	r1, r2
 8014a12:	4618      	mov	r0, r3
 8014a14:	f7fe ff2e 	bl	8013874 <VerifyRfFreq>
 8014a18:	4603      	mov	r3, r0
 8014a1a:	f083 0301 	eor.w	r3, r3, #1
 8014a1e:	b2db      	uxtb	r3, r3
 8014a20:	2b00      	cmp	r3, #0
 8014a22:	d001      	beq.n	8014a28 <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 8014a24:	2301      	movs	r3, #1
 8014a26:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8014a28:	7bfb      	ldrb	r3, [r7, #15]
 8014a2a:	2b00      	cmp	r3, #0
 8014a2c:	d004      	beq.n	8014a38 <RegionEU868ChannelAdd+0xcc>
 8014a2e:	7bbb      	ldrb	r3, [r7, #14]
 8014a30:	2b00      	cmp	r3, #0
 8014a32:	d001      	beq.n	8014a38 <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8014a34:	2306      	movs	r3, #6
 8014a36:	e031      	b.n	8014a9c <RegionEU868ChannelAdd+0x130>
    }
    if( drInvalid == true )
 8014a38:	7bfb      	ldrb	r3, [r7, #15]
 8014a3a:	2b00      	cmp	r3, #0
 8014a3c:	d001      	beq.n	8014a42 <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 8014a3e:	2305      	movs	r3, #5
 8014a40:	e02c      	b.n	8014a9c <RegionEU868ChannelAdd+0x130>
    }
    if( freqInvalid == true )
 8014a42:	7bbb      	ldrb	r3, [r7, #14]
 8014a44:	2b00      	cmp	r3, #0
 8014a46:	d001      	beq.n	8014a4c <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8014a48:	2304      	movs	r3, #4
 8014a4a:	e027      	b.n	8014a9c <RegionEU868ChannelAdd+0x130>
    }

    memcpy1( ( uint8_t* ) &(NvmCtx.Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( NvmCtx.Channels[id] ) );
 8014a4c:	7b7a      	ldrb	r2, [r7, #13]
 8014a4e:	4613      	mov	r3, r2
 8014a50:	005b      	lsls	r3, r3, #1
 8014a52:	4413      	add	r3, r2
 8014a54:	009b      	lsls	r3, r3, #2
 8014a56:	4a13      	ldr	r2, [pc, #76]	; (8014aa4 <RegionEU868ChannelAdd+0x138>)
 8014a58:	1898      	adds	r0, r3, r2
 8014a5a:	687b      	ldr	r3, [r7, #4]
 8014a5c:	681b      	ldr	r3, [r3, #0]
 8014a5e:	220c      	movs	r2, #12
 8014a60:	4619      	mov	r1, r3
 8014a62:	f001 fbda 	bl	801621a <memcpy1>
    NvmCtx.Channels[id].Band = band;
 8014a66:	7b7a      	ldrb	r2, [r7, #13]
 8014a68:	7b38      	ldrb	r0, [r7, #12]
 8014a6a:	490e      	ldr	r1, [pc, #56]	; (8014aa4 <RegionEU868ChannelAdd+0x138>)
 8014a6c:	4613      	mov	r3, r2
 8014a6e:	005b      	lsls	r3, r3, #1
 8014a70:	4413      	add	r3, r2
 8014a72:	009b      	lsls	r3, r3, #2
 8014a74:	440b      	add	r3, r1
 8014a76:	3309      	adds	r3, #9
 8014a78:	4602      	mov	r2, r0
 8014a7a:	701a      	strb	r2, [r3, #0]
    NvmCtx.ChannelsMask[0] |= ( 1 << id );
 8014a7c:	4b09      	ldr	r3, [pc, #36]	; (8014aa4 <RegionEU868ChannelAdd+0x138>)
 8014a7e:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 8014a82:	b21a      	sxth	r2, r3
 8014a84:	7b7b      	ldrb	r3, [r7, #13]
 8014a86:	2101      	movs	r1, #1
 8014a88:	fa01 f303 	lsl.w	r3, r1, r3
 8014a8c:	b21b      	sxth	r3, r3
 8014a8e:	4313      	orrs	r3, r2
 8014a90:	b21b      	sxth	r3, r3
 8014a92:	b29a      	uxth	r2, r3
 8014a94:	4b03      	ldr	r3, [pc, #12]	; (8014aa4 <RegionEU868ChannelAdd+0x138>)
 8014a96:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    return LORAMAC_STATUS_OK;
 8014a9a:	2300      	movs	r3, #0
}
 8014a9c:	4618      	mov	r0, r3
 8014a9e:	3710      	adds	r7, #16
 8014aa0:	46bd      	mov	sp, r7
 8014aa2:	bd80      	pop	{r7, pc}
 8014aa4:	20000c80 	.word	0x20000c80

08014aa8 <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 8014aa8:	b580      	push	{r7, lr}
 8014aaa:	b086      	sub	sp, #24
 8014aac:	af00      	add	r7, sp, #0
 8014aae:	6078      	str	r0, [r7, #4]
    uint8_t id = channelRemove->ChannelId;
 8014ab0:	687b      	ldr	r3, [r7, #4]
 8014ab2:	781b      	ldrb	r3, [r3, #0]
 8014ab4:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8014ab6:	7dfb      	ldrb	r3, [r7, #23]
 8014ab8:	2b02      	cmp	r3, #2
 8014aba:	d801      	bhi.n	8014ac0 <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 8014abc:	2300      	movs	r3, #0
 8014abe:	e012      	b.n	8014ae6 <RegionEU868ChannelsRemove+0x3e>
    }

    // Remove the channel from the list of channels
    NvmCtx.Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 8014ac0:	7dfa      	ldrb	r2, [r7, #23]
 8014ac2:	490b      	ldr	r1, [pc, #44]	; (8014af0 <RegionEU868ChannelsRemove+0x48>)
 8014ac4:	4613      	mov	r3, r2
 8014ac6:	005b      	lsls	r3, r3, #1
 8014ac8:	4413      	add	r3, r2
 8014aca:	009b      	lsls	r3, r3, #2
 8014acc:	440b      	add	r3, r1
 8014ace:	461a      	mov	r2, r3
 8014ad0:	2300      	movs	r3, #0
 8014ad2:	6013      	str	r3, [r2, #0]
 8014ad4:	6053      	str	r3, [r2, #4]
 8014ad6:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( NvmCtx.ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 8014ad8:	7dfb      	ldrb	r3, [r7, #23]
 8014ada:	2210      	movs	r2, #16
 8014adc:	4619      	mov	r1, r3
 8014ade:	4805      	ldr	r0, [pc, #20]	; (8014af4 <RegionEU868ChannelsRemove+0x4c>)
 8014ae0:	f7fe fa53 	bl	8012f8a <RegionCommonChanDisable>
 8014ae4:	4603      	mov	r3, r0
}
 8014ae6:	4618      	mov	r0, r3
 8014ae8:	3718      	adds	r7, #24
 8014aea:	46bd      	mov	sp, r7
 8014aec:	bd80      	pop	{r7, pc}
 8014aee:	bf00      	nop
 8014af0:	20000c80 	.word	0x20000c80
 8014af4:	20000db8 	.word	0x20000db8

08014af8 <RegionEU868SetContinuousWave>:

void RegionEU868SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 8014af8:	b580      	push	{r7, lr}
 8014afa:	b084      	sub	sp, #16
 8014afc:	af00      	add	r7, sp, #0
 8014afe:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 8014b00:	687b      	ldr	r3, [r7, #4]
 8014b02:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8014b06:	687b      	ldr	r3, [r7, #4]
 8014b08:	781b      	ldrb	r3, [r3, #0]
 8014b0a:	4619      	mov	r1, r3
 8014b0c:	4a1e      	ldr	r2, [pc, #120]	; (8014b88 <RegionEU868SetContinuousWave+0x90>)
 8014b0e:	460b      	mov	r3, r1
 8014b10:	005b      	lsls	r3, r3, #1
 8014b12:	440b      	add	r3, r1
 8014b14:	009b      	lsls	r3, r3, #2
 8014b16:	4413      	add	r3, r2
 8014b18:	3309      	adds	r3, #9
 8014b1a:	781b      	ldrb	r3, [r3, #0]
 8014b1c:	4619      	mov	r1, r3
 8014b1e:	4a1a      	ldr	r2, [pc, #104]	; (8014b88 <RegionEU868SetContinuousWave+0x90>)
 8014b20:	460b      	mov	r3, r1
 8014b22:	009b      	lsls	r3, r3, #2
 8014b24:	440b      	add	r3, r1
 8014b26:	009b      	lsls	r3, r3, #2
 8014b28:	4413      	add	r3, r2
 8014b2a:	33c2      	adds	r3, #194	; 0xc2
 8014b2c:	f993 1000 	ldrsb.w	r1, [r3]
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8014b36:	4b15      	ldr	r3, [pc, #84]	; (8014b8c <RegionEU868SetContinuousWave+0x94>)
 8014b38:	f7fe fe80 	bl	801383c <LimitTxPower>
 8014b3c:	4603      	mov	r3, r0
 8014b3e:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8014b40:	2300      	movs	r3, #0
 8014b42:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 8014b44:	687b      	ldr	r3, [r7, #4]
 8014b46:	781b      	ldrb	r3, [r3, #0]
 8014b48:	4619      	mov	r1, r3
 8014b4a:	4a0f      	ldr	r2, [pc, #60]	; (8014b88 <RegionEU868SetContinuousWave+0x90>)
 8014b4c:	460b      	mov	r3, r1
 8014b4e:	005b      	lsls	r3, r3, #1
 8014b50:	440b      	add	r3, r1
 8014b52:	009b      	lsls	r3, r3, #2
 8014b54:	4413      	add	r3, r2
 8014b56:	681b      	ldr	r3, [r3, #0]
 8014b58:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 8014b5a:	687b      	ldr	r3, [r7, #4]
 8014b5c:	6859      	ldr	r1, [r3, #4]
 8014b5e:	687b      	ldr	r3, [r7, #4]
 8014b60:	689a      	ldr	r2, [r3, #8]
 8014b62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014b66:	4618      	mov	r0, r3
 8014b68:	f7fe fc88 	bl	801347c <RegionCommonComputeTxPower>
 8014b6c:	4603      	mov	r3, r0
 8014b6e:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 8014b70:	4b07      	ldr	r3, [pc, #28]	; (8014b90 <RegionEU868SetContinuousWave+0x98>)
 8014b72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014b74:	687a      	ldr	r2, [r7, #4]
 8014b76:	8992      	ldrh	r2, [r2, #12]
 8014b78:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8014b7c:	68b8      	ldr	r0, [r7, #8]
 8014b7e:	4798      	blx	r3
}
 8014b80:	bf00      	nop
 8014b82:	3710      	adds	r7, #16
 8014b84:	46bd      	mov	sp, r7
 8014b86:	bd80      	pop	{r7, pc}
 8014b88:	20000c80 	.word	0x20000c80
 8014b8c:	20000db8 	.word	0x20000db8
 8014b90:	0801b4e4 	.word	0x0801b4e4

08014b94 <RegionEU868ApplyDrOffset>:

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8014b94:	b480      	push	{r7}
 8014b96:	b085      	sub	sp, #20
 8014b98:	af00      	add	r7, sp, #0
 8014b9a:	4603      	mov	r3, r0
 8014b9c:	71fb      	strb	r3, [r7, #7]
 8014b9e:	460b      	mov	r3, r1
 8014ba0:	71bb      	strb	r3, [r7, #6]
 8014ba2:	4613      	mov	r3, r2
 8014ba4:	717b      	strb	r3, [r7, #5]
    int8_t datarate = dr - drOffset;
 8014ba6:	79ba      	ldrb	r2, [r7, #6]
 8014ba8:	797b      	ldrb	r3, [r7, #5]
 8014baa:	1ad3      	subs	r3, r2, r3
 8014bac:	b2db      	uxtb	r3, r3
 8014bae:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8014bb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	da01      	bge.n	8014bbc <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 8014bb8:	2300      	movs	r3, #0
 8014bba:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 8014bbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8014bbe:	4618      	mov	r0, r3
 8014bc0:	3714      	adds	r7, #20
 8014bc2:	46bd      	mov	sp, r7
 8014bc4:	bc80      	pop	{r7}
 8014bc6:	4770      	bx	lr

08014bc8 <GetNextLowerTxDr>:
 */
static RegionUS915NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 8014bc8:	b480      	push	{r7}
 8014bca:	b085      	sub	sp, #20
 8014bcc:	af00      	add	r7, sp, #0
 8014bce:	4603      	mov	r3, r0
 8014bd0:	460a      	mov	r2, r1
 8014bd2:	71fb      	strb	r3, [r7, #7]
 8014bd4:	4613      	mov	r3, r2
 8014bd6:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 8014bd8:	2300      	movs	r3, #0
 8014bda:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 8014bdc:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8014be0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8014be4:	429a      	cmp	r2, r3
 8014be6:	d102      	bne.n	8014bee <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 8014be8:	79bb      	ldrb	r3, [r7, #6]
 8014bea:	73fb      	strb	r3, [r7, #15]
 8014bec:	e002      	b.n	8014bf4 <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 8014bee:	79fb      	ldrb	r3, [r7, #7]
 8014bf0:	3b01      	subs	r3, #1
 8014bf2:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 8014bf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014bf8:	4618      	mov	r0, r3
 8014bfa:	3714      	adds	r7, #20
 8014bfc:	46bd      	mov	sp, r7
 8014bfe:	bc80      	pop	{r7}
 8014c00:	4770      	bx	lr

08014c02 <FindAvailable125kHzChannels>:
 * \param [OUT] availableChannels Number of available 125 kHz channels.
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint8_t* findAvailableChannelsIndex, uint16_t channelMaskRemaining, uint8_t* availableChannels )
{
 8014c02:	b480      	push	{r7}
 8014c04:	b087      	sub	sp, #28
 8014c06:	af00      	add	r7, sp, #0
 8014c08:	60f8      	str	r0, [r7, #12]
 8014c0a:	460b      	mov	r3, r1
 8014c0c:	607a      	str	r2, [r7, #4]
 8014c0e:	817b      	strh	r3, [r7, #10]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 8014c10:	68fb      	ldr	r3, [r7, #12]
 8014c12:	2b00      	cmp	r3, #0
 8014c14:	d002      	beq.n	8014c1c <FindAvailable125kHzChannels+0x1a>
 8014c16:	687b      	ldr	r3, [r7, #4]
 8014c18:	2b00      	cmp	r3, #0
 8014c1a:	d101      	bne.n	8014c20 <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8014c1c:	2303      	movs	r3, #3
 8014c1e:	e021      	b.n	8014c64 <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 8014c20:	687b      	ldr	r3, [r7, #4]
 8014c22:	2200      	movs	r2, #0
 8014c24:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8014c26:	2300      	movs	r3, #0
 8014c28:	75fb      	strb	r3, [r7, #23]
 8014c2a:	e017      	b.n	8014c5c <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( channelMaskRemaining & ( 1 << i ) ) != 0 )
 8014c2c:	897a      	ldrh	r2, [r7, #10]
 8014c2e:	7dfb      	ldrb	r3, [r7, #23]
 8014c30:	fa42 f303 	asr.w	r3, r2, r3
 8014c34:	f003 0301 	and.w	r3, r3, #1
 8014c38:	2b00      	cmp	r3, #0
 8014c3a:	d00c      	beq.n	8014c56 <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 8014c3c:	687b      	ldr	r3, [r7, #4]
 8014c3e:	781b      	ldrb	r3, [r3, #0]
 8014c40:	461a      	mov	r2, r3
 8014c42:	68fb      	ldr	r3, [r7, #12]
 8014c44:	4413      	add	r3, r2
 8014c46:	7dfa      	ldrb	r2, [r7, #23]
 8014c48:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 8014c4a:	687b      	ldr	r3, [r7, #4]
 8014c4c:	781b      	ldrb	r3, [r3, #0]
 8014c4e:	3301      	adds	r3, #1
 8014c50:	b2da      	uxtb	r2, r3
 8014c52:	687b      	ldr	r3, [r7, #4]
 8014c54:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8014c56:	7dfb      	ldrb	r3, [r7, #23]
 8014c58:	3301      	adds	r3, #1
 8014c5a:	75fb      	strb	r3, [r7, #23]
 8014c5c:	7dfb      	ldrb	r3, [r7, #23]
 8014c5e:	2b07      	cmp	r3, #7
 8014c60:	d9e4      	bls.n	8014c2c <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 8014c62:	2300      	movs	r3, #0
}
 8014c64:	4618      	mov	r0, r3
 8014c66:	371c      	adds	r7, #28
 8014c68:	46bd      	mov	sp, r7
 8014c6a:	bc80      	pop	{r7}
 8014c6c:	4770      	bx	lr
	...

08014c70 <ComputeNext125kHzJoinChannel>:
 * \param [OUT] newChannelIndex Index of available channel.
 *
 * \retval Status
 */
static LoRaMacStatus_t ComputeNext125kHzJoinChannel( uint8_t* newChannelIndex )
{
 8014c70:	b590      	push	{r4, r7, lr}
 8014c72:	b087      	sub	sp, #28
 8014c74:	af00      	add	r7, sp, #0
 8014c76:	6078      	str	r0, [r7, #4]
    uint8_t currentChannelsMaskRemainingIndex;
    uint16_t channelMaskRemaining;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 8014c78:	2300      	movs	r3, #0
 8014c7a:	60fb      	str	r3, [r7, #12]
 8014c7c:	2300      	movs	r3, #0
 8014c7e:	613b      	str	r3, [r7, #16]
    uint8_t availableChannels = 0;
 8014c80:	2300      	movs	r3, #0
 8014c82:	72fb      	strb	r3, [r7, #11]
    uint8_t startIndex = NvmCtx.JoinChannelGroupsCurrentIndex;
 8014c84:	4b32      	ldr	r3, [pc, #200]	; (8014d50 <ComputeNext125kHzJoinChannel+0xe0>)
 8014c86:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 8014c8a:	757b      	strb	r3, [r7, #21]

    // Null pointer check
    if( newChannelIndex == NULL )
 8014c8c:	687b      	ldr	r3, [r7, #4]
 8014c8e:	2b00      	cmp	r3, #0
 8014c90:	d101      	bne.n	8014c96 <ComputeNext125kHzJoinChannel+0x26>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8014c92:	2303      	movs	r3, #3
 8014c94:	e057      	b.n	8014d46 <ComputeNext125kHzJoinChannel+0xd6>
    }

    do {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelsMaskRemainingIndex = (uint8_t) startIndex / 2;
 8014c96:	7d7b      	ldrb	r3, [r7, #21]
 8014c98:	085b      	lsrs	r3, r3, #1
 8014c9a:	753b      	strb	r3, [r7, #20]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 8014c9c:	7d7b      	ldrb	r3, [r7, #21]
 8014c9e:	f003 0301 	and.w	r3, r3, #1
 8014ca2:	b2db      	uxtb	r3, r3
 8014ca4:	2b00      	cmp	r3, #0
 8014ca6:	d108      	bne.n	8014cba <ComputeNext125kHzJoinChannel+0x4a>
        {
            channelMaskRemaining = ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] & 0x00FF );
 8014ca8:	7d3b      	ldrb	r3, [r7, #20]
 8014caa:	4a29      	ldr	r2, [pc, #164]	; (8014d50 <ComputeNext125kHzJoinChannel+0xe0>)
 8014cac:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8014cb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014cb4:	b2db      	uxtb	r3, r3
 8014cb6:	82fb      	strh	r3, [r7, #22]
 8014cb8:	e007      	b.n	8014cca <ComputeNext125kHzJoinChannel+0x5a>
        }
        else
        {
            channelMaskRemaining = ( ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] >> 8 ) & 0x00FF );
 8014cba:	7d3b      	ldrb	r3, [r7, #20]
 8014cbc:	4a24      	ldr	r2, [pc, #144]	; (8014d50 <ComputeNext125kHzJoinChannel+0xe0>)
 8014cbe:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8014cc2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014cc6:	0a1b      	lsrs	r3, r3, #8
 8014cc8:	82fb      	strh	r3, [r7, #22]
        }


        if( FindAvailable125kHzChannels( findAvailableChannelsIndex, channelMaskRemaining, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8014cca:	f107 020b 	add.w	r2, r7, #11
 8014cce:	8af9      	ldrh	r1, [r7, #22]
 8014cd0:	f107 030c 	add.w	r3, r7, #12
 8014cd4:	4618      	mov	r0, r3
 8014cd6:	f7ff ff94 	bl	8014c02 <FindAvailable125kHzChannels>
 8014cda:	4603      	mov	r3, r0
 8014cdc:	2b03      	cmp	r3, #3
 8014cde:	d101      	bne.n	8014ce4 <ComputeNext125kHzJoinChannel+0x74>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8014ce0:	2303      	movs	r3, #3
 8014ce2:	e030      	b.n	8014d46 <ComputeNext125kHzJoinChannel+0xd6>
        }

        if ( availableChannels > 0 )
 8014ce4:	7afb      	ldrb	r3, [r7, #11]
 8014ce6:	2b00      	cmp	r3, #0
 8014ce8:	d012      	beq.n	8014d10 <ComputeNext125kHzJoinChannel+0xa0>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 8014cea:	7d7b      	ldrb	r3, [r7, #21]
 8014cec:	00db      	lsls	r3, r3, #3
 8014cee:	b2dc      	uxtb	r4, r3
 8014cf0:	7afb      	ldrb	r3, [r7, #11]
 8014cf2:	3b01      	subs	r3, #1
 8014cf4:	4619      	mov	r1, r3
 8014cf6:	2000      	movs	r0, #0
 8014cf8:	f001 fa78 	bl	80161ec <randr>
 8014cfc:	4603      	mov	r3, r0
 8014cfe:	f107 0218 	add.w	r2, r7, #24
 8014d02:	4413      	add	r3, r2
 8014d04:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8014d08:	4423      	add	r3, r4
 8014d0a:	b2da      	uxtb	r2, r3
 8014d0c:	687b      	ldr	r3, [r7, #4]
 8014d0e:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 8014d10:	7d7b      	ldrb	r3, [r7, #21]
 8014d12:	3301      	adds	r3, #1
 8014d14:	757b      	strb	r3, [r7, #21]
        if ( startIndex > 7 )
 8014d16:	7d7b      	ldrb	r3, [r7, #21]
 8014d18:	2b07      	cmp	r3, #7
 8014d1a:	d901      	bls.n	8014d20 <ComputeNext125kHzJoinChannel+0xb0>
        {
            startIndex = 0;
 8014d1c:	2300      	movs	r3, #0
 8014d1e:	757b      	strb	r3, [r7, #21]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != NvmCtx.JoinChannelGroupsCurrentIndex ) );
 8014d20:	7afb      	ldrb	r3, [r7, #11]
 8014d22:	2b00      	cmp	r3, #0
 8014d24:	d105      	bne.n	8014d32 <ComputeNext125kHzJoinChannel+0xc2>
 8014d26:	4b0a      	ldr	r3, [pc, #40]	; (8014d50 <ComputeNext125kHzJoinChannel+0xe0>)
 8014d28:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 8014d2c:	7d7a      	ldrb	r2, [r7, #21]
 8014d2e:	429a      	cmp	r2, r3
 8014d30:	d1b1      	bne.n	8014c96 <ComputeNext125kHzJoinChannel+0x26>

    if ( availableChannels > 0 )
 8014d32:	7afb      	ldrb	r3, [r7, #11]
 8014d34:	2b00      	cmp	r3, #0
 8014d36:	d005      	beq.n	8014d44 <ComputeNext125kHzJoinChannel+0xd4>
    {
        NvmCtx.JoinChannelGroupsCurrentIndex = startIndex;
 8014d38:	4a05      	ldr	r2, [pc, #20]	; (8014d50 <ComputeNext125kHzJoinChannel+0xe0>)
 8014d3a:	7d7b      	ldrb	r3, [r7, #21]
 8014d3c:	f882 3398 	strb.w	r3, [r2, #920]	; 0x398
        return LORAMAC_STATUS_OK;
 8014d40:	2300      	movs	r3, #0
 8014d42:	e000      	b.n	8014d46 <ComputeNext125kHzJoinChannel+0xd6>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 8014d44:	2303      	movs	r3, #3
}
 8014d46:	4618      	mov	r0, r3
 8014d48:	371c      	adds	r7, #28
 8014d4a:	46bd      	mov	sp, r7
 8014d4c:	bd90      	pop	{r4, r7, pc}
 8014d4e:	bf00      	nop
 8014d50:	20000dbc 	.word	0x20000dbc

08014d54 <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 8014d54:	b480      	push	{r7}
 8014d56:	b083      	sub	sp, #12
 8014d58:	af00      	add	r7, sp, #0
 8014d5a:	6078      	str	r0, [r7, #4]
    switch( BandwidthsUS915[drIndex] )
 8014d5c:	4a09      	ldr	r2, [pc, #36]	; (8014d84 <GetBandwidth+0x30>)
 8014d5e:	687b      	ldr	r3, [r7, #4]
 8014d60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014d64:	4a08      	ldr	r2, [pc, #32]	; (8014d88 <GetBandwidth+0x34>)
 8014d66:	4293      	cmp	r3, r2
 8014d68:	d004      	beq.n	8014d74 <GetBandwidth+0x20>
 8014d6a:	4a08      	ldr	r2, [pc, #32]	; (8014d8c <GetBandwidth+0x38>)
 8014d6c:	4293      	cmp	r3, r2
 8014d6e:	d003      	beq.n	8014d78 <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 8014d70:	2300      	movs	r3, #0
 8014d72:	e002      	b.n	8014d7a <GetBandwidth+0x26>
        case 250000:
            return 1;
 8014d74:	2301      	movs	r3, #1
 8014d76:	e000      	b.n	8014d7a <GetBandwidth+0x26>
        case 500000:
            return 2;
 8014d78:	2302      	movs	r3, #2
    }
}
 8014d7a:	4618      	mov	r0, r3
 8014d7c:	370c      	adds	r7, #12
 8014d7e:	46bd      	mov	sp, r7
 8014d80:	bc80      	pop	{r7}
 8014d82:	4770      	bx	lr
 8014d84:	0801b470 	.word	0x0801b470
 8014d88:	0003d090 	.word	0x0003d090
 8014d8c:	0007a120 	.word	0x0007a120

08014d90 <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 8014d90:	b580      	push	{r7, lr}
 8014d92:	b084      	sub	sp, #16
 8014d94:	af00      	add	r7, sp, #0
 8014d96:	603b      	str	r3, [r7, #0]
 8014d98:	4603      	mov	r3, r0
 8014d9a:	71fb      	strb	r3, [r7, #7]
 8014d9c:	460b      	mov	r3, r1
 8014d9e:	71bb      	strb	r3, [r7, #6]
 8014da0:	4613      	mov	r3, r2
 8014da2:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 8014da4:	79fb      	ldrb	r3, [r7, #7]
 8014da6:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 8014da8:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8014dac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014db0:	4293      	cmp	r3, r2
 8014db2:	bfb8      	it	lt
 8014db4:	4613      	movlt	r3, r2
 8014db6:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 8014db8:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8014dbc:	2b04      	cmp	r3, #4
 8014dbe:	d106      	bne.n	8014dce <LimitTxPower+0x3e>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 8014dc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014dc4:	2b02      	cmp	r3, #2
 8014dc6:	bfb8      	it	lt
 8014dc8:	2302      	movlt	r3, #2
 8014dca:	73fb      	strb	r3, [r7, #15]
 8014dcc:	e00d      	b.n	8014dea <LimitTxPower+0x5a>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 8014dce:	2204      	movs	r2, #4
 8014dd0:	2100      	movs	r1, #0
 8014dd2:	6838      	ldr	r0, [r7, #0]
 8014dd4:	f7fe f90d 	bl	8012ff2 <RegionCommonCountChannels>
 8014dd8:	4603      	mov	r3, r0
 8014dda:	2b31      	cmp	r3, #49	; 0x31
 8014ddc:	d805      	bhi.n	8014dea <LimitTxPower+0x5a>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 8014dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014de2:	2b05      	cmp	r3, #5
 8014de4:	bfb8      	it	lt
 8014de6:	2305      	movlt	r3, #5
 8014de8:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 8014dea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014dee:	4618      	mov	r0, r3
 8014df0:	3710      	adds	r7, #16
 8014df2:	46bd      	mov	sp, r7
 8014df4:	bd80      	pop	{r7, pc}
	...

08014df8 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 8014df8:	b580      	push	{r7, lr}
 8014dfa:	b082      	sub	sp, #8
 8014dfc:	af00      	add	r7, sp, #0
 8014dfe:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8014e00:	4b18      	ldr	r3, [pc, #96]	; (8014e64 <VerifyRfFreq+0x6c>)
 8014e02:	6a1b      	ldr	r3, [r3, #32]
 8014e04:	6878      	ldr	r0, [r7, #4]
 8014e06:	4798      	blx	r3
 8014e08:	4603      	mov	r3, r0
 8014e0a:	f083 0301 	eor.w	r3, r3, #1
 8014e0e:	b2db      	uxtb	r3, r3
 8014e10:	2b00      	cmp	r3, #0
 8014e12:	d001      	beq.n	8014e18 <VerifyRfFreq+0x20>
    {
        return false;
 8014e14:	2300      	movs	r3, #0
 8014e16:	e021      	b.n	8014e5c <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 8014e18:	687b      	ldr	r3, [r7, #4]
 8014e1a:	4a13      	ldr	r2, [pc, #76]	; (8014e68 <VerifyRfFreq+0x70>)
 8014e1c:	4293      	cmp	r3, r2
 8014e1e:	d910      	bls.n	8014e42 <VerifyRfFreq+0x4a>
 8014e20:	687b      	ldr	r3, [r7, #4]
 8014e22:	4a12      	ldr	r2, [pc, #72]	; (8014e6c <VerifyRfFreq+0x74>)
 8014e24:	4293      	cmp	r3, r2
 8014e26:	d80c      	bhi.n	8014e42 <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 8014e28:	687a      	ldr	r2, [r7, #4]
 8014e2a:	4b11      	ldr	r3, [pc, #68]	; (8014e70 <VerifyRfFreq+0x78>)
 8014e2c:	4413      	add	r3, r2
 8014e2e:	4a11      	ldr	r2, [pc, #68]	; (8014e74 <VerifyRfFreq+0x7c>)
 8014e30:	fba2 1203 	umull	r1, r2, r2, r3
 8014e34:	0c92      	lsrs	r2, r2, #18
 8014e36:	4910      	ldr	r1, [pc, #64]	; (8014e78 <VerifyRfFreq+0x80>)
 8014e38:	fb01 f202 	mul.w	r2, r1, r2
 8014e3c:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 8014e3e:	2a00      	cmp	r2, #0
 8014e40:	d001      	beq.n	8014e46 <VerifyRfFreq+0x4e>
    {
        return false;
 8014e42:	2300      	movs	r3, #0
 8014e44:	e00a      	b.n	8014e5c <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 8014e46:	687b      	ldr	r3, [r7, #4]
 8014e48:	4a0c      	ldr	r2, [pc, #48]	; (8014e7c <VerifyRfFreq+0x84>)
 8014e4a:	4293      	cmp	r3, r2
 8014e4c:	d903      	bls.n	8014e56 <VerifyRfFreq+0x5e>
 8014e4e:	687b      	ldr	r3, [r7, #4]
 8014e50:	4a06      	ldr	r2, [pc, #24]	; (8014e6c <VerifyRfFreq+0x74>)
 8014e52:	4293      	cmp	r3, r2
 8014e54:	d901      	bls.n	8014e5a <VerifyRfFreq+0x62>
    {
        return false;
 8014e56:	2300      	movs	r3, #0
 8014e58:	e000      	b.n	8014e5c <VerifyRfFreq+0x64>
    }
    return true;
 8014e5a:	2301      	movs	r3, #1
}
 8014e5c:	4618      	mov	r0, r3
 8014e5e:	3708      	adds	r7, #8
 8014e60:	46bd      	mov	sp, r7
 8014e62:	bd80      	pop	{r7, pc}
 8014e64:	0801b4e4 	.word	0x0801b4e4
 8014e68:	3708709f 	.word	0x3708709f
 8014e6c:	374886e0 	.word	0x374886e0
 8014e70:	c8f78f60 	.word	0xc8f78f60
 8014e74:	6fd91d85 	.word	0x6fd91d85
 8014e78:	000927c0 	.word	0x000927c0
 8014e7c:	35c8015f 	.word	0x35c8015f

08014e80 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8014e80:	b590      	push	{r4, r7, lr}
 8014e82:	b089      	sub	sp, #36	; 0x24
 8014e84:	af04      	add	r7, sp, #16
 8014e86:	4603      	mov	r3, r0
 8014e88:	460a      	mov	r2, r1
 8014e8a:	71fb      	strb	r3, [r7, #7]
 8014e8c:	4613      	mov	r3, r2
 8014e8e:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 8014e90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014e94:	4a0f      	ldr	r2, [pc, #60]	; (8014ed4 <GetTimeOnAir+0x54>)
 8014e96:	5cd3      	ldrb	r3, [r2, r3]
 8014e98:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = GetBandwidth( datarate );
 8014e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014e9e:	4618      	mov	r0, r3
 8014ea0:	f7ff ff58 	bl	8014d54 <GetBandwidth>
 8014ea4:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8014ea6:	4b0c      	ldr	r3, [pc, #48]	; (8014ed8 <GetTimeOnAir+0x58>)
 8014ea8:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8014eaa:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8014eae:	88bb      	ldrh	r3, [r7, #4]
 8014eb0:	b2db      	uxtb	r3, r3
 8014eb2:	2101      	movs	r1, #1
 8014eb4:	9103      	str	r1, [sp, #12]
 8014eb6:	9302      	str	r3, [sp, #8]
 8014eb8:	2300      	movs	r3, #0
 8014eba:	9301      	str	r3, [sp, #4]
 8014ebc:	2308      	movs	r3, #8
 8014ebe:	9300      	str	r3, [sp, #0]
 8014ec0:	2301      	movs	r3, #1
 8014ec2:	68b9      	ldr	r1, [r7, #8]
 8014ec4:	2001      	movs	r0, #1
 8014ec6:	47a0      	blx	r4
 8014ec8:	4603      	mov	r3, r0
}
 8014eca:	4618      	mov	r0, r3
 8014ecc:	3714      	adds	r7, #20
 8014ece:	46bd      	mov	sp, r7
 8014ed0:	bd90      	pop	{r4, r7, pc}
 8014ed2:	bf00      	nop
 8014ed4:	0801b460 	.word	0x0801b460
 8014ed8:	0801b4e4 	.word	0x0801b4e4

08014edc <RegionUS915GetPhyParam>:

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 8014edc:	b580      	push	{r7, lr}
 8014ede:	b084      	sub	sp, #16
 8014ee0:	af00      	add	r7, sp, #0
 8014ee2:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8014ee4:	2300      	movs	r3, #0
 8014ee6:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 8014ee8:	687b      	ldr	r3, [r7, #4]
 8014eea:	781b      	ldrb	r3, [r3, #0]
 8014eec:	3b01      	subs	r3, #1
 8014eee:	2b38      	cmp	r3, #56	; 0x38
 8014ef0:	f200 8124 	bhi.w	801513c <RegionUS915GetPhyParam+0x260>
 8014ef4:	a201      	add	r2, pc, #4	; (adr r2, 8014efc <RegionUS915GetPhyParam+0x20>)
 8014ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014efa:	bf00      	nop
 8014efc:	08014fe1 	.word	0x08014fe1
 8014f00:	08014fe7 	.word	0x08014fe7
 8014f04:	0801513d 	.word	0x0801513d
 8014f08:	0801513d 	.word	0x0801513d
 8014f0c:	0801513d 	.word	0x0801513d
 8014f10:	08014fed 	.word	0x08014fed
 8014f14:	0801513d 	.word	0x0801513d
 8014f18:	08015007 	.word	0x08015007
 8014f1c:	0801513d 	.word	0x0801513d
 8014f20:	0801500d 	.word	0x0801500d
 8014f24:	08015013 	.word	0x08015013
 8014f28:	08015019 	.word	0x08015019
 8014f2c:	0801501f 	.word	0x0801501f
 8014f30:	0801502f 	.word	0x0801502f
 8014f34:	0801503f 	.word	0x0801503f
 8014f38:	08015045 	.word	0x08015045
 8014f3c:	0801504d 	.word	0x0801504d
 8014f40:	08015055 	.word	0x08015055
 8014f44:	0801505d 	.word	0x0801505d
 8014f48:	08015065 	.word	0x08015065
 8014f4c:	0801506d 	.word	0x0801506d
 8014f50:	08015075 	.word	0x08015075
 8014f54:	08015089 	.word	0x08015089
 8014f58:	0801508f 	.word	0x0801508f
 8014f5c:	08015095 	.word	0x08015095
 8014f60:	0801509b 	.word	0x0801509b
 8014f64:	080150a1 	.word	0x080150a1
 8014f68:	080150a7 	.word	0x080150a7
 8014f6c:	080150ad 	.word	0x080150ad
 8014f70:	080150b3 	.word	0x080150b3
 8014f74:	080150b3 	.word	0x080150b3
 8014f78:	080150b9 	.word	0x080150b9
 8014f7c:	080150bf 	.word	0x080150bf
 8014f80:	08014ff3 	.word	0x08014ff3
 8014f84:	0801513d 	.word	0x0801513d
 8014f88:	0801513d 	.word	0x0801513d
 8014f8c:	0801513d 	.word	0x0801513d
 8014f90:	0801513d 	.word	0x0801513d
 8014f94:	0801513d 	.word	0x0801513d
 8014f98:	0801513d 	.word	0x0801513d
 8014f9c:	0801513d 	.word	0x0801513d
 8014fa0:	0801513d 	.word	0x0801513d
 8014fa4:	0801513d 	.word	0x0801513d
 8014fa8:	0801513d 	.word	0x0801513d
 8014fac:	0801513d 	.word	0x0801513d
 8014fb0:	0801513d 	.word	0x0801513d
 8014fb4:	0801513d 	.word	0x0801513d
 8014fb8:	080150c7 	.word	0x080150c7
 8014fbc:	080150db 	.word	0x080150db
 8014fc0:	080150e9 	.word	0x080150e9
 8014fc4:	080150ef 	.word	0x080150ef
 8014fc8:	080150fb 	.word	0x080150fb
 8014fcc:	08015101 	.word	0x08015101
 8014fd0:	08015115 	.word	0x08015115
 8014fd4:	080150f5 	.word	0x080150f5
 8014fd8:	0801511b 	.word	0x0801511b
 8014fdc:	0801512b 	.word	0x0801512b
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 8014fe0:	2308      	movs	r3, #8
 8014fe2:	60bb      	str	r3, [r7, #8]
            break;
 8014fe4:	e0ab      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 8014fe6:	2300      	movs	r3, #0
 8014fe8:	60bb      	str	r3, [r7, #8]
            break;
 8014fea:	e0a8      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 8014fec:	2300      	movs	r3, #0
 8014fee:	60bb      	str	r3, [r7, #8]
            break;
 8014ff0:	e0a5      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, US915_TX_MIN_DATARATE );
 8014ff2:	687b      	ldr	r3, [r7, #4]
 8014ff4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014ff8:	2100      	movs	r1, #0
 8014ffa:	4618      	mov	r0, r3
 8014ffc:	f7ff fde4 	bl	8014bc8 <GetNextLowerTxDr>
 8015000:	4603      	mov	r3, r0
 8015002:	60bb      	str	r3, [r7, #8]
            break;
 8015004:	e09b      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 8015006:	2300      	movs	r3, #0
 8015008:	60bb      	str	r3, [r7, #8]
            break;
 801500a:	e098      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 801500c:	2300      	movs	r3, #0
 801500e:	60bb      	str	r3, [r7, #8]
            break;
 8015010:	e095      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = US915_ADR_ACK_LIMIT;
 8015012:	2340      	movs	r3, #64	; 0x40
 8015014:	60bb      	str	r3, [r7, #8]
            break;
 8015016:	e092      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = US915_ADR_ACK_DELAY;
 8015018:	2320      	movs	r3, #32
 801501a:	60bb      	str	r3, [r7, #8]
            break;
 801501c:	e08f      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 801501e:	687b      	ldr	r3, [r7, #4]
 8015020:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015024:	461a      	mov	r2, r3
 8015026:	4b4a      	ldr	r3, [pc, #296]	; (8015150 <RegionUS915GetPhyParam+0x274>)
 8015028:	5c9b      	ldrb	r3, [r3, r2]
 801502a:	60bb      	str	r3, [r7, #8]
            break;
 801502c:	e087      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 801502e:	687b      	ldr	r3, [r7, #4]
 8015030:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015034:	461a      	mov	r2, r3
 8015036:	4b47      	ldr	r3, [pc, #284]	; (8015154 <RegionUS915GetPhyParam+0x278>)
 8015038:	5c9b      	ldrb	r3, [r3, r2]
 801503a:	60bb      	str	r3, [r7, #8]
            break;
 801503c:	e07f      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 801503e:	2300      	movs	r3, #0
 8015040:	60bb      	str	r3, [r7, #8]
            break;
 8015042:	e07c      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 8015044:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8015048:	60bb      	str	r3, [r7, #8]
            break;
 801504a:	e078      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = US915_RECEIVE_DELAY1;
 801504c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8015050:	60bb      	str	r3, [r7, #8]
            break;
 8015052:	e074      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = US915_RECEIVE_DELAY2;
 8015054:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8015058:	60bb      	str	r3, [r7, #8]
            break;
 801505a:	e070      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY1;
 801505c:	f241 3388 	movw	r3, #5000	; 0x1388
 8015060:	60bb      	str	r3, [r7, #8]
            break;
 8015062:	e06c      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY2;
 8015064:	f241 7370 	movw	r3, #6000	; 0x1770
 8015068:	60bb      	str	r3, [r7, #8]
            break;
 801506a:	e068      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = US915_MAX_FCNT_GAP;
 801506c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8015070:	60bb      	str	r3, [r7, #8]
            break;
 8015072:	e064      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( US915_ACKTIMEOUT + randr( -US915_ACK_TIMEOUT_RND, US915_ACK_TIMEOUT_RND ) );
 8015074:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8015078:	4837      	ldr	r0, [pc, #220]	; (8015158 <RegionUS915GetPhyParam+0x27c>)
 801507a:	f001 f8b7 	bl	80161ec <randr>
 801507e:	4603      	mov	r3, r0
 8015080:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8015084:	60bb      	str	r3, [r7, #8]
            break;
 8015086:	e05a      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = US915_DEFAULT_RX1_DR_OFFSET;
 8015088:	2300      	movs	r3, #0
 801508a:	60bb      	str	r3, [r7, #8]
            break;
 801508c:	e057      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 801508e:	4b33      	ldr	r3, [pc, #204]	; (801515c <RegionUS915GetPhyParam+0x280>)
 8015090:	60bb      	str	r3, [r7, #8]
            break;
 8015092:	e054      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 8015094:	2308      	movs	r3, #8
 8015096:	60bb      	str	r3, [r7, #8]
            break;
 8015098:	e051      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 801509a:	4b31      	ldr	r3, [pc, #196]	; (8015160 <RegionUS915GetPhyParam+0x284>)
 801509c:	60bb      	str	r3, [r7, #8]
            break;
 801509e:	e04e      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 80150a0:	4b30      	ldr	r3, [pc, #192]	; (8015164 <RegionUS915GetPhyParam+0x288>)
 80150a2:	60bb      	str	r3, [r7, #8]
            break;
 80150a4:	e04b      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 80150a6:	2348      	movs	r3, #72	; 0x48
 80150a8:	60bb      	str	r3, [r7, #8]
            break;
 80150aa:	e048      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 80150ac:	4b2e      	ldr	r3, [pc, #184]	; (8015168 <RegionUS915GetPhyParam+0x28c>)
 80150ae:	60bb      	str	r3, [r7, #8]
            break;
 80150b0:	e045      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 80150b2:	2300      	movs	r3, #0
 80150b4:	60bb      	str	r3, [r7, #8]
            break;
 80150b6:	e042      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 80150b8:	4b2c      	ldr	r3, [pc, #176]	; (801516c <RegionUS915GetPhyParam+0x290>)
 80150ba:	60bb      	str	r3, [r7, #8]
            break;
 80150bc:	e03f      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 80150be:	f04f 0300 	mov.w	r3, #0
 80150c2:	60bb      	str	r3, [r7, #8]
            break;
 80150c4:	e03b      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = US915_BEACON_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 80150c6:	687b      	ldr	r3, [r7, #4]
 80150c8:	791b      	ldrb	r3, [r3, #4]
 80150ca:	461a      	mov	r2, r3
 80150cc:	4b28      	ldr	r3, [pc, #160]	; (8015170 <RegionUS915GetPhyParam+0x294>)
 80150ce:	fb03 f202 	mul.w	r2, r3, r2
 80150d2:	4b22      	ldr	r3, [pc, #136]	; (801515c <RegionUS915GetPhyParam+0x280>)
 80150d4:	4413      	add	r3, r2
 80150d6:	60bb      	str	r3, [r7, #8]
            break;
 80150d8:	e031      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 80150da:	2317      	movs	r3, #23
 80150dc:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 80150de:	2305      	movs	r3, #5
 80150e0:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 80150e2:	2303      	movs	r3, #3
 80150e4:	72bb      	strb	r3, [r7, #10]
            break;
 80150e6:	e02a      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 80150e8:	2308      	movs	r3, #8
 80150ea:	60bb      	str	r3, [r7, #8]
            break;
 80150ec:	e027      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_STEPWIDTH:
        {
            phyParam.Value = US915_BEACON_CHANNEL_STEPWIDTH;
 80150ee:	4b20      	ldr	r3, [pc, #128]	; (8015170 <RegionUS915GetPhyParam+0x294>)
 80150f0:	60bb      	str	r3, [r7, #8]
            break;
 80150f2:	e024      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_PING_SLOT_NB_CHANNELS;
 80150f4:	2308      	movs	r3, #8
 80150f6:	60bb      	str	r3, [r7, #8]
            break;
 80150f8:	e021      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 80150fa:	2308      	movs	r3, #8
 80150fc:	60bb      	str	r3, [r7, #8]
            break;
 80150fe:	e01e      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 8015100:	687b      	ldr	r3, [r7, #4]
 8015102:	791b      	ldrb	r3, [r3, #4]
 8015104:	461a      	mov	r2, r3
 8015106:	4b1a      	ldr	r3, [pc, #104]	; (8015170 <RegionUS915GetPhyParam+0x294>)
 8015108:	fb03 f202 	mul.w	r2, r3, r2
 801510c:	4b13      	ldr	r3, [pc, #76]	; (801515c <RegionUS915GetPhyParam+0x280>)
 801510e:	4413      	add	r3, r2
 8015110:	60bb      	str	r3, [r7, #8]
            break;
 8015112:	e014      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 8015114:	2308      	movs	r3, #8
 8015116:	60bb      	str	r3, [r7, #8]
            break;
 8015118:	e011      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 801511a:	687b      	ldr	r3, [r7, #4]
 801511c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015120:	461a      	mov	r2, r3
 8015122:	4b14      	ldr	r3, [pc, #80]	; (8015174 <RegionUS915GetPhyParam+0x298>)
 8015124:	5c9b      	ldrb	r3, [r3, r2]
 8015126:	60bb      	str	r3, [r7, #8]
            break;
 8015128:	e009      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 801512a:	687b      	ldr	r3, [r7, #4]
 801512c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015130:	4618      	mov	r0, r3
 8015132:	f7ff fe0f 	bl	8014d54 <GetBandwidth>
 8015136:	4603      	mov	r3, r0
 8015138:	60bb      	str	r3, [r7, #8]
            break;
 801513a:	e000      	b.n	801513e <RegionUS915GetPhyParam+0x262>
        }
        default:
        {
            break;
 801513c:	bf00      	nop
        }
    }

    return phyParam;
 801513e:	68bb      	ldr	r3, [r7, #8]
 8015140:	60fb      	str	r3, [r7, #12]
 8015142:	2300      	movs	r3, #0
 8015144:	68fb      	ldr	r3, [r7, #12]
}
 8015146:	4618      	mov	r0, r3
 8015148:	3710      	adds	r7, #16
 801514a:	46bd      	mov	sp, r7
 801514c:	bd80      	pop	{r7, pc}
 801514e:	bf00      	nop
 8015150:	0801b4c4 	.word	0x0801b4c4
 8015154:	0801b4d4 	.word	0x0801b4d4
 8015158:	fffffc18 	.word	0xfffffc18
 801515c:	370870a0 	.word	0x370870a0
 8015160:	20001130 	.word	0x20001130
 8015164:	20001148 	.word	0x20001148
 8015168:	20000dbc 	.word	0x20000dbc
 801516c:	4200999a 	.word	0x4200999a
 8015170:	000927c0 	.word	0x000927c0
 8015174:	0801b460 	.word	0x0801b460

08015178 <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8015178:	b590      	push	{r4, r7, lr}
 801517a:	b085      	sub	sp, #20
 801517c:	af02      	add	r7, sp, #8
 801517e:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 8015180:	687b      	ldr	r3, [r7, #4]
 8015182:	781b      	ldrb	r3, [r3, #0]
 8015184:	4619      	mov	r1, r3
 8015186:	4a10      	ldr	r2, [pc, #64]	; (80151c8 <RegionUS915SetBandTxDone+0x50>)
 8015188:	460b      	mov	r3, r1
 801518a:	005b      	lsls	r3, r3, #1
 801518c:	440b      	add	r3, r1
 801518e:	009b      	lsls	r3, r3, #2
 8015190:	4413      	add	r3, r2
 8015192:	3309      	adds	r3, #9
 8015194:	781b      	ldrb	r3, [r3, #0]
 8015196:	461a      	mov	r2, r3
 8015198:	4613      	mov	r3, r2
 801519a:	009b      	lsls	r3, r3, #2
 801519c:	4413      	add	r3, r2
 801519e:	009b      	lsls	r3, r3, #2
 80151a0:	f503 7358 	add.w	r3, r3, #864	; 0x360
 80151a4:	4a08      	ldr	r2, [pc, #32]	; (80151c8 <RegionUS915SetBandTxDone+0x50>)
 80151a6:	1898      	adds	r0, r3, r2
 80151a8:	687b      	ldr	r3, [r7, #4]
 80151aa:	6899      	ldr	r1, [r3, #8]
 80151ac:	687b      	ldr	r3, [r7, #4]
 80151ae:	785c      	ldrb	r4, [r3, #1]
 80151b0:	687b      	ldr	r3, [r7, #4]
 80151b2:	691a      	ldr	r2, [r3, #16]
 80151b4:	9200      	str	r2, [sp, #0]
 80151b6:	68db      	ldr	r3, [r3, #12]
 80151b8:	4622      	mov	r2, r4
 80151ba:	f7fd ff6c 	bl	8013096 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 80151be:	bf00      	nop
 80151c0:	370c      	adds	r7, #12
 80151c2:	46bd      	mov	sp, r7
 80151c4:	bd90      	pop	{r4, r7, pc}
 80151c6:	bf00      	nop
 80151c8:	20000dbc 	.word	0x20000dbc

080151cc <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 80151cc:	b580      	push	{r7, lr}
 80151ce:	b088      	sub	sp, #32
 80151d0:	af00      	add	r7, sp, #0
 80151d2:	6078      	str	r0, [r7, #4]
    Band_t bands[US915_MAX_NB_BANDS] =
 80151d4:	2301      	movs	r3, #1
 80151d6:	813b      	strh	r3, [r7, #8]
 80151d8:	2300      	movs	r3, #0
 80151da:	72bb      	strb	r3, [r7, #10]
 80151dc:	2300      	movs	r3, #0
 80151de:	60fb      	str	r3, [r7, #12]
 80151e0:	2300      	movs	r3, #0
 80151e2:	613b      	str	r3, [r7, #16]
 80151e4:	2300      	movs	r3, #0
 80151e6:	617b      	str	r3, [r7, #20]
 80151e8:	2300      	movs	r3, #0
 80151ea:	763b      	strb	r3, [r7, #24]
    {
       US915_BAND0
    };

    switch( params->Type )
 80151ec:	687b      	ldr	r3, [r7, #4]
 80151ee:	791b      	ldrb	r3, [r3, #4]
 80151f0:	2b03      	cmp	r3, #3
 80151f2:	f000 80c0 	beq.w	8015376 <RegionUS915InitDefaults+0x1aa>
 80151f6:	2b03      	cmp	r3, #3
 80151f8:	f300 80ca 	bgt.w	8015390 <RegionUS915InitDefaults+0x1c4>
 80151fc:	2b00      	cmp	r3, #0
 80151fe:	d007      	beq.n	8015210 <RegionUS915InitDefaults+0x44>
 8015200:	2b00      	cmp	r3, #0
 8015202:	f2c0 80c5 	blt.w	8015390 <RegionUS915InitDefaults+0x1c4>
 8015206:	3b01      	subs	r3, #1
 8015208:	2b01      	cmp	r3, #1
 801520a:	f200 80c1 	bhi.w	8015390 <RegionUS915InitDefaults+0x1c4>
 801520e:	e08e      	b.n	801532e <RegionUS915InitDefaults+0x162>
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Initialize 8 bit channel groups index
            NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 8015210:	4b63      	ldr	r3, [pc, #396]	; (80153a0 <RegionUS915InitDefaults+0x1d4>)
 8015212:	2200      	movs	r2, #0
 8015214:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398

            // Initialize the join trials counter
            NvmCtx.JoinTrialsCounter = 0;
 8015218:	4b61      	ldr	r3, [pc, #388]	; (80153a0 <RegionUS915InitDefaults+0x1d4>)
 801521a:	2200      	movs	r2, #0
 801521c:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399

            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 8015220:	f107 0308 	add.w	r3, r7, #8
 8015224:	2214      	movs	r2, #20
 8015226:	4619      	mov	r1, r3
 8015228:	485e      	ldr	r0, [pc, #376]	; (80153a4 <RegionUS915InitDefaults+0x1d8>)
 801522a:	f000 fff6 	bl	801621a <memcpy1>

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801522e:	2300      	movs	r3, #0
 8015230:	77fb      	strb	r3, [r7, #31]
 8015232:	e025      	b.n	8015280 <RegionUS915InitDefaults+0xb4>
            {
                // 125 kHz channels
                NvmCtx.Channels[i].Frequency = 902300000 + i * 200000;
 8015234:	7ffb      	ldrb	r3, [r7, #31]
 8015236:	4a5c      	ldr	r2, [pc, #368]	; (80153a8 <RegionUS915InitDefaults+0x1dc>)
 8015238:	fb02 f203 	mul.w	r2, r2, r3
 801523c:	4b5b      	ldr	r3, [pc, #364]	; (80153ac <RegionUS915InitDefaults+0x1e0>)
 801523e:	4413      	add	r3, r2
 8015240:	7ffa      	ldrb	r2, [r7, #31]
 8015242:	4618      	mov	r0, r3
 8015244:	4956      	ldr	r1, [pc, #344]	; (80153a0 <RegionUS915InitDefaults+0x1d4>)
 8015246:	4613      	mov	r3, r2
 8015248:	005b      	lsls	r3, r3, #1
 801524a:	4413      	add	r3, r2
 801524c:	009b      	lsls	r3, r3, #2
 801524e:	440b      	add	r3, r1
 8015250:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 8015252:	7ffa      	ldrb	r2, [r7, #31]
 8015254:	4952      	ldr	r1, [pc, #328]	; (80153a0 <RegionUS915InitDefaults+0x1d4>)
 8015256:	4613      	mov	r3, r2
 8015258:	005b      	lsls	r3, r3, #1
 801525a:	4413      	add	r3, r2
 801525c:	009b      	lsls	r3, r3, #2
 801525e:	440b      	add	r3, r1
 8015260:	3308      	adds	r3, #8
 8015262:	2230      	movs	r2, #48	; 0x30
 8015264:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 8015266:	7ffa      	ldrb	r2, [r7, #31]
 8015268:	494d      	ldr	r1, [pc, #308]	; (80153a0 <RegionUS915InitDefaults+0x1d4>)
 801526a:	4613      	mov	r3, r2
 801526c:	005b      	lsls	r3, r3, #1
 801526e:	4413      	add	r3, r2
 8015270:	009b      	lsls	r3, r3, #2
 8015272:	440b      	add	r3, r1
 8015274:	3309      	adds	r3, #9
 8015276:	2200      	movs	r2, #0
 8015278:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801527a:	7ffb      	ldrb	r3, [r7, #31]
 801527c:	3301      	adds	r3, #1
 801527e:	77fb      	strb	r3, [r7, #31]
 8015280:	7ffb      	ldrb	r3, [r7, #31]
 8015282:	2b3f      	cmp	r3, #63	; 0x3f
 8015284:	d9d6      	bls.n	8015234 <RegionUS915InitDefaults+0x68>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 8015286:	2340      	movs	r3, #64	; 0x40
 8015288:	77bb      	strb	r3, [r7, #30]
 801528a:	e026      	b.n	80152da <RegionUS915InitDefaults+0x10e>
            {
                // 500 kHz channels
                NvmCtx.Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 801528c:	7fbb      	ldrb	r3, [r7, #30]
 801528e:	3b40      	subs	r3, #64	; 0x40
 8015290:	4a47      	ldr	r2, [pc, #284]	; (80153b0 <RegionUS915InitDefaults+0x1e4>)
 8015292:	fb02 f203 	mul.w	r2, r2, r3
 8015296:	4b47      	ldr	r3, [pc, #284]	; (80153b4 <RegionUS915InitDefaults+0x1e8>)
 8015298:	4413      	add	r3, r2
 801529a:	7fba      	ldrb	r2, [r7, #30]
 801529c:	4618      	mov	r0, r3
 801529e:	4940      	ldr	r1, [pc, #256]	; (80153a0 <RegionUS915InitDefaults+0x1d4>)
 80152a0:	4613      	mov	r3, r2
 80152a2:	005b      	lsls	r3, r3, #1
 80152a4:	4413      	add	r3, r2
 80152a6:	009b      	lsls	r3, r3, #2
 80152a8:	440b      	add	r3, r1
 80152aa:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 80152ac:	7fba      	ldrb	r2, [r7, #30]
 80152ae:	493c      	ldr	r1, [pc, #240]	; (80153a0 <RegionUS915InitDefaults+0x1d4>)
 80152b0:	4613      	mov	r3, r2
 80152b2:	005b      	lsls	r3, r3, #1
 80152b4:	4413      	add	r3, r2
 80152b6:	009b      	lsls	r3, r3, #2
 80152b8:	440b      	add	r3, r1
 80152ba:	3308      	adds	r3, #8
 80152bc:	2244      	movs	r2, #68	; 0x44
 80152be:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 80152c0:	7fba      	ldrb	r2, [r7, #30]
 80152c2:	4937      	ldr	r1, [pc, #220]	; (80153a0 <RegionUS915InitDefaults+0x1d4>)
 80152c4:	4613      	mov	r3, r2
 80152c6:	005b      	lsls	r3, r3, #1
 80152c8:	4413      	add	r3, r2
 80152ca:	009b      	lsls	r3, r3, #2
 80152cc:	440b      	add	r3, r1
 80152ce:	3309      	adds	r3, #9
 80152d0:	2200      	movs	r2, #0
 80152d2:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 80152d4:	7fbb      	ldrb	r3, [r7, #30]
 80152d6:	3301      	adds	r3, #1
 80152d8:	77bb      	strb	r3, [r7, #30]
 80152da:	7fbb      	ldrb	r3, [r7, #30]
 80152dc:	2b47      	cmp	r3, #71	; 0x47
 80152de:	d9d5      	bls.n	801528c <RegionUS915InitDefaults+0xc0>
            NvmCtx.ChannelsDefaultMask[2] = 0x0000;
            NvmCtx.ChannelsDefaultMask[3] = 0x0000;
            NvmCtx.ChannelsDefaultMask[4] = 0x0001;
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
#else
            NvmCtx.ChannelsDefaultMask[0] = 0xFFFF;
 80152e0:	4b2f      	ldr	r3, [pc, #188]	; (80153a0 <RegionUS915InitDefaults+0x1d4>)
 80152e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80152e6:	f8a3 238c 	strh.w	r2, [r3, #908]	; 0x38c
            NvmCtx.ChannelsDefaultMask[1] = 0xFFFF;
 80152ea:	4b2d      	ldr	r3, [pc, #180]	; (80153a0 <RegionUS915InitDefaults+0x1d4>)
 80152ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80152f0:	f8a3 238e 	strh.w	r2, [r3, #910]	; 0x38e
            NvmCtx.ChannelsDefaultMask[2] = 0xFFFF;
 80152f4:	4b2a      	ldr	r3, [pc, #168]	; (80153a0 <RegionUS915InitDefaults+0x1d4>)
 80152f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80152fa:	f8a3 2390 	strh.w	r2, [r3, #912]	; 0x390
            NvmCtx.ChannelsDefaultMask[3] = 0xFFFF;
 80152fe:	4b28      	ldr	r3, [pc, #160]	; (80153a0 <RegionUS915InitDefaults+0x1d4>)
 8015300:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015304:	f8a3 2392 	strh.w	r2, [r3, #914]	; 0x392
            NvmCtx.ChannelsDefaultMask[4] = 0x00FF;
 8015308:	4b25      	ldr	r3, [pc, #148]	; (80153a0 <RegionUS915InitDefaults+0x1d4>)
 801530a:	22ff      	movs	r2, #255	; 0xff
 801530c:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 8015310:	4b23      	ldr	r3, [pc, #140]	; (80153a0 <RegionUS915InitDefaults+0x1d4>)
 8015312:	2200      	movs	r2, #0
 8015314:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396
#endif /* HYBRID_ENABLED == 1 */
            /* ST_WORKAROUND_END */

            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 8015318:	2206      	movs	r2, #6
 801531a:	4927      	ldr	r1, [pc, #156]	; (80153b8 <RegionUS915InitDefaults+0x1ec>)
 801531c:	4827      	ldr	r0, [pc, #156]	; (80153bc <RegionUS915InitDefaults+0x1f0>)
 801531e:	f7fd fe94 	bl	801304a <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 6 );
 8015322:	2206      	movs	r2, #6
 8015324:	4925      	ldr	r1, [pc, #148]	; (80153bc <RegionUS915InitDefaults+0x1f0>)
 8015326:	4826      	ldr	r0, [pc, #152]	; (80153c0 <RegionUS915InitDefaults+0x1f4>)
 8015328:	f7fd fe8f 	bl	801304a <RegionCommonChanMaskCopy>
            break;
 801532c:	e033      	b.n	8015396 <RegionUS915InitDefaults+0x1ca>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 801532e:	2206      	movs	r2, #6
 8015330:	4921      	ldr	r1, [pc, #132]	; (80153b8 <RegionUS915InitDefaults+0x1ec>)
 8015332:	4822      	ldr	r0, [pc, #136]	; (80153bc <RegionUS915InitDefaults+0x1f0>)
 8015334:	f7fd fe89 	bl	801304a <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < 6; i++ )
 8015338:	2300      	movs	r3, #0
 801533a:	777b      	strb	r3, [r7, #29]
 801533c:	e017      	b.n	801536e <RegionUS915InitDefaults+0x1a2>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 801533e:	7f7b      	ldrb	r3, [r7, #29]
 8015340:	4a17      	ldr	r2, [pc, #92]	; (80153a0 <RegionUS915InitDefaults+0x1d4>)
 8015342:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8015346:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 801534a:	7f7b      	ldrb	r3, [r7, #29]
 801534c:	4a14      	ldr	r2, [pc, #80]	; (80153a0 <RegionUS915InitDefaults+0x1d4>)
 801534e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8015352:	005b      	lsls	r3, r3, #1
 8015354:	4413      	add	r3, r2
 8015356:	889a      	ldrh	r2, [r3, #4]
 8015358:	7f7b      	ldrb	r3, [r7, #29]
 801535a:	400a      	ands	r2, r1
 801535c:	b291      	uxth	r1, r2
 801535e:	4a10      	ldr	r2, [pc, #64]	; (80153a0 <RegionUS915InitDefaults+0x1d4>)
 8015360:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8015364:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 8015368:	7f7b      	ldrb	r3, [r7, #29]
 801536a:	3301      	adds	r3, #1
 801536c:	777b      	strb	r3, [r7, #29]
 801536e:	7f7b      	ldrb	r3, [r7, #29]
 8015370:	2b05      	cmp	r3, #5
 8015372:	d9e4      	bls.n	801533e <RegionUS915InitDefaults+0x172>
            }
            break;
 8015374:	e00f      	b.n	8015396 <RegionUS915InitDefaults+0x1ca>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 8015376:	687b      	ldr	r3, [r7, #4]
 8015378:	681b      	ldr	r3, [r3, #0]
 801537a:	2b00      	cmp	r3, #0
 801537c:	d00a      	beq.n	8015394 <RegionUS915InitDefaults+0x1c8>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 801537e:	687b      	ldr	r3, [r7, #4]
 8015380:	681b      	ldr	r3, [r3, #0]
 8015382:	f44f 7267 	mov.w	r2, #924	; 0x39c
 8015386:	4619      	mov	r1, r3
 8015388:	4805      	ldr	r0, [pc, #20]	; (80153a0 <RegionUS915InitDefaults+0x1d4>)
 801538a:	f000 ff46 	bl	801621a <memcpy1>
            }
            break;
 801538e:	e001      	b.n	8015394 <RegionUS915InitDefaults+0x1c8>
        }
        default:
        {
            break;
 8015390:	bf00      	nop
 8015392:	e000      	b.n	8015396 <RegionUS915InitDefaults+0x1ca>
            break;
 8015394:	bf00      	nop
        }
    }
}
 8015396:	bf00      	nop
 8015398:	3720      	adds	r7, #32
 801539a:	46bd      	mov	sp, r7
 801539c:	bd80      	pop	{r7, pc}
 801539e:	bf00      	nop
 80153a0:	20000dbc 	.word	0x20000dbc
 80153a4:	2000111c 	.word	0x2000111c
 80153a8:	00030d40 	.word	0x00030d40
 80153ac:	35c80160 	.word	0x35c80160
 80153b0:	00186a00 	.word	0x00186a00
 80153b4:	35d2afc0 	.word	0x35d2afc0
 80153b8:	20001148 	.word	0x20001148
 80153bc:	20001130 	.word	0x20001130
 80153c0:	2000113c 	.word	0x2000113c

080153c4 <RegionUS915GetNvmCtx>:

void* RegionUS915GetNvmCtx( GetNvmCtxParams_t* params )
{
 80153c4:	b480      	push	{r7}
 80153c6:	b083      	sub	sp, #12
 80153c8:	af00      	add	r7, sp, #0
 80153ca:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionUS915NvmCtx_t );
 80153cc:	687b      	ldr	r3, [r7, #4]
 80153ce:	f44f 7267 	mov.w	r2, #924	; 0x39c
 80153d2:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 80153d4:	4b02      	ldr	r3, [pc, #8]	; (80153e0 <RegionUS915GetNvmCtx+0x1c>)
}
 80153d6:	4618      	mov	r0, r3
 80153d8:	370c      	adds	r7, #12
 80153da:	46bd      	mov	sp, r7
 80153dc:	bc80      	pop	{r7}
 80153de:	4770      	bx	lr
 80153e0:	20000dbc 	.word	0x20000dbc

080153e4 <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 80153e4:	b580      	push	{r7, lr}
 80153e6:	b082      	sub	sp, #8
 80153e8:	af00      	add	r7, sp, #0
 80153ea:	6078      	str	r0, [r7, #4]
 80153ec:	460b      	mov	r3, r1
 80153ee:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 80153f0:	78fb      	ldrb	r3, [r7, #3]
 80153f2:	2b0f      	cmp	r3, #15
 80153f4:	d867      	bhi.n	80154c6 <RegionUS915Verify+0xe2>
 80153f6:	a201      	add	r2, pc, #4	; (adr r2, 80153fc <RegionUS915Verify+0x18>)
 80153f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80153fc:	0801543d 	.word	0x0801543d
 8015400:	080154c7 	.word	0x080154c7
 8015404:	080154c7 	.word	0x080154c7
 8015408:	080154c7 	.word	0x080154c7
 801540c:	080154c7 	.word	0x080154c7
 8015410:	0801544b 	.word	0x0801544b
 8015414:	08015469 	.word	0x08015469
 8015418:	08015487 	.word	0x08015487
 801541c:	080154c7 	.word	0x080154c7
 8015420:	080154a5 	.word	0x080154a5
 8015424:	080154a5 	.word	0x080154a5
 8015428:	080154c7 	.word	0x080154c7
 801542c:	080154c7 	.word	0x080154c7
 8015430:	080154c7 	.word	0x080154c7
 8015434:	080154c7 	.word	0x080154c7
 8015438:	080154c3 	.word	0x080154c3
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 801543c:	687b      	ldr	r3, [r7, #4]
 801543e:	681b      	ldr	r3, [r3, #0]
 8015440:	4618      	mov	r0, r3
 8015442:	f7ff fcd9 	bl	8014df8 <VerifyRfFreq>
 8015446:	4603      	mov	r3, r0
 8015448:	e03e      	b.n	80154c8 <RegionUS915Verify+0xe4>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	f993 3000 	ldrsb.w	r3, [r3]
 8015450:	2204      	movs	r2, #4
 8015452:	2100      	movs	r1, #0
 8015454:	4618      	mov	r0, r3
 8015456:	f7fd fd7b 	bl	8012f50 <RegionCommonValueInRange>
 801545a:	4603      	mov	r3, r0
 801545c:	2b00      	cmp	r3, #0
 801545e:	bf14      	ite	ne
 8015460:	2301      	movne	r3, #1
 8015462:	2300      	moveq	r3, #0
 8015464:	b2db      	uxtb	r3, r3
 8015466:	e02f      	b.n	80154c8 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8015468:	687b      	ldr	r3, [r7, #4]
 801546a:	f993 3000 	ldrsb.w	r3, [r3]
 801546e:	2205      	movs	r2, #5
 8015470:	2100      	movs	r1, #0
 8015472:	4618      	mov	r0, r3
 8015474:	f7fd fd6c 	bl	8012f50 <RegionCommonValueInRange>
 8015478:	4603      	mov	r3, r0
 801547a:	2b00      	cmp	r3, #0
 801547c:	bf14      	ite	ne
 801547e:	2301      	movne	r3, #1
 8015480:	2300      	moveq	r3, #0
 8015482:	b2db      	uxtb	r3, r3
 8015484:	e020      	b.n	80154c8 <RegionUS915Verify+0xe4>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 8015486:	687b      	ldr	r3, [r7, #4]
 8015488:	f993 3000 	ldrsb.w	r3, [r3]
 801548c:	220d      	movs	r2, #13
 801548e:	2108      	movs	r1, #8
 8015490:	4618      	mov	r0, r3
 8015492:	f7fd fd5d 	bl	8012f50 <RegionCommonValueInRange>
 8015496:	4603      	mov	r3, r0
 8015498:	2b00      	cmp	r3, #0
 801549a:	bf14      	ite	ne
 801549c:	2301      	movne	r3, #1
 801549e:	2300      	moveq	r3, #0
 80154a0:	b2db      	uxtb	r3, r3
 80154a2:	e011      	b.n	80154c8 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	f993 3000 	ldrsb.w	r3, [r3]
 80154aa:	220e      	movs	r2, #14
 80154ac:	2100      	movs	r1, #0
 80154ae:	4618      	mov	r0, r3
 80154b0:	f7fd fd4e 	bl	8012f50 <RegionCommonValueInRange>
 80154b4:	4603      	mov	r3, r0
 80154b6:	2b00      	cmp	r3, #0
 80154b8:	bf14      	ite	ne
 80154ba:	2301      	movne	r3, #1
 80154bc:	2300      	moveq	r3, #0
 80154be:	b2db      	uxtb	r3, r3
 80154c0:	e002      	b.n	80154c8 <RegionUS915Verify+0xe4>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 80154c2:	2300      	movs	r3, #0
 80154c4:	e000      	b.n	80154c8 <RegionUS915Verify+0xe4>
        }
        default:
            return false;
 80154c6:	2300      	movs	r3, #0
    }
}
 80154c8:	4618      	mov	r0, r3
 80154ca:	3708      	adds	r7, #8
 80154cc:	46bd      	mov	sp, r7
 80154ce:	bd80      	pop	{r7, pc}

080154d0 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 80154d0:	b480      	push	{r7}
 80154d2:	b085      	sub	sp, #20
 80154d4:	af00      	add	r7, sp, #0
 80154d6:	6078      	str	r0, [r7, #4]
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 80154d8:	687b      	ldr	r3, [r7, #4]
 80154da:	791b      	ldrb	r3, [r3, #4]
 80154dc:	2b10      	cmp	r3, #16
 80154de:	d165      	bne.n	80155ac <RegionUS915ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 80154e0:	687b      	ldr	r3, [r7, #4]
 80154e2:	681b      	ldr	r3, [r3, #0]
 80154e4:	330f      	adds	r3, #15
 80154e6:	781b      	ldrb	r3, [r3, #0]
 80154e8:	2b01      	cmp	r3, #1
 80154ea:	d161      	bne.n	80155b0 <RegionUS915ApplyCFList+0xe0>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 80154ec:	2300      	movs	r3, #0
 80154ee:	73fb      	strb	r3, [r7, #15]
 80154f0:	2300      	movs	r3, #0
 80154f2:	73bb      	strb	r3, [r7, #14]
 80154f4:	e056      	b.n	80155a4 <RegionUS915ApplyCFList+0xd4>
    {
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 80154f6:	687b      	ldr	r3, [r7, #4]
 80154f8:	681a      	ldr	r2, [r3, #0]
 80154fa:	7bbb      	ldrb	r3, [r7, #14]
 80154fc:	4413      	add	r3, r2
 80154fe:	781a      	ldrb	r2, [r3, #0]
 8015500:	7bfb      	ldrb	r3, [r7, #15]
 8015502:	b291      	uxth	r1, r2
 8015504:	4a2d      	ldr	r2, [pc, #180]	; (80155bc <RegionUS915ApplyCFList+0xec>)
 8015506:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801550a:	005b      	lsls	r3, r3, #1
 801550c:	4413      	add	r3, r2
 801550e:	460a      	mov	r2, r1
 8015510:	809a      	strh	r2, [r3, #4]
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 8015512:	7bfb      	ldrb	r3, [r7, #15]
 8015514:	4a29      	ldr	r2, [pc, #164]	; (80155bc <RegionUS915ApplyCFList+0xec>)
 8015516:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801551a:	005b      	lsls	r3, r3, #1
 801551c:	4413      	add	r3, r2
 801551e:	8899      	ldrh	r1, [r3, #4]
 8015520:	687b      	ldr	r3, [r7, #4]
 8015522:	681a      	ldr	r2, [r3, #0]
 8015524:	7bbb      	ldrb	r3, [r7, #14]
 8015526:	3301      	adds	r3, #1
 8015528:	4413      	add	r3, r2
 801552a:	781b      	ldrb	r3, [r3, #0]
 801552c:	b29b      	uxth	r3, r3
 801552e:	021b      	lsls	r3, r3, #8
 8015530:	b29a      	uxth	r2, r3
 8015532:	7bfb      	ldrb	r3, [r7, #15]
 8015534:	430a      	orrs	r2, r1
 8015536:	b291      	uxth	r1, r2
 8015538:	4a20      	ldr	r2, [pc, #128]	; (80155bc <RegionUS915ApplyCFList+0xec>)
 801553a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801553e:	005b      	lsls	r3, r3, #1
 8015540:	4413      	add	r3, r2
 8015542:	460a      	mov	r2, r1
 8015544:	809a      	strh	r2, [r3, #4]
        if( chMaskItr == 4 )
 8015546:	7bfb      	ldrb	r3, [r7, #15]
 8015548:	2b04      	cmp	r3, #4
 801554a:	d110      	bne.n	801556e <RegionUS915ApplyCFList+0x9e>
        {
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 801554c:	7bfb      	ldrb	r3, [r7, #15]
 801554e:	4a1b      	ldr	r2, [pc, #108]	; (80155bc <RegionUS915ApplyCFList+0xec>)
 8015550:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8015554:	005b      	lsls	r3, r3, #1
 8015556:	4413      	add	r3, r2
 8015558:	889a      	ldrh	r2, [r3, #4]
 801555a:	7bfb      	ldrb	r3, [r7, #15]
 801555c:	b2d2      	uxtb	r2, r2
 801555e:	b291      	uxth	r1, r2
 8015560:	4a16      	ldr	r2, [pc, #88]	; (80155bc <RegionUS915ApplyCFList+0xec>)
 8015562:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8015566:	005b      	lsls	r3, r3, #1
 8015568:	4413      	add	r3, r2
 801556a:	460a      	mov	r2, r1
 801556c:	809a      	strh	r2, [r3, #4]
        }
        // Set the channel mask to the remaining
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 801556e:	7bfb      	ldrb	r3, [r7, #15]
 8015570:	4a12      	ldr	r2, [pc, #72]	; (80155bc <RegionUS915ApplyCFList+0xec>)
 8015572:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8015576:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 801557a:	7bfb      	ldrb	r3, [r7, #15]
 801557c:	4a0f      	ldr	r2, [pc, #60]	; (80155bc <RegionUS915ApplyCFList+0xec>)
 801557e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8015582:	005b      	lsls	r3, r3, #1
 8015584:	4413      	add	r3, r2
 8015586:	889a      	ldrh	r2, [r3, #4]
 8015588:	7bfb      	ldrb	r3, [r7, #15]
 801558a:	400a      	ands	r2, r1
 801558c:	b291      	uxth	r1, r2
 801558e:	4a0b      	ldr	r2, [pc, #44]	; (80155bc <RegionUS915ApplyCFList+0xec>)
 8015590:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8015594:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8015598:	7bfb      	ldrb	r3, [r7, #15]
 801559a:	3301      	adds	r3, #1
 801559c:	73fb      	strb	r3, [r7, #15]
 801559e:	7bbb      	ldrb	r3, [r7, #14]
 80155a0:	3302      	adds	r3, #2
 80155a2:	73bb      	strb	r3, [r7, #14]
 80155a4:	7bfb      	ldrb	r3, [r7, #15]
 80155a6:	2b04      	cmp	r3, #4
 80155a8:	d9a5      	bls.n	80154f6 <RegionUS915ApplyCFList+0x26>
 80155aa:	e002      	b.n	80155b2 <RegionUS915ApplyCFList+0xe2>
        return;
 80155ac:	bf00      	nop
 80155ae:	e000      	b.n	80155b2 <RegionUS915ApplyCFList+0xe2>
        return;
 80155b0:	bf00      	nop
    }
}
 80155b2:	3714      	adds	r7, #20
 80155b4:	46bd      	mov	sp, r7
 80155b6:	bc80      	pop	{r7}
 80155b8:	4770      	bx	lr
 80155ba:	bf00      	nop
 80155bc:	20000dbc 	.word	0x20000dbc

080155c0 <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 80155c0:	b580      	push	{r7, lr}
 80155c2:	b084      	sub	sp, #16
 80155c4:	af00      	add	r7, sp, #0
 80155c6:	6078      	str	r0, [r7, #4]
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 80155c8:	687b      	ldr	r3, [r7, #4]
 80155ca:	681b      	ldr	r3, [r3, #0]
 80155cc:	2204      	movs	r2, #4
 80155ce:	2100      	movs	r1, #0
 80155d0:	4618      	mov	r0, r3
 80155d2:	f7fd fd0e 	bl	8012ff2 <RegionCommonCountChannels>
 80155d6:	4603      	mov	r3, r0
 80155d8:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 80155da:	7bbb      	ldrb	r3, [r7, #14]
 80155dc:	2b01      	cmp	r3, #1
 80155de:	d804      	bhi.n	80155ea <RegionUS915ChanMaskSet+0x2a>
 80155e0:	7bbb      	ldrb	r3, [r7, #14]
 80155e2:	2b00      	cmp	r3, #0
 80155e4:	d001      	beq.n	80155ea <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 80155e6:	2300      	movs	r3, #0
 80155e8:	e043      	b.n	8015672 <RegionUS915ChanMaskSet+0xb2>
    }

    switch( chanMaskSet->ChannelsMaskType )
 80155ea:	687b      	ldr	r3, [r7, #4]
 80155ec:	791b      	ldrb	r3, [r3, #4]
 80155ee:	2b00      	cmp	r3, #0
 80155f0:	d002      	beq.n	80155f8 <RegionUS915ChanMaskSet+0x38>
 80155f2:	2b01      	cmp	r3, #1
 80155f4:	d032      	beq.n	801565c <RegionUS915ChanMaskSet+0x9c>
 80155f6:	e039      	b.n	801566c <RegionUS915ChanMaskSet+0xac>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 80155f8:	687b      	ldr	r3, [r7, #4]
 80155fa:	681b      	ldr	r3, [r3, #0]
 80155fc:	2206      	movs	r2, #6
 80155fe:	4619      	mov	r1, r3
 8015600:	481e      	ldr	r0, [pc, #120]	; (801567c <RegionUS915ChanMaskSet+0xbc>)
 8015602:	f7fd fd22 	bl	801304a <RegionCommonChanMaskCopy>

            NvmCtx.ChannelsDefaultMask[4] = NvmCtx.ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 8015606:	4b1e      	ldr	r3, [pc, #120]	; (8015680 <RegionUS915ChanMaskSet+0xc0>)
 8015608:	f8b3 3394 	ldrh.w	r3, [r3, #916]	; 0x394
 801560c:	b2db      	uxtb	r3, r3
 801560e:	b29a      	uxth	r2, r3
 8015610:	4b1b      	ldr	r3, [pc, #108]	; (8015680 <RegionUS915ChanMaskSet+0xc0>)
 8015612:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 8015616:	4b1a      	ldr	r3, [pc, #104]	; (8015680 <RegionUS915ChanMaskSet+0xc0>)
 8015618:	2200      	movs	r2, #0
 801561a:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801561e:	2300      	movs	r3, #0
 8015620:	73fb      	strb	r3, [r7, #15]
 8015622:	e017      	b.n	8015654 <RegionUS915ChanMaskSet+0x94>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 8015624:	7bfb      	ldrb	r3, [r7, #15]
 8015626:	4a16      	ldr	r2, [pc, #88]	; (8015680 <RegionUS915ChanMaskSet+0xc0>)
 8015628:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801562c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8015630:	7bfb      	ldrb	r3, [r7, #15]
 8015632:	4a13      	ldr	r2, [pc, #76]	; (8015680 <RegionUS915ChanMaskSet+0xc0>)
 8015634:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8015638:	005b      	lsls	r3, r3, #1
 801563a:	4413      	add	r3, r2
 801563c:	889a      	ldrh	r2, [r3, #4]
 801563e:	7bfb      	ldrb	r3, [r7, #15]
 8015640:	400a      	ands	r2, r1
 8015642:	b291      	uxth	r1, r2
 8015644:	4a0e      	ldr	r2, [pc, #56]	; (8015680 <RegionUS915ChanMaskSet+0xc0>)
 8015646:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801564a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801564e:	7bfb      	ldrb	r3, [r7, #15]
 8015650:	3301      	adds	r3, #1
 8015652:	73fb      	strb	r3, [r7, #15]
 8015654:	7bfb      	ldrb	r3, [r7, #15]
 8015656:	2b05      	cmp	r3, #5
 8015658:	d9e4      	bls.n	8015624 <RegionUS915ChanMaskSet+0x64>
            }
            break;
 801565a:	e009      	b.n	8015670 <RegionUS915ChanMaskSet+0xb0>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801565c:	687b      	ldr	r3, [r7, #4]
 801565e:	681b      	ldr	r3, [r3, #0]
 8015660:	2206      	movs	r2, #6
 8015662:	4619      	mov	r1, r3
 8015664:	4807      	ldr	r0, [pc, #28]	; (8015684 <RegionUS915ChanMaskSet+0xc4>)
 8015666:	f7fd fcf0 	bl	801304a <RegionCommonChanMaskCopy>
            break;
 801566a:	e001      	b.n	8015670 <RegionUS915ChanMaskSet+0xb0>
        }
        default:
            return false;
 801566c:	2300      	movs	r3, #0
 801566e:	e000      	b.n	8015672 <RegionUS915ChanMaskSet+0xb2>
    }
    return true;
 8015670:	2301      	movs	r3, #1
}
 8015672:	4618      	mov	r0, r3
 8015674:	3710      	adds	r7, #16
 8015676:	46bd      	mov	sp, r7
 8015678:	bd80      	pop	{r7, pc}
 801567a:	bf00      	nop
 801567c:	20001130 	.word	0x20001130
 8015680:	20000dbc 	.word	0x20000dbc
 8015684:	20001148 	.word	0x20001148

08015688 <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8015688:	b580      	push	{r7, lr}
 801568a:	b088      	sub	sp, #32
 801568c:	af02      	add	r7, sp, #8
 801568e:	60ba      	str	r2, [r7, #8]
 8015690:	607b      	str	r3, [r7, #4]
 8015692:	4603      	mov	r3, r0
 8015694:	73fb      	strb	r3, [r7, #15]
 8015696:	460b      	mov	r3, r1
 8015698:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 801569a:	2300      	movs	r3, #0
 801569c:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 801569e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80156a2:	2b0d      	cmp	r3, #13
 80156a4:	bfa8      	it	ge
 80156a6:	230d      	movge	r3, #13
 80156a8:	b25a      	sxtb	r2, r3
 80156aa:	687b      	ldr	r3, [r7, #4]
 80156ac:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 80156ae:	687b      	ldr	r3, [r7, #4]
 80156b0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80156b4:	4618      	mov	r0, r3
 80156b6:	f7ff fb4d 	bl	8014d54 <GetBandwidth>
 80156ba:	4603      	mov	r3, r0
 80156bc:	b2da      	uxtb	r2, r3
 80156be:	687b      	ldr	r3, [r7, #4]
 80156c0:	709a      	strb	r2, [r3, #2]

    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 80156c2:	687b      	ldr	r3, [r7, #4]
 80156c4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80156c8:	461a      	mov	r2, r3
 80156ca:	4b10      	ldr	r3, [pc, #64]	; (801570c <RegionUS915ComputeRxWindowParameters+0x84>)
 80156cc:	5c9a      	ldrb	r2, [r3, r2]
 80156ce:	687b      	ldr	r3, [r7, #4]
 80156d0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80156d4:	4619      	mov	r1, r3
 80156d6:	4b0e      	ldr	r3, [pc, #56]	; (8015710 <RegionUS915ComputeRxWindowParameters+0x88>)
 80156d8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80156dc:	4619      	mov	r1, r3
 80156de:	4610      	mov	r0, r2
 80156e0:	f7fd fe68 	bl	80133b4 <RegionCommonComputeSymbolTimeLoRa>
 80156e4:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 80156e6:	4b0b      	ldr	r3, [pc, #44]	; (8015714 <RegionUS915ComputeRxWindowParameters+0x8c>)
 80156e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80156ea:	4798      	blx	r3
 80156ec:	687b      	ldr	r3, [r7, #4]
 80156ee:	3308      	adds	r3, #8
 80156f0:	687a      	ldr	r2, [r7, #4]
 80156f2:	320c      	adds	r2, #12
 80156f4:	7bb9      	ldrb	r1, [r7, #14]
 80156f6:	9201      	str	r2, [sp, #4]
 80156f8:	9300      	str	r3, [sp, #0]
 80156fa:	4603      	mov	r3, r0
 80156fc:	68ba      	ldr	r2, [r7, #8]
 80156fe:	6978      	ldr	r0, [r7, #20]
 8015700:	f7fd fe7a 	bl	80133f8 <RegionCommonComputeRxWindowParameters>
}
 8015704:	bf00      	nop
 8015706:	3718      	adds	r7, #24
 8015708:	46bd      	mov	sp, r7
 801570a:	bd80      	pop	{r7, pc}
 801570c:	0801b460 	.word	0x0801b460
 8015710:	0801b470 	.word	0x0801b470
 8015714:	0801b4e4 	.word	0x0801b4e4

08015718 <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8015718:	b590      	push	{r4, r7, lr}
 801571a:	b091      	sub	sp, #68	; 0x44
 801571c:	af0a      	add	r7, sp, #40	; 0x28
 801571e:	6078      	str	r0, [r7, #4]
 8015720:	6039      	str	r1, [r7, #0]
    int8_t dr = rxConfig->Datarate;
 8015722:	687b      	ldr	r3, [r7, #4]
 8015724:	785b      	ldrb	r3, [r3, #1]
 8015726:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8015728:	2300      	movs	r3, #0
 801572a:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 801572c:	2300      	movs	r3, #0
 801572e:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8015730:	687b      	ldr	r3, [r7, #4]
 8015732:	685b      	ldr	r3, [r3, #4]
 8015734:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 8015736:	4b34      	ldr	r3, [pc, #208]	; (8015808 <RegionUS915RxConfig+0xf0>)
 8015738:	685b      	ldr	r3, [r3, #4]
 801573a:	4798      	blx	r3
 801573c:	4603      	mov	r3, r0
 801573e:	2b00      	cmp	r3, #0
 8015740:	d001      	beq.n	8015746 <RegionUS915RxConfig+0x2e>
    {
        return false;
 8015742:	2300      	movs	r3, #0
 8015744:	e05c      	b.n	8015800 <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8015746:	687b      	ldr	r3, [r7, #4]
 8015748:	7cdb      	ldrb	r3, [r3, #19]
 801574a:	2b00      	cmp	r3, #0
 801574c:	d109      	bne.n	8015762 <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 801574e:	687b      	ldr	r3, [r7, #4]
 8015750:	781b      	ldrb	r3, [r3, #0]
 8015752:	f003 0307 	and.w	r3, r3, #7
 8015756:	4a2d      	ldr	r2, [pc, #180]	; (801580c <RegionUS915RxConfig+0xf4>)
 8015758:	fb02 f203 	mul.w	r2, r2, r3
 801575c:	4b2c      	ldr	r3, [pc, #176]	; (8015810 <RegionUS915RxConfig+0xf8>)
 801575e:	4413      	add	r3, r2
 8015760:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 8015762:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015766:	4a2b      	ldr	r2, [pc, #172]	; (8015814 <RegionUS915RxConfig+0xfc>)
 8015768:	5cd3      	ldrb	r3, [r2, r3]
 801576a:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801576c:	4b26      	ldr	r3, [pc, #152]	; (8015808 <RegionUS915RxConfig+0xf0>)
 801576e:	68db      	ldr	r3, [r3, #12]
 8015770:	6938      	ldr	r0, [r7, #16]
 8015772:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8015774:	4b24      	ldr	r3, [pc, #144]	; (8015808 <RegionUS915RxConfig+0xf0>)
 8015776:	699c      	ldr	r4, [r3, #24]
 8015778:	687b      	ldr	r3, [r7, #4]
 801577a:	789b      	ldrb	r3, [r3, #2]
 801577c:	4618      	mov	r0, r3
 801577e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8015782:	687b      	ldr	r3, [r7, #4]
 8015784:	689b      	ldr	r3, [r3, #8]
 8015786:	b29b      	uxth	r3, r3
 8015788:	687a      	ldr	r2, [r7, #4]
 801578a:	7c92      	ldrb	r2, [r2, #18]
 801578c:	9209      	str	r2, [sp, #36]	; 0x24
 801578e:	2201      	movs	r2, #1
 8015790:	9208      	str	r2, [sp, #32]
 8015792:	2200      	movs	r2, #0
 8015794:	9207      	str	r2, [sp, #28]
 8015796:	2200      	movs	r2, #0
 8015798:	9206      	str	r2, [sp, #24]
 801579a:	2200      	movs	r2, #0
 801579c:	9205      	str	r2, [sp, #20]
 801579e:	2200      	movs	r2, #0
 80157a0:	9204      	str	r2, [sp, #16]
 80157a2:	2200      	movs	r2, #0
 80157a4:	9203      	str	r2, [sp, #12]
 80157a6:	9302      	str	r3, [sp, #8]
 80157a8:	2308      	movs	r3, #8
 80157aa:	9301      	str	r3, [sp, #4]
 80157ac:	2300      	movs	r3, #0
 80157ae:	9300      	str	r3, [sp, #0]
 80157b0:	2301      	movs	r3, #1
 80157b2:	460a      	mov	r2, r1
 80157b4:	4601      	mov	r1, r0
 80157b6:	2001      	movs	r0, #1
 80157b8:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 80157ba:	687b      	ldr	r3, [r7, #4]
 80157bc:	7c5b      	ldrb	r3, [r3, #17]
 80157be:	2b00      	cmp	r3, #0
 80157c0:	d005      	beq.n	80157ce <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 80157c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80157c6:	4a14      	ldr	r2, [pc, #80]	; (8015818 <RegionUS915RxConfig+0x100>)
 80157c8:	5cd3      	ldrb	r3, [r2, r3]
 80157ca:	75fb      	strb	r3, [r7, #23]
 80157cc:	e004      	b.n	80157d8 <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 80157ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80157d2:	4a12      	ldr	r2, [pc, #72]	; (801581c <RegionUS915RxConfig+0x104>)
 80157d4:	5cd3      	ldrb	r3, [r2, r3]
 80157d6:	75fb      	strb	r3, [r7, #23]
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 80157d8:	4b0b      	ldr	r3, [pc, #44]	; (8015808 <RegionUS915RxConfig+0xf0>)
 80157da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80157dc:	7dfa      	ldrb	r2, [r7, #23]
 80157de:	320d      	adds	r2, #13
 80157e0:	b2d2      	uxtb	r2, r2
 80157e2:	4611      	mov	r1, r2
 80157e4:	2001      	movs	r0, #1
 80157e6:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 80157e8:	687b      	ldr	r3, [r7, #4]
 80157ea:	7cdb      	ldrb	r3, [r3, #19]
 80157ec:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80157f0:	6939      	ldr	r1, [r7, #16]
 80157f2:	4618      	mov	r0, r3
 80157f4:	f7fd ff90 	bl	8013718 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 80157f8:	683b      	ldr	r3, [r7, #0]
 80157fa:	7bfa      	ldrb	r2, [r7, #15]
 80157fc:	701a      	strb	r2, [r3, #0]
    return true;
 80157fe:	2301      	movs	r3, #1
}
 8015800:	4618      	mov	r0, r3
 8015802:	371c      	adds	r7, #28
 8015804:	46bd      	mov	sp, r7
 8015806:	bd90      	pop	{r4, r7, pc}
 8015808:	0801b4e4 	.word	0x0801b4e4
 801580c:	000927c0 	.word	0x000927c0
 8015810:	370870a0 	.word	0x370870a0
 8015814:	0801b460 	.word	0x0801b460
 8015818:	0801b4d4 	.word	0x0801b4d4
 801581c:	0801b4c4 	.word	0x0801b4c4

08015820 <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8015820:	b590      	push	{r4, r7, lr}
 8015822:	b093      	sub	sp, #76	; 0x4c
 8015824:	af0a      	add	r7, sp, #40	; 0x28
 8015826:	60f8      	str	r0, [r7, #12]
 8015828:	60b9      	str	r1, [r7, #8]
 801582a:	607a      	str	r2, [r7, #4]
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 801582c:	68fb      	ldr	r3, [r7, #12]
 801582e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015832:	461a      	mov	r2, r3
 8015834:	4b46      	ldr	r3, [pc, #280]	; (8015950 <RegionUS915TxConfig+0x130>)
 8015836:	5c9b      	ldrb	r3, [r3, r2]
 8015838:	77fb      	strb	r3, [r7, #31]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 801583a:	68fb      	ldr	r3, [r7, #12]
 801583c:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8015840:	68fb      	ldr	r3, [r7, #12]
 8015842:	781b      	ldrb	r3, [r3, #0]
 8015844:	4619      	mov	r1, r3
 8015846:	4a43      	ldr	r2, [pc, #268]	; (8015954 <RegionUS915TxConfig+0x134>)
 8015848:	460b      	mov	r3, r1
 801584a:	005b      	lsls	r3, r3, #1
 801584c:	440b      	add	r3, r1
 801584e:	009b      	lsls	r3, r3, #2
 8015850:	4413      	add	r3, r2
 8015852:	3309      	adds	r3, #9
 8015854:	781b      	ldrb	r3, [r3, #0]
 8015856:	4619      	mov	r1, r3
 8015858:	4a3e      	ldr	r2, [pc, #248]	; (8015954 <RegionUS915TxConfig+0x134>)
 801585a:	460b      	mov	r3, r1
 801585c:	009b      	lsls	r3, r3, #2
 801585e:	440b      	add	r3, r1
 8015860:	009b      	lsls	r3, r3, #2
 8015862:	4413      	add	r3, r2
 8015864:	f203 3362 	addw	r3, r3, #866	; 0x362
 8015868:	f993 1000 	ldrsb.w	r1, [r3]
 801586c:	68fb      	ldr	r3, [r7, #12]
 801586e:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8015872:	4b39      	ldr	r3, [pc, #228]	; (8015958 <RegionUS915TxConfig+0x138>)
 8015874:	f7ff fa8c 	bl	8014d90 <LimitTxPower>
 8015878:	4603      	mov	r3, r0
 801587a:	77bb      	strb	r3, [r7, #30]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 801587c:	68fb      	ldr	r3, [r7, #12]
 801587e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015882:	4618      	mov	r0, r3
 8015884:	f7ff fa66 	bl	8014d54 <GetBandwidth>
 8015888:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801588a:	2300      	movs	r3, #0
 801588c:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801588e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8015892:	f04f 0200 	mov.w	r2, #0
 8015896:	4931      	ldr	r1, [pc, #196]	; (801595c <RegionUS915TxConfig+0x13c>)
 8015898:	4618      	mov	r0, r3
 801589a:	f7fd fdef 	bl	801347c <RegionCommonComputeTxPower>
 801589e:	4603      	mov	r3, r0
 80158a0:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 80158a2:	4b2f      	ldr	r3, [pc, #188]	; (8015960 <RegionUS915TxConfig+0x140>)
 80158a4:	68da      	ldr	r2, [r3, #12]
 80158a6:	68fb      	ldr	r3, [r7, #12]
 80158a8:	781b      	ldrb	r3, [r3, #0]
 80158aa:	4618      	mov	r0, r3
 80158ac:	4929      	ldr	r1, [pc, #164]	; (8015954 <RegionUS915TxConfig+0x134>)
 80158ae:	4603      	mov	r3, r0
 80158b0:	005b      	lsls	r3, r3, #1
 80158b2:	4403      	add	r3, r0
 80158b4:	009b      	lsls	r3, r3, #2
 80158b6:	440b      	add	r3, r1
 80158b8:	681b      	ldr	r3, [r3, #0]
 80158ba:	4618      	mov	r0, r3
 80158bc:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 80158be:	4b28      	ldr	r3, [pc, #160]	; (8015960 <RegionUS915TxConfig+0x140>)
 80158c0:	69dc      	ldr	r4, [r3, #28]
 80158c2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80158c6:	f997 1017 	ldrsb.w	r1, [r7, #23]
 80158ca:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80158ce:	9208      	str	r2, [sp, #32]
 80158d0:	2200      	movs	r2, #0
 80158d2:	9207      	str	r2, [sp, #28]
 80158d4:	2200      	movs	r2, #0
 80158d6:	9206      	str	r2, [sp, #24]
 80158d8:	2200      	movs	r2, #0
 80158da:	9205      	str	r2, [sp, #20]
 80158dc:	2201      	movs	r2, #1
 80158de:	9204      	str	r2, [sp, #16]
 80158e0:	2200      	movs	r2, #0
 80158e2:	9203      	str	r2, [sp, #12]
 80158e4:	2208      	movs	r2, #8
 80158e6:	9202      	str	r2, [sp, #8]
 80158e8:	2201      	movs	r2, #1
 80158ea:	9201      	str	r2, [sp, #4]
 80158ec:	9300      	str	r3, [sp, #0]
 80158ee:	69bb      	ldr	r3, [r7, #24]
 80158f0:	2200      	movs	r2, #0
 80158f2:	2001      	movs	r0, #1
 80158f4:	47a0      	blx	r4
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 80158f6:	68fb      	ldr	r3, [r7, #12]
 80158f8:	781b      	ldrb	r3, [r3, #0]
 80158fa:	4619      	mov	r1, r3
 80158fc:	4a15      	ldr	r2, [pc, #84]	; (8015954 <RegionUS915TxConfig+0x134>)
 80158fe:	460b      	mov	r3, r1
 8015900:	005b      	lsls	r3, r3, #1
 8015902:	440b      	add	r3, r1
 8015904:	009b      	lsls	r3, r3, #2
 8015906:	4413      	add	r3, r2
 8015908:	681a      	ldr	r2, [r3, #0]
 801590a:	68fb      	ldr	r3, [r7, #12]
 801590c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015910:	4619      	mov	r1, r3
 8015912:	4610      	mov	r0, r2
 8015914:	f7fd ff3e 	bl	8013794 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 8015918:	4b11      	ldr	r3, [pc, #68]	; (8015960 <RegionUS915TxConfig+0x140>)
 801591a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801591c:	68fa      	ldr	r2, [r7, #12]
 801591e:	8992      	ldrh	r2, [r2, #12]
 8015920:	b2d2      	uxtb	r2, r2
 8015922:	4611      	mov	r1, r2
 8015924:	2001      	movs	r0, #1
 8015926:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8015928:	68fb      	ldr	r3, [r7, #12]
 801592a:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801592e:	68fb      	ldr	r3, [r7, #12]
 8015930:	899b      	ldrh	r3, [r3, #12]
 8015932:	4619      	mov	r1, r3
 8015934:	4610      	mov	r0, r2
 8015936:	f7ff faa3 	bl	8014e80 <GetTimeOnAir>
 801593a:	4602      	mov	r2, r0
 801593c:	687b      	ldr	r3, [r7, #4]
 801593e:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 8015940:	68bb      	ldr	r3, [r7, #8]
 8015942:	7fba      	ldrb	r2, [r7, #30]
 8015944:	701a      	strb	r2, [r3, #0]
    return true;
 8015946:	2301      	movs	r3, #1
}
 8015948:	4618      	mov	r0, r3
 801594a:	3724      	adds	r7, #36	; 0x24
 801594c:	46bd      	mov	sp, r7
 801594e:	bd90      	pop	{r4, r7, pc}
 8015950:	0801b460 	.word	0x0801b460
 8015954:	20000dbc 	.word	0x20000dbc
 8015958:	20001130 	.word	0x20001130
 801595c:	41f00000 	.word	0x41f00000
 8015960:	0801b4e4 	.word	0x0801b4e4

08015964 <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8015964:	b590      	push	{r4, r7, lr}
 8015966:	b097      	sub	sp, #92	; 0x5c
 8015968:	af00      	add	r7, sp, #0
 801596a:	60f8      	str	r0, [r7, #12]
 801596c:	60b9      	str	r1, [r7, #8]
 801596e:	607a      	str	r2, [r7, #4]
 8015970:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 8015972:	2307      	movs	r3, #7
 8015974:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8015978:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801597c:	2200      	movs	r2, #0
 801597e:	601a      	str	r2, [r3, #0]
 8015980:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 8015982:	2300      	movs	r3, #0
 8015984:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    uint8_t bytesProcessed = 0;
 8015988:	2300      	movs	r3, #0
 801598a:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 801598e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8015992:	2200      	movs	r2, #0
 8015994:	601a      	str	r2, [r3, #0]
 8015996:	605a      	str	r2, [r3, #4]
 8015998:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 801599a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801599e:	2206      	movs	r2, #6
 80159a0:	4998      	ldr	r1, [pc, #608]	; (8015c04 <RegionUS915LinkAdrReq+0x2a0>)
 80159a2:	4618      	mov	r0, r3
 80159a4:	f7fd fb51 	bl	801304a <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 80159a8:	e124      	b.n	8015bf4 <RegionUS915LinkAdrReq+0x290>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 80159aa:	68fb      	ldr	r3, [r7, #12]
 80159ac:	685a      	ldr	r2, [r3, #4]
 80159ae:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80159b2:	4413      	add	r3, r2
 80159b4:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80159b8:	4611      	mov	r1, r2
 80159ba:	4618      	mov	r0, r3
 80159bc:	f7fd fc30 	bl	8013220 <RegionCommonParseLinkAdrReq>
 80159c0:	4603      	mov	r3, r0
 80159c2:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

        if( nextIndex == 0 )
 80159c6:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80159ca:	2b00      	cmp	r3, #0
 80159cc:	f000 811c 	beq.w	8015c08 <RegionUS915LinkAdrReq+0x2a4>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 80159d0:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80159d4:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80159d8:	4413      	add	r3, r2
 80159da:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 80159de:	2307      	movs	r3, #7
 80159e0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 80159e4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80159e8:	2b06      	cmp	r3, #6
 80159ea:	d116      	bne.n	8015a1a <RegionUS915LinkAdrReq+0xb6>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 80159ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80159f0:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0xFFFF;
 80159f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80159f8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0xFFFF;
 80159fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015a00:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0xFFFF;
 8015a04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015a08:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8015a0c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8015a10:	b2db      	uxtb	r3, r3
 8015a12:	b29b      	uxth	r3, r3
 8015a14:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8015a18:	e0ec      	b.n	8015bf4 <RegionUS915LinkAdrReq+0x290>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 8015a1a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015a1e:	2b07      	cmp	r3, #7
 8015a20:	d112      	bne.n	8015a48 <RegionUS915LinkAdrReq+0xe4>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 8015a22:	2300      	movs	r3, #0
 8015a24:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0x0000;
 8015a28:	2300      	movs	r3, #0
 8015a2a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0x0000;
 8015a2e:	2300      	movs	r3, #0
 8015a30:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0x0000;
 8015a34:	2300      	movs	r3, #0
 8015a36:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8015a3a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8015a3e:	b2db      	uxtb	r3, r3
 8015a40:	b29b      	uxth	r3, r3
 8015a42:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8015a46:	e0d5      	b.n	8015bf4 <RegionUS915LinkAdrReq+0x290>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 8015a48:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015a4c:	2b05      	cmp	r3, #5
 8015a4e:	f040 80c7 	bne.w	8015be0 <RegionUS915LinkAdrReq+0x27c>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 8015a52:	2301      	movs	r3, #1
 8015a54:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 8015a58:	2300      	movs	r3, #0
 8015a5a:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 8015a5e:	2300      	movs	r3, #0
 8015a60:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 8015a64:	e0b6      	b.n	8015bd4 <RegionUS915LinkAdrReq+0x270>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 8015a66:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8015a6a:	b2da      	uxtb	r2, r3
 8015a6c:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8015a70:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015a74:	fa01 f303 	lsl.w	r3, r1, r3
 8015a78:	4013      	ands	r3, r2
 8015a7a:	2b00      	cmp	r3, #0
 8015a7c:	d051      	beq.n	8015b22 <RegionUS915LinkAdrReq+0x1be>
                {
                    if( ( i % 2 ) == 0 )
 8015a7e:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015a82:	f003 0301 	and.w	r3, r3, #1
 8015a86:	b2db      	uxtb	r3, r3
 8015a88:	2b00      	cmp	r3, #0
 8015a8a:	d122      	bne.n	8015ad2 <RegionUS915LinkAdrReq+0x16e>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 8015a8c:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015a90:	005b      	lsls	r3, r3, #1
 8015a92:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8015a96:	4413      	add	r3, r2
 8015a98:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8015a9c:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015aa0:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
 8015aa4:	b292      	uxth	r2, r2
 8015aa6:	005b      	lsls	r3, r3, #1
 8015aa8:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8015aac:	440b      	add	r3, r1
 8015aae:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8015ab2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8015ab6:	b21a      	sxth	r2, r3
 8015ab8:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8015abc:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8015ac4:	b21b      	sxth	r3, r3
 8015ac6:	4313      	orrs	r3, r2
 8015ac8:	b21b      	sxth	r3, r3
 8015aca:	b29b      	uxth	r3, r3
 8015acc:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8015ad0:	e07b      	b.n	8015bca <RegionUS915LinkAdrReq+0x266>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 8015ad2:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015ad6:	005b      	lsls	r3, r3, #1
 8015ad8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8015adc:	4413      	add	r3, r2
 8015ade:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8015ae2:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015ae6:	f062 02ff 	orn	r2, r2, #255	; 0xff
 8015aea:	b292      	uxth	r2, r2
 8015aec:	005b      	lsls	r3, r3, #1
 8015aee:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8015af2:	440b      	add	r3, r1
 8015af4:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8015af8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8015afc:	b21a      	sxth	r2, r3
 8015afe:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8015b02:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015b06:	fa01 f303 	lsl.w	r3, r1, r3
 8015b0a:	b21b      	sxth	r3, r3
 8015b0c:	4313      	orrs	r3, r2
 8015b0e:	b21b      	sxth	r3, r3
 8015b10:	b29b      	uxth	r3, r3
 8015b12:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8015b16:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015b1a:	3301      	adds	r3, #1
 8015b1c:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 8015b20:	e053      	b.n	8015bca <RegionUS915LinkAdrReq+0x266>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 8015b22:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015b26:	f003 0301 	and.w	r3, r3, #1
 8015b2a:	b2db      	uxtb	r3, r3
 8015b2c:	2b00      	cmp	r3, #0
 8015b2e:	d124      	bne.n	8015b7a <RegionUS915LinkAdrReq+0x216>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 8015b30:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015b34:	005b      	lsls	r3, r3, #1
 8015b36:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8015b3a:	4413      	add	r3, r2
 8015b3c:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8015b40:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015b44:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8015b48:	b292      	uxth	r2, r2
 8015b4a:	005b      	lsls	r3, r3, #1
 8015b4c:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8015b50:	440b      	add	r3, r1
 8015b52:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8015b56:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8015b5a:	b21a      	sxth	r2, r3
 8015b5c:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8015b60:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015b64:	fa01 f303 	lsl.w	r3, r1, r3
 8015b68:	b21b      	sxth	r3, r3
 8015b6a:	43db      	mvns	r3, r3
 8015b6c:	b21b      	sxth	r3, r3
 8015b6e:	4013      	ands	r3, r2
 8015b70:	b21b      	sxth	r3, r3
 8015b72:	b29b      	uxth	r3, r3
 8015b74:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8015b78:	e027      	b.n	8015bca <RegionUS915LinkAdrReq+0x266>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 8015b7a:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015b7e:	005b      	lsls	r3, r3, #1
 8015b80:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8015b84:	4413      	add	r3, r2
 8015b86:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8015b8a:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015b8e:	b2d2      	uxtb	r2, r2
 8015b90:	b292      	uxth	r2, r2
 8015b92:	005b      	lsls	r3, r3, #1
 8015b94:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8015b98:	440b      	add	r3, r1
 8015b9a:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8015b9e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8015ba2:	b21a      	sxth	r2, r3
 8015ba4:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8015ba8:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015bac:	fa01 f303 	lsl.w	r3, r1, r3
 8015bb0:	b21b      	sxth	r3, r3
 8015bb2:	43db      	mvns	r3, r3
 8015bb4:	b21b      	sxth	r3, r3
 8015bb6:	4013      	ands	r3, r2
 8015bb8:	b21b      	sxth	r3, r3
 8015bba:	b29b      	uxth	r3, r3
 8015bbc:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8015bc0:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015bc4:	3301      	adds	r3, #1
 8015bc6:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 8015bca:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015bce:	3301      	adds	r3, #1
 8015bd0:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 8015bd4:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015bd8:	2b07      	cmp	r3, #7
 8015bda:	f67f af44 	bls.w	8015a66 <RegionUS915LinkAdrReq+0x102>
 8015bde:	e009      	b.n	8015bf4 <RegionUS915LinkAdrReq+0x290>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 8015be0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015be4:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8015be8:	005b      	lsls	r3, r3, #1
 8015bea:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8015bee:	440b      	add	r3, r1
 8015bf0:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8015bf4:	68fb      	ldr	r3, [r7, #12]
 8015bf6:	7a1b      	ldrb	r3, [r3, #8]
 8015bf8:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8015bfc:	429a      	cmp	r2, r3
 8015bfe:	f4ff aed4 	bcc.w	80159aa <RegionUS915LinkAdrReq+0x46>
 8015c02:	e002      	b.n	8015c0a <RegionUS915LinkAdrReq+0x2a6>
 8015c04:	20001130 	.word	0x20001130
            break; // break loop, since no more request has been found
 8015c08:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 8015c0a:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 8015c0e:	2b03      	cmp	r3, #3
 8015c10:	dc0f      	bgt.n	8015c32 <RegionUS915LinkAdrReq+0x2ce>
 8015c12:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8015c16:	2204      	movs	r2, #4
 8015c18:	2100      	movs	r1, #0
 8015c1a:	4618      	mov	r0, r3
 8015c1c:	f7fd f9e9 	bl	8012ff2 <RegionCommonCountChannels>
 8015c20:	4603      	mov	r3, r0
 8015c22:	2b01      	cmp	r3, #1
 8015c24:	d805      	bhi.n	8015c32 <RegionUS915LinkAdrReq+0x2ce>
    {
        status &= 0xFE; // Channel mask KO
 8015c26:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8015c2a:	f023 0301 	bic.w	r3, r3, #1
 8015c2e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8015c32:	2302      	movs	r3, #2
 8015c34:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8015c38:	68fb      	ldr	r3, [r7, #12]
 8015c3a:	7a5b      	ldrb	r3, [r3, #9]
 8015c3c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 8015c40:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8015c44:	4618      	mov	r0, r3
 8015c46:	f7ff f949 	bl	8014edc <RegionUS915GetPhyParam>
 8015c4a:	4603      	mov	r3, r0
 8015c4c:	637b      	str	r3, [r7, #52]	; 0x34

    linkAdrVerifyParams.Status = status;
 8015c4e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8015c52:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8015c54:	68fb      	ldr	r3, [r7, #12]
 8015c56:	7a9b      	ldrb	r3, [r3, #10]
 8015c58:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8015c5a:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 8015c5e:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8015c60:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8015c64:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8015c66:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8015c6a:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8015c6c:	68fb      	ldr	r3, [r7, #12]
 8015c6e:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8015c72:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8015c74:	68fb      	ldr	r3, [r7, #12]
 8015c76:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8015c7a:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8015c7c:	68fb      	ldr	r3, [r7, #12]
 8015c7e:	7b5b      	ldrb	r3, [r3, #13]
 8015c80:	b25b      	sxtb	r3, r3
 8015c82:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 8015c84:	2348      	movs	r3, #72	; 0x48
 8015c86:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 8015c8a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8015c8e:	627b      	str	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8015c90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015c92:	b25b      	sxtb	r3, r3
 8015c94:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 8015c98:	2304      	movs	r3, #4
 8015c9a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 8015c9e:	4b3a      	ldr	r3, [pc, #232]	; (8015d88 <RegionUS915LinkAdrReq+0x424>)
 8015ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 8015ca2:	230e      	movs	r3, #14
 8015ca4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 8015ca8:	2300      	movs	r3, #0
 8015caa:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8015cae:	68fb      	ldr	r3, [r7, #12]
 8015cb0:	681b      	ldr	r3, [r3, #0]
 8015cb2:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8015cb4:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8015cb8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8015cbc:	1c9a      	adds	r2, r3, #2
 8015cbe:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8015cc2:	1c59      	adds	r1, r3, #1
 8015cc4:	f107 0014 	add.w	r0, r7, #20
 8015cc8:	4623      	mov	r3, r4
 8015cca:	f7fd fafa 	bl	80132c2 <RegionCommonLinkAdrReqVerifyParams>
 8015cce:	4603      	mov	r3, r0
 8015cd0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8015cd4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8015cd8:	2b07      	cmp	r3, #7
 8015cda:	d13e      	bne.n	8015d5a <RegionUS915LinkAdrReq+0x3f6>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, channelsMask, 6 );
 8015cdc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8015ce0:	2206      	movs	r2, #6
 8015ce2:	4619      	mov	r1, r3
 8015ce4:	4829      	ldr	r0, [pc, #164]	; (8015d8c <RegionUS915LinkAdrReq+0x428>)
 8015ce6:	f7fd f9b0 	bl	801304a <RegionCommonChanMaskCopy>

        NvmCtx.ChannelsMaskRemaining[0] &= NvmCtx.ChannelsMask[0];
 8015cea:	4b27      	ldr	r3, [pc, #156]	; (8015d88 <RegionUS915LinkAdrReq+0x424>)
 8015cec:	f8b3 2380 	ldrh.w	r2, [r3, #896]	; 0x380
 8015cf0:	4b25      	ldr	r3, [pc, #148]	; (8015d88 <RegionUS915LinkAdrReq+0x424>)
 8015cf2:	f8b3 3374 	ldrh.w	r3, [r3, #884]	; 0x374
 8015cf6:	4013      	ands	r3, r2
 8015cf8:	b29a      	uxth	r2, r3
 8015cfa:	4b23      	ldr	r3, [pc, #140]	; (8015d88 <RegionUS915LinkAdrReq+0x424>)
 8015cfc:	f8a3 2380 	strh.w	r2, [r3, #896]	; 0x380
        NvmCtx.ChannelsMaskRemaining[1] &= NvmCtx.ChannelsMask[1];
 8015d00:	4b21      	ldr	r3, [pc, #132]	; (8015d88 <RegionUS915LinkAdrReq+0x424>)
 8015d02:	f8b3 2382 	ldrh.w	r2, [r3, #898]	; 0x382
 8015d06:	4b20      	ldr	r3, [pc, #128]	; (8015d88 <RegionUS915LinkAdrReq+0x424>)
 8015d08:	f8b3 3376 	ldrh.w	r3, [r3, #886]	; 0x376
 8015d0c:	4013      	ands	r3, r2
 8015d0e:	b29a      	uxth	r2, r3
 8015d10:	4b1d      	ldr	r3, [pc, #116]	; (8015d88 <RegionUS915LinkAdrReq+0x424>)
 8015d12:	f8a3 2382 	strh.w	r2, [r3, #898]	; 0x382
        NvmCtx.ChannelsMaskRemaining[2] &= NvmCtx.ChannelsMask[2];
 8015d16:	4b1c      	ldr	r3, [pc, #112]	; (8015d88 <RegionUS915LinkAdrReq+0x424>)
 8015d18:	f8b3 2384 	ldrh.w	r2, [r3, #900]	; 0x384
 8015d1c:	4b1a      	ldr	r3, [pc, #104]	; (8015d88 <RegionUS915LinkAdrReq+0x424>)
 8015d1e:	f8b3 3378 	ldrh.w	r3, [r3, #888]	; 0x378
 8015d22:	4013      	ands	r3, r2
 8015d24:	b29a      	uxth	r2, r3
 8015d26:	4b18      	ldr	r3, [pc, #96]	; (8015d88 <RegionUS915LinkAdrReq+0x424>)
 8015d28:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
        NvmCtx.ChannelsMaskRemaining[3] &= NvmCtx.ChannelsMask[3];
 8015d2c:	4b16      	ldr	r3, [pc, #88]	; (8015d88 <RegionUS915LinkAdrReq+0x424>)
 8015d2e:	f8b3 2386 	ldrh.w	r2, [r3, #902]	; 0x386
 8015d32:	4b15      	ldr	r3, [pc, #84]	; (8015d88 <RegionUS915LinkAdrReq+0x424>)
 8015d34:	f8b3 337a 	ldrh.w	r3, [r3, #890]	; 0x37a
 8015d38:	4013      	ands	r3, r2
 8015d3a:	b29a      	uxth	r2, r3
 8015d3c:	4b12      	ldr	r3, [pc, #72]	; (8015d88 <RegionUS915LinkAdrReq+0x424>)
 8015d3e:	f8a3 2386 	strh.w	r2, [r3, #902]	; 0x386
        NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 8015d42:	4b11      	ldr	r3, [pc, #68]	; (8015d88 <RegionUS915LinkAdrReq+0x424>)
 8015d44:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 8015d48:	4b0f      	ldr	r3, [pc, #60]	; (8015d88 <RegionUS915LinkAdrReq+0x424>)
 8015d4a:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        NvmCtx.ChannelsMaskRemaining[5] = NvmCtx.ChannelsMask[5];
 8015d4e:	4b0e      	ldr	r3, [pc, #56]	; (8015d88 <RegionUS915LinkAdrReq+0x424>)
 8015d50:	f8b3 237e 	ldrh.w	r2, [r3, #894]	; 0x37e
 8015d54:	4b0c      	ldr	r3, [pc, #48]	; (8015d88 <RegionUS915LinkAdrReq+0x424>)
 8015d56:	f8a3 238a 	strh.w	r2, [r3, #906]	; 0x38a
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8015d5a:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 8015d5e:	68bb      	ldr	r3, [r7, #8]
 8015d60:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8015d62:	f997 204e 	ldrsb.w	r2, [r7, #78]	; 0x4e
 8015d66:	687b      	ldr	r3, [r7, #4]
 8015d68:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8015d6a:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8015d6e:	683b      	ldr	r3, [r7, #0]
 8015d70:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8015d72:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8015d74:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8015d78:	701a      	strb	r2, [r3, #0]

    return status;
 8015d7a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 8015d7e:	4618      	mov	r0, r3
 8015d80:	375c      	adds	r7, #92	; 0x5c
 8015d82:	46bd      	mov	sp, r7
 8015d84:	bd90      	pop	{r4, r7, pc}
 8015d86:	bf00      	nop
 8015d88:	20000dbc 	.word	0x20000dbc
 8015d8c:	20001130 	.word	0x20001130

08015d90 <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8015d90:	b580      	push	{r7, lr}
 8015d92:	b084      	sub	sp, #16
 8015d94:	af00      	add	r7, sp, #0
 8015d96:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8015d98:	2307      	movs	r3, #7
 8015d9a:	73fb      	strb	r3, [r7, #15]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 8015d9c:	687b      	ldr	r3, [r7, #4]
 8015d9e:	685b      	ldr	r3, [r3, #4]
 8015da0:	4618      	mov	r0, r3
 8015da2:	f7ff f829 	bl	8014df8 <VerifyRfFreq>
 8015da6:	4603      	mov	r3, r0
 8015da8:	f083 0301 	eor.w	r3, r3, #1
 8015dac:	b2db      	uxtb	r3, r3
 8015dae:	2b00      	cmp	r3, #0
 8015db0:	d003      	beq.n	8015dba <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 8015db2:	7bfb      	ldrb	r3, [r7, #15]
 8015db4:	f023 0301 	bic.w	r3, r3, #1
 8015db8:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 8015dba:	687b      	ldr	r3, [r7, #4]
 8015dbc:	f993 3000 	ldrsb.w	r3, [r3]
 8015dc0:	220d      	movs	r2, #13
 8015dc2:	2108      	movs	r1, #8
 8015dc4:	4618      	mov	r0, r3
 8015dc6:	f7fd f8c3 	bl	8012f50 <RegionCommonValueInRange>
 8015dca:	4603      	mov	r3, r0
 8015dcc:	2b00      	cmp	r3, #0
 8015dce:	d103      	bne.n	8015dd8 <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 8015dd0:	7bfb      	ldrb	r3, [r7, #15]
 8015dd2:	f023 0302 	bic.w	r3, r3, #2
 8015dd6:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 8015dd8:	687b      	ldr	r3, [r7, #4]
 8015dda:	f993 3000 	ldrsb.w	r3, [r3]
 8015dde:	2207      	movs	r2, #7
 8015de0:	2105      	movs	r1, #5
 8015de2:	4618      	mov	r0, r3
 8015de4:	f7fd f8b4 	bl	8012f50 <RegionCommonValueInRange>
 8015de8:	4603      	mov	r3, r0
 8015dea:	2b01      	cmp	r3, #1
 8015dec:	d004      	beq.n	8015df8 <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 8015dee:	687b      	ldr	r3, [r7, #4]
 8015df0:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 8015df4:	2b0d      	cmp	r3, #13
 8015df6:	dd03      	ble.n	8015e00 <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 8015df8:	7bfb      	ldrb	r3, [r7, #15]
 8015dfa:	f023 0302 	bic.w	r3, r3, #2
 8015dfe:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015e06:	2203      	movs	r2, #3
 8015e08:	2100      	movs	r1, #0
 8015e0a:	4618      	mov	r0, r3
 8015e0c:	f7fd f8a0 	bl	8012f50 <RegionCommonValueInRange>
 8015e10:	4603      	mov	r3, r0
 8015e12:	2b00      	cmp	r3, #0
 8015e14:	d103      	bne.n	8015e1e <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8015e16:	7bfb      	ldrb	r3, [r7, #15]
 8015e18:	f023 0304 	bic.w	r3, r3, #4
 8015e1c:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8015e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015e20:	4618      	mov	r0, r3
 8015e22:	3710      	adds	r7, #16
 8015e24:	46bd      	mov	sp, r7
 8015e26:	bd80      	pop	{r7, pc}

08015e28 <RegionUS915NewChannelReq>:

uint8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8015e28:	b480      	push	{r7}
 8015e2a:	b083      	sub	sp, #12
 8015e2c:	af00      	add	r7, sp, #0
 8015e2e:	6078      	str	r0, [r7, #4]
    // Datarate and frequency KO
    return 0;
 8015e30:	2300      	movs	r3, #0
}
 8015e32:	4618      	mov	r0, r3
 8015e34:	370c      	adds	r7, #12
 8015e36:	46bd      	mov	sp, r7
 8015e38:	bc80      	pop	{r7}
 8015e3a:	4770      	bx	lr

08015e3c <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8015e3c:	b480      	push	{r7}
 8015e3e:	b083      	sub	sp, #12
 8015e40:	af00      	add	r7, sp, #0
 8015e42:	6078      	str	r0, [r7, #4]
    return -1;
 8015e44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015e48:	4618      	mov	r0, r3
 8015e4a:	370c      	adds	r7, #12
 8015e4c:	46bd      	mov	sp, r7
 8015e4e:	bc80      	pop	{r7}
 8015e50:	4770      	bx	lr

08015e52 <RegionUS915DlChannelReq>:

uint8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8015e52:	b480      	push	{r7}
 8015e54:	b083      	sub	sp, #12
 8015e56:	af00      	add	r7, sp, #0
 8015e58:	6078      	str	r0, [r7, #4]
    return 0;
 8015e5a:	2300      	movs	r3, #0
}
 8015e5c:	4618      	mov	r0, r3
 8015e5e:	370c      	adds	r7, #12
 8015e60:	46bd      	mov	sp, r7
 8015e62:	bc80      	pop	{r7}
 8015e64:	4770      	bx	lr
	...

08015e68 <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8015e68:	b480      	push	{r7}
 8015e6a:	b083      	sub	sp, #12
 8015e6c:	af00      	add	r7, sp, #0
 8015e6e:	4603      	mov	r3, r0
 8015e70:	460a      	mov	r2, r1
 8015e72:	71fb      	strb	r3, [r7, #7]
 8015e74:	4613      	mov	r3, r2
 8015e76:	71bb      	strb	r3, [r7, #6]
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 8015e78:	79bb      	ldrb	r3, [r7, #6]
 8015e7a:	2b00      	cmp	r3, #0
 8015e7c:	d108      	bne.n	8015e90 <RegionUS915AlternateDr+0x28>
    {
        NvmCtx.JoinTrialsCounter++;
 8015e7e:	4b15      	ldr	r3, [pc, #84]	; (8015ed4 <RegionUS915AlternateDr+0x6c>)
 8015e80:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 8015e84:	3301      	adds	r3, #1
 8015e86:	b2da      	uxtb	r2, r3
 8015e88:	4b12      	ldr	r3, [pc, #72]	; (8015ed4 <RegionUS915AlternateDr+0x6c>)
 8015e8a:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
 8015e8e:	e007      	b.n	8015ea0 <RegionUS915AlternateDr+0x38>
    }
    else
    {
        NvmCtx.JoinTrialsCounter--;
 8015e90:	4b10      	ldr	r3, [pc, #64]	; (8015ed4 <RegionUS915AlternateDr+0x6c>)
 8015e92:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 8015e96:	3b01      	subs	r3, #1
 8015e98:	b2da      	uxtb	r2, r3
 8015e9a:	4b0e      	ldr	r3, [pc, #56]	; (8015ed4 <RegionUS915AlternateDr+0x6c>)
 8015e9c:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
    }

    if( NvmCtx.JoinTrialsCounter % 9 == 0 )
 8015ea0:	4b0c      	ldr	r3, [pc, #48]	; (8015ed4 <RegionUS915AlternateDr+0x6c>)
 8015ea2:	f893 2399 	ldrb.w	r2, [r3, #921]	; 0x399
 8015ea6:	4b0c      	ldr	r3, [pc, #48]	; (8015ed8 <RegionUS915AlternateDr+0x70>)
 8015ea8:	fba3 1302 	umull	r1, r3, r3, r2
 8015eac:	0859      	lsrs	r1, r3, #1
 8015eae:	460b      	mov	r3, r1
 8015eb0:	00db      	lsls	r3, r3, #3
 8015eb2:	440b      	add	r3, r1
 8015eb4:	1ad3      	subs	r3, r2, r3
 8015eb6:	b2db      	uxtb	r3, r3
 8015eb8:	2b00      	cmp	r3, #0
 8015eba:	d102      	bne.n	8015ec2 <RegionUS915AlternateDr+0x5a>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 8015ebc:	2304      	movs	r3, #4
 8015ebe:	71fb      	strb	r3, [r7, #7]
 8015ec0:	e001      	b.n	8015ec6 <RegionUS915AlternateDr+0x5e>
    }
    else
    {
        currentDr = DR_0;
 8015ec2:	2300      	movs	r3, #0
 8015ec4:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 8015ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8015eca:	4618      	mov	r0, r3
 8015ecc:	370c      	adds	r7, #12
 8015ece:	46bd      	mov	sp, r7
 8015ed0:	bc80      	pop	{r7}
 8015ed2:	4770      	bx	lr
 8015ed4:	20000dbc 	.word	0x20000dbc
 8015ed8:	38e38e39 	.word	0x38e38e39

08015edc <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8015edc:	b580      	push	{r7, lr}
 8015ede:	b0a8      	sub	sp, #160	; 0xa0
 8015ee0:	af02      	add	r7, sp, #8
 8015ee2:	60f8      	str	r0, [r7, #12]
 8015ee4:	60b9      	str	r1, [r7, #8]
 8015ee6:	607a      	str	r2, [r7, #4]
 8015ee8:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 8015eea:	2300      	movs	r3, #0
 8015eec:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
    uint8_t nbRestrictedChannels = 0;
 8015ef0:	2300      	movs	r3, #0
 8015ef2:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 8015ef6:	2300      	movs	r3, #0
 8015ef8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8015efa:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8015efe:	2244      	movs	r2, #68	; 0x44
 8015f00:	2100      	movs	r1, #0
 8015f02:	4618      	mov	r0, r3
 8015f04:	f004 fb2a 	bl	801a55c <memset>
    uint8_t newChannelIndex = 0;
 8015f08:	2300      	movs	r3, #0
 8015f0a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8015f0e:	230c      	movs	r3, #12
 8015f10:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( NvmCtx.ChannelsMaskRemaining, 0, 4 ) == 0 )
 8015f14:	2204      	movs	r2, #4
 8015f16:	2100      	movs	r1, #0
 8015f18:	485f      	ldr	r0, [pc, #380]	; (8016098 <RegionUS915NextChannel+0x1bc>)
 8015f1a:	f7fd f86a 	bl	8012ff2 <RegionCommonCountChannels>
 8015f1e:	4603      	mov	r3, r0
 8015f20:	2b00      	cmp	r3, #0
 8015f22:	d108      	bne.n	8015f36 <RegionUS915NextChannel+0x5a>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 4  );
 8015f24:	2204      	movs	r2, #4
 8015f26:	495d      	ldr	r1, [pc, #372]	; (801609c <RegionUS915NextChannel+0x1c0>)
 8015f28:	485b      	ldr	r0, [pc, #364]	; (8016098 <RegionUS915NextChannel+0x1bc>)
 8015f2a:	f7fd f88e 	bl	801304a <RegionCommonChanMaskCopy>

        NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 8015f2e:	4b5c      	ldr	r3, [pc, #368]	; (80160a0 <RegionUS915NextChannel+0x1c4>)
 8015f30:	2200      	movs	r2, #0
 8015f32:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 8015f36:	68fb      	ldr	r3, [r7, #12]
 8015f38:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8015f3c:	2b03      	cmp	r3, #3
 8015f3e:	dd0b      	ble.n	8015f58 <RegionUS915NextChannel+0x7c>
    {
        if( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 8015f40:	4b57      	ldr	r3, [pc, #348]	; (80160a0 <RegionUS915NextChannel+0x1c4>)
 8015f42:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 8015f46:	b2db      	uxtb	r3, r3
 8015f48:	2b00      	cmp	r3, #0
 8015f4a:	d105      	bne.n	8015f58 <RegionUS915NextChannel+0x7c>
        {
            NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 8015f4c:	4b54      	ldr	r3, [pc, #336]	; (80160a0 <RegionUS915NextChannel+0x1c4>)
 8015f4e:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 8015f52:	4b53      	ldr	r3, [pc, #332]	; (80160a0 <RegionUS915NextChannel+0x1c4>)
 8015f54:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8015f58:	68fb      	ldr	r3, [r7, #12]
 8015f5a:	7a5b      	ldrb	r3, [r3, #9]
 8015f5c:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8015f5e:	68fb      	ldr	r3, [r7, #12]
 8015f60:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8015f64:	b2db      	uxtb	r3, r3
 8015f66:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMaskRemaining;
 8015f68:	4b4b      	ldr	r3, [pc, #300]	; (8016098 <RegionUS915NextChannel+0x1bc>)
 8015f6a:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = NvmCtx.Channels;
 8015f6c:	4b4c      	ldr	r3, [pc, #304]	; (80160a0 <RegionUS915NextChannel+0x1c4>)
 8015f6e:	61fb      	str	r3, [r7, #28]
    countChannelsParams.Bands = NvmCtx.Bands;
 8015f70:	4b4c      	ldr	r3, [pc, #304]	; (80160a4 <RegionUS915NextChannel+0x1c8>)
 8015f72:	623b      	str	r3, [r7, #32]
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 8015f74:	2348      	movs	r3, #72	; 0x48
 8015f76:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = 0;
 8015f78:	2300      	movs	r3, #0
 8015f7a:	84fb      	strh	r3, [r7, #38]	; 0x26

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8015f7c:	68fb      	ldr	r3, [r7, #12]
 8015f7e:	681b      	ldr	r3, [r3, #0]
 8015f80:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8015f82:	68fb      	ldr	r3, [r7, #12]
 8015f84:	685b      	ldr	r3, [r3, #4]
 8015f86:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8015f88:	68fb      	ldr	r3, [r7, #12]
 8015f8a:	7a9b      	ldrb	r3, [r3, #10]
 8015f8c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 8015f90:	2301      	movs	r3, #1
 8015f92:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8015f96:	f107 0314 	add.w	r3, r7, #20
 8015f9a:	647b      	str	r3, [r7, #68]	; 0x44

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8015f9c:	68fa      	ldr	r2, [r7, #12]
 8015f9e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8015fa2:	320c      	adds	r2, #12
 8015fa4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015fa8:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8015fac:	68fb      	ldr	r3, [r7, #12]
 8015fae:	7d1b      	ldrb	r3, [r3, #20]
 8015fb0:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8015fb4:	68fb      	ldr	r3, [r7, #12]
 8015fb6:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8015fba:	68fb      	ldr	r3, [r7, #12]
 8015fbc:	8adb      	ldrh	r3, [r3, #22]
 8015fbe:	4619      	mov	r1, r3
 8015fc0:	4610      	mov	r0, r2
 8015fc2:	f7fe ff5d 	bl	8014e80 <GetTimeOnAir>
 8015fc6:	4603      	mov	r3, r0
 8015fc8:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8015fca:	f107 0195 	add.w	r1, r7, #149	; 0x95
 8015fce:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8015fd2:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8015fd6:	687b      	ldr	r3, [r7, #4]
 8015fd8:	9301      	str	r3, [sp, #4]
 8015fda:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8015fde:	9300      	str	r3, [sp, #0]
 8015fe0:	460b      	mov	r3, r1
 8015fe2:	6839      	ldr	r1, [r7, #0]
 8015fe4:	f7fd fb35 	bl	8013652 <RegionCommonIdentifyChannels>
 8015fe8:	4603      	mov	r3, r0
 8015fea:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8015fee:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8015ff2:	2b00      	cmp	r3, #0
 8015ff4:	d149      	bne.n	801608a <RegionUS915NextChannel+0x1ae>
    {
        if( nextChanParams->Joined == true )
 8015ff6:	68fb      	ldr	r3, [r7, #12]
 8015ff8:	7a5b      	ldrb	r3, [r3, #9]
 8015ffa:	2b00      	cmp	r3, #0
 8015ffc:	d00f      	beq.n	801601e <RegionUS915NextChannel+0x142>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8015ffe:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 8016002:	3b01      	subs	r3, #1
 8016004:	4619      	mov	r1, r3
 8016006:	2000      	movs	r0, #0
 8016008:	f000 f8f0 	bl	80161ec <randr>
 801600c:	4603      	mov	r3, r0
 801600e:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8016012:	4413      	add	r3, r2
 8016014:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 8016018:	68bb      	ldr	r3, [r7, #8]
 801601a:	701a      	strb	r2, [r3, #0]
 801601c:	e02e      	b.n	801607c <RegionUS915NextChannel+0x1a0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 801601e:	68fb      	ldr	r3, [r7, #12]
 8016020:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8016024:	2b00      	cmp	r3, #0
 8016026:	d10e      	bne.n	8016046 <RegionUS915NextChannel+0x16a>
            {
                if( ComputeNext125kHzJoinChannel( &newChannelIndex ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8016028:	f107 034b 	add.w	r3, r7, #75	; 0x4b
 801602c:	4618      	mov	r0, r3
 801602e:	f7fe fe1f 	bl	8014c70 <ComputeNext125kHzJoinChannel>
 8016032:	4603      	mov	r3, r0
 8016034:	2b03      	cmp	r3, #3
 8016036:	d101      	bne.n	801603c <RegionUS915NextChannel+0x160>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 8016038:	2303      	movs	r3, #3
 801603a:	e028      	b.n	801608e <RegionUS915NextChannel+0x1b2>
                }
                *channel = newChannelIndex;
 801603c:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 8016040:	68bb      	ldr	r3, [r7, #8]
 8016042:	701a      	strb	r2, [r3, #0]
 8016044:	e01a      	b.n	801607c <RegionUS915NextChannel+0x1a0>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 8016046:	2300      	movs	r3, #0
 8016048:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801604c:	e004      	b.n	8016058 <RegionUS915NextChannel+0x17c>
                {
                    i++;
 801604e:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8016052:	3301      	adds	r3, #1
 8016054:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8016058:	4b11      	ldr	r3, [pc, #68]	; (80160a0 <RegionUS915NextChannel+0x1c4>)
 801605a:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 801605e:	b2da      	uxtb	r2, r3
 8016060:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8016064:	fa42 f303 	asr.w	r3, r2, r3
 8016068:	f003 0301 	and.w	r3, r3, #1
 801606c:	2b00      	cmp	r3, #0
 801606e:	d0ee      	beq.n	801604e <RegionUS915NextChannel+0x172>
                }
                *channel = 64 + i;
 8016070:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8016074:	3340      	adds	r3, #64	; 0x40
 8016076:	b2da      	uxtb	r2, r3
 8016078:	68bb      	ldr	r3, [r7, #8]
 801607a:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( NvmCtx.ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 801607c:	68bb      	ldr	r3, [r7, #8]
 801607e:	781b      	ldrb	r3, [r3, #0]
 8016080:	2248      	movs	r2, #72	; 0x48
 8016082:	4619      	mov	r1, r3
 8016084:	4804      	ldr	r0, [pc, #16]	; (8016098 <RegionUS915NextChannel+0x1bc>)
 8016086:	f7fc ff80 	bl	8012f8a <RegionCommonChanDisable>
    }
    return status;
 801608a:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
}
 801608e:	4618      	mov	r0, r3
 8016090:	3798      	adds	r7, #152	; 0x98
 8016092:	46bd      	mov	sp, r7
 8016094:	bd80      	pop	{r7, pc}
 8016096:	bf00      	nop
 8016098:	2000113c 	.word	0x2000113c
 801609c:	20001130 	.word	0x20001130
 80160a0:	20000dbc 	.word	0x20000dbc
 80160a4:	2000111c 	.word	0x2000111c

080160a8 <RegionUS915SetContinuousWave>:
{
    return LORAMAC_STATUS_PARAMETER_INVALID;
}

void RegionUS915SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 80160a8:	b580      	push	{r7, lr}
 80160aa:	b084      	sub	sp, #16
 80160ac:	af00      	add	r7, sp, #0
 80160ae:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 80160b0:	687b      	ldr	r3, [r7, #4]
 80160b2:	f993 0002 	ldrsb.w	r0, [r3, #2]
 80160b6:	687b      	ldr	r3, [r7, #4]
 80160b8:	781b      	ldrb	r3, [r3, #0]
 80160ba:	4619      	mov	r1, r3
 80160bc:	4a1e      	ldr	r2, [pc, #120]	; (8016138 <RegionUS915SetContinuousWave+0x90>)
 80160be:	460b      	mov	r3, r1
 80160c0:	005b      	lsls	r3, r3, #1
 80160c2:	440b      	add	r3, r1
 80160c4:	009b      	lsls	r3, r3, #2
 80160c6:	4413      	add	r3, r2
 80160c8:	3309      	adds	r3, #9
 80160ca:	781b      	ldrb	r3, [r3, #0]
 80160cc:	4619      	mov	r1, r3
 80160ce:	4a1a      	ldr	r2, [pc, #104]	; (8016138 <RegionUS915SetContinuousWave+0x90>)
 80160d0:	460b      	mov	r3, r1
 80160d2:	009b      	lsls	r3, r3, #2
 80160d4:	440b      	add	r3, r1
 80160d6:	009b      	lsls	r3, r3, #2
 80160d8:	4413      	add	r3, r2
 80160da:	f203 3362 	addw	r3, r3, #866	; 0x362
 80160de:	f993 1000 	ldrsb.w	r1, [r3]
 80160e2:	687b      	ldr	r3, [r7, #4]
 80160e4:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80160e8:	4b14      	ldr	r3, [pc, #80]	; (801613c <RegionUS915SetContinuousWave+0x94>)
 80160ea:	f7fe fe51 	bl	8014d90 <LimitTxPower>
 80160ee:	4603      	mov	r3, r0
 80160f0:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 80160f2:	2300      	movs	r3, #0
 80160f4:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 80160f6:	687b      	ldr	r3, [r7, #4]
 80160f8:	781b      	ldrb	r3, [r3, #0]
 80160fa:	4619      	mov	r1, r3
 80160fc:	4a0e      	ldr	r2, [pc, #56]	; (8016138 <RegionUS915SetContinuousWave+0x90>)
 80160fe:	460b      	mov	r3, r1
 8016100:	005b      	lsls	r3, r3, #1
 8016102:	440b      	add	r3, r1
 8016104:	009b      	lsls	r3, r3, #2
 8016106:	4413      	add	r3, r2
 8016108:	681b      	ldr	r3, [r3, #0]
 801610a:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801610c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016110:	f04f 0200 	mov.w	r2, #0
 8016114:	490a      	ldr	r1, [pc, #40]	; (8016140 <RegionUS915SetContinuousWave+0x98>)
 8016116:	4618      	mov	r0, r3
 8016118:	f7fd f9b0 	bl	801347c <RegionCommonComputeTxPower>
 801611c:	4603      	mov	r3, r0
 801611e:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 8016120:	4b08      	ldr	r3, [pc, #32]	; (8016144 <RegionUS915SetContinuousWave+0x9c>)
 8016122:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016124:	687a      	ldr	r2, [r7, #4]
 8016126:	8992      	ldrh	r2, [r2, #12]
 8016128:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801612c:	68b8      	ldr	r0, [r7, #8]
 801612e:	4798      	blx	r3
}
 8016130:	bf00      	nop
 8016132:	3710      	adds	r7, #16
 8016134:	46bd      	mov	sp, r7
 8016136:	bd80      	pop	{r7, pc}
 8016138:	20000dbc 	.word	0x20000dbc
 801613c:	20001130 	.word	0x20001130
 8016140:	41f00000 	.word	0x41f00000
 8016144:	0801b4e4 	.word	0x0801b4e4

08016148 <RegionUS915ApplyDrOffset>:

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8016148:	b480      	push	{r7}
 801614a:	b085      	sub	sp, #20
 801614c:	af00      	add	r7, sp, #0
 801614e:	4603      	mov	r3, r0
 8016150:	71fb      	strb	r3, [r7, #7]
 8016152:	460b      	mov	r3, r1
 8016154:	71bb      	strb	r3, [r7, #6]
 8016156:	4613      	mov	r3, r2
 8016158:	717b      	strb	r3, [r7, #5]
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 801615a:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801615e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8016162:	4909      	ldr	r1, [pc, #36]	; (8016188 <RegionUS915ApplyDrOffset+0x40>)
 8016164:	0092      	lsls	r2, r2, #2
 8016166:	440a      	add	r2, r1
 8016168:	4413      	add	r3, r2
 801616a:	781b      	ldrb	r3, [r3, #0]
 801616c:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801616e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016172:	2b00      	cmp	r3, #0
 8016174:	da01      	bge.n	801617a <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 8016176:	2300      	movs	r3, #0
 8016178:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801617a:	7bfb      	ldrb	r3, [r7, #15]
}
 801617c:	4618      	mov	r0, r3
 801617e:	3714      	adds	r7, #20
 8016180:	46bd      	mov	sp, r7
 8016182:	bc80      	pop	{r7}
 8016184:	4770      	bx	lr
 8016186:	bf00      	nop
 8016188:	0801b4b0 	.word	0x0801b4b0

0801618c <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 801618c:	b480      	push	{r7}
 801618e:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 8016190:	4b0d      	ldr	r3, [pc, #52]	; (80161c8 <rand1+0x3c>)
 8016192:	681b      	ldr	r3, [r3, #0]
 8016194:	4a0d      	ldr	r2, [pc, #52]	; (80161cc <rand1+0x40>)
 8016196:	fb02 f303 	mul.w	r3, r2, r3
 801619a:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 801619e:	3339      	adds	r3, #57	; 0x39
 80161a0:	4a09      	ldr	r2, [pc, #36]	; (80161c8 <rand1+0x3c>)
 80161a2:	6013      	str	r3, [r2, #0]
 80161a4:	4b08      	ldr	r3, [pc, #32]	; (80161c8 <rand1+0x3c>)
 80161a6:	681a      	ldr	r2, [r3, #0]
 80161a8:	2303      	movs	r3, #3
 80161aa:	fba3 1302 	umull	r1, r3, r3, r2
 80161ae:	1ad1      	subs	r1, r2, r3
 80161b0:	0849      	lsrs	r1, r1, #1
 80161b2:	440b      	add	r3, r1
 80161b4:	0f99      	lsrs	r1, r3, #30
 80161b6:	460b      	mov	r3, r1
 80161b8:	07db      	lsls	r3, r3, #31
 80161ba:	1a5b      	subs	r3, r3, r1
 80161bc:	1ad1      	subs	r1, r2, r3
 80161be:	460b      	mov	r3, r1
}
 80161c0:	4618      	mov	r0, r3
 80161c2:	46bd      	mov	sp, r7
 80161c4:	bc80      	pop	{r7}
 80161c6:	4770      	bx	lr
 80161c8:	200001b0 	.word	0x200001b0
 80161cc:	41c64e6d 	.word	0x41c64e6d

080161d0 <srand1>:

void srand1( uint32_t seed )
{
 80161d0:	b480      	push	{r7}
 80161d2:	b083      	sub	sp, #12
 80161d4:	af00      	add	r7, sp, #0
 80161d6:	6078      	str	r0, [r7, #4]
    next = seed;
 80161d8:	4a03      	ldr	r2, [pc, #12]	; (80161e8 <srand1+0x18>)
 80161da:	687b      	ldr	r3, [r7, #4]
 80161dc:	6013      	str	r3, [r2, #0]
}
 80161de:	bf00      	nop
 80161e0:	370c      	adds	r7, #12
 80161e2:	46bd      	mov	sp, r7
 80161e4:	bc80      	pop	{r7}
 80161e6:	4770      	bx	lr
 80161e8:	200001b0 	.word	0x200001b0

080161ec <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 80161ec:	b580      	push	{r7, lr}
 80161ee:	b082      	sub	sp, #8
 80161f0:	af00      	add	r7, sp, #0
 80161f2:	6078      	str	r0, [r7, #4]
 80161f4:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 80161f6:	f7ff ffc9 	bl	801618c <rand1>
 80161fa:	4602      	mov	r2, r0
 80161fc:	6839      	ldr	r1, [r7, #0]
 80161fe:	687b      	ldr	r3, [r7, #4]
 8016200:	1acb      	subs	r3, r1, r3
 8016202:	3301      	adds	r3, #1
 8016204:	fb92 f1f3 	sdiv	r1, r2, r3
 8016208:	fb03 f301 	mul.w	r3, r3, r1
 801620c:	1ad2      	subs	r2, r2, r3
 801620e:	687b      	ldr	r3, [r7, #4]
 8016210:	4413      	add	r3, r2
}
 8016212:	4618      	mov	r0, r3
 8016214:	3708      	adds	r7, #8
 8016216:	46bd      	mov	sp, r7
 8016218:	bd80      	pop	{r7, pc}

0801621a <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801621a:	b480      	push	{r7}
 801621c:	b085      	sub	sp, #20
 801621e:	af00      	add	r7, sp, #0
 8016220:	60f8      	str	r0, [r7, #12]
 8016222:	60b9      	str	r1, [r7, #8]
 8016224:	4613      	mov	r3, r2
 8016226:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 8016228:	e007      	b.n	801623a <memcpy1+0x20>
    {
        *dst++ = *src++;
 801622a:	68ba      	ldr	r2, [r7, #8]
 801622c:	1c53      	adds	r3, r2, #1
 801622e:	60bb      	str	r3, [r7, #8]
 8016230:	68fb      	ldr	r3, [r7, #12]
 8016232:	1c59      	adds	r1, r3, #1
 8016234:	60f9      	str	r1, [r7, #12]
 8016236:	7812      	ldrb	r2, [r2, #0]
 8016238:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801623a:	88fb      	ldrh	r3, [r7, #6]
 801623c:	1e5a      	subs	r2, r3, #1
 801623e:	80fa      	strh	r2, [r7, #6]
 8016240:	2b00      	cmp	r3, #0
 8016242:	d1f2      	bne.n	801622a <memcpy1+0x10>
    }
}
 8016244:	bf00      	nop
 8016246:	bf00      	nop
 8016248:	3714      	adds	r7, #20
 801624a:	46bd      	mov	sp, r7
 801624c:	bc80      	pop	{r7}
 801624e:	4770      	bx	lr

08016250 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8016250:	b480      	push	{r7}
 8016252:	b085      	sub	sp, #20
 8016254:	af00      	add	r7, sp, #0
 8016256:	60f8      	str	r0, [r7, #12]
 8016258:	60b9      	str	r1, [r7, #8]
 801625a:	4613      	mov	r3, r2
 801625c:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 801625e:	88fb      	ldrh	r3, [r7, #6]
 8016260:	3b01      	subs	r3, #1
 8016262:	68fa      	ldr	r2, [r7, #12]
 8016264:	4413      	add	r3, r2
 8016266:	60fb      	str	r3, [r7, #12]
    while( size-- )
 8016268:	e007      	b.n	801627a <memcpyr+0x2a>
    {
        *dst-- = *src++;
 801626a:	68ba      	ldr	r2, [r7, #8]
 801626c:	1c53      	adds	r3, r2, #1
 801626e:	60bb      	str	r3, [r7, #8]
 8016270:	68fb      	ldr	r3, [r7, #12]
 8016272:	1e59      	subs	r1, r3, #1
 8016274:	60f9      	str	r1, [r7, #12]
 8016276:	7812      	ldrb	r2, [r2, #0]
 8016278:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801627a:	88fb      	ldrh	r3, [r7, #6]
 801627c:	1e5a      	subs	r2, r3, #1
 801627e:	80fa      	strh	r2, [r7, #6]
 8016280:	2b00      	cmp	r3, #0
 8016282:	d1f2      	bne.n	801626a <memcpyr+0x1a>
    }
}
 8016284:	bf00      	nop
 8016286:	bf00      	nop
 8016288:	3714      	adds	r7, #20
 801628a:	46bd      	mov	sp, r7
 801628c:	bc80      	pop	{r7}
 801628e:	4770      	bx	lr

08016290 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 8016290:	b480      	push	{r7}
 8016292:	b083      	sub	sp, #12
 8016294:	af00      	add	r7, sp, #0
 8016296:	6078      	str	r0, [r7, #4]
 8016298:	460b      	mov	r3, r1
 801629a:	70fb      	strb	r3, [r7, #3]
 801629c:	4613      	mov	r3, r2
 801629e:	803b      	strh	r3, [r7, #0]
    while( size-- )
 80162a0:	e004      	b.n	80162ac <memset1+0x1c>
    {
        *dst++ = value;
 80162a2:	687b      	ldr	r3, [r7, #4]
 80162a4:	1c5a      	adds	r2, r3, #1
 80162a6:	607a      	str	r2, [r7, #4]
 80162a8:	78fa      	ldrb	r2, [r7, #3]
 80162aa:	701a      	strb	r2, [r3, #0]
    while( size-- )
 80162ac:	883b      	ldrh	r3, [r7, #0]
 80162ae:	1e5a      	subs	r2, r3, #1
 80162b0:	803a      	strh	r2, [r7, #0]
 80162b2:	2b00      	cmp	r3, #0
 80162b4:	d1f5      	bne.n	80162a2 <memset1+0x12>
    }
}
 80162b6:	bf00      	nop
 80162b8:	bf00      	nop
 80162ba:	370c      	adds	r7, #12
 80162bc:	46bd      	mov	sp, r7
 80162be:	bc80      	pop	{r7}
 80162c0:	4770      	bx	lr
	...

080162c4 <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 80162c4:	b580      	push	{r7, lr}
 80162c6:	b08a      	sub	sp, #40	; 0x28
 80162c8:	af00      	add	r7, sp, #0
 80162ca:	60b9      	str	r1, [r7, #8]
 80162cc:	607a      	str	r2, [r7, #4]
 80162ce:	603b      	str	r3, [r7, #0]
 80162d0:	4603      	mov	r3, r0
 80162d2:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 80162d4:	2300      	movs	r3, #0
 80162d6:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 80162d8:	2300      	movs	r3, #0
 80162da:	617b      	str	r3, [r7, #20]
 80162dc:	2300      	movs	r3, #0
 80162de:	61bb      	str	r3, [r7, #24]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 80162e0:	687b      	ldr	r3, [r7, #4]
 80162e2:	2b00      	cmp	r3, #0
 80162e4:	d001      	beq.n	80162ea <RadioSetRxGenericConfig+0x26>
    {
        symbTimeout = 0;
 80162e6:	2300      	movs	r3, #0
 80162e8:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 80162ea:	687b      	ldr	r3, [r7, #4]
 80162ec:	2b00      	cmp	r3, #0
 80162ee:	bf14      	ite	ne
 80162f0:	2301      	movne	r3, #1
 80162f2:	2300      	moveq	r3, #0
 80162f4:	b2da      	uxtb	r2, r3
 80162f6:	4bb3      	ldr	r3, [pc, #716]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 80162f8:	705a      	strb	r2, [r3, #1]

    switch( modem )
 80162fa:	7bfb      	ldrb	r3, [r7, #15]
 80162fc:	2b00      	cmp	r3, #0
 80162fe:	d003      	beq.n	8016308 <RadioSetRxGenericConfig+0x44>
 8016300:	2b01      	cmp	r3, #1
 8016302:	f000 80aa 	beq.w	801645a <RadioSetRxGenericConfig+0x196>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 8016306:	e158      	b.n	80165ba <RadioSetRxGenericConfig+0x2f6>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 8016308:	68bb      	ldr	r3, [r7, #8]
 801630a:	68db      	ldr	r3, [r3, #12]
 801630c:	2b00      	cmp	r3, #0
 801630e:	d003      	beq.n	8016318 <RadioSetRxGenericConfig+0x54>
 8016310:	68bb      	ldr	r3, [r7, #8]
 8016312:	691b      	ldr	r3, [r3, #16]
 8016314:	2b00      	cmp	r3, #0
 8016316:	d102      	bne.n	801631e <RadioSetRxGenericConfig+0x5a>
                return -1;
 8016318:	f04f 33ff 	mov.w	r3, #4294967295
 801631c:	e14e      	b.n	80165bc <RadioSetRxGenericConfig+0x2f8>
            if ( config->fsk.SyncWordLength>8)
 801631e:	68bb      	ldr	r3, [r7, #8]
 8016320:	7d5b      	ldrb	r3, [r3, #21]
 8016322:	2b08      	cmp	r3, #8
 8016324:	d902      	bls.n	801632c <RadioSetRxGenericConfig+0x68>
                return -1;
 8016326:	f04f 33ff 	mov.w	r3, #4294967295
 801632a:	e147      	b.n	80165bc <RadioSetRxGenericConfig+0x2f8>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801632c:	2300      	movs	r3, #0
 801632e:	623b      	str	r3, [r7, #32]
 8016330:	e00d      	b.n	801634e <RadioSetRxGenericConfig+0x8a>
                    syncword[i]=config->fsk.SyncWord[i];
 8016332:	68bb      	ldr	r3, [r7, #8]
 8016334:	699a      	ldr	r2, [r3, #24]
 8016336:	6a3b      	ldr	r3, [r7, #32]
 8016338:	4413      	add	r3, r2
 801633a:	7819      	ldrb	r1, [r3, #0]
 801633c:	f107 0214 	add.w	r2, r7, #20
 8016340:	6a3b      	ldr	r3, [r7, #32]
 8016342:	4413      	add	r3, r2
 8016344:	460a      	mov	r2, r1
 8016346:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8016348:	6a3b      	ldr	r3, [r7, #32]
 801634a:	3301      	adds	r3, #1
 801634c:	623b      	str	r3, [r7, #32]
 801634e:	68bb      	ldr	r3, [r7, #8]
 8016350:	7d5b      	ldrb	r3, [r3, #21]
 8016352:	461a      	mov	r2, r3
 8016354:	6a3b      	ldr	r3, [r7, #32]
 8016356:	4293      	cmp	r3, r2
 8016358:	dbeb      	blt.n	8016332 <RadioSetRxGenericConfig+0x6e>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801635a:	68bb      	ldr	r3, [r7, #8]
 801635c:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8016360:	2b00      	cmp	r3, #0
 8016362:	d104      	bne.n	801636e <RadioSetRxGenericConfig+0xaa>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 8016364:	68bb      	ldr	r3, [r7, #8]
 8016366:	69db      	ldr	r3, [r3, #28]
 8016368:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801636c:	e002      	b.n	8016374 <RadioSetRxGenericConfig+0xb0>
                MaxPayloadLength = 0xFF;
 801636e:	23ff      	movs	r3, #255	; 0xff
 8016370:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 8016374:	68bb      	ldr	r3, [r7, #8]
 8016376:	681b      	ldr	r3, [r3, #0]
 8016378:	2b00      	cmp	r3, #0
 801637a:	bf14      	ite	ne
 801637c:	2301      	movne	r3, #1
 801637e:	2300      	moveq	r3, #0
 8016380:	b2db      	uxtb	r3, r3
 8016382:	4618      	mov	r0, r3
 8016384:	f001 fff0 	bl	8018368 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8016388:	4b8e      	ldr	r3, [pc, #568]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 801638a:	2200      	movs	r2, #0
 801638c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8016390:	68bb      	ldr	r3, [r7, #8]
 8016392:	68db      	ldr	r3, [r3, #12]
 8016394:	4a8b      	ldr	r2, [pc, #556]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 8016396:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8016398:	68bb      	ldr	r3, [r7, #8]
 801639a:	791a      	ldrb	r2, [r3, #4]
 801639c:	4b89      	ldr	r3, [pc, #548]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 801639e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 80163a2:	68bb      	ldr	r3, [r7, #8]
 80163a4:	689b      	ldr	r3, [r3, #8]
 80163a6:	4618      	mov	r0, r3
 80163a8:	f000 fa78 	bl	801689c <RadioGetFskBandwidthRegValue>
 80163ac:	4603      	mov	r3, r0
 80163ae:	461a      	mov	r2, r3
 80163b0:	4b84      	ldr	r3, [pc, #528]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 80163b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80163b6:	4b83      	ldr	r3, [pc, #524]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 80163b8:	2200      	movs	r2, #0
 80163ba:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 80163bc:	68bb      	ldr	r3, [r7, #8]
 80163be:	691b      	ldr	r3, [r3, #16]
 80163c0:	b29b      	uxth	r3, r3
 80163c2:	00db      	lsls	r3, r3, #3
 80163c4:	b29a      	uxth	r2, r3
 80163c6:	4b7f      	ldr	r3, [pc, #508]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 80163c8:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 80163ca:	68bb      	ldr	r3, [r7, #8]
 80163cc:	7d1a      	ldrb	r2, [r3, #20]
 80163ce:	4b7d      	ldr	r3, [pc, #500]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 80163d0:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 80163d2:	68bb      	ldr	r3, [r7, #8]
 80163d4:	7d5b      	ldrb	r3, [r3, #21]
 80163d6:	00db      	lsls	r3, r3, #3
 80163d8:	b2da      	uxtb	r2, r3
 80163da:	4b7a      	ldr	r3, [pc, #488]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 80163dc:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 80163de:	68bb      	ldr	r3, [r7, #8]
 80163e0:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80163e4:	4b77      	ldr	r3, [pc, #476]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 80163e6:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 80163e8:	68bb      	ldr	r3, [r7, #8]
 80163ea:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 80163ee:	4b75      	ldr	r3, [pc, #468]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 80163f0:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80163f2:	4a74      	ldr	r2, [pc, #464]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 80163f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80163f8:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 80163fa:	68bb      	ldr	r3, [r7, #8]
 80163fc:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8016400:	4b70      	ldr	r3, [pc, #448]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 8016402:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 8016404:	68bb      	ldr	r3, [r7, #8]
 8016406:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 801640a:	4b6e      	ldr	r3, [pc, #440]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 801640c:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801640e:	f001 f910 	bl	8017632 <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 8016412:	2000      	movs	r0, #0
 8016414:	f000 fad8 	bl	80169c8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016418:	486b      	ldr	r0, [pc, #428]	; (80165c8 <RadioSetRxGenericConfig+0x304>)
 801641a:	f002 f9eb 	bl	80187f4 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801641e:	486b      	ldr	r0, [pc, #428]	; (80165cc <RadioSetRxGenericConfig+0x308>)
 8016420:	f002 fab6 	bl	8018990 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 8016424:	f107 0314 	add.w	r3, r7, #20
 8016428:	4618      	mov	r0, r3
 801642a:	f001 fdc0 	bl	8017fae <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801642e:	68bb      	ldr	r3, [r7, #8]
 8016430:	8c1b      	ldrh	r3, [r3, #32]
 8016432:	4618      	mov	r0, r3
 8016434:	f001 fe0a 	bl	801804c <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8016438:	68bb      	ldr	r3, [r7, #8]
 801643a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801643c:	4618      	mov	r0, r3
 801643e:	f001 fde5 	bl	801800c <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 8016442:	683b      	ldr	r3, [r7, #0]
 8016444:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8016448:	fb02 f203 	mul.w	r2, r2, r3
 801644c:	68bb      	ldr	r3, [r7, #8]
 801644e:	68db      	ldr	r3, [r3, #12]
 8016450:	fbb2 f3f3 	udiv	r3, r2, r3
 8016454:	4a5b      	ldr	r2, [pc, #364]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 8016456:	6093      	str	r3, [r2, #8]
            break;
 8016458:	e0af      	b.n	80165ba <RadioSetRxGenericConfig+0x2f6>
            if  (config->lora.PreambleLen== 0)
 801645a:	68bb      	ldr	r3, [r7, #8]
 801645c:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 801645e:	2b00      	cmp	r3, #0
 8016460:	d102      	bne.n	8016468 <RadioSetRxGenericConfig+0x1a4>
                return -1;
 8016462:	f04f 33ff 	mov.w	r3, #4294967295
 8016466:	e0a9      	b.n	80165bc <RadioSetRxGenericConfig+0x2f8>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8016468:	68bb      	ldr	r3, [r7, #8]
 801646a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801646e:	2b01      	cmp	r3, #1
 8016470:	d104      	bne.n	801647c <RadioSetRxGenericConfig+0x1b8>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 8016472:	68bb      	ldr	r3, [r7, #8]
 8016474:	69db      	ldr	r3, [r3, #28]
 8016476:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801647a:	e002      	b.n	8016482 <RadioSetRxGenericConfig+0x1be>
                MaxPayloadLength = 0xFF;
 801647c:	23ff      	movs	r3, #255	; 0xff
 801647e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 8016482:	68bb      	ldr	r3, [r7, #8]
 8016484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016486:	2b00      	cmp	r3, #0
 8016488:	bf14      	ite	ne
 801648a:	2301      	movne	r3, #1
 801648c:	2300      	moveq	r3, #0
 801648e:	b2db      	uxtb	r3, r3
 8016490:	4618      	mov	r0, r3
 8016492:	f001 ff69 	bl	8018368 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8016496:	683b      	ldr	r3, [r7, #0]
 8016498:	b2db      	uxtb	r3, r3
 801649a:	4618      	mov	r0, r3
 801649c:	f001 ff76 	bl	801838c <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80164a0:	4b48      	ldr	r3, [pc, #288]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 80164a2:	2201      	movs	r2, #1
 80164a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 80164a8:	68bb      	ldr	r3, [r7, #8]
 80164aa:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 80164ae:	4b45      	ldr	r3, [pc, #276]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 80164b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 80164b4:	68bb      	ldr	r3, [r7, #8]
 80164b6:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 80164ba:	4b42      	ldr	r3, [pc, #264]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 80164bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 80164c0:	68bb      	ldr	r3, [r7, #8]
 80164c2:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 80164c6:	4b3f      	ldr	r3, [pc, #252]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 80164c8:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 80164cc:	68bb      	ldr	r3, [r7, #8]
 80164ce:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 80164d2:	2b02      	cmp	r3, #2
 80164d4:	d010      	beq.n	80164f8 <RadioSetRxGenericConfig+0x234>
 80164d6:	2b02      	cmp	r3, #2
 80164d8:	dc22      	bgt.n	8016520 <RadioSetRxGenericConfig+0x25c>
 80164da:	2b00      	cmp	r3, #0
 80164dc:	d002      	beq.n	80164e4 <RadioSetRxGenericConfig+0x220>
 80164de:	2b01      	cmp	r3, #1
 80164e0:	d005      	beq.n	80164ee <RadioSetRxGenericConfig+0x22a>
                break;
 80164e2:	e01d      	b.n	8016520 <RadioSetRxGenericConfig+0x25c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 80164e4:	4b37      	ldr	r3, [pc, #220]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 80164e6:	2200      	movs	r2, #0
 80164e8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 80164ec:	e019      	b.n	8016522 <RadioSetRxGenericConfig+0x25e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 80164ee:	4b35      	ldr	r3, [pc, #212]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 80164f0:	2201      	movs	r2, #1
 80164f2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 80164f6:	e014      	b.n	8016522 <RadioSetRxGenericConfig+0x25e>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 80164f8:	68bb      	ldr	r3, [r7, #8]
 80164fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80164fe:	2b0b      	cmp	r3, #11
 8016500:	d004      	beq.n	801650c <RadioSetRxGenericConfig+0x248>
 8016502:	68bb      	ldr	r3, [r7, #8]
 8016504:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8016508:	2b0c      	cmp	r3, #12
 801650a:	d104      	bne.n	8016516 <RadioSetRxGenericConfig+0x252>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801650c:	4b2d      	ldr	r3, [pc, #180]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 801650e:	2201      	movs	r2, #1
 8016510:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016514:	e005      	b.n	8016522 <RadioSetRxGenericConfig+0x25e>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8016516:	4b2b      	ldr	r3, [pc, #172]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 8016518:	2200      	movs	r2, #0
 801651a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801651e:	e000      	b.n	8016522 <RadioSetRxGenericConfig+0x25e>
                break;
 8016520:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8016522:	4b28      	ldr	r3, [pc, #160]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 8016524:	2201      	movs	r2, #1
 8016526:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8016528:	68bb      	ldr	r3, [r7, #8]
 801652a:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 801652c:	4b25      	ldr	r3, [pc, #148]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 801652e:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 8016530:	68bb      	ldr	r3, [r7, #8]
 8016532:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 8016536:	4b23      	ldr	r3, [pc, #140]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 8016538:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801653a:	4a22      	ldr	r2, [pc, #136]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 801653c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016540:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 8016542:	68bb      	ldr	r3, [r7, #8]
 8016544:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8016548:	4b1e      	ldr	r3, [pc, #120]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 801654a:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 801654e:	68bb      	ldr	r3, [r7, #8]
 8016550:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 8016554:	4b1b      	ldr	r3, [pc, #108]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 8016556:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801655a:	f001 f86a 	bl	8017632 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801655e:	2001      	movs	r0, #1
 8016560:	f000 fa32 	bl	80169c8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016564:	4818      	ldr	r0, [pc, #96]	; (80165c8 <RadioSetRxGenericConfig+0x304>)
 8016566:	f002 f945 	bl	80187f4 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801656a:	4818      	ldr	r0, [pc, #96]	; (80165cc <RadioSetRxGenericConfig+0x308>)
 801656c:	f002 fa10 	bl	8018990 <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8016570:	4b14      	ldr	r3, [pc, #80]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 8016572:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8016576:	2b01      	cmp	r3, #1
 8016578:	d10d      	bne.n	8016596 <RadioSetRxGenericConfig+0x2d2>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 801657a:	f240 7036 	movw	r0, #1846	; 0x736
 801657e:	f002 fb6f 	bl	8018c60 <SUBGRF_ReadRegister>
 8016582:	4603      	mov	r3, r0
 8016584:	f023 0304 	bic.w	r3, r3, #4
 8016588:	b2db      	uxtb	r3, r3
 801658a:	4619      	mov	r1, r3
 801658c:	f240 7036 	movw	r0, #1846	; 0x736
 8016590:	f002 fb52 	bl	8018c38 <SUBGRF_WriteRegister>
 8016594:	e00c      	b.n	80165b0 <RadioSetRxGenericConfig+0x2ec>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8016596:	f240 7036 	movw	r0, #1846	; 0x736
 801659a:	f002 fb61 	bl	8018c60 <SUBGRF_ReadRegister>
 801659e:	4603      	mov	r3, r0
 80165a0:	f043 0304 	orr.w	r3, r3, #4
 80165a4:	b2db      	uxtb	r3, r3
 80165a6:	4619      	mov	r1, r3
 80165a8:	f240 7036 	movw	r0, #1846	; 0x736
 80165ac:	f002 fb44 	bl	8018c38 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 80165b0:	4b04      	ldr	r3, [pc, #16]	; (80165c4 <RadioSetRxGenericConfig+0x300>)
 80165b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80165b6:	609a      	str	r2, [r3, #8]
            break;
 80165b8:	bf00      	nop
    }
    return status;
 80165ba:	69fb      	ldr	r3, [r7, #28]
}
 80165bc:	4618      	mov	r0, r3
 80165be:	3728      	adds	r7, #40	; 0x28
 80165c0:	46bd      	mov	sp, r7
 80165c2:	bd80      	pop	{r7, pc}
 80165c4:	200017fc 	.word	0x200017fc
 80165c8:	20001834 	.word	0x20001834
 80165cc:	2000180a 	.word	0x2000180a

080165d0 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 80165d0:	b580      	push	{r7, lr}
 80165d2:	b088      	sub	sp, #32
 80165d4:	af00      	add	r7, sp, #0
 80165d6:	60b9      	str	r1, [r7, #8]
 80165d8:	607b      	str	r3, [r7, #4]
 80165da:	4603      	mov	r3, r0
 80165dc:	73fb      	strb	r3, [r7, #15]
 80165de:	4613      	mov	r3, r2
 80165e0:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 80165e2:	2300      	movs	r3, #0
 80165e4:	617b      	str	r3, [r7, #20]
 80165e6:	2300      	movs	r3, #0
 80165e8:	61bb      	str	r3, [r7, #24]
    switch( modem )
 80165ea:	7bfb      	ldrb	r3, [r7, #15]
 80165ec:	2b02      	cmp	r3, #2
 80165ee:	f000 811c 	beq.w	801682a <RadioSetTxGenericConfig+0x25a>
 80165f2:	2b02      	cmp	r3, #2
 80165f4:	f300 8138 	bgt.w	8016868 <RadioSetTxGenericConfig+0x298>
 80165f8:	2b00      	cmp	r3, #0
 80165fa:	d003      	beq.n	8016604 <RadioSetTxGenericConfig+0x34>
 80165fc:	2b01      	cmp	r3, #1
 80165fe:	f000 8083 	beq.w	8016708 <RadioSetTxGenericConfig+0x138>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 8016602:	e131      	b.n	8016868 <RadioSetTxGenericConfig+0x298>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 8016604:	68bb      	ldr	r3, [r7, #8]
 8016606:	689b      	ldr	r3, [r3, #8]
 8016608:	2b00      	cmp	r3, #0
 801660a:	d003      	beq.n	8016614 <RadioSetTxGenericConfig+0x44>
 801660c:	68bb      	ldr	r3, [r7, #8]
 801660e:	691b      	ldr	r3, [r3, #16]
 8016610:	2b00      	cmp	r3, #0
 8016612:	d102      	bne.n	801661a <RadioSetTxGenericConfig+0x4a>
                return -1;
 8016614:	f04f 33ff 	mov.w	r3, #4294967295
 8016618:	e135      	b.n	8016886 <RadioSetTxGenericConfig+0x2b6>
            if ( config->fsk.SyncWordLength>8)
 801661a:	68bb      	ldr	r3, [r7, #8]
 801661c:	7d1b      	ldrb	r3, [r3, #20]
 801661e:	2b08      	cmp	r3, #8
 8016620:	d902      	bls.n	8016628 <RadioSetTxGenericConfig+0x58>
                return -1;
 8016622:	f04f 33ff 	mov.w	r3, #4294967295
 8016626:	e12e      	b.n	8016886 <RadioSetTxGenericConfig+0x2b6>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8016628:	2300      	movs	r3, #0
 801662a:	61fb      	str	r3, [r7, #28]
 801662c:	e00d      	b.n	801664a <RadioSetTxGenericConfig+0x7a>
                    syncword[i]=config->fsk.SyncWord[i];
 801662e:	68bb      	ldr	r3, [r7, #8]
 8016630:	699a      	ldr	r2, [r3, #24]
 8016632:	69fb      	ldr	r3, [r7, #28]
 8016634:	4413      	add	r3, r2
 8016636:	7819      	ldrb	r1, [r3, #0]
 8016638:	f107 0214 	add.w	r2, r7, #20
 801663c:	69fb      	ldr	r3, [r7, #28]
 801663e:	4413      	add	r3, r2
 8016640:	460a      	mov	r2, r1
 8016642:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8016644:	69fb      	ldr	r3, [r7, #28]
 8016646:	3301      	adds	r3, #1
 8016648:	61fb      	str	r3, [r7, #28]
 801664a:	68bb      	ldr	r3, [r7, #8]
 801664c:	7d1b      	ldrb	r3, [r3, #20]
 801664e:	461a      	mov	r2, r3
 8016650:	69fb      	ldr	r3, [r7, #28]
 8016652:	4293      	cmp	r3, r2
 8016654:	dbeb      	blt.n	801662e <RadioSetTxGenericConfig+0x5e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8016656:	4b8e      	ldr	r3, [pc, #568]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 8016658:	2200      	movs	r2, #0
 801665a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801665e:	68bb      	ldr	r3, [r7, #8]
 8016660:	689b      	ldr	r3, [r3, #8]
 8016662:	4a8b      	ldr	r2, [pc, #556]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 8016664:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8016666:	68bb      	ldr	r3, [r7, #8]
 8016668:	781a      	ldrb	r2, [r3, #0]
 801666a:	4b89      	ldr	r3, [pc, #548]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 801666c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 8016670:	68bb      	ldr	r3, [r7, #8]
 8016672:	685b      	ldr	r3, [r3, #4]
 8016674:	4618      	mov	r0, r3
 8016676:	f000 f911 	bl	801689c <RadioGetFskBandwidthRegValue>
 801667a:	4603      	mov	r3, r0
 801667c:	461a      	mov	r2, r3
 801667e:	4b84      	ldr	r3, [pc, #528]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 8016680:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8016684:	68bb      	ldr	r3, [r7, #8]
 8016686:	68db      	ldr	r3, [r3, #12]
 8016688:	4a81      	ldr	r2, [pc, #516]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 801668a:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801668c:	4b80      	ldr	r3, [pc, #512]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 801668e:	2200      	movs	r2, #0
 8016690:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 8016692:	68bb      	ldr	r3, [r7, #8]
 8016694:	691b      	ldr	r3, [r3, #16]
 8016696:	b29b      	uxth	r3, r3
 8016698:	00db      	lsls	r3, r3, #3
 801669a:	b29a      	uxth	r2, r3
 801669c:	4b7c      	ldr	r3, [pc, #496]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 801669e:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 80166a0:	4b7b      	ldr	r3, [pc, #492]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 80166a2:	2204      	movs	r2, #4
 80166a4:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 80166a6:	68bb      	ldr	r3, [r7, #8]
 80166a8:	7d1b      	ldrb	r3, [r3, #20]
 80166aa:	00db      	lsls	r3, r3, #3
 80166ac:	b2da      	uxtb	r2, r3
 80166ae:	4b78      	ldr	r3, [pc, #480]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 80166b0:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 80166b2:	4b77      	ldr	r3, [pc, #476]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 80166b4:	2200      	movs	r2, #0
 80166b6:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 80166b8:	68bb      	ldr	r3, [r7, #8]
 80166ba:	7f9a      	ldrb	r2, [r3, #30]
 80166bc:	4b74      	ldr	r3, [pc, #464]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 80166be:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 80166c0:	68bb      	ldr	r3, [r7, #8]
 80166c2:	7fda      	ldrb	r2, [r3, #31]
 80166c4:	4b72      	ldr	r3, [pc, #456]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 80166c6:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 80166c8:	68bb      	ldr	r3, [r7, #8]
 80166ca:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80166ce:	4b70      	ldr	r3, [pc, #448]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 80166d0:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80166d2:	f000 ffae 	bl	8017632 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 80166d6:	2000      	movs	r0, #0
 80166d8:	f000 f976 	bl	80169c8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80166dc:	486d      	ldr	r0, [pc, #436]	; (8016894 <RadioSetTxGenericConfig+0x2c4>)
 80166de:	f002 f889 	bl	80187f4 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80166e2:	486d      	ldr	r0, [pc, #436]	; (8016898 <RadioSetTxGenericConfig+0x2c8>)
 80166e4:	f002 f954 	bl	8018990 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 80166e8:	f107 0314 	add.w	r3, r7, #20
 80166ec:	4618      	mov	r0, r3
 80166ee:	f001 fc5e 	bl	8017fae <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 80166f2:	68bb      	ldr	r3, [r7, #8]
 80166f4:	8b9b      	ldrh	r3, [r3, #28]
 80166f6:	4618      	mov	r0, r3
 80166f8:	f001 fca8 	bl	801804c <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 80166fc:	68bb      	ldr	r3, [r7, #8]
 80166fe:	8c1b      	ldrh	r3, [r3, #32]
 8016700:	4618      	mov	r0, r3
 8016702:	f001 fc83 	bl	801800c <SUBGRF_SetCrcPolynomial>
            break;
 8016706:	e0b0      	b.n	801686a <RadioSetTxGenericConfig+0x29a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8016708:	4b61      	ldr	r3, [pc, #388]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 801670a:	2201      	movs	r2, #1
 801670c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8016710:	68bb      	ldr	r3, [r7, #8]
 8016712:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8016716:	4b5e      	ldr	r3, [pc, #376]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 8016718:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 801671c:	68bb      	ldr	r3, [r7, #8]
 801671e:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8016722:	4b5b      	ldr	r3, [pc, #364]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 8016724:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 8016728:	68bb      	ldr	r3, [r7, #8]
 801672a:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 801672e:	4b58      	ldr	r3, [pc, #352]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 8016730:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 8016734:	68bb      	ldr	r3, [r7, #8]
 8016736:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 801673a:	2b02      	cmp	r3, #2
 801673c:	d010      	beq.n	8016760 <RadioSetTxGenericConfig+0x190>
 801673e:	2b02      	cmp	r3, #2
 8016740:	dc22      	bgt.n	8016788 <RadioSetTxGenericConfig+0x1b8>
 8016742:	2b00      	cmp	r3, #0
 8016744:	d002      	beq.n	801674c <RadioSetTxGenericConfig+0x17c>
 8016746:	2b01      	cmp	r3, #1
 8016748:	d005      	beq.n	8016756 <RadioSetTxGenericConfig+0x186>
                break;
 801674a:	e01d      	b.n	8016788 <RadioSetTxGenericConfig+0x1b8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801674c:	4b50      	ldr	r3, [pc, #320]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 801674e:	2200      	movs	r2, #0
 8016750:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016754:	e019      	b.n	801678a <RadioSetTxGenericConfig+0x1ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8016756:	4b4e      	ldr	r3, [pc, #312]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 8016758:	2201      	movs	r2, #1
 801675a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801675e:	e014      	b.n	801678a <RadioSetTxGenericConfig+0x1ba>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 8016760:	68bb      	ldr	r3, [r7, #8]
 8016762:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8016766:	2b0b      	cmp	r3, #11
 8016768:	d004      	beq.n	8016774 <RadioSetTxGenericConfig+0x1a4>
 801676a:	68bb      	ldr	r3, [r7, #8]
 801676c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8016770:	2b0c      	cmp	r3, #12
 8016772:	d104      	bne.n	801677e <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8016774:	4b46      	ldr	r3, [pc, #280]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 8016776:	2201      	movs	r2, #1
 8016778:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801677c:	e005      	b.n	801678a <RadioSetTxGenericConfig+0x1ba>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801677e:	4b44      	ldr	r3, [pc, #272]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 8016780:	2200      	movs	r2, #0
 8016782:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016786:	e000      	b.n	801678a <RadioSetTxGenericConfig+0x1ba>
                break;
 8016788:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 801678a:	68bb      	ldr	r3, [r7, #8]
 801678c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8016790:	2b00      	cmp	r3, #0
 8016792:	bf14      	ite	ne
 8016794:	2301      	movne	r3, #1
 8016796:	2300      	moveq	r3, #0
 8016798:	b2db      	uxtb	r3, r3
 801679a:	461a      	mov	r2, r3
 801679c:	4b3c      	ldr	r3, [pc, #240]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 801679e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80167a2:	4b3b      	ldr	r3, [pc, #236]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 80167a4:	2201      	movs	r2, #1
 80167a6:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 80167a8:	68bb      	ldr	r3, [r7, #8]
 80167aa:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80167ac:	4b38      	ldr	r3, [pc, #224]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 80167ae:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 80167b0:	68bb      	ldr	r3, [r7, #8]
 80167b2:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 80167b6:	4b36      	ldr	r3, [pc, #216]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 80167b8:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 80167ba:	68bb      	ldr	r3, [r7, #8]
 80167bc:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 80167c0:	4b33      	ldr	r3, [pc, #204]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 80167c2:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 80167c6:	68bb      	ldr	r3, [r7, #8]
 80167c8:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80167cc:	4b30      	ldr	r3, [pc, #192]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 80167ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 80167d2:	f000 ff2e 	bl	8017632 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80167d6:	2001      	movs	r0, #1
 80167d8:	f000 f8f6 	bl	80169c8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80167dc:	482d      	ldr	r0, [pc, #180]	; (8016894 <RadioSetTxGenericConfig+0x2c4>)
 80167de:	f002 f809 	bl	80187f4 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80167e2:	482d      	ldr	r0, [pc, #180]	; (8016898 <RadioSetTxGenericConfig+0x2c8>)
 80167e4:	f002 f8d4 	bl	8018990 <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 80167e8:	4b29      	ldr	r3, [pc, #164]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 80167ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80167ee:	2b06      	cmp	r3, #6
 80167f0:	d10d      	bne.n	801680e <RadioSetTxGenericConfig+0x23e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 80167f2:	f640 0089 	movw	r0, #2185	; 0x889
 80167f6:	f002 fa33 	bl	8018c60 <SUBGRF_ReadRegister>
 80167fa:	4603      	mov	r3, r0
 80167fc:	f023 0304 	bic.w	r3, r3, #4
 8016800:	b2db      	uxtb	r3, r3
 8016802:	4619      	mov	r1, r3
 8016804:	f640 0089 	movw	r0, #2185	; 0x889
 8016808:	f002 fa16 	bl	8018c38 <SUBGRF_WriteRegister>
            break;
 801680c:	e02d      	b.n	801686a <RadioSetTxGenericConfig+0x29a>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 801680e:	f640 0089 	movw	r0, #2185	; 0x889
 8016812:	f002 fa25 	bl	8018c60 <SUBGRF_ReadRegister>
 8016816:	4603      	mov	r3, r0
 8016818:	f043 0304 	orr.w	r3, r3, #4
 801681c:	b2db      	uxtb	r3, r3
 801681e:	4619      	mov	r1, r3
 8016820:	f640 0089 	movw	r0, #2185	; 0x889
 8016824:	f002 fa08 	bl	8018c38 <SUBGRF_WriteRegister>
            break;
 8016828:	e01f      	b.n	801686a <RadioSetTxGenericConfig+0x29a>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 801682a:	68bb      	ldr	r3, [r7, #8]
 801682c:	689b      	ldr	r3, [r3, #8]
 801682e:	2b00      	cmp	r3, #0
 8016830:	d004      	beq.n	801683c <RadioSetTxGenericConfig+0x26c>
 8016832:	68bb      	ldr	r3, [r7, #8]
 8016834:	689b      	ldr	r3, [r3, #8]
 8016836:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801683a:	d902      	bls.n	8016842 <RadioSetTxGenericConfig+0x272>
                return -1;
 801683c:	f04f 33ff 	mov.w	r3, #4294967295
 8016840:	e021      	b.n	8016886 <RadioSetTxGenericConfig+0x2b6>
            RadioSetModem( MODEM_BPSK );
 8016842:	2002      	movs	r0, #2
 8016844:	f000 f8c0 	bl	80169c8 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8016848:	4b11      	ldr	r3, [pc, #68]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 801684a:	2202      	movs	r2, #2
 801684c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 8016850:	68bb      	ldr	r3, [r7, #8]
 8016852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016854:	4a0e      	ldr	r2, [pc, #56]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 8016856:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8016858:	4b0d      	ldr	r3, [pc, #52]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 801685a:	2216      	movs	r2, #22
 801685c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016860:	480c      	ldr	r0, [pc, #48]	; (8016894 <RadioSetTxGenericConfig+0x2c4>)
 8016862:	f001 ffc7 	bl	80187f4 <SUBGRF_SetModulationParams>
            break;
 8016866:	e000      	b.n	801686a <RadioSetTxGenericConfig+0x29a>
            break;
 8016868:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801686a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801686e:	4618      	mov	r0, r3
 8016870:	f002 fa86 	bl	8018d80 <SUBGRF_SetRfTxPower>
 8016874:	4603      	mov	r3, r0
 8016876:	461a      	mov	r2, r3
 8016878:	4b05      	ldr	r3, [pc, #20]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 801687a:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 801687e:	4a04      	ldr	r2, [pc, #16]	; (8016890 <RadioSetTxGenericConfig+0x2c0>)
 8016880:	687b      	ldr	r3, [r7, #4]
 8016882:	6053      	str	r3, [r2, #4]
    return 0;
 8016884:	2300      	movs	r3, #0
}
 8016886:	4618      	mov	r0, r3
 8016888:	3720      	adds	r7, #32
 801688a:	46bd      	mov	sp, r7
 801688c:	bd80      	pop	{r7, pc}
 801688e:	bf00      	nop
 8016890:	200017fc 	.word	0x200017fc
 8016894:	20001834 	.word	0x20001834
 8016898:	2000180a 	.word	0x2000180a

0801689c <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 801689c:	b480      	push	{r7}
 801689e:	b085      	sub	sp, #20
 80168a0:	af00      	add	r7, sp, #0
 80168a2:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 80168a4:	687b      	ldr	r3, [r7, #4]
 80168a6:	2b00      	cmp	r3, #0
 80168a8:	d101      	bne.n	80168ae <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 80168aa:	231f      	movs	r3, #31
 80168ac:	e016      	b.n	80168dc <RadioGetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 80168ae:	2300      	movs	r3, #0
 80168b0:	73fb      	strb	r3, [r7, #15]
 80168b2:	e00f      	b.n	80168d4 <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 80168b4:	7bfb      	ldrb	r3, [r7, #15]
 80168b6:	4a0c      	ldr	r2, [pc, #48]	; (80168e8 <RadioGetFskBandwidthRegValue+0x4c>)
 80168b8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80168bc:	687a      	ldr	r2, [r7, #4]
 80168be:	429a      	cmp	r2, r3
 80168c0:	d205      	bcs.n	80168ce <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 80168c2:	7bfb      	ldrb	r3, [r7, #15]
 80168c4:	4a08      	ldr	r2, [pc, #32]	; (80168e8 <RadioGetFskBandwidthRegValue+0x4c>)
 80168c6:	00db      	lsls	r3, r3, #3
 80168c8:	4413      	add	r3, r2
 80168ca:	791b      	ldrb	r3, [r3, #4]
 80168cc:	e006      	b.n	80168dc <RadioGetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 80168ce:	7bfb      	ldrb	r3, [r7, #15]
 80168d0:	3301      	adds	r3, #1
 80168d2:	73fb      	strb	r3, [r7, #15]
 80168d4:	7bfb      	ldrb	r3, [r7, #15]
 80168d6:	2b15      	cmp	r3, #21
 80168d8:	d9ec      	bls.n	80168b4 <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 80168da:	e7fe      	b.n	80168da <RadioGetFskBandwidthRegValue+0x3e>
}
 80168dc:	4618      	mov	r0, r3
 80168de:	3714      	adds	r7, #20
 80168e0:	46bd      	mov	sp, r7
 80168e2:	bc80      	pop	{r7}
 80168e4:	4770      	bx	lr
 80168e6:	bf00      	nop
 80168e8:	0801b560 	.word	0x0801b560

080168ec <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 80168ec:	b580      	push	{r7, lr}
 80168ee:	b084      	sub	sp, #16
 80168f0:	af02      	add	r7, sp, #8
 80168f2:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 80168f4:	4a21      	ldr	r2, [pc, #132]	; (801697c <RadioInit+0x90>)
 80168f6:	687b      	ldr	r3, [r7, #4]
 80168f8:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 80168fa:	4b21      	ldr	r3, [pc, #132]	; (8016980 <RadioInit+0x94>)
 80168fc:	2200      	movs	r2, #0
 80168fe:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8016900:	4b1f      	ldr	r3, [pc, #124]	; (8016980 <RadioInit+0x94>)
 8016902:	2200      	movs	r2, #0
 8016904:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8016906:	4b1e      	ldr	r3, [pc, #120]	; (8016980 <RadioInit+0x94>)
 8016908:	2200      	movs	r2, #0
 801690a:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 801690c:	481d      	ldr	r0, [pc, #116]	; (8016984 <RadioInit+0x98>)
 801690e:	f001 fab9 	bl	8017e84 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 8016912:	2000      	movs	r0, #0
 8016914:	f000 ffce 	bl	80178b4 <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 8016918:	f001 fd6a 	bl	80183f0 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 801691c:	2100      	movs	r1, #0
 801691e:	2000      	movs	r0, #0
 8016920:	f002 f8d6 	bl	8018ad0 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 8016924:	2204      	movs	r2, #4
 8016926:	2100      	movs	r1, #0
 8016928:	2001      	movs	r0, #1
 801692a:	f001 fefb 	bl	8018724 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801692e:	2300      	movs	r3, #0
 8016930:	2200      	movs	r2, #0
 8016932:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8016936:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801693a:	f001 fe27 	bl	801858c <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 801693e:	f000 fe65 	bl	801760c <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8016942:	2300      	movs	r3, #0
 8016944:	9300      	str	r3, [sp, #0]
 8016946:	4b10      	ldr	r3, [pc, #64]	; (8016988 <RadioInit+0x9c>)
 8016948:	2200      	movs	r2, #0
 801694a:	f04f 31ff 	mov.w	r1, #4294967295
 801694e:	480f      	ldr	r0, [pc, #60]	; (801698c <RadioInit+0xa0>)
 8016950:	f003 f8f4 	bl	8019b3c <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8016954:	2300      	movs	r3, #0
 8016956:	9300      	str	r3, [sp, #0]
 8016958:	4b0d      	ldr	r3, [pc, #52]	; (8016990 <RadioInit+0xa4>)
 801695a:	2200      	movs	r2, #0
 801695c:	f04f 31ff 	mov.w	r1, #4294967295
 8016960:	480c      	ldr	r0, [pc, #48]	; (8016994 <RadioInit+0xa8>)
 8016962:	f003 f8eb 	bl	8019b3c <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8016966:	4809      	ldr	r0, [pc, #36]	; (801698c <RadioInit+0xa0>)
 8016968:	f003 f98c 	bl	8019c84 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 801696c:	4809      	ldr	r0, [pc, #36]	; (8016994 <RadioInit+0xa8>)
 801696e:	f003 f989 	bl	8019c84 <UTIL_TIMER_Stop>
}
 8016972:	bf00      	nop
 8016974:	3708      	adds	r7, #8
 8016976:	46bd      	mov	sp, r7
 8016978:	bd80      	pop	{r7, pc}
 801697a:	bf00      	nop
 801697c:	20001258 	.word	0x20001258
 8016980:	200017fc 	.word	0x200017fc
 8016984:	08017981 	.word	0x08017981
 8016988:	08017921 	.word	0x08017921
 801698c:	20001854 	.word	0x20001854
 8016990:	08017951 	.word	0x08017951
 8016994:	2000186c 	.word	0x2000186c

08016998 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8016998:	b580      	push	{r7, lr}
 801699a:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 801699c:	f001 fab8 	bl	8017f10 <SUBGRF_GetOperatingMode>
 80169a0:	4603      	mov	r3, r0
 80169a2:	2b07      	cmp	r3, #7
 80169a4:	d00a      	beq.n	80169bc <RadioGetStatus+0x24>
 80169a6:	2b07      	cmp	r3, #7
 80169a8:	dc0a      	bgt.n	80169c0 <RadioGetStatus+0x28>
 80169aa:	2b04      	cmp	r3, #4
 80169ac:	d002      	beq.n	80169b4 <RadioGetStatus+0x1c>
 80169ae:	2b05      	cmp	r3, #5
 80169b0:	d002      	beq.n	80169b8 <RadioGetStatus+0x20>
 80169b2:	e005      	b.n	80169c0 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 80169b4:	2302      	movs	r3, #2
 80169b6:	e004      	b.n	80169c2 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 80169b8:	2301      	movs	r3, #1
 80169ba:	e002      	b.n	80169c2 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 80169bc:	2303      	movs	r3, #3
 80169be:	e000      	b.n	80169c2 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 80169c0:	2300      	movs	r3, #0
    }
}
 80169c2:	4618      	mov	r0, r3
 80169c4:	bd80      	pop	{r7, pc}
	...

080169c8 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 80169c8:	b580      	push	{r7, lr}
 80169ca:	b082      	sub	sp, #8
 80169cc:	af00      	add	r7, sp, #0
 80169ce:	4603      	mov	r3, r0
 80169d0:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 80169d2:	4a19      	ldr	r2, [pc, #100]	; (8016a38 <RadioSetModem+0x70>)
 80169d4:	79fb      	ldrb	r3, [r7, #7]
 80169d6:	7013      	strb	r3, [r2, #0]
    switch( modem )
 80169d8:	79fb      	ldrb	r3, [r7, #7]
 80169da:	2b04      	cmp	r3, #4
 80169dc:	d023      	beq.n	8016a26 <RadioSetModem+0x5e>
 80169de:	2b04      	cmp	r3, #4
 80169e0:	dc03      	bgt.n	80169ea <RadioSetModem+0x22>
 80169e2:	2b01      	cmp	r3, #1
 80169e4:	d008      	beq.n	80169f8 <RadioSetModem+0x30>
 80169e6:	2b03      	cmp	r3, #3
 80169e8:	d019      	beq.n	8016a1e <RadioSetModem+0x56>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 80169ea:	2000      	movs	r0, #0
 80169ec:	f001 fe72 	bl	80186d4 <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 80169f0:	4b11      	ldr	r3, [pc, #68]	; (8016a38 <RadioSetModem+0x70>)
 80169f2:	2200      	movs	r2, #0
 80169f4:	735a      	strb	r2, [r3, #13]
            break;
 80169f6:	e01b      	b.n	8016a30 <RadioSetModem+0x68>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 80169f8:	2001      	movs	r0, #1
 80169fa:	f001 fe6b 	bl	80186d4 <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 80169fe:	4b0e      	ldr	r3, [pc, #56]	; (8016a38 <RadioSetModem+0x70>)
 8016a00:	7b5a      	ldrb	r2, [r3, #13]
 8016a02:	4b0d      	ldr	r3, [pc, #52]	; (8016a38 <RadioSetModem+0x70>)
 8016a04:	7b1b      	ldrb	r3, [r3, #12]
 8016a06:	429a      	cmp	r2, r3
 8016a08:	d011      	beq.n	8016a2e <RadioSetModem+0x66>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8016a0a:	4b0b      	ldr	r3, [pc, #44]	; (8016a38 <RadioSetModem+0x70>)
 8016a0c:	7b1a      	ldrb	r2, [r3, #12]
 8016a0e:	4b0a      	ldr	r3, [pc, #40]	; (8016a38 <RadioSetModem+0x70>)
 8016a10:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8016a12:	4b09      	ldr	r3, [pc, #36]	; (8016a38 <RadioSetModem+0x70>)
 8016a14:	7b5b      	ldrb	r3, [r3, #13]
 8016a16:	4618      	mov	r0, r3
 8016a18:	f000 ff4c 	bl	80178b4 <RadioSetPublicNetwork>
            }
            break;
 8016a1c:	e007      	b.n	8016a2e <RadioSetModem+0x66>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8016a1e:	2002      	movs	r0, #2
 8016a20:	f001 fe58 	bl	80186d4 <SUBGRF_SetPacketType>
            break;
 8016a24:	e004      	b.n	8016a30 <RadioSetModem+0x68>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8016a26:	2000      	movs	r0, #0
 8016a28:	f001 fe54 	bl	80186d4 <SUBGRF_SetPacketType>
            break;
 8016a2c:	e000      	b.n	8016a30 <RadioSetModem+0x68>
            break;
 8016a2e:	bf00      	nop
    }
}
 8016a30:	bf00      	nop
 8016a32:	3708      	adds	r7, #8
 8016a34:	46bd      	mov	sp, r7
 8016a36:	bd80      	pop	{r7, pc}
 8016a38:	200017fc 	.word	0x200017fc

08016a3c <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8016a3c:	b580      	push	{r7, lr}
 8016a3e:	b082      	sub	sp, #8
 8016a40:	af00      	add	r7, sp, #0
 8016a42:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8016a44:	6878      	ldr	r0, [r7, #4]
 8016a46:	f001 fe01 	bl	801864c <SUBGRF_SetRfFrequency>
}
 8016a4a:	bf00      	nop
 8016a4c:	3708      	adds	r7, #8
 8016a4e:	46bd      	mov	sp, r7
 8016a50:	bd80      	pop	{r7, pc}

08016a52 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8016a52:	b580      	push	{r7, lr}
 8016a54:	b090      	sub	sp, #64	; 0x40
 8016a56:	af0a      	add	r7, sp, #40	; 0x28
 8016a58:	60f8      	str	r0, [r7, #12]
 8016a5a:	60b9      	str	r1, [r7, #8]
 8016a5c:	603b      	str	r3, [r7, #0]
 8016a5e:	4613      	mov	r3, r2
 8016a60:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8016a62:	2301      	movs	r3, #1
 8016a64:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8016a66:	2300      	movs	r3, #0
 8016a68:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8016a6a:	2300      	movs	r3, #0
 8016a6c:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8016a6e:	f000 fde0 	bl	8017632 <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 8016a72:	2000      	movs	r0, #0
 8016a74:	f7ff ffa8 	bl	80169c8 <RadioSetModem>

    RadioSetChannel( freq );
 8016a78:	68f8      	ldr	r0, [r7, #12]
 8016a7a:	f7ff ffdf 	bl	8016a3c <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8016a7e:	2301      	movs	r3, #1
 8016a80:	9309      	str	r3, [sp, #36]	; 0x24
 8016a82:	2300      	movs	r3, #0
 8016a84:	9308      	str	r3, [sp, #32]
 8016a86:	2300      	movs	r3, #0
 8016a88:	9307      	str	r3, [sp, #28]
 8016a8a:	2300      	movs	r3, #0
 8016a8c:	9306      	str	r3, [sp, #24]
 8016a8e:	2300      	movs	r3, #0
 8016a90:	9305      	str	r3, [sp, #20]
 8016a92:	2300      	movs	r3, #0
 8016a94:	9304      	str	r3, [sp, #16]
 8016a96:	2300      	movs	r3, #0
 8016a98:	9303      	str	r3, [sp, #12]
 8016a9a:	2300      	movs	r3, #0
 8016a9c:	9302      	str	r3, [sp, #8]
 8016a9e:	2303      	movs	r3, #3
 8016aa0:	9301      	str	r3, [sp, #4]
 8016aa2:	68bb      	ldr	r3, [r7, #8]
 8016aa4:	9300      	str	r3, [sp, #0]
 8016aa6:	2300      	movs	r3, #0
 8016aa8:	f44f 7216 	mov.w	r2, #600	; 0x258
 8016aac:	68b9      	ldr	r1, [r7, #8]
 8016aae:	2000      	movs	r0, #0
 8016ab0:	f000 f840 	bl	8016b34 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8016ab4:	2000      	movs	r0, #0
 8016ab6:	f000 fdc3 	bl	8017640 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8016aba:	f000 ff29 	bl	8017910 <RadioGetWakeupTime>
 8016abe:	4603      	mov	r3, r0
 8016ac0:	4618      	mov	r0, r3
 8016ac2:	f7eb facc 	bl	800205e <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 8016ac6:	f003 f9f7 	bl	8019eb8 <UTIL_TIMER_GetCurrentTime>
 8016aca:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8016acc:	e00d      	b.n	8016aea <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 8016ace:	2000      	movs	r0, #0
 8016ad0:	f000 fe6e 	bl	80177b0 <RadioRssi>
 8016ad4:	4603      	mov	r3, r0
 8016ad6:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8016ad8:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8016adc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8016ae0:	429a      	cmp	r2, r3
 8016ae2:	dd02      	ble.n	8016aea <RadioIsChannelFree+0x98>
        {
            status = false;
 8016ae4:	2300      	movs	r3, #0
 8016ae6:	75fb      	strb	r3, [r7, #23]
            break;
 8016ae8:	e006      	b.n	8016af8 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8016aea:	6938      	ldr	r0, [r7, #16]
 8016aec:	f003 f9f6 	bl	8019edc <UTIL_TIMER_GetElapsedTime>
 8016af0:	4602      	mov	r2, r0
 8016af2:	683b      	ldr	r3, [r7, #0]
 8016af4:	4293      	cmp	r3, r2
 8016af6:	d8ea      	bhi.n	8016ace <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8016af8:	f000 fd9b 	bl	8017632 <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 8016afc:	7dfb      	ldrb	r3, [r7, #23]
}
 8016afe:	4618      	mov	r0, r3
 8016b00:	3718      	adds	r7, #24
 8016b02:	46bd      	mov	sp, r7
 8016b04:	bd80      	pop	{r7, pc}

08016b06 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 8016b06:	b580      	push	{r7, lr}
 8016b08:	b082      	sub	sp, #8
 8016b0a:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 8016b0c:	2300      	movs	r3, #0
 8016b0e:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 8016b10:	2001      	movs	r0, #1
 8016b12:	f7ff ff59 	bl	80169c8 <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8016b16:	2300      	movs	r3, #0
 8016b18:	2200      	movs	r2, #0
 8016b1a:	2100      	movs	r1, #0
 8016b1c:	2000      	movs	r0, #0
 8016b1e:	f001 fd35 	bl	801858c <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 8016b22:	f001 fac6 	bl	80180b2 <SUBGRF_GetRandom>
 8016b26:	6078      	str	r0, [r7, #4]

    return rnd;
 8016b28:	687b      	ldr	r3, [r7, #4]
}
 8016b2a:	4618      	mov	r0, r3
 8016b2c:	3708      	adds	r7, #8
 8016b2e:	46bd      	mov	sp, r7
 8016b30:	bd80      	pop	{r7, pc}
	...

08016b34 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 8016b34:	b580      	push	{r7, lr}
 8016b36:	b08a      	sub	sp, #40	; 0x28
 8016b38:	af00      	add	r7, sp, #0
 8016b3a:	60b9      	str	r1, [r7, #8]
 8016b3c:	607a      	str	r2, [r7, #4]
 8016b3e:	461a      	mov	r2, r3
 8016b40:	4603      	mov	r3, r0
 8016b42:	73fb      	strb	r3, [r7, #15]
 8016b44:	4613      	mov	r3, r2
 8016b46:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 8016b48:	4abc      	ldr	r2, [pc, #752]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016b4a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8016b4e:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 8016b50:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8016b54:	2b00      	cmp	r3, #0
 8016b56:	d001      	beq.n	8016b5c <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 8016b58:	2300      	movs	r3, #0
 8016b5a:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 8016b5c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8016b60:	2b00      	cmp	r3, #0
 8016b62:	d004      	beq.n	8016b6e <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 8016b64:	4ab6      	ldr	r2, [pc, #728]	; (8016e40 <RadioSetRxConfig+0x30c>)
 8016b66:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8016b6a:	7013      	strb	r3, [r2, #0]
 8016b6c:	e002      	b.n	8016b74 <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 8016b6e:	4bb4      	ldr	r3, [pc, #720]	; (8016e40 <RadioSetRxConfig+0x30c>)
 8016b70:	22ff      	movs	r2, #255	; 0xff
 8016b72:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8016b74:	7bfb      	ldrb	r3, [r7, #15]
 8016b76:	2b04      	cmp	r3, #4
 8016b78:	d009      	beq.n	8016b8e <RadioSetRxConfig+0x5a>
 8016b7a:	2b04      	cmp	r3, #4
 8016b7c:	f300 81da 	bgt.w	8016f34 <RadioSetRxConfig+0x400>
 8016b80:	2b00      	cmp	r3, #0
 8016b82:	f000 80bf 	beq.w	8016d04 <RadioSetRxConfig+0x1d0>
 8016b86:	2b01      	cmp	r3, #1
 8016b88:	f000 812c 	beq.w	8016de4 <RadioSetRxConfig+0x2b0>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8016b8c:	e1d2      	b.n	8016f34 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 8016b8e:	2001      	movs	r0, #1
 8016b90:	f001 fbea 	bl	8018368 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8016b94:	4ba9      	ldr	r3, [pc, #676]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016b96:	2200      	movs	r2, #0
 8016b98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8016b9c:	4aa7      	ldr	r2, [pc, #668]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016b9e:	687b      	ldr	r3, [r7, #4]
 8016ba0:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8016ba2:	4ba6      	ldr	r3, [pc, #664]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016ba4:	2209      	movs	r2, #9
 8016ba6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8016baa:	4ba4      	ldr	r3, [pc, #656]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016bac:	f44f 7248 	mov.w	r2, #800	; 0x320
 8016bb0:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 8016bb2:	68b8      	ldr	r0, [r7, #8]
 8016bb4:	f7ff fe72 	bl	801689c <RadioGetFskBandwidthRegValue>
 8016bb8:	4603      	mov	r3, r0
 8016bba:	461a      	mov	r2, r3
 8016bbc:	4b9f      	ldr	r3, [pc, #636]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016bbe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8016bc2:	4b9e      	ldr	r3, [pc, #632]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016bc4:	2200      	movs	r2, #0
 8016bc6:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8016bc8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016bca:	00db      	lsls	r3, r3, #3
 8016bcc:	b29a      	uxth	r2, r3
 8016bce:	4b9b      	ldr	r3, [pc, #620]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016bd0:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 8016bd2:	4b9a      	ldr	r3, [pc, #616]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016bd4:	2200      	movs	r2, #0
 8016bd6:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8016bd8:	4b98      	ldr	r3, [pc, #608]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016bda:	2210      	movs	r2, #16
 8016bdc:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8016bde:	4b97      	ldr	r3, [pc, #604]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016be0:	2200      	movs	r2, #0
 8016be2:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8016be4:	4b95      	ldr	r3, [pc, #596]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016be6:	2200      	movs	r2, #0
 8016be8:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8016bea:	4b95      	ldr	r3, [pc, #596]	; (8016e40 <RadioSetRxConfig+0x30c>)
 8016bec:	781a      	ldrb	r2, [r3, #0]
 8016bee:	4b93      	ldr	r3, [pc, #588]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016bf0:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8016bf2:	4b92      	ldr	r3, [pc, #584]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016bf4:	2201      	movs	r2, #1
 8016bf6:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8016bf8:	4b90      	ldr	r3, [pc, #576]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016bfa:	2200      	movs	r2, #0
 8016bfc:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8016bfe:	2004      	movs	r0, #4
 8016c00:	f7ff fee2 	bl	80169c8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016c04:	488f      	ldr	r0, [pc, #572]	; (8016e44 <RadioSetRxConfig+0x310>)
 8016c06:	f001 fdf5 	bl	80187f4 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016c0a:	488f      	ldr	r0, [pc, #572]	; (8016e48 <RadioSetRxConfig+0x314>)
 8016c0c:	f001 fec0 	bl	8018990 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8016c10:	4a8e      	ldr	r2, [pc, #568]	; (8016e4c <RadioSetRxConfig+0x318>)
 8016c12:	f107 031c 	add.w	r3, r7, #28
 8016c16:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016c1a:	e883 0003 	stmia.w	r3, {r0, r1}
 8016c1e:	f107 031c 	add.w	r3, r7, #28
 8016c22:	4618      	mov	r0, r3
 8016c24:	f001 f9c3 	bl	8017fae <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8016c28:	f240 10ff 	movw	r0, #511	; 0x1ff
 8016c2c:	f001 fa0e 	bl	801804c <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 8016c30:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8016c34:	f000 fddb 	bl	80177ee <RadioRead>
 8016c38:	4603      	mov	r3, r0
 8016c3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 8016c3e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016c42:	f023 0310 	bic.w	r3, r3, #16
 8016c46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 8016c4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016c4e:	4619      	mov	r1, r3
 8016c50:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8016c54:	f000 fdb9 	bl	80177ca <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 8016c58:	2104      	movs	r1, #4
 8016c5a:	f640 00b9 	movw	r0, #2233	; 0x8b9
 8016c5e:	f000 fdb4 	bl	80177ca <RadioWrite>
            modReg= RadioRead(0x89b);
 8016c62:	f640 009b 	movw	r0, #2203	; 0x89b
 8016c66:	f000 fdc2 	bl	80177ee <RadioRead>
 8016c6a:	4603      	mov	r3, r0
 8016c6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8016c70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016c74:	f023 031c 	bic.w	r3, r3, #28
 8016c78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 8016c7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016c80:	f043 0308 	orr.w	r3, r3, #8
 8016c84:	b2db      	uxtb	r3, r3
 8016c86:	4619      	mov	r1, r3
 8016c88:	f640 009b 	movw	r0, #2203	; 0x89b
 8016c8c:	f000 fd9d 	bl	80177ca <RadioWrite>
            modReg= RadioRead(0x6d1);
 8016c90:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8016c94:	f000 fdab 	bl	80177ee <RadioRead>
 8016c98:	4603      	mov	r3, r0
 8016c9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8016c9e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016ca2:	f023 0318 	bic.w	r3, r3, #24
 8016ca6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 8016caa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016cae:	f043 0318 	orr.w	r3, r3, #24
 8016cb2:	b2db      	uxtb	r3, r3
 8016cb4:	4619      	mov	r1, r3
 8016cb6:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8016cba:	f000 fd86 	bl	80177ca <RadioWrite>
            modReg= RadioRead(0x6ac);
 8016cbe:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8016cc2:	f000 fd94 	bl	80177ee <RadioRead>
 8016cc6:	4603      	mov	r3, r0
 8016cc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 8016ccc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016cd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8016cd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 8016cd8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016cdc:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8016ce0:	b2db      	uxtb	r3, r3
 8016ce2:	4619      	mov	r1, r3
 8016ce4:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8016ce8:	f000 fd6f 	bl	80177ca <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8016cec:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8016cee:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8016cf2:	fb02 f303 	mul.w	r3, r2, r3
 8016cf6:	461a      	mov	r2, r3
 8016cf8:	687b      	ldr	r3, [r7, #4]
 8016cfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8016cfe:	4a4f      	ldr	r2, [pc, #316]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016d00:	6093      	str	r3, [r2, #8]
            break;
 8016d02:	e118      	b.n	8016f36 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8016d04:	2000      	movs	r0, #0
 8016d06:	f001 fb2f 	bl	8018368 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8016d0a:	4b4c      	ldr	r3, [pc, #304]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016d0c:	2200      	movs	r2, #0
 8016d0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8016d12:	4a4a      	ldr	r2, [pc, #296]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016d14:	687b      	ldr	r3, [r7, #4]
 8016d16:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8016d18:	4b48      	ldr	r3, [pc, #288]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016d1a:	220b      	movs	r2, #11
 8016d1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 8016d20:	68b8      	ldr	r0, [r7, #8]
 8016d22:	f7ff fdbb 	bl	801689c <RadioGetFskBandwidthRegValue>
 8016d26:	4603      	mov	r3, r0
 8016d28:	461a      	mov	r2, r3
 8016d2a:	4b44      	ldr	r3, [pc, #272]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016d2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8016d30:	4b42      	ldr	r3, [pc, #264]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016d32:	2200      	movs	r2, #0
 8016d34:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8016d36:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016d38:	00db      	lsls	r3, r3, #3
 8016d3a:	b29a      	uxth	r2, r3
 8016d3c:	4b3f      	ldr	r3, [pc, #252]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016d3e:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8016d40:	4b3e      	ldr	r3, [pc, #248]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016d42:	2204      	movs	r2, #4
 8016d44:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8016d46:	4b3d      	ldr	r3, [pc, #244]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016d48:	2218      	movs	r2, #24
 8016d4a:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8016d4c:	4b3b      	ldr	r3, [pc, #236]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016d4e:	2200      	movs	r2, #0
 8016d50:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8016d52:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8016d56:	f083 0301 	eor.w	r3, r3, #1
 8016d5a:	b2db      	uxtb	r3, r3
 8016d5c:	461a      	mov	r2, r3
 8016d5e:	4b37      	ldr	r3, [pc, #220]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016d60:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8016d62:	4b37      	ldr	r3, [pc, #220]	; (8016e40 <RadioSetRxConfig+0x30c>)
 8016d64:	781a      	ldrb	r2, [r3, #0]
 8016d66:	4b35      	ldr	r3, [pc, #212]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016d68:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8016d6a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8016d6e:	2b00      	cmp	r3, #0
 8016d70:	d003      	beq.n	8016d7a <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8016d72:	4b32      	ldr	r3, [pc, #200]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016d74:	22f2      	movs	r2, #242	; 0xf2
 8016d76:	75da      	strb	r2, [r3, #23]
 8016d78:	e002      	b.n	8016d80 <RadioSetRxConfig+0x24c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8016d7a:	4b30      	ldr	r3, [pc, #192]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016d7c:	2201      	movs	r2, #1
 8016d7e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8016d80:	4b2e      	ldr	r3, [pc, #184]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016d82:	2201      	movs	r2, #1
 8016d84:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8016d86:	f000 fc54 	bl	8017632 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8016d8a:	4b2c      	ldr	r3, [pc, #176]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016d8c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016d90:	2b00      	cmp	r3, #0
 8016d92:	bf14      	ite	ne
 8016d94:	2301      	movne	r3, #1
 8016d96:	2300      	moveq	r3, #0
 8016d98:	b2db      	uxtb	r3, r3
 8016d9a:	4618      	mov	r0, r3
 8016d9c:	f7ff fe14 	bl	80169c8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016da0:	4828      	ldr	r0, [pc, #160]	; (8016e44 <RadioSetRxConfig+0x310>)
 8016da2:	f001 fd27 	bl	80187f4 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016da6:	4828      	ldr	r0, [pc, #160]	; (8016e48 <RadioSetRxConfig+0x314>)
 8016da8:	f001 fdf2 	bl	8018990 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8016dac:	4a28      	ldr	r2, [pc, #160]	; (8016e50 <RadioSetRxConfig+0x31c>)
 8016dae:	f107 0314 	add.w	r3, r7, #20
 8016db2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016db6:	e883 0003 	stmia.w	r3, {r0, r1}
 8016dba:	f107 0314 	add.w	r3, r7, #20
 8016dbe:	4618      	mov	r0, r3
 8016dc0:	f001 f8f5 	bl	8017fae <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8016dc4:	f240 10ff 	movw	r0, #511	; 0x1ff
 8016dc8:	f001 f940 	bl	801804c <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8016dcc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8016dce:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8016dd2:	fb02 f303 	mul.w	r3, r2, r3
 8016dd6:	461a      	mov	r2, r3
 8016dd8:	687b      	ldr	r3, [r7, #4]
 8016dda:	fbb2 f3f3 	udiv	r3, r2, r3
 8016dde:	4a17      	ldr	r2, [pc, #92]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016de0:	6093      	str	r3, [r2, #8]
            break;
 8016de2:	e0a8      	b.n	8016f36 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8016de4:	2000      	movs	r0, #0
 8016de6:	f001 fabf 	bl	8018368 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8016dea:	4b14      	ldr	r3, [pc, #80]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016dec:	2201      	movs	r2, #1
 8016dee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8016df2:	687b      	ldr	r3, [r7, #4]
 8016df4:	b2da      	uxtb	r2, r3
 8016df6:	4b11      	ldr	r3, [pc, #68]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016df8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8016dfc:	4a15      	ldr	r2, [pc, #84]	; (8016e54 <RadioSetRxConfig+0x320>)
 8016dfe:	68bb      	ldr	r3, [r7, #8]
 8016e00:	4413      	add	r3, r2
 8016e02:	781a      	ldrb	r2, [r3, #0]
 8016e04:	4b0d      	ldr	r3, [pc, #52]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016e06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8016e0a:	4a0c      	ldr	r2, [pc, #48]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016e0c:	7bbb      	ldrb	r3, [r7, #14]
 8016e0e:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8016e12:	68bb      	ldr	r3, [r7, #8]
 8016e14:	2b00      	cmp	r3, #0
 8016e16:	d105      	bne.n	8016e24 <RadioSetRxConfig+0x2f0>
 8016e18:	687b      	ldr	r3, [r7, #4]
 8016e1a:	2b0b      	cmp	r3, #11
 8016e1c:	d008      	beq.n	8016e30 <RadioSetRxConfig+0x2fc>
 8016e1e:	687b      	ldr	r3, [r7, #4]
 8016e20:	2b0c      	cmp	r3, #12
 8016e22:	d005      	beq.n	8016e30 <RadioSetRxConfig+0x2fc>
 8016e24:	68bb      	ldr	r3, [r7, #8]
 8016e26:	2b01      	cmp	r3, #1
 8016e28:	d116      	bne.n	8016e58 <RadioSetRxConfig+0x324>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8016e2a:	687b      	ldr	r3, [r7, #4]
 8016e2c:	2b0c      	cmp	r3, #12
 8016e2e:	d113      	bne.n	8016e58 <RadioSetRxConfig+0x324>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8016e30:	4b02      	ldr	r3, [pc, #8]	; (8016e3c <RadioSetRxConfig+0x308>)
 8016e32:	2201      	movs	r2, #1
 8016e34:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8016e38:	e012      	b.n	8016e60 <RadioSetRxConfig+0x32c>
 8016e3a:	bf00      	nop
 8016e3c:	200017fc 	.word	0x200017fc
 8016e40:	200001b4 	.word	0x200001b4
 8016e44:	20001834 	.word	0x20001834
 8016e48:	2000180a 	.word	0x2000180a
 8016e4c:	0801ae80 	.word	0x0801ae80
 8016e50:	0801ae88 	.word	0x0801ae88
 8016e54:	0801b610 	.word	0x0801b610
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8016e58:	4b39      	ldr	r3, [pc, #228]	; (8016f40 <RadioSetRxConfig+0x40c>)
 8016e5a:	2200      	movs	r2, #0
 8016e5c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8016e60:	4b37      	ldr	r3, [pc, #220]	; (8016f40 <RadioSetRxConfig+0x40c>)
 8016e62:	2201      	movs	r2, #1
 8016e64:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8016e66:	4b36      	ldr	r3, [pc, #216]	; (8016f40 <RadioSetRxConfig+0x40c>)
 8016e68:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8016e6c:	2b05      	cmp	r3, #5
 8016e6e:	d004      	beq.n	8016e7a <RadioSetRxConfig+0x346>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8016e70:	4b33      	ldr	r3, [pc, #204]	; (8016f40 <RadioSetRxConfig+0x40c>)
 8016e72:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8016e76:	2b06      	cmp	r3, #6
 8016e78:	d10a      	bne.n	8016e90 <RadioSetRxConfig+0x35c>
                if( preambleLen < 12 )
 8016e7a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016e7c:	2b0b      	cmp	r3, #11
 8016e7e:	d803      	bhi.n	8016e88 <RadioSetRxConfig+0x354>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8016e80:	4b2f      	ldr	r3, [pc, #188]	; (8016f40 <RadioSetRxConfig+0x40c>)
 8016e82:	220c      	movs	r2, #12
 8016e84:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8016e86:	e006      	b.n	8016e96 <RadioSetRxConfig+0x362>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8016e88:	4a2d      	ldr	r2, [pc, #180]	; (8016f40 <RadioSetRxConfig+0x40c>)
 8016e8a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016e8c:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8016e8e:	e002      	b.n	8016e96 <RadioSetRxConfig+0x362>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8016e90:	4a2b      	ldr	r2, [pc, #172]	; (8016f40 <RadioSetRxConfig+0x40c>)
 8016e92:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016e94:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8016e96:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8016e9a:	4b29      	ldr	r3, [pc, #164]	; (8016f40 <RadioSetRxConfig+0x40c>)
 8016e9c:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8016e9e:	4b29      	ldr	r3, [pc, #164]	; (8016f44 <RadioSetRxConfig+0x410>)
 8016ea0:	781a      	ldrb	r2, [r3, #0]
 8016ea2:	4b27      	ldr	r3, [pc, #156]	; (8016f40 <RadioSetRxConfig+0x40c>)
 8016ea4:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8016ea6:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 8016eaa:	4b25      	ldr	r3, [pc, #148]	; (8016f40 <RadioSetRxConfig+0x40c>)
 8016eac:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8016eb0:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8016eb4:	4b22      	ldr	r3, [pc, #136]	; (8016f40 <RadioSetRxConfig+0x40c>)
 8016eb6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8016eba:	f000 fbba 	bl	8017632 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8016ebe:	4b20      	ldr	r3, [pc, #128]	; (8016f40 <RadioSetRxConfig+0x40c>)
 8016ec0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016ec4:	2b00      	cmp	r3, #0
 8016ec6:	bf14      	ite	ne
 8016ec8:	2301      	movne	r3, #1
 8016eca:	2300      	moveq	r3, #0
 8016ecc:	b2db      	uxtb	r3, r3
 8016ece:	4618      	mov	r0, r3
 8016ed0:	f7ff fd7a 	bl	80169c8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016ed4:	481c      	ldr	r0, [pc, #112]	; (8016f48 <RadioSetRxConfig+0x414>)
 8016ed6:	f001 fc8d 	bl	80187f4 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016eda:	481c      	ldr	r0, [pc, #112]	; (8016f4c <RadioSetRxConfig+0x418>)
 8016edc:	f001 fd58 	bl	8018990 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8016ee0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8016ee2:	b2db      	uxtb	r3, r3
 8016ee4:	4618      	mov	r0, r3
 8016ee6:	f001 fa51 	bl	801838c <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8016eea:	4b15      	ldr	r3, [pc, #84]	; (8016f40 <RadioSetRxConfig+0x40c>)
 8016eec:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8016ef0:	2b01      	cmp	r3, #1
 8016ef2:	d10d      	bne.n	8016f10 <RadioSetRxConfig+0x3dc>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 8016ef4:	f240 7036 	movw	r0, #1846	; 0x736
 8016ef8:	f001 feb2 	bl	8018c60 <SUBGRF_ReadRegister>
 8016efc:	4603      	mov	r3, r0
 8016efe:	f023 0304 	bic.w	r3, r3, #4
 8016f02:	b2db      	uxtb	r3, r3
 8016f04:	4619      	mov	r1, r3
 8016f06:	f240 7036 	movw	r0, #1846	; 0x736
 8016f0a:	f001 fe95 	bl	8018c38 <SUBGRF_WriteRegister>
 8016f0e:	e00c      	b.n	8016f2a <RadioSetRxConfig+0x3f6>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8016f10:	f240 7036 	movw	r0, #1846	; 0x736
 8016f14:	f001 fea4 	bl	8018c60 <SUBGRF_ReadRegister>
 8016f18:	4603      	mov	r3, r0
 8016f1a:	f043 0304 	orr.w	r3, r3, #4
 8016f1e:	b2db      	uxtb	r3, r3
 8016f20:	4619      	mov	r1, r3
 8016f22:	f240 7036 	movw	r0, #1846	; 0x736
 8016f26:	f001 fe87 	bl	8018c38 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8016f2a:	4b05      	ldr	r3, [pc, #20]	; (8016f40 <RadioSetRxConfig+0x40c>)
 8016f2c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016f30:	609a      	str	r2, [r3, #8]
            break;
 8016f32:	e000      	b.n	8016f36 <RadioSetRxConfig+0x402>
            break;
 8016f34:	bf00      	nop
    }
}
 8016f36:	bf00      	nop
 8016f38:	3728      	adds	r7, #40	; 0x28
 8016f3a:	46bd      	mov	sp, r7
 8016f3c:	bd80      	pop	{r7, pc}
 8016f3e:	bf00      	nop
 8016f40:	200017fc 	.word	0x200017fc
 8016f44:	200001b4 	.word	0x200001b4
 8016f48:	20001834 	.word	0x20001834
 8016f4c:	2000180a 	.word	0x2000180a

08016f50 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8016f50:	b580      	push	{r7, lr}
 8016f52:	b086      	sub	sp, #24
 8016f54:	af00      	add	r7, sp, #0
 8016f56:	60ba      	str	r2, [r7, #8]
 8016f58:	607b      	str	r3, [r7, #4]
 8016f5a:	4603      	mov	r3, r0
 8016f5c:	73fb      	strb	r3, [r7, #15]
 8016f5e:	460b      	mov	r3, r1
 8016f60:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 8016f62:	7bfb      	ldrb	r3, [r7, #15]
 8016f64:	2b03      	cmp	r3, #3
 8016f66:	d007      	beq.n	8016f78 <RadioSetTxConfig+0x28>
 8016f68:	2b03      	cmp	r3, #3
 8016f6a:	f300 80e5 	bgt.w	8017138 <RadioSetTxConfig+0x1e8>
 8016f6e:	2b00      	cmp	r3, #0
 8016f70:	d014      	beq.n	8016f9c <RadioSetTxConfig+0x4c>
 8016f72:	2b01      	cmp	r3, #1
 8016f74:	d073      	beq.n	801705e <RadioSetTxConfig+0x10e>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 8016f76:	e0df      	b.n	8017138 <RadioSetTxConfig+0x1e8>
            RadioSetModem(MODEM_SIGFOX_TX);
 8016f78:	2003      	movs	r0, #3
 8016f7a:	f7ff fd25 	bl	80169c8 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8016f7e:	4b89      	ldr	r3, [pc, #548]	; (80171a4 <RadioSetTxConfig+0x254>)
 8016f80:	2202      	movs	r2, #2
 8016f82:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8016f86:	4a87      	ldr	r2, [pc, #540]	; (80171a4 <RadioSetTxConfig+0x254>)
 8016f88:	6a3b      	ldr	r3, [r7, #32]
 8016f8a:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8016f8c:	4b85      	ldr	r3, [pc, #532]	; (80171a4 <RadioSetTxConfig+0x254>)
 8016f8e:	2216      	movs	r2, #22
 8016f90:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016f94:	4884      	ldr	r0, [pc, #528]	; (80171a8 <RadioSetTxConfig+0x258>)
 8016f96:	f001 fc2d 	bl	80187f4 <SUBGRF_SetModulationParams>
            break;
 8016f9a:	e0ce      	b.n	801713a <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8016f9c:	4b81      	ldr	r3, [pc, #516]	; (80171a4 <RadioSetTxConfig+0x254>)
 8016f9e:	2200      	movs	r2, #0
 8016fa0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8016fa4:	4a7f      	ldr	r2, [pc, #508]	; (80171a4 <RadioSetTxConfig+0x254>)
 8016fa6:	6a3b      	ldr	r3, [r7, #32]
 8016fa8:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8016faa:	4b7e      	ldr	r3, [pc, #504]	; (80171a4 <RadioSetTxConfig+0x254>)
 8016fac:	220b      	movs	r2, #11
 8016fae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 8016fb2:	6878      	ldr	r0, [r7, #4]
 8016fb4:	f7ff fc72 	bl	801689c <RadioGetFskBandwidthRegValue>
 8016fb8:	4603      	mov	r3, r0
 8016fba:	461a      	mov	r2, r3
 8016fbc:	4b79      	ldr	r3, [pc, #484]	; (80171a4 <RadioSetTxConfig+0x254>)
 8016fbe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8016fc2:	4a78      	ldr	r2, [pc, #480]	; (80171a4 <RadioSetTxConfig+0x254>)
 8016fc4:	68bb      	ldr	r3, [r7, #8]
 8016fc6:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8016fc8:	4b76      	ldr	r3, [pc, #472]	; (80171a4 <RadioSetTxConfig+0x254>)
 8016fca:	2200      	movs	r2, #0
 8016fcc:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8016fce:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8016fd0:	00db      	lsls	r3, r3, #3
 8016fd2:	b29a      	uxth	r2, r3
 8016fd4:	4b73      	ldr	r3, [pc, #460]	; (80171a4 <RadioSetTxConfig+0x254>)
 8016fd6:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8016fd8:	4b72      	ldr	r3, [pc, #456]	; (80171a4 <RadioSetTxConfig+0x254>)
 8016fda:	2204      	movs	r2, #4
 8016fdc:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 8016fde:	4b71      	ldr	r3, [pc, #452]	; (80171a4 <RadioSetTxConfig+0x254>)
 8016fe0:	2218      	movs	r2, #24
 8016fe2:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8016fe4:	4b6f      	ldr	r3, [pc, #444]	; (80171a4 <RadioSetTxConfig+0x254>)
 8016fe6:	2200      	movs	r2, #0
 8016fe8:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8016fea:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8016fee:	f083 0301 	eor.w	r3, r3, #1
 8016ff2:	b2db      	uxtb	r3, r3
 8016ff4:	461a      	mov	r2, r3
 8016ff6:	4b6b      	ldr	r3, [pc, #428]	; (80171a4 <RadioSetTxConfig+0x254>)
 8016ff8:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8016ffa:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8016ffe:	2b00      	cmp	r3, #0
 8017000:	d003      	beq.n	801700a <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8017002:	4b68      	ldr	r3, [pc, #416]	; (80171a4 <RadioSetTxConfig+0x254>)
 8017004:	22f2      	movs	r2, #242	; 0xf2
 8017006:	75da      	strb	r2, [r3, #23]
 8017008:	e002      	b.n	8017010 <RadioSetTxConfig+0xc0>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801700a:	4b66      	ldr	r3, [pc, #408]	; (80171a4 <RadioSetTxConfig+0x254>)
 801700c:	2201      	movs	r2, #1
 801700e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8017010:	4b64      	ldr	r3, [pc, #400]	; (80171a4 <RadioSetTxConfig+0x254>)
 8017012:	2201      	movs	r2, #1
 8017014:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8017016:	f000 fb0c 	bl	8017632 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801701a:	4b62      	ldr	r3, [pc, #392]	; (80171a4 <RadioSetTxConfig+0x254>)
 801701c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8017020:	2b00      	cmp	r3, #0
 8017022:	bf14      	ite	ne
 8017024:	2301      	movne	r3, #1
 8017026:	2300      	moveq	r3, #0
 8017028:	b2db      	uxtb	r3, r3
 801702a:	4618      	mov	r0, r3
 801702c:	f7ff fccc 	bl	80169c8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8017030:	485d      	ldr	r0, [pc, #372]	; (80171a8 <RadioSetTxConfig+0x258>)
 8017032:	f001 fbdf 	bl	80187f4 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017036:	485d      	ldr	r0, [pc, #372]	; (80171ac <RadioSetTxConfig+0x25c>)
 8017038:	f001 fcaa 	bl	8018990 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801703c:	4a5c      	ldr	r2, [pc, #368]	; (80171b0 <RadioSetTxConfig+0x260>)
 801703e:	f107 0310 	add.w	r3, r7, #16
 8017042:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017046:	e883 0003 	stmia.w	r3, {r0, r1}
 801704a:	f107 0310 	add.w	r3, r7, #16
 801704e:	4618      	mov	r0, r3
 8017050:	f000 ffad 	bl	8017fae <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8017054:	f240 10ff 	movw	r0, #511	; 0x1ff
 8017058:	f000 fff8 	bl	801804c <SUBGRF_SetWhiteningSeed>
            break;
 801705c:	e06d      	b.n	801713a <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801705e:	4b51      	ldr	r3, [pc, #324]	; (80171a4 <RadioSetTxConfig+0x254>)
 8017060:	2201      	movs	r2, #1
 8017062:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8017066:	6a3b      	ldr	r3, [r7, #32]
 8017068:	b2da      	uxtb	r2, r3
 801706a:	4b4e      	ldr	r3, [pc, #312]	; (80171a4 <RadioSetTxConfig+0x254>)
 801706c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 8017070:	4a50      	ldr	r2, [pc, #320]	; (80171b4 <RadioSetTxConfig+0x264>)
 8017072:	687b      	ldr	r3, [r7, #4]
 8017074:	4413      	add	r3, r2
 8017076:	781a      	ldrb	r2, [r3, #0]
 8017078:	4b4a      	ldr	r3, [pc, #296]	; (80171a4 <RadioSetTxConfig+0x254>)
 801707a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801707e:	4a49      	ldr	r2, [pc, #292]	; (80171a4 <RadioSetTxConfig+0x254>)
 8017080:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8017084:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8017088:	687b      	ldr	r3, [r7, #4]
 801708a:	2b00      	cmp	r3, #0
 801708c:	d105      	bne.n	801709a <RadioSetTxConfig+0x14a>
 801708e:	6a3b      	ldr	r3, [r7, #32]
 8017090:	2b0b      	cmp	r3, #11
 8017092:	d008      	beq.n	80170a6 <RadioSetTxConfig+0x156>
 8017094:	6a3b      	ldr	r3, [r7, #32]
 8017096:	2b0c      	cmp	r3, #12
 8017098:	d005      	beq.n	80170a6 <RadioSetTxConfig+0x156>
 801709a:	687b      	ldr	r3, [r7, #4]
 801709c:	2b01      	cmp	r3, #1
 801709e:	d107      	bne.n	80170b0 <RadioSetTxConfig+0x160>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80170a0:	6a3b      	ldr	r3, [r7, #32]
 80170a2:	2b0c      	cmp	r3, #12
 80170a4:	d104      	bne.n	80170b0 <RadioSetTxConfig+0x160>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80170a6:	4b3f      	ldr	r3, [pc, #252]	; (80171a4 <RadioSetTxConfig+0x254>)
 80170a8:	2201      	movs	r2, #1
 80170aa:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 80170ae:	e003      	b.n	80170b8 <RadioSetTxConfig+0x168>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80170b0:	4b3c      	ldr	r3, [pc, #240]	; (80171a4 <RadioSetTxConfig+0x254>)
 80170b2:	2200      	movs	r2, #0
 80170b4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80170b8:	4b3a      	ldr	r3, [pc, #232]	; (80171a4 <RadioSetTxConfig+0x254>)
 80170ba:	2201      	movs	r2, #1
 80170bc:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80170be:	4b39      	ldr	r3, [pc, #228]	; (80171a4 <RadioSetTxConfig+0x254>)
 80170c0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80170c4:	2b05      	cmp	r3, #5
 80170c6:	d004      	beq.n	80170d2 <RadioSetTxConfig+0x182>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80170c8:	4b36      	ldr	r3, [pc, #216]	; (80171a4 <RadioSetTxConfig+0x254>)
 80170ca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80170ce:	2b06      	cmp	r3, #6
 80170d0:	d10a      	bne.n	80170e8 <RadioSetTxConfig+0x198>
                if( preambleLen < 12 )
 80170d2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80170d4:	2b0b      	cmp	r3, #11
 80170d6:	d803      	bhi.n	80170e0 <RadioSetTxConfig+0x190>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 80170d8:	4b32      	ldr	r3, [pc, #200]	; (80171a4 <RadioSetTxConfig+0x254>)
 80170da:	220c      	movs	r2, #12
 80170dc:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 80170de:	e006      	b.n	80170ee <RadioSetTxConfig+0x19e>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80170e0:	4a30      	ldr	r2, [pc, #192]	; (80171a4 <RadioSetTxConfig+0x254>)
 80170e2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80170e4:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80170e6:	e002      	b.n	80170ee <RadioSetTxConfig+0x19e>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80170e8:	4a2e      	ldr	r2, [pc, #184]	; (80171a4 <RadioSetTxConfig+0x254>)
 80170ea:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80170ec:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80170ee:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80170f2:	4b2c      	ldr	r3, [pc, #176]	; (80171a4 <RadioSetTxConfig+0x254>)
 80170f4:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80170f6:	4b30      	ldr	r3, [pc, #192]	; (80171b8 <RadioSetTxConfig+0x268>)
 80170f8:	781a      	ldrb	r2, [r3, #0]
 80170fa:	4b2a      	ldr	r3, [pc, #168]	; (80171a4 <RadioSetTxConfig+0x254>)
 80170fc:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80170fe:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8017102:	4b28      	ldr	r3, [pc, #160]	; (80171a4 <RadioSetTxConfig+0x254>)
 8017104:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8017108:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801710c:	4b25      	ldr	r3, [pc, #148]	; (80171a4 <RadioSetTxConfig+0x254>)
 801710e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8017112:	f000 fa8e 	bl	8017632 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8017116:	4b23      	ldr	r3, [pc, #140]	; (80171a4 <RadioSetTxConfig+0x254>)
 8017118:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801711c:	2b00      	cmp	r3, #0
 801711e:	bf14      	ite	ne
 8017120:	2301      	movne	r3, #1
 8017122:	2300      	moveq	r3, #0
 8017124:	b2db      	uxtb	r3, r3
 8017126:	4618      	mov	r0, r3
 8017128:	f7ff fc4e 	bl	80169c8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801712c:	481e      	ldr	r0, [pc, #120]	; (80171a8 <RadioSetTxConfig+0x258>)
 801712e:	f001 fb61 	bl	80187f4 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017132:	481e      	ldr	r0, [pc, #120]	; (80171ac <RadioSetTxConfig+0x25c>)
 8017134:	f001 fc2c 	bl	8018990 <SUBGRF_SetPacketParams>
            break;
 8017138:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 801713a:	7bfb      	ldrb	r3, [r7, #15]
 801713c:	2b01      	cmp	r3, #1
 801713e:	d112      	bne.n	8017166 <RadioSetTxConfig+0x216>
 8017140:	4b18      	ldr	r3, [pc, #96]	; (80171a4 <RadioSetTxConfig+0x254>)
 8017142:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8017146:	2b06      	cmp	r3, #6
 8017148:	d10d      	bne.n	8017166 <RadioSetTxConfig+0x216>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 801714a:	f640 0089 	movw	r0, #2185	; 0x889
 801714e:	f001 fd87 	bl	8018c60 <SUBGRF_ReadRegister>
 8017152:	4603      	mov	r3, r0
 8017154:	f023 0304 	bic.w	r3, r3, #4
 8017158:	b2db      	uxtb	r3, r3
 801715a:	4619      	mov	r1, r3
 801715c:	f640 0089 	movw	r0, #2185	; 0x889
 8017160:	f001 fd6a 	bl	8018c38 <SUBGRF_WriteRegister>
 8017164:	e00c      	b.n	8017180 <RadioSetTxConfig+0x230>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 8017166:	f640 0089 	movw	r0, #2185	; 0x889
 801716a:	f001 fd79 	bl	8018c60 <SUBGRF_ReadRegister>
 801716e:	4603      	mov	r3, r0
 8017170:	f043 0304 	orr.w	r3, r3, #4
 8017174:	b2db      	uxtb	r3, r3
 8017176:	4619      	mov	r1, r3
 8017178:	f640 0089 	movw	r0, #2185	; 0x889
 801717c:	f001 fd5c 	bl	8018c38 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8017180:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8017184:	4618      	mov	r0, r3
 8017186:	f001 fdfb 	bl	8018d80 <SUBGRF_SetRfTxPower>
 801718a:	4603      	mov	r3, r0
 801718c:	461a      	mov	r2, r3
 801718e:	4b05      	ldr	r3, [pc, #20]	; (80171a4 <RadioSetTxConfig+0x254>)
 8017190:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 8017194:	4a03      	ldr	r2, [pc, #12]	; (80171a4 <RadioSetTxConfig+0x254>)
 8017196:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017198:	6053      	str	r3, [r2, #4]
}
 801719a:	bf00      	nop
 801719c:	3718      	adds	r7, #24
 801719e:	46bd      	mov	sp, r7
 80171a0:	bd80      	pop	{r7, pc}
 80171a2:	bf00      	nop
 80171a4:	200017fc 	.word	0x200017fc
 80171a8:	20001834 	.word	0x20001834
 80171ac:	2000180a 	.word	0x2000180a
 80171b0:	0801ae88 	.word	0x0801ae88
 80171b4:	0801b610 	.word	0x0801b610
 80171b8:	200001b4 	.word	0x200001b4

080171bc <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 80171bc:	b480      	push	{r7}
 80171be:	b083      	sub	sp, #12
 80171c0:	af00      	add	r7, sp, #0
 80171c2:	6078      	str	r0, [r7, #4]
    return true;
 80171c4:	2301      	movs	r3, #1
}
 80171c6:	4618      	mov	r0, r3
 80171c8:	370c      	adds	r7, #12
 80171ca:	46bd      	mov	sp, r7
 80171cc:	bc80      	pop	{r7}
 80171ce:	4770      	bx	lr

080171d0 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 80171d0:	b480      	push	{r7}
 80171d2:	b085      	sub	sp, #20
 80171d4:	af00      	add	r7, sp, #0
 80171d6:	4603      	mov	r3, r0
 80171d8:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 80171da:	2300      	movs	r3, #0
 80171dc:	60fb      	str	r3, [r7, #12]

    switch( bw )
 80171de:	79fb      	ldrb	r3, [r7, #7]
 80171e0:	2b0a      	cmp	r3, #10
 80171e2:	d83e      	bhi.n	8017262 <RadioGetLoRaBandwidthInHz+0x92>
 80171e4:	a201      	add	r2, pc, #4	; (adr r2, 80171ec <RadioGetLoRaBandwidthInHz+0x1c>)
 80171e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80171ea:	bf00      	nop
 80171ec:	08017219 	.word	0x08017219
 80171f0:	08017229 	.word	0x08017229
 80171f4:	08017239 	.word	0x08017239
 80171f8:	08017249 	.word	0x08017249
 80171fc:	08017251 	.word	0x08017251
 8017200:	08017257 	.word	0x08017257
 8017204:	0801725d 	.word	0x0801725d
 8017208:	08017263 	.word	0x08017263
 801720c:	08017221 	.word	0x08017221
 8017210:	08017231 	.word	0x08017231
 8017214:	08017241 	.word	0x08017241
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 8017218:	f641 6384 	movw	r3, #7812	; 0x1e84
 801721c:	60fb      	str	r3, [r7, #12]
        break;
 801721e:	e020      	b.n	8017262 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 8017220:	f642 03b1 	movw	r3, #10417	; 0x28b1
 8017224:	60fb      	str	r3, [r7, #12]
        break;
 8017226:	e01c      	b.n	8017262 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8017228:	f643 5309 	movw	r3, #15625	; 0x3d09
 801722c:	60fb      	str	r3, [r7, #12]
        break;
 801722e:	e018      	b.n	8017262 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8017230:	f245 1361 	movw	r3, #20833	; 0x5161
 8017234:	60fb      	str	r3, [r7, #12]
        break;
 8017236:	e014      	b.n	8017262 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8017238:	f647 2312 	movw	r3, #31250	; 0x7a12
 801723c:	60fb      	str	r3, [r7, #12]
        break;
 801723e:	e010      	b.n	8017262 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8017240:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 8017244:	60fb      	str	r3, [r7, #12]
        break;
 8017246:	e00c      	b.n	8017262 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8017248:	f24f 4324 	movw	r3, #62500	; 0xf424
 801724c:	60fb      	str	r3, [r7, #12]
        break;
 801724e:	e008      	b.n	8017262 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8017250:	4b07      	ldr	r3, [pc, #28]	; (8017270 <RadioGetLoRaBandwidthInHz+0xa0>)
 8017252:	60fb      	str	r3, [r7, #12]
        break;
 8017254:	e005      	b.n	8017262 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8017256:	4b07      	ldr	r3, [pc, #28]	; (8017274 <RadioGetLoRaBandwidthInHz+0xa4>)
 8017258:	60fb      	str	r3, [r7, #12]
        break;
 801725a:	e002      	b.n	8017262 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 801725c:	4b06      	ldr	r3, [pc, #24]	; (8017278 <RadioGetLoRaBandwidthInHz+0xa8>)
 801725e:	60fb      	str	r3, [r7, #12]
        break;
 8017260:	bf00      	nop
    }

    return bandwidthInHz;
 8017262:	68fb      	ldr	r3, [r7, #12]
}
 8017264:	4618      	mov	r0, r3
 8017266:	3714      	adds	r7, #20
 8017268:	46bd      	mov	sp, r7
 801726a:	bc80      	pop	{r7}
 801726c:	4770      	bx	lr
 801726e:	bf00      	nop
 8017270:	0001e848 	.word	0x0001e848
 8017274:	0003d090 	.word	0x0003d090
 8017278:	0007a120 	.word	0x0007a120

0801727c <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801727c:	b480      	push	{r7}
 801727e:	b083      	sub	sp, #12
 8017280:	af00      	add	r7, sp, #0
 8017282:	6078      	str	r0, [r7, #4]
 8017284:	4608      	mov	r0, r1
 8017286:	4611      	mov	r1, r2
 8017288:	461a      	mov	r2, r3
 801728a:	4603      	mov	r3, r0
 801728c:	70fb      	strb	r3, [r7, #3]
 801728e:	460b      	mov	r3, r1
 8017290:	803b      	strh	r3, [r7, #0]
 8017292:	4613      	mov	r3, r2
 8017294:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 8017296:	883b      	ldrh	r3, [r7, #0]
 8017298:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801729a:	78ba      	ldrb	r2, [r7, #2]
 801729c:	f082 0201 	eor.w	r2, r2, #1
 80172a0:	b2d2      	uxtb	r2, r2
 80172a2:	2a00      	cmp	r2, #0
 80172a4:	d001      	beq.n	80172aa <RadioGetGfskTimeOnAirNumerator+0x2e>
 80172a6:	2208      	movs	r2, #8
 80172a8:	e000      	b.n	80172ac <RadioGetGfskTimeOnAirNumerator+0x30>
 80172aa:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 80172ac:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80172ae:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 80172b2:	7c3b      	ldrb	r3, [r7, #16]
 80172b4:	7d39      	ldrb	r1, [r7, #20]
 80172b6:	2900      	cmp	r1, #0
 80172b8:	d001      	beq.n	80172be <RadioGetGfskTimeOnAirNumerator+0x42>
 80172ba:	2102      	movs	r1, #2
 80172bc:	e000      	b.n	80172c0 <RadioGetGfskTimeOnAirNumerator+0x44>
 80172be:	2100      	movs	r1, #0
 80172c0:	440b      	add	r3, r1
 80172c2:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80172c4:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 80172c6:	4618      	mov	r0, r3
 80172c8:	370c      	adds	r7, #12
 80172ca:	46bd      	mov	sp, r7
 80172cc:	bc80      	pop	{r7}
 80172ce:	4770      	bx	lr

080172d0 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80172d0:	b480      	push	{r7}
 80172d2:	b08b      	sub	sp, #44	; 0x2c
 80172d4:	af00      	add	r7, sp, #0
 80172d6:	60f8      	str	r0, [r7, #12]
 80172d8:	60b9      	str	r1, [r7, #8]
 80172da:	4611      	mov	r1, r2
 80172dc:	461a      	mov	r2, r3
 80172de:	460b      	mov	r3, r1
 80172e0:	71fb      	strb	r3, [r7, #7]
 80172e2:	4613      	mov	r3, r2
 80172e4:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 80172e6:	79fb      	ldrb	r3, [r7, #7]
 80172e8:	3304      	adds	r3, #4
 80172ea:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 80172ec:	2300      	movs	r3, #0
 80172ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 80172f2:	68bb      	ldr	r3, [r7, #8]
 80172f4:	2b05      	cmp	r3, #5
 80172f6:	d002      	beq.n	80172fe <RadioGetLoRaTimeOnAirNumerator+0x2e>
 80172f8:	68bb      	ldr	r3, [r7, #8]
 80172fa:	2b06      	cmp	r3, #6
 80172fc:	d104      	bne.n	8017308 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 80172fe:	88bb      	ldrh	r3, [r7, #4]
 8017300:	2b0b      	cmp	r3, #11
 8017302:	d801      	bhi.n	8017308 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 8017304:	230c      	movs	r3, #12
 8017306:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8017308:	68fb      	ldr	r3, [r7, #12]
 801730a:	2b00      	cmp	r3, #0
 801730c:	d105      	bne.n	801731a <RadioGetLoRaTimeOnAirNumerator+0x4a>
 801730e:	68bb      	ldr	r3, [r7, #8]
 8017310:	2b0b      	cmp	r3, #11
 8017312:	d008      	beq.n	8017326 <RadioGetLoRaTimeOnAirNumerator+0x56>
 8017314:	68bb      	ldr	r3, [r7, #8]
 8017316:	2b0c      	cmp	r3, #12
 8017318:	d005      	beq.n	8017326 <RadioGetLoRaTimeOnAirNumerator+0x56>
 801731a:	68fb      	ldr	r3, [r7, #12]
 801731c:	2b01      	cmp	r3, #1
 801731e:	d105      	bne.n	801732c <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8017320:	68bb      	ldr	r3, [r7, #8]
 8017322:	2b0c      	cmp	r3, #12
 8017324:	d102      	bne.n	801732c <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 8017326:	2301      	movs	r3, #1
 8017328:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801732c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8017330:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 8017332:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8017336:	2a00      	cmp	r2, #0
 8017338:	d001      	beq.n	801733e <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801733a:	2210      	movs	r2, #16
 801733c:	e000      	b.n	8017340 <RadioGetLoRaTimeOnAirNumerator+0x70>
 801733e:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8017340:	4413      	add	r3, r2
 8017342:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8017344:	68bb      	ldr	r3, [r7, #8]
 8017346:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 8017348:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801734a:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801734e:	2a00      	cmp	r2, #0
 8017350:	d001      	beq.n	8017356 <RadioGetLoRaTimeOnAirNumerator+0x86>
 8017352:	2200      	movs	r2, #0
 8017354:	e000      	b.n	8017358 <RadioGetLoRaTimeOnAirNumerator+0x88>
 8017356:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 8017358:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801735a:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 801735c:	68bb      	ldr	r3, [r7, #8]
 801735e:	2b06      	cmp	r3, #6
 8017360:	d803      	bhi.n	801736a <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 8017362:	68bb      	ldr	r3, [r7, #8]
 8017364:	009b      	lsls	r3, r3, #2
 8017366:	623b      	str	r3, [r7, #32]
 8017368:	e00e      	b.n	8017388 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801736a:	69fb      	ldr	r3, [r7, #28]
 801736c:	3308      	adds	r3, #8
 801736e:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8017370:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017374:	2b00      	cmp	r3, #0
 8017376:	d004      	beq.n	8017382 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8017378:	68bb      	ldr	r3, [r7, #8]
 801737a:	3b02      	subs	r3, #2
 801737c:	009b      	lsls	r3, r3, #2
 801737e:	623b      	str	r3, [r7, #32]
 8017380:	e002      	b.n	8017388 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 8017382:	68bb      	ldr	r3, [r7, #8]
 8017384:	009b      	lsls	r3, r3, #2
 8017386:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 8017388:	69fb      	ldr	r3, [r7, #28]
 801738a:	2b00      	cmp	r3, #0
 801738c:	da01      	bge.n	8017392 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 801738e:	2300      	movs	r3, #0
 8017390:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8017392:	69fa      	ldr	r2, [r7, #28]
 8017394:	6a3b      	ldr	r3, [r7, #32]
 8017396:	4413      	add	r3, r2
 8017398:	1e5a      	subs	r2, r3, #1
 801739a:	6a3b      	ldr	r3, [r7, #32]
 801739c:	fb92 f3f3 	sdiv	r3, r2, r3
 80173a0:	697a      	ldr	r2, [r7, #20]
 80173a2:	fb02 f203 	mul.w	r2, r2, r3
 80173a6:	88bb      	ldrh	r3, [r7, #4]
 80173a8:	4413      	add	r3, r2
    int32_t intermediate =
 80173aa:	330c      	adds	r3, #12
 80173ac:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 80173ae:	68bb      	ldr	r3, [r7, #8]
 80173b0:	2b06      	cmp	r3, #6
 80173b2:	d802      	bhi.n	80173ba <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 80173b4:	69bb      	ldr	r3, [r7, #24]
 80173b6:	3302      	adds	r3, #2
 80173b8:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 80173ba:	69bb      	ldr	r3, [r7, #24]
 80173bc:	009b      	lsls	r3, r3, #2
 80173be:	1c5a      	adds	r2, r3, #1
 80173c0:	68bb      	ldr	r3, [r7, #8]
 80173c2:	3b02      	subs	r3, #2
 80173c4:	fa02 f303 	lsl.w	r3, r2, r3
}
 80173c8:	4618      	mov	r0, r3
 80173ca:	372c      	adds	r7, #44	; 0x2c
 80173cc:	46bd      	mov	sp, r7
 80173ce:	bc80      	pop	{r7}
 80173d0:	4770      	bx	lr
	...

080173d4 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 80173d4:	b580      	push	{r7, lr}
 80173d6:	b08a      	sub	sp, #40	; 0x28
 80173d8:	af04      	add	r7, sp, #16
 80173da:	60b9      	str	r1, [r7, #8]
 80173dc:	607a      	str	r2, [r7, #4]
 80173de:	461a      	mov	r2, r3
 80173e0:	4603      	mov	r3, r0
 80173e2:	73fb      	strb	r3, [r7, #15]
 80173e4:	4613      	mov	r3, r2
 80173e6:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 80173e8:	2300      	movs	r3, #0
 80173ea:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 80173ec:	2301      	movs	r3, #1
 80173ee:	613b      	str	r3, [r7, #16]

    switch( modem )
 80173f0:	7bfb      	ldrb	r3, [r7, #15]
 80173f2:	2b00      	cmp	r3, #0
 80173f4:	d002      	beq.n	80173fc <RadioTimeOnAir+0x28>
 80173f6:	2b01      	cmp	r3, #1
 80173f8:	d017      	beq.n	801742a <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 80173fa:	e035      	b.n	8017468 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 80173fc:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 8017400:	8c3a      	ldrh	r2, [r7, #32]
 8017402:	7bb9      	ldrb	r1, [r7, #14]
 8017404:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8017408:	9301      	str	r3, [sp, #4]
 801740a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801740e:	9300      	str	r3, [sp, #0]
 8017410:	4603      	mov	r3, r0
 8017412:	6878      	ldr	r0, [r7, #4]
 8017414:	f7ff ff32 	bl	801727c <RadioGetGfskTimeOnAirNumerator>
 8017418:	4603      	mov	r3, r0
 801741a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801741e:	fb02 f303 	mul.w	r3, r2, r3
 8017422:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8017424:	687b      	ldr	r3, [r7, #4]
 8017426:	613b      	str	r3, [r7, #16]
        break;
 8017428:	e01e      	b.n	8017468 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801742a:	8c39      	ldrh	r1, [r7, #32]
 801742c:	7bba      	ldrb	r2, [r7, #14]
 801742e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8017432:	9302      	str	r3, [sp, #8]
 8017434:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8017438:	9301      	str	r3, [sp, #4]
 801743a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801743e:	9300      	str	r3, [sp, #0]
 8017440:	460b      	mov	r3, r1
 8017442:	6879      	ldr	r1, [r7, #4]
 8017444:	68b8      	ldr	r0, [r7, #8]
 8017446:	f7ff ff43 	bl	80172d0 <RadioGetLoRaTimeOnAirNumerator>
 801744a:	4603      	mov	r3, r0
 801744c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8017450:	fb02 f303 	mul.w	r3, r2, r3
 8017454:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8017456:	4a0a      	ldr	r2, [pc, #40]	; (8017480 <RadioTimeOnAir+0xac>)
 8017458:	68bb      	ldr	r3, [r7, #8]
 801745a:	4413      	add	r3, r2
 801745c:	781b      	ldrb	r3, [r3, #0]
 801745e:	4618      	mov	r0, r3
 8017460:	f7ff feb6 	bl	80171d0 <RadioGetLoRaBandwidthInHz>
 8017464:	6138      	str	r0, [r7, #16]
        break;
 8017466:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 8017468:	697a      	ldr	r2, [r7, #20]
 801746a:	693b      	ldr	r3, [r7, #16]
 801746c:	4413      	add	r3, r2
 801746e:	1e5a      	subs	r2, r3, #1
 8017470:	693b      	ldr	r3, [r7, #16]
 8017472:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8017476:	4618      	mov	r0, r3
 8017478:	3718      	adds	r7, #24
 801747a:	46bd      	mov	sp, r7
 801747c:	bd80      	pop	{r7, pc}
 801747e:	bf00      	nop
 8017480:	0801b610 	.word	0x0801b610

08017484 <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 8017484:	b580      	push	{r7, lr}
 8017486:	b08c      	sub	sp, #48	; 0x30
 8017488:	af00      	add	r7, sp, #0
 801748a:	6078      	str	r0, [r7, #4]
 801748c:	460b      	mov	r3, r1
 801748e:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 8017490:	2300      	movs	r3, #0
 8017492:	2200      	movs	r2, #0
 8017494:	f240 2101 	movw	r1, #513	; 0x201
 8017498:	f240 2001 	movw	r0, #513	; 0x201
 801749c:	f001 f876 	bl	801858c <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 80174a0:	4b57      	ldr	r3, [pc, #348]	; (8017600 <RadioSend+0x17c>)
 80174a2:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80174a6:	2101      	movs	r1, #1
 80174a8:	4618      	mov	r0, r3
 80174aa:	f001 fc41 	bl	8018d30 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 80174ae:	4b54      	ldr	r3, [pc, #336]	; (8017600 <RadioSend+0x17c>)
 80174b0:	781b      	ldrb	r3, [r3, #0]
 80174b2:	2b03      	cmp	r3, #3
 80174b4:	f200 8095 	bhi.w	80175e2 <RadioSend+0x15e>
 80174b8:	a201      	add	r2, pc, #4	; (adr r2, 80174c0 <RadioSend+0x3c>)
 80174ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80174be:	bf00      	nop
 80174c0:	080174eb 	.word	0x080174eb
 80174c4:	080174d1 	.word	0x080174d1
 80174c8:	08017505 	.word	0x08017505
 80174cc:	08017525 	.word	0x08017525
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 80174d0:	4a4b      	ldr	r2, [pc, #300]	; (8017600 <RadioSend+0x17c>)
 80174d2:	78fb      	ldrb	r3, [r7, #3]
 80174d4:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80174d6:	484b      	ldr	r0, [pc, #300]	; (8017604 <RadioSend+0x180>)
 80174d8:	f001 fa5a 	bl	8018990 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80174dc:	78fb      	ldrb	r3, [r7, #3]
 80174de:	2200      	movs	r2, #0
 80174e0:	4619      	mov	r1, r3
 80174e2:	6878      	ldr	r0, [r7, #4]
 80174e4:	f000 fd50 	bl	8017f88 <SUBGRF_SendPayload>
            break;
 80174e8:	e07c      	b.n	80175e4 <RadioSend+0x160>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 80174ea:	4a45      	ldr	r2, [pc, #276]	; (8017600 <RadioSend+0x17c>)
 80174ec:	78fb      	ldrb	r3, [r7, #3]
 80174ee:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80174f0:	4844      	ldr	r0, [pc, #272]	; (8017604 <RadioSend+0x180>)
 80174f2:	f001 fa4d 	bl	8018990 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80174f6:	78fb      	ldrb	r3, [r7, #3]
 80174f8:	2200      	movs	r2, #0
 80174fa:	4619      	mov	r1, r3
 80174fc:	6878      	ldr	r0, [r7, #4]
 80174fe:	f000 fd43 	bl	8017f88 <SUBGRF_SendPayload>
            break;
 8017502:	e06f      	b.n	80175e4 <RadioSend+0x160>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8017504:	4b3e      	ldr	r3, [pc, #248]	; (8017600 <RadioSend+0x17c>)
 8017506:	2202      	movs	r2, #2
 8017508:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 801750a:	4a3d      	ldr	r2, [pc, #244]	; (8017600 <RadioSend+0x17c>)
 801750c:	78fb      	ldrb	r3, [r7, #3]
 801750e:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017510:	483c      	ldr	r0, [pc, #240]	; (8017604 <RadioSend+0x180>)
 8017512:	f001 fa3d 	bl	8018990 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8017516:	78fb      	ldrb	r3, [r7, #3]
 8017518:	2200      	movs	r2, #0
 801751a:	4619      	mov	r1, r3
 801751c:	6878      	ldr	r0, [r7, #4]
 801751e:	f000 fd33 	bl	8017f88 <SUBGRF_SendPayload>
            break;
 8017522:	e05f      	b.n	80175e4 <RadioSend+0x160>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 8017524:	2300      	movs	r3, #0
 8017526:	60bb      	str	r3, [r7, #8]
 8017528:	f107 030c 	add.w	r3, r7, #12
 801752c:	221f      	movs	r2, #31
 801752e:	2100      	movs	r1, #0
 8017530:	4618      	mov	r0, r3
 8017532:	f003 f813 	bl	801a55c <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 8017536:	78fa      	ldrb	r2, [r7, #3]
 8017538:	f107 0308 	add.w	r3, r7, #8
 801753c:	6879      	ldr	r1, [r7, #4]
 801753e:	4618      	mov	r0, r3
 8017540:	f000 fc0f 	bl	8017d62 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8017544:	4b2e      	ldr	r3, [pc, #184]	; (8017600 <RadioSend+0x17c>)
 8017546:	2202      	movs	r2, #2
 8017548:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 801754a:	78fb      	ldrb	r3, [r7, #3]
 801754c:	3301      	adds	r3, #1
 801754e:	b2da      	uxtb	r2, r3
 8017550:	4b2b      	ldr	r3, [pc, #172]	; (8017600 <RadioSend+0x17c>)
 8017552:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017554:	482b      	ldr	r0, [pc, #172]	; (8017604 <RadioSend+0x180>)
 8017556:	f001 fa1b 	bl	8018990 <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 801755a:	4b29      	ldr	r3, [pc, #164]	; (8017600 <RadioSend+0x17c>)
 801755c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801755e:	2b64      	cmp	r3, #100	; 0x64
 8017560:	d110      	bne.n	8017584 <RadioSend+0x100>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 8017562:	2100      	movs	r1, #0
 8017564:	20f1      	movs	r0, #241	; 0xf1
 8017566:	f000 f930 	bl	80177ca <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 801756a:	2100      	movs	r1, #0
 801756c:	20f0      	movs	r0, #240	; 0xf0
 801756e:	f000 f92c 	bl	80177ca <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 8017572:	2170      	movs	r1, #112	; 0x70
 8017574:	20f3      	movs	r0, #243	; 0xf3
 8017576:	f000 f928 	bl	80177ca <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 801757a:	211d      	movs	r1, #29
 801757c:	20f2      	movs	r0, #242	; 0xf2
 801757e:	f000 f924 	bl	80177ca <RadioWrite>
 8017582:	e00f      	b.n	80175a4 <RadioSend+0x120>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 8017584:	2100      	movs	r1, #0
 8017586:	20f1      	movs	r0, #241	; 0xf1
 8017588:	f000 f91f 	bl	80177ca <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 801758c:	2100      	movs	r1, #0
 801758e:	20f0      	movs	r0, #240	; 0xf0
 8017590:	f000 f91b 	bl	80177ca <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 8017594:	21e1      	movs	r1, #225	; 0xe1
 8017596:	20f3      	movs	r0, #243	; 0xf3
 8017598:	f000 f917 	bl	80177ca <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 801759c:	2104      	movs	r1, #4
 801759e:	20f2      	movs	r0, #242	; 0xf2
 80175a0:	f000 f913 	bl	80177ca <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 80175a4:	78fb      	ldrb	r3, [r7, #3]
 80175a6:	b29b      	uxth	r3, r3
 80175a8:	00db      	lsls	r3, r3, #3
 80175aa:	b29b      	uxth	r3, r3
 80175ac:	3302      	adds	r3, #2
 80175ae:	85fb      	strh	r3, [r7, #46]	; 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 80175b0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80175b2:	0a1b      	lsrs	r3, r3, #8
 80175b4:	b29b      	uxth	r3, r3
 80175b6:	b2db      	uxtb	r3, r3
 80175b8:	4619      	mov	r1, r3
 80175ba:	20f4      	movs	r0, #244	; 0xf4
 80175bc:	f000 f905 	bl	80177ca <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 80175c0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80175c2:	b2db      	uxtb	r3, r3
 80175c4:	4619      	mov	r1, r3
 80175c6:	20f5      	movs	r0, #245	; 0xf5
 80175c8:	f000 f8ff 	bl	80177ca <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 80175cc:	78fb      	ldrb	r3, [r7, #3]
 80175ce:	3301      	adds	r3, #1
 80175d0:	b2d9      	uxtb	r1, r3
 80175d2:	f107 0308 	add.w	r3, r7, #8
 80175d6:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 80175da:	4618      	mov	r0, r3
 80175dc:	f000 fcd4 	bl	8017f88 <SUBGRF_SendPayload>
            break;
 80175e0:	e000      	b.n	80175e4 <RadioSend+0x160>
        }
        default:
            break;
 80175e2:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 80175e4:	4b06      	ldr	r3, [pc, #24]	; (8017600 <RadioSend+0x17c>)
 80175e6:	685b      	ldr	r3, [r3, #4]
 80175e8:	4619      	mov	r1, r3
 80175ea:	4807      	ldr	r0, [pc, #28]	; (8017608 <RadioSend+0x184>)
 80175ec:	f002 fbba 	bl	8019d64 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 80175f0:	4805      	ldr	r0, [pc, #20]	; (8017608 <RadioSend+0x184>)
 80175f2:	f002 fad9 	bl	8019ba8 <UTIL_TIMER_Start>
}
 80175f6:	bf00      	nop
 80175f8:	3730      	adds	r7, #48	; 0x30
 80175fa:	46bd      	mov	sp, r7
 80175fc:	bd80      	pop	{r7, pc}
 80175fe:	bf00      	nop
 8017600:	200017fc 	.word	0x200017fc
 8017604:	2000180a 	.word	0x2000180a
 8017608:	20001854 	.word	0x20001854

0801760c <RadioSleep>:

static void RadioSleep( void )
{
 801760c:	b580      	push	{r7, lr}
 801760e:	b082      	sub	sp, #8
 8017610:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8017612:	2300      	movs	r3, #0
 8017614:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8017616:	793b      	ldrb	r3, [r7, #4]
 8017618:	f043 0304 	orr.w	r3, r3, #4
 801761c:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 801761e:	7938      	ldrb	r0, [r7, #4]
 8017620:	f000 fd8e 	bl	8018140 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8017624:	2002      	movs	r0, #2
 8017626:	f7ea fd1a 	bl	800205e <HAL_Delay>
}
 801762a:	bf00      	nop
 801762c:	3708      	adds	r7, #8
 801762e:	46bd      	mov	sp, r7
 8017630:	bd80      	pop	{r7, pc}

08017632 <RadioStandby>:

static void RadioStandby( void )
{
 8017632:	b580      	push	{r7, lr}
 8017634:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8017636:	2000      	movs	r0, #0
 8017638:	f000 fdb6 	bl	80181a8 <SUBGRF_SetStandby>
}
 801763c:	bf00      	nop
 801763e:	bd80      	pop	{r7, pc}

08017640 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8017640:	b580      	push	{r7, lr}
 8017642:	b082      	sub	sp, #8
 8017644:	af00      	add	r7, sp, #0
 8017646:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8017648:	2300      	movs	r3, #0
 801764a:	2200      	movs	r2, #0
 801764c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8017650:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8017654:	f000 ff9a 	bl	801858c <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 8017658:	687b      	ldr	r3, [r7, #4]
 801765a:	2b00      	cmp	r3, #0
 801765c:	d006      	beq.n	801766c <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801765e:	6879      	ldr	r1, [r7, #4]
 8017660:	480f      	ldr	r0, [pc, #60]	; (80176a0 <RadioRx+0x60>)
 8017662:	f002 fb7f 	bl	8019d64 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8017666:	480e      	ldr	r0, [pc, #56]	; (80176a0 <RadioRx+0x60>)
 8017668:	f002 fa9e 	bl	8019ba8 <UTIL_TIMER_Start>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801766c:	4b0d      	ldr	r3, [pc, #52]	; (80176a4 <RadioRx+0x64>)
 801766e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8017672:	2100      	movs	r1, #0
 8017674:	4618      	mov	r0, r3
 8017676:	f001 fb5b 	bl	8018d30 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 801767a:	4b0a      	ldr	r3, [pc, #40]	; (80176a4 <RadioRx+0x64>)
 801767c:	785b      	ldrb	r3, [r3, #1]
 801767e:	2b00      	cmp	r3, #0
 8017680:	d004      	beq.n	801768c <RadioRx+0x4c>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8017682:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8017686:	f000 fdcf 	bl	8018228 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 801768a:	e005      	b.n	8017698 <RadioRx+0x58>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 801768c:	4b05      	ldr	r3, [pc, #20]	; (80176a4 <RadioRx+0x64>)
 801768e:	689b      	ldr	r3, [r3, #8]
 8017690:	019b      	lsls	r3, r3, #6
 8017692:	4618      	mov	r0, r3
 8017694:	f000 fdc8 	bl	8018228 <SUBGRF_SetRx>
}
 8017698:	bf00      	nop
 801769a:	3708      	adds	r7, #8
 801769c:	46bd      	mov	sp, r7
 801769e:	bd80      	pop	{r7, pc}
 80176a0:	2000186c 	.word	0x2000186c
 80176a4:	200017fc 	.word	0x200017fc

080176a8 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 80176a8:	b580      	push	{r7, lr}
 80176aa:	b082      	sub	sp, #8
 80176ac:	af00      	add	r7, sp, #0
 80176ae:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 80176b0:	2300      	movs	r3, #0
 80176b2:	2200      	movs	r2, #0
 80176b4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80176b8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80176bc:	f000 ff66 	bl	801858c <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 80176c0:	687b      	ldr	r3, [r7, #4]
 80176c2:	2b00      	cmp	r3, #0
 80176c4:	d006      	beq.n	80176d4 <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 80176c6:	6879      	ldr	r1, [r7, #4]
 80176c8:	480f      	ldr	r0, [pc, #60]	; (8017708 <RadioRxBoosted+0x60>)
 80176ca:	f002 fb4b 	bl	8019d64 <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 80176ce:	480e      	ldr	r0, [pc, #56]	; (8017708 <RadioRxBoosted+0x60>)
 80176d0:	f002 fa6a 	bl	8019ba8 <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 80176d4:	4b0d      	ldr	r3, [pc, #52]	; (801770c <RadioRxBoosted+0x64>)
 80176d6:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80176da:	2100      	movs	r1, #0
 80176dc:	4618      	mov	r0, r3
 80176de:	f001 fb27 	bl	8018d30 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 80176e2:	4b0a      	ldr	r3, [pc, #40]	; (801770c <RadioRxBoosted+0x64>)
 80176e4:	785b      	ldrb	r3, [r3, #1]
 80176e6:	2b00      	cmp	r3, #0
 80176e8:	d004      	beq.n	80176f4 <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 80176ea:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 80176ee:	f000 fdbd 	bl	801826c <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 80176f2:	e005      	b.n	8017700 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 80176f4:	4b05      	ldr	r3, [pc, #20]	; (801770c <RadioRxBoosted+0x64>)
 80176f6:	689b      	ldr	r3, [r3, #8]
 80176f8:	019b      	lsls	r3, r3, #6
 80176fa:	4618      	mov	r0, r3
 80176fc:	f000 fdb6 	bl	801826c <SUBGRF_SetRxBoosted>
}
 8017700:	bf00      	nop
 8017702:	3708      	adds	r7, #8
 8017704:	46bd      	mov	sp, r7
 8017706:	bd80      	pop	{r7, pc}
 8017708:	2000186c 	.word	0x2000186c
 801770c:	200017fc 	.word	0x200017fc

08017710 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8017710:	b580      	push	{r7, lr}
 8017712:	b082      	sub	sp, #8
 8017714:	af00      	add	r7, sp, #0
 8017716:	6078      	str	r0, [r7, #4]
 8017718:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801771a:	4b07      	ldr	r3, [pc, #28]	; (8017738 <RadioSetRxDutyCycle+0x28>)
 801771c:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8017720:	2100      	movs	r1, #0
 8017722:	4618      	mov	r0, r3
 8017724:	f001 fb04 	bl	8018d30 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8017728:	6839      	ldr	r1, [r7, #0]
 801772a:	6878      	ldr	r0, [r7, #4]
 801772c:	f000 fdc4 	bl	80182b8 <SUBGRF_SetRxDutyCycle>
}
 8017730:	bf00      	nop
 8017732:	3708      	adds	r7, #8
 8017734:	46bd      	mov	sp, r7
 8017736:	bd80      	pop	{r7, pc}
 8017738:	200017fc 	.word	0x200017fc

0801773c <RadioStartCad>:

static void RadioStartCad( void )
{
 801773c:	b580      	push	{r7, lr}
 801773e:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8017740:	2300      	movs	r3, #0
 8017742:	2200      	movs	r2, #0
 8017744:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8017748:	f44f 70c0 	mov.w	r0, #384	; 0x180
 801774c:	f000 ff1e 	bl	801858c <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 8017750:	f000 fde0 	bl	8018314 <SUBGRF_SetCad>
}
 8017754:	bf00      	nop
 8017756:	bd80      	pop	{r7, pc}

08017758 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8017758:	b580      	push	{r7, lr}
 801775a:	b084      	sub	sp, #16
 801775c:	af00      	add	r7, sp, #0
 801775e:	6078      	str	r0, [r7, #4]
 8017760:	460b      	mov	r3, r1
 8017762:	70fb      	strb	r3, [r7, #3]
 8017764:	4613      	mov	r3, r2
 8017766:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 8017768:	883b      	ldrh	r3, [r7, #0]
 801776a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801776e:	fb02 f303 	mul.w	r3, r2, r3
 8017772:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8017774:	6878      	ldr	r0, [r7, #4]
 8017776:	f000 ff69 	bl	801864c <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 801777a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801777e:	4618      	mov	r0, r3
 8017780:	f001 fafe 	bl	8018d80 <SUBGRF_SetRfTxPower>
 8017784:	4603      	mov	r3, r0
 8017786:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 8017788:	7afb      	ldrb	r3, [r7, #11]
 801778a:	2101      	movs	r1, #1
 801778c:	4618      	mov	r0, r3
 801778e:	f001 facf 	bl	8018d30 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8017792:	f000 fdd1 	bl	8018338 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8017796:	68f9      	ldr	r1, [r7, #12]
 8017798:	4804      	ldr	r0, [pc, #16]	; (80177ac <RadioSetTxContinuousWave+0x54>)
 801779a:	f002 fae3 	bl	8019d64 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801779e:	4803      	ldr	r0, [pc, #12]	; (80177ac <RadioSetTxContinuousWave+0x54>)
 80177a0:	f002 fa02 	bl	8019ba8 <UTIL_TIMER_Start>
}
 80177a4:	bf00      	nop
 80177a6:	3710      	adds	r7, #16
 80177a8:	46bd      	mov	sp, r7
 80177aa:	bd80      	pop	{r7, pc}
 80177ac:	20001854 	.word	0x20001854

080177b0 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 80177b0:	b580      	push	{r7, lr}
 80177b2:	b082      	sub	sp, #8
 80177b4:	af00      	add	r7, sp, #0
 80177b6:	4603      	mov	r3, r0
 80177b8:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 80177ba:	f001 f9a3 	bl	8018b04 <SUBGRF_GetRssiInst>
 80177be:	4603      	mov	r3, r0
 80177c0:	b21b      	sxth	r3, r3
}
 80177c2:	4618      	mov	r0, r3
 80177c4:	3708      	adds	r7, #8
 80177c6:	46bd      	mov	sp, r7
 80177c8:	bd80      	pop	{r7, pc}

080177ca <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 80177ca:	b580      	push	{r7, lr}
 80177cc:	b082      	sub	sp, #8
 80177ce:	af00      	add	r7, sp, #0
 80177d0:	4603      	mov	r3, r0
 80177d2:	460a      	mov	r2, r1
 80177d4:	80fb      	strh	r3, [r7, #6]
 80177d6:	4613      	mov	r3, r2
 80177d8:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 80177da:	797a      	ldrb	r2, [r7, #5]
 80177dc:	88fb      	ldrh	r3, [r7, #6]
 80177de:	4611      	mov	r1, r2
 80177e0:	4618      	mov	r0, r3
 80177e2:	f001 fa29 	bl	8018c38 <SUBGRF_WriteRegister>
}
 80177e6:	bf00      	nop
 80177e8:	3708      	adds	r7, #8
 80177ea:	46bd      	mov	sp, r7
 80177ec:	bd80      	pop	{r7, pc}

080177ee <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 80177ee:	b580      	push	{r7, lr}
 80177f0:	b082      	sub	sp, #8
 80177f2:	af00      	add	r7, sp, #0
 80177f4:	4603      	mov	r3, r0
 80177f6:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 80177f8:	88fb      	ldrh	r3, [r7, #6]
 80177fa:	4618      	mov	r0, r3
 80177fc:	f001 fa30 	bl	8018c60 <SUBGRF_ReadRegister>
 8017800:	4603      	mov	r3, r0
}
 8017802:	4618      	mov	r0, r3
 8017804:	3708      	adds	r7, #8
 8017806:	46bd      	mov	sp, r7
 8017808:	bd80      	pop	{r7, pc}

0801780a <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801780a:	b580      	push	{r7, lr}
 801780c:	b082      	sub	sp, #8
 801780e:	af00      	add	r7, sp, #0
 8017810:	4603      	mov	r3, r0
 8017812:	6039      	str	r1, [r7, #0]
 8017814:	80fb      	strh	r3, [r7, #6]
 8017816:	4613      	mov	r3, r2
 8017818:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 801781a:	797b      	ldrb	r3, [r7, #5]
 801781c:	b29a      	uxth	r2, r3
 801781e:	88fb      	ldrh	r3, [r7, #6]
 8017820:	6839      	ldr	r1, [r7, #0]
 8017822:	4618      	mov	r0, r3
 8017824:	f001 fa30 	bl	8018c88 <SUBGRF_WriteRegisters>
}
 8017828:	bf00      	nop
 801782a:	3708      	adds	r7, #8
 801782c:	46bd      	mov	sp, r7
 801782e:	bd80      	pop	{r7, pc}

08017830 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8017830:	b580      	push	{r7, lr}
 8017832:	b082      	sub	sp, #8
 8017834:	af00      	add	r7, sp, #0
 8017836:	4603      	mov	r3, r0
 8017838:	6039      	str	r1, [r7, #0]
 801783a:	80fb      	strh	r3, [r7, #6]
 801783c:	4613      	mov	r3, r2
 801783e:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8017840:	797b      	ldrb	r3, [r7, #5]
 8017842:	b29a      	uxth	r2, r3
 8017844:	88fb      	ldrh	r3, [r7, #6]
 8017846:	6839      	ldr	r1, [r7, #0]
 8017848:	4618      	mov	r0, r3
 801784a:	f001 fa31 	bl	8018cb0 <SUBGRF_ReadRegisters>
}
 801784e:	bf00      	nop
 8017850:	3708      	adds	r7, #8
 8017852:	46bd      	mov	sp, r7
 8017854:	bd80      	pop	{r7, pc}
	...

08017858 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8017858:	b580      	push	{r7, lr}
 801785a:	b082      	sub	sp, #8
 801785c:	af00      	add	r7, sp, #0
 801785e:	4603      	mov	r3, r0
 8017860:	460a      	mov	r2, r1
 8017862:	71fb      	strb	r3, [r7, #7]
 8017864:	4613      	mov	r3, r2
 8017866:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8017868:	79fb      	ldrb	r3, [r7, #7]
 801786a:	2b01      	cmp	r3, #1
 801786c:	d10a      	bne.n	8017884 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 801786e:	4a0e      	ldr	r2, [pc, #56]	; (80178a8 <RadioSetMaxPayloadLength+0x50>)
 8017870:	79bb      	ldrb	r3, [r7, #6]
 8017872:	7013      	strb	r3, [r2, #0]
 8017874:	4b0c      	ldr	r3, [pc, #48]	; (80178a8 <RadioSetMaxPayloadLength+0x50>)
 8017876:	781a      	ldrb	r2, [r3, #0]
 8017878:	4b0c      	ldr	r3, [pc, #48]	; (80178ac <RadioSetMaxPayloadLength+0x54>)
 801787a:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801787c:	480c      	ldr	r0, [pc, #48]	; (80178b0 <RadioSetMaxPayloadLength+0x58>)
 801787e:	f001 f887 	bl	8018990 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8017882:	e00d      	b.n	80178a0 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8017884:	4b09      	ldr	r3, [pc, #36]	; (80178ac <RadioSetMaxPayloadLength+0x54>)
 8017886:	7d5b      	ldrb	r3, [r3, #21]
 8017888:	2b01      	cmp	r3, #1
 801788a:	d109      	bne.n	80178a0 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 801788c:	4a06      	ldr	r2, [pc, #24]	; (80178a8 <RadioSetMaxPayloadLength+0x50>)
 801788e:	79bb      	ldrb	r3, [r7, #6]
 8017890:	7013      	strb	r3, [r2, #0]
 8017892:	4b05      	ldr	r3, [pc, #20]	; (80178a8 <RadioSetMaxPayloadLength+0x50>)
 8017894:	781a      	ldrb	r2, [r3, #0]
 8017896:	4b05      	ldr	r3, [pc, #20]	; (80178ac <RadioSetMaxPayloadLength+0x54>)
 8017898:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801789a:	4805      	ldr	r0, [pc, #20]	; (80178b0 <RadioSetMaxPayloadLength+0x58>)
 801789c:	f001 f878 	bl	8018990 <SUBGRF_SetPacketParams>
}
 80178a0:	bf00      	nop
 80178a2:	3708      	adds	r7, #8
 80178a4:	46bd      	mov	sp, r7
 80178a6:	bd80      	pop	{r7, pc}
 80178a8:	200001b4 	.word	0x200001b4
 80178ac:	200017fc 	.word	0x200017fc
 80178b0:	2000180a 	.word	0x2000180a

080178b4 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 80178b4:	b580      	push	{r7, lr}
 80178b6:	b082      	sub	sp, #8
 80178b8:	af00      	add	r7, sp, #0
 80178ba:	4603      	mov	r3, r0
 80178bc:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 80178be:	4a13      	ldr	r2, [pc, #76]	; (801790c <RadioSetPublicNetwork+0x58>)
 80178c0:	79fb      	ldrb	r3, [r7, #7]
 80178c2:	7313      	strb	r3, [r2, #12]
 80178c4:	4b11      	ldr	r3, [pc, #68]	; (801790c <RadioSetPublicNetwork+0x58>)
 80178c6:	7b1a      	ldrb	r2, [r3, #12]
 80178c8:	4b10      	ldr	r3, [pc, #64]	; (801790c <RadioSetPublicNetwork+0x58>)
 80178ca:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 80178cc:	2001      	movs	r0, #1
 80178ce:	f7ff f87b 	bl	80169c8 <RadioSetModem>
    if( enable == true )
 80178d2:	79fb      	ldrb	r3, [r7, #7]
 80178d4:	2b00      	cmp	r3, #0
 80178d6:	d00a      	beq.n	80178ee <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 80178d8:	2134      	movs	r1, #52	; 0x34
 80178da:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 80178de:	f001 f9ab 	bl	8018c38 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 80178e2:	2144      	movs	r1, #68	; 0x44
 80178e4:	f240 7041 	movw	r0, #1857	; 0x741
 80178e8:	f001 f9a6 	bl	8018c38 <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 80178ec:	e009      	b.n	8017902 <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 80178ee:	2114      	movs	r1, #20
 80178f0:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 80178f4:	f001 f9a0 	bl	8018c38 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 80178f8:	2124      	movs	r1, #36	; 0x24
 80178fa:	f240 7041 	movw	r0, #1857	; 0x741
 80178fe:	f001 f99b 	bl	8018c38 <SUBGRF_WriteRegister>
}
 8017902:	bf00      	nop
 8017904:	3708      	adds	r7, #8
 8017906:	46bd      	mov	sp, r7
 8017908:	bd80      	pop	{r7, pc}
 801790a:	bf00      	nop
 801790c:	200017fc 	.word	0x200017fc

08017910 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8017910:	b580      	push	{r7, lr}
 8017912:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8017914:	f001 fa68 	bl	8018de8 <SUBGRF_GetRadioWakeUpTime>
 8017918:	4603      	mov	r3, r0
 801791a:	3303      	adds	r3, #3
}
 801791c:	4618      	mov	r0, r3
 801791e:	bd80      	pop	{r7, pc}

08017920 <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 8017920:	b580      	push	{r7, lr}
 8017922:	b082      	sub	sp, #8
 8017924:	af00      	add	r7, sp, #0
 8017926:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8017928:	4b08      	ldr	r3, [pc, #32]	; (801794c <RadioOnTxTimeoutIrq+0x2c>)
 801792a:	681b      	ldr	r3, [r3, #0]
 801792c:	2b00      	cmp	r3, #0
 801792e:	d008      	beq.n	8017942 <RadioOnTxTimeoutIrq+0x22>
 8017930:	4b06      	ldr	r3, [pc, #24]	; (801794c <RadioOnTxTimeoutIrq+0x2c>)
 8017932:	681b      	ldr	r3, [r3, #0]
 8017934:	685b      	ldr	r3, [r3, #4]
 8017936:	2b00      	cmp	r3, #0
 8017938:	d003      	beq.n	8017942 <RadioOnTxTimeoutIrq+0x22>
    {
        RadioEvents->TxTimeout( );
 801793a:	4b04      	ldr	r3, [pc, #16]	; (801794c <RadioOnTxTimeoutIrq+0x2c>)
 801793c:	681b      	ldr	r3, [r3, #0]
 801793e:	685b      	ldr	r3, [r3, #4]
 8017940:	4798      	blx	r3
    }
}
 8017942:	bf00      	nop
 8017944:	3708      	adds	r7, #8
 8017946:	46bd      	mov	sp, r7
 8017948:	bd80      	pop	{r7, pc}
 801794a:	bf00      	nop
 801794c:	20001258 	.word	0x20001258

08017950 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 8017950:	b580      	push	{r7, lr}
 8017952:	b082      	sub	sp, #8
 8017954:	af00      	add	r7, sp, #0
 8017956:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8017958:	4b08      	ldr	r3, [pc, #32]	; (801797c <RadioOnRxTimeoutIrq+0x2c>)
 801795a:	681b      	ldr	r3, [r3, #0]
 801795c:	2b00      	cmp	r3, #0
 801795e:	d008      	beq.n	8017972 <RadioOnRxTimeoutIrq+0x22>
 8017960:	4b06      	ldr	r3, [pc, #24]	; (801797c <RadioOnRxTimeoutIrq+0x2c>)
 8017962:	681b      	ldr	r3, [r3, #0]
 8017964:	68db      	ldr	r3, [r3, #12]
 8017966:	2b00      	cmp	r3, #0
 8017968:	d003      	beq.n	8017972 <RadioOnRxTimeoutIrq+0x22>
    {
        RadioEvents->RxTimeout( );
 801796a:	4b04      	ldr	r3, [pc, #16]	; (801797c <RadioOnRxTimeoutIrq+0x2c>)
 801796c:	681b      	ldr	r3, [r3, #0]
 801796e:	68db      	ldr	r3, [r3, #12]
 8017970:	4798      	blx	r3
    }
}
 8017972:	bf00      	nop
 8017974:	3708      	adds	r7, #8
 8017976:	46bd      	mov	sp, r7
 8017978:	bd80      	pop	{r7, pc}
 801797a:	bf00      	nop
 801797c:	20001258 	.word	0x20001258

08017980 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8017980:	b580      	push	{r7, lr}
 8017982:	b082      	sub	sp, #8
 8017984:	af00      	add	r7, sp, #0
 8017986:	4603      	mov	r3, r0
 8017988:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 801798a:	4a05      	ldr	r2, [pc, #20]	; (80179a0 <RadioOnDioIrq+0x20>)
 801798c:	88fb      	ldrh	r3, [r7, #6]
 801798e:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  RadioIrqProcess();
 8017992:	f000 f807 	bl	80179a4 <RadioIrqProcess>
}
 8017996:	bf00      	nop
 8017998:	3708      	adds	r7, #8
 801799a:	46bd      	mov	sp, r7
 801799c:	bd80      	pop	{r7, pc}
 801799e:	bf00      	nop
 80179a0:	200017fc 	.word	0x200017fc

080179a4 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 80179a4:	b590      	push	{r4, r7, lr}
 80179a6:	b083      	sub	sp, #12
 80179a8:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 80179aa:	4bae      	ldr	r3, [pc, #696]	; (8017c64 <RadioIrqProcess+0x2c0>)
 80179ac:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80179b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80179b4:	f000 810f 	beq.w	8017bd6 <RadioIrqProcess+0x232>
 80179b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80179bc:	f300 8185 	bgt.w	8017cca <RadioIrqProcess+0x326>
 80179c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80179c4:	f000 80f3 	beq.w	8017bae <RadioIrqProcess+0x20a>
 80179c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80179cc:	f300 817d 	bgt.w	8017cca <RadioIrqProcess+0x326>
 80179d0:	2b80      	cmp	r3, #128	; 0x80
 80179d2:	f000 80d8 	beq.w	8017b86 <RadioIrqProcess+0x1e2>
 80179d6:	2b80      	cmp	r3, #128	; 0x80
 80179d8:	f300 8177 	bgt.w	8017cca <RadioIrqProcess+0x326>
 80179dc:	2b20      	cmp	r3, #32
 80179de:	dc49      	bgt.n	8017a74 <RadioIrqProcess+0xd0>
 80179e0:	2b00      	cmp	r3, #0
 80179e2:	f340 8172 	ble.w	8017cca <RadioIrqProcess+0x326>
 80179e6:	3b01      	subs	r3, #1
 80179e8:	2b1f      	cmp	r3, #31
 80179ea:	f200 816e 	bhi.w	8017cca <RadioIrqProcess+0x326>
 80179ee:	a201      	add	r2, pc, #4	; (adr r2, 80179f4 <RadioIrqProcess+0x50>)
 80179f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80179f4:	08017a7b 	.word	0x08017a7b
 80179f8:	08017aa7 	.word	0x08017aa7
 80179fc:	08017ccb 	.word	0x08017ccb
 8017a00:	08017c3b 	.word	0x08017c3b
 8017a04:	08017ccb 	.word	0x08017ccb
 8017a08:	08017ccb 	.word	0x08017ccb
 8017a0c:	08017ccb 	.word	0x08017ccb
 8017a10:	08017c49 	.word	0x08017c49
 8017a14:	08017ccb 	.word	0x08017ccb
 8017a18:	08017ccb 	.word	0x08017ccb
 8017a1c:	08017ccb 	.word	0x08017ccb
 8017a20:	08017ccb 	.word	0x08017ccb
 8017a24:	08017ccb 	.word	0x08017ccb
 8017a28:	08017ccb 	.word	0x08017ccb
 8017a2c:	08017ccb 	.word	0x08017ccb
 8017a30:	08017c57 	.word	0x08017c57
 8017a34:	08017ccb 	.word	0x08017ccb
 8017a38:	08017ccb 	.word	0x08017ccb
 8017a3c:	08017ccb 	.word	0x08017ccb
 8017a40:	08017ccb 	.word	0x08017ccb
 8017a44:	08017ccb 	.word	0x08017ccb
 8017a48:	08017ccb 	.word	0x08017ccb
 8017a4c:	08017ccb 	.word	0x08017ccb
 8017a50:	08017ccb 	.word	0x08017ccb
 8017a54:	08017ccb 	.word	0x08017ccb
 8017a58:	08017ccb 	.word	0x08017ccb
 8017a5c:	08017ccb 	.word	0x08017ccb
 8017a60:	08017ccb 	.word	0x08017ccb
 8017a64:	08017ccb 	.word	0x08017ccb
 8017a68:	08017ccb 	.word	0x08017ccb
 8017a6c:	08017ccb 	.word	0x08017ccb
 8017a70:	08017c89 	.word	0x08017c89
 8017a74:	2b40      	cmp	r3, #64	; 0x40
 8017a76:	d06c      	beq.n	8017b52 <RadioIrqProcess+0x1ae>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 8017a78:	e127      	b.n	8017cca <RadioIrqProcess+0x326>
    TimerStop( &TxTimeoutTimer );
 8017a7a:	487b      	ldr	r0, [pc, #492]	; (8017c68 <RadioIrqProcess+0x2c4>)
 8017a7c:	f002 f902 	bl	8019c84 <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 8017a80:	2000      	movs	r0, #0
 8017a82:	f000 fb91 	bl	80181a8 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8017a86:	4b79      	ldr	r3, [pc, #484]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017a88:	681b      	ldr	r3, [r3, #0]
 8017a8a:	2b00      	cmp	r3, #0
 8017a8c:	f000 811f 	beq.w	8017cce <RadioIrqProcess+0x32a>
 8017a90:	4b76      	ldr	r3, [pc, #472]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017a92:	681b      	ldr	r3, [r3, #0]
 8017a94:	681b      	ldr	r3, [r3, #0]
 8017a96:	2b00      	cmp	r3, #0
 8017a98:	f000 8119 	beq.w	8017cce <RadioIrqProcess+0x32a>
      RadioEvents->TxDone( );
 8017a9c:	4b73      	ldr	r3, [pc, #460]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017a9e:	681b      	ldr	r3, [r3, #0]
 8017aa0:	681b      	ldr	r3, [r3, #0]
 8017aa2:	4798      	blx	r3
    break;
 8017aa4:	e113      	b.n	8017cce <RadioIrqProcess+0x32a>
    TimerStop( &RxTimeoutTimer );
 8017aa6:	4872      	ldr	r0, [pc, #456]	; (8017c70 <RadioIrqProcess+0x2cc>)
 8017aa8:	f002 f8ec 	bl	8019c84 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 8017aac:	4b6d      	ldr	r3, [pc, #436]	; (8017c64 <RadioIrqProcess+0x2c0>)
 8017aae:	785b      	ldrb	r3, [r3, #1]
 8017ab0:	f083 0301 	eor.w	r3, r3, #1
 8017ab4:	b2db      	uxtb	r3, r3
 8017ab6:	2b00      	cmp	r3, #0
 8017ab8:	d014      	beq.n	8017ae4 <RadioIrqProcess+0x140>
      SUBGRF_SetStandby( STDBY_RC );
 8017aba:	2000      	movs	r0, #0
 8017abc:	f000 fb74 	bl	80181a8 <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 8017ac0:	2100      	movs	r1, #0
 8017ac2:	f640 1002 	movw	r0, #2306	; 0x902
 8017ac6:	f001 f8b7 	bl	8018c38 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 8017aca:	f640 1044 	movw	r0, #2372	; 0x944
 8017ace:	f001 f8c7 	bl	8018c60 <SUBGRF_ReadRegister>
 8017ad2:	4603      	mov	r3, r0
 8017ad4:	f043 0302 	orr.w	r3, r3, #2
 8017ad8:	b2db      	uxtb	r3, r3
 8017ada:	4619      	mov	r1, r3
 8017adc:	f640 1044 	movw	r0, #2372	; 0x944
 8017ae0:	f001 f8aa 	bl	8018c38 <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 8017ae4:	1dfb      	adds	r3, r7, #7
 8017ae6:	22ff      	movs	r2, #255	; 0xff
 8017ae8:	4619      	mov	r1, r3
 8017aea:	4862      	ldr	r0, [pc, #392]	; (8017c74 <RadioIrqProcess+0x2d0>)
 8017aec:	f000 fa2a 	bl	8017f44 <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 8017af0:	4861      	ldr	r0, [pc, #388]	; (8017c78 <RadioIrqProcess+0x2d4>)
 8017af2:	f001 f84d 	bl	8018b90 <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8017af6:	4b5d      	ldr	r3, [pc, #372]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017af8:	681b      	ldr	r3, [r3, #0]
 8017afa:	2b00      	cmp	r3, #0
 8017afc:	d027      	beq.n	8017b4e <RadioIrqProcess+0x1aa>
 8017afe:	4b5b      	ldr	r3, [pc, #364]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017b00:	681b      	ldr	r3, [r3, #0]
 8017b02:	689b      	ldr	r3, [r3, #8]
 8017b04:	2b00      	cmp	r3, #0
 8017b06:	d022      	beq.n	8017b4e <RadioIrqProcess+0x1aa>
      switch (SubgRf.PacketStatus.packetType)
 8017b08:	4b56      	ldr	r3, [pc, #344]	; (8017c64 <RadioIrqProcess+0x2c0>)
 8017b0a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8017b0e:	2b01      	cmp	r3, #1
 8017b10:	d10e      	bne.n	8017b30 <RadioIrqProcess+0x18c>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 8017b12:	4b56      	ldr	r3, [pc, #344]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017b14:	681b      	ldr	r3, [r3, #0]
 8017b16:	689c      	ldr	r4, [r3, #8]
 8017b18:	79fb      	ldrb	r3, [r7, #7]
 8017b1a:	b299      	uxth	r1, r3
 8017b1c:	4b51      	ldr	r3, [pc, #324]	; (8017c64 <RadioIrqProcess+0x2c0>)
 8017b1e:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 8017b22:	b21a      	sxth	r2, r3
 8017b24:	4b4f      	ldr	r3, [pc, #316]	; (8017c64 <RadioIrqProcess+0x2c0>)
 8017b26:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 8017b2a:	4852      	ldr	r0, [pc, #328]	; (8017c74 <RadioIrqProcess+0x2d0>)
 8017b2c:	47a0      	blx	r4
        break;
 8017b2e:	e00f      	b.n	8017b50 <RadioIrqProcess+0x1ac>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 8017b30:	4b4e      	ldr	r3, [pc, #312]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017b32:	681b      	ldr	r3, [r3, #0]
 8017b34:	689c      	ldr	r4, [r3, #8]
 8017b36:	79fb      	ldrb	r3, [r7, #7]
 8017b38:	b299      	uxth	r1, r3
 8017b3a:	4b4a      	ldr	r3, [pc, #296]	; (8017c64 <RadioIrqProcess+0x2c0>)
 8017b3c:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 8017b40:	b21a      	sxth	r2, r3
 8017b42:	4b48      	ldr	r3, [pc, #288]	; (8017c64 <RadioIrqProcess+0x2c0>)
 8017b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017b46:	b25b      	sxtb	r3, r3
 8017b48:	484a      	ldr	r0, [pc, #296]	; (8017c74 <RadioIrqProcess+0x2d0>)
 8017b4a:	47a0      	blx	r4
        break;
 8017b4c:	e000      	b.n	8017b50 <RadioIrqProcess+0x1ac>
    }
 8017b4e:	bf00      	nop
    break;
 8017b50:	e0c8      	b.n	8017ce4 <RadioIrqProcess+0x340>
    if( SubgRf.RxContinuous == false )
 8017b52:	4b44      	ldr	r3, [pc, #272]	; (8017c64 <RadioIrqProcess+0x2c0>)
 8017b54:	785b      	ldrb	r3, [r3, #1]
 8017b56:	f083 0301 	eor.w	r3, r3, #1
 8017b5a:	b2db      	uxtb	r3, r3
 8017b5c:	2b00      	cmp	r3, #0
 8017b5e:	d002      	beq.n	8017b66 <RadioIrqProcess+0x1c2>
      SUBGRF_SetStandby( STDBY_RC );
 8017b60:	2000      	movs	r0, #0
 8017b62:	f000 fb21 	bl	80181a8 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8017b66:	4b41      	ldr	r3, [pc, #260]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017b68:	681b      	ldr	r3, [r3, #0]
 8017b6a:	2b00      	cmp	r3, #0
 8017b6c:	f000 80b1 	beq.w	8017cd2 <RadioIrqProcess+0x32e>
 8017b70:	4b3e      	ldr	r3, [pc, #248]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017b72:	681b      	ldr	r3, [r3, #0]
 8017b74:	691b      	ldr	r3, [r3, #16]
 8017b76:	2b00      	cmp	r3, #0
 8017b78:	f000 80ab 	beq.w	8017cd2 <RadioIrqProcess+0x32e>
      RadioEvents->RxError( );
 8017b7c:	4b3b      	ldr	r3, [pc, #236]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017b7e:	681b      	ldr	r3, [r3, #0]
 8017b80:	691b      	ldr	r3, [r3, #16]
 8017b82:	4798      	blx	r3
    break;
 8017b84:	e0a5      	b.n	8017cd2 <RadioIrqProcess+0x32e>
    SUBGRF_SetStandby( STDBY_RC );
 8017b86:	2000      	movs	r0, #0
 8017b88:	f000 fb0e 	bl	80181a8 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8017b8c:	4b37      	ldr	r3, [pc, #220]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017b8e:	681b      	ldr	r3, [r3, #0]
 8017b90:	2b00      	cmp	r3, #0
 8017b92:	f000 80a0 	beq.w	8017cd6 <RadioIrqProcess+0x332>
 8017b96:	4b35      	ldr	r3, [pc, #212]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017b98:	681b      	ldr	r3, [r3, #0]
 8017b9a:	699b      	ldr	r3, [r3, #24]
 8017b9c:	2b00      	cmp	r3, #0
 8017b9e:	f000 809a 	beq.w	8017cd6 <RadioIrqProcess+0x332>
      RadioEvents->CadDone( false );
 8017ba2:	4b32      	ldr	r3, [pc, #200]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017ba4:	681b      	ldr	r3, [r3, #0]
 8017ba6:	699b      	ldr	r3, [r3, #24]
 8017ba8:	2000      	movs	r0, #0
 8017baa:	4798      	blx	r3
    break;
 8017bac:	e093      	b.n	8017cd6 <RadioIrqProcess+0x332>
    SUBGRF_SetStandby( STDBY_RC );
 8017bae:	2000      	movs	r0, #0
 8017bb0:	f000 fafa 	bl	80181a8 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8017bb4:	4b2d      	ldr	r3, [pc, #180]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017bb6:	681b      	ldr	r3, [r3, #0]
 8017bb8:	2b00      	cmp	r3, #0
 8017bba:	f000 808e 	beq.w	8017cda <RadioIrqProcess+0x336>
 8017bbe:	4b2b      	ldr	r3, [pc, #172]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017bc0:	681b      	ldr	r3, [r3, #0]
 8017bc2:	699b      	ldr	r3, [r3, #24]
 8017bc4:	2b00      	cmp	r3, #0
 8017bc6:	f000 8088 	beq.w	8017cda <RadioIrqProcess+0x336>
      RadioEvents->CadDone( true );
 8017bca:	4b28      	ldr	r3, [pc, #160]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017bcc:	681b      	ldr	r3, [r3, #0]
 8017bce:	699b      	ldr	r3, [r3, #24]
 8017bd0:	2001      	movs	r0, #1
 8017bd2:	4798      	blx	r3
    break;
 8017bd4:	e081      	b.n	8017cda <RadioIrqProcess+0x336>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 8017bd6:	f000 f99b 	bl	8017f10 <SUBGRF_GetOperatingMode>
 8017bda:	4603      	mov	r3, r0
 8017bdc:	2b04      	cmp	r3, #4
 8017bde:	d113      	bne.n	8017c08 <RadioIrqProcess+0x264>
      TimerStop( &TxTimeoutTimer );
 8017be0:	4821      	ldr	r0, [pc, #132]	; (8017c68 <RadioIrqProcess+0x2c4>)
 8017be2:	f002 f84f 	bl	8019c84 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 8017be6:	2000      	movs	r0, #0
 8017be8:	f000 fade 	bl	80181a8 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8017bec:	4b1f      	ldr	r3, [pc, #124]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017bee:	681b      	ldr	r3, [r3, #0]
 8017bf0:	2b00      	cmp	r3, #0
 8017bf2:	d074      	beq.n	8017cde <RadioIrqProcess+0x33a>
 8017bf4:	4b1d      	ldr	r3, [pc, #116]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017bf6:	681b      	ldr	r3, [r3, #0]
 8017bf8:	685b      	ldr	r3, [r3, #4]
 8017bfa:	2b00      	cmp	r3, #0
 8017bfc:	d06f      	beq.n	8017cde <RadioIrqProcess+0x33a>
        RadioEvents->TxTimeout( );
 8017bfe:	4b1b      	ldr	r3, [pc, #108]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017c00:	681b      	ldr	r3, [r3, #0]
 8017c02:	685b      	ldr	r3, [r3, #4]
 8017c04:	4798      	blx	r3
    break;
 8017c06:	e06a      	b.n	8017cde <RadioIrqProcess+0x33a>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8017c08:	f000 f982 	bl	8017f10 <SUBGRF_GetOperatingMode>
 8017c0c:	4603      	mov	r3, r0
 8017c0e:	2b05      	cmp	r3, #5
 8017c10:	d165      	bne.n	8017cde <RadioIrqProcess+0x33a>
      TimerStop( &RxTimeoutTimer );
 8017c12:	4817      	ldr	r0, [pc, #92]	; (8017c70 <RadioIrqProcess+0x2cc>)
 8017c14:	f002 f836 	bl	8019c84 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 8017c18:	2000      	movs	r0, #0
 8017c1a:	f000 fac5 	bl	80181a8 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8017c1e:	4b13      	ldr	r3, [pc, #76]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017c20:	681b      	ldr	r3, [r3, #0]
 8017c22:	2b00      	cmp	r3, #0
 8017c24:	d05b      	beq.n	8017cde <RadioIrqProcess+0x33a>
 8017c26:	4b11      	ldr	r3, [pc, #68]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017c28:	681b      	ldr	r3, [r3, #0]
 8017c2a:	68db      	ldr	r3, [r3, #12]
 8017c2c:	2b00      	cmp	r3, #0
 8017c2e:	d056      	beq.n	8017cde <RadioIrqProcess+0x33a>
        RadioEvents->RxTimeout( );
 8017c30:	4b0e      	ldr	r3, [pc, #56]	; (8017c6c <RadioIrqProcess+0x2c8>)
 8017c32:	681b      	ldr	r3, [r3, #0]
 8017c34:	68db      	ldr	r3, [r3, #12]
 8017c36:	4798      	blx	r3
    break;
 8017c38:	e051      	b.n	8017cde <RadioIrqProcess+0x33a>
    MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8017c3a:	4b10      	ldr	r3, [pc, #64]	; (8017c7c <RadioIrqProcess+0x2d8>)
 8017c3c:	2201      	movs	r2, #1
 8017c3e:	2100      	movs	r1, #0
 8017c40:	2002      	movs	r0, #2
 8017c42:	f001 f9a7 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
    break;
 8017c46:	e04d      	b.n	8017ce4 <RadioIrqProcess+0x340>
    MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 8017c48:	4b0d      	ldr	r3, [pc, #52]	; (8017c80 <RadioIrqProcess+0x2dc>)
 8017c4a:	2201      	movs	r2, #1
 8017c4c:	2100      	movs	r1, #0
 8017c4e:	2002      	movs	r0, #2
 8017c50:	f001 f9a0 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
    break;
 8017c54:	e046      	b.n	8017ce4 <RadioIrqProcess+0x340>
    MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 8017c56:	4b0b      	ldr	r3, [pc, #44]	; (8017c84 <RadioIrqProcess+0x2e0>)
 8017c58:	2201      	movs	r2, #1
 8017c5a:	2100      	movs	r1, #0
 8017c5c:	2002      	movs	r0, #2
 8017c5e:	f001 f999 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
    break;
 8017c62:	e03f      	b.n	8017ce4 <RadioIrqProcess+0x340>
 8017c64:	200017fc 	.word	0x200017fc
 8017c68:	20001854 	.word	0x20001854
 8017c6c:	20001258 	.word	0x20001258
 8017c70:	2000186c 	.word	0x2000186c
 8017c74:	20001158 	.word	0x20001158
 8017c78:	20001820 	.word	0x20001820
 8017c7c:	0801ae90 	.word	0x0801ae90
 8017c80:	0801ae9c 	.word	0x0801ae9c
 8017c84:	0801aea8 	.word	0x0801aea8
    TimerStop( &RxTimeoutTimer );
 8017c88:	4818      	ldr	r0, [pc, #96]	; (8017cec <RadioIrqProcess+0x348>)
 8017c8a:	f001 fffb 	bl	8019c84 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 8017c8e:	4b18      	ldr	r3, [pc, #96]	; (8017cf0 <RadioIrqProcess+0x34c>)
 8017c90:	785b      	ldrb	r3, [r3, #1]
 8017c92:	f083 0301 	eor.w	r3, r3, #1
 8017c96:	b2db      	uxtb	r3, r3
 8017c98:	2b00      	cmp	r3, #0
 8017c9a:	d002      	beq.n	8017ca2 <RadioIrqProcess+0x2fe>
      SUBGRF_SetStandby( STDBY_RC );
 8017c9c:	2000      	movs	r0, #0
 8017c9e:	f000 fa83 	bl	80181a8 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8017ca2:	4b14      	ldr	r3, [pc, #80]	; (8017cf4 <RadioIrqProcess+0x350>)
 8017ca4:	681b      	ldr	r3, [r3, #0]
 8017ca6:	2b00      	cmp	r3, #0
 8017ca8:	d01b      	beq.n	8017ce2 <RadioIrqProcess+0x33e>
 8017caa:	4b12      	ldr	r3, [pc, #72]	; (8017cf4 <RadioIrqProcess+0x350>)
 8017cac:	681b      	ldr	r3, [r3, #0]
 8017cae:	68db      	ldr	r3, [r3, #12]
 8017cb0:	2b00      	cmp	r3, #0
 8017cb2:	d016      	beq.n	8017ce2 <RadioIrqProcess+0x33e>
      RadioEvents->RxTimeout( );
 8017cb4:	4b0f      	ldr	r3, [pc, #60]	; (8017cf4 <RadioIrqProcess+0x350>)
 8017cb6:	681b      	ldr	r3, [r3, #0]
 8017cb8:	68db      	ldr	r3, [r3, #12]
 8017cba:	4798      	blx	r3
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 8017cbc:	4b0e      	ldr	r3, [pc, #56]	; (8017cf8 <RadioIrqProcess+0x354>)
 8017cbe:	2201      	movs	r2, #1
 8017cc0:	2100      	movs	r1, #0
 8017cc2:	2002      	movs	r0, #2
 8017cc4:	f001 f966 	bl	8018f94 <UTIL_ADV_TRACE_COND_FSend>
    break;
 8017cc8:	e00b      	b.n	8017ce2 <RadioIrqProcess+0x33e>
    break;
 8017cca:	bf00      	nop
 8017ccc:	e00a      	b.n	8017ce4 <RadioIrqProcess+0x340>
    break;
 8017cce:	bf00      	nop
 8017cd0:	e008      	b.n	8017ce4 <RadioIrqProcess+0x340>
    break;
 8017cd2:	bf00      	nop
 8017cd4:	e006      	b.n	8017ce4 <RadioIrqProcess+0x340>
    break;
 8017cd6:	bf00      	nop
 8017cd8:	e004      	b.n	8017ce4 <RadioIrqProcess+0x340>
    break;
 8017cda:	bf00      	nop
 8017cdc:	e002      	b.n	8017ce4 <RadioIrqProcess+0x340>
    break;
 8017cde:	bf00      	nop
 8017ce0:	e000      	b.n	8017ce4 <RadioIrqProcess+0x340>
    break;
 8017ce2:	bf00      	nop

  }
}
 8017ce4:	bf00      	nop
 8017ce6:	370c      	adds	r7, #12
 8017ce8:	46bd      	mov	sp, r7
 8017cea:	bd90      	pop	{r4, r7, pc}
 8017cec:	2000186c 	.word	0x2000186c
 8017cf0:	200017fc 	.word	0x200017fc
 8017cf4:	20001258 	.word	0x20001258
 8017cf8:	0801aeb4 	.word	0x0801aeb4

08017cfc <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 8017cfc:	b580      	push	{r7, lr}
 8017cfe:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 8017d00:	4b09      	ldr	r3, [pc, #36]	; (8017d28 <RadioTxPrbs+0x2c>)
 8017d02:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8017d06:	2101      	movs	r1, #1
 8017d08:	4618      	mov	r0, r3
 8017d0a:	f001 f811 	bl	8018d30 <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 8017d0e:	4b07      	ldr	r3, [pc, #28]	; (8017d2c <RadioTxPrbs+0x30>)
 8017d10:	212d      	movs	r1, #45	; 0x2d
 8017d12:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8017d16:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 8017d18:	f000 fb1a 	bl	8018350 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 8017d1c:	4804      	ldr	r0, [pc, #16]	; (8017d30 <RadioTxPrbs+0x34>)
 8017d1e:	f000 fa61 	bl	80181e4 <SUBGRF_SetTx>
}
 8017d22:	bf00      	nop
 8017d24:	bd80      	pop	{r7, pc}
 8017d26:	bf00      	nop
 8017d28:	200017fc 	.word	0x200017fc
 8017d2c:	080177cb 	.word	0x080177cb
 8017d30:	000fffff 	.word	0x000fffff

08017d34 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 8017d34:	b580      	push	{r7, lr}
 8017d36:	b084      	sub	sp, #16
 8017d38:	af00      	add	r7, sp, #0
 8017d3a:	4603      	mov	r3, r0
 8017d3c:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 8017d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017d42:	4618      	mov	r0, r3
 8017d44:	f001 f81c 	bl	8018d80 <SUBGRF_SetRfTxPower>
 8017d48:	4603      	mov	r3, r0
 8017d4a:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 8017d4c:	7bfb      	ldrb	r3, [r7, #15]
 8017d4e:	2101      	movs	r1, #1
 8017d50:	4618      	mov	r0, r3
 8017d52:	f000 ffed 	bl	8018d30 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 8017d56:	f000 faef 	bl	8018338 <SUBGRF_SetTxContinuousWave>
}
 8017d5a:	bf00      	nop
 8017d5c:	3710      	adds	r7, #16
 8017d5e:	46bd      	mov	sp, r7
 8017d60:	bd80      	pop	{r7, pc}

08017d62 <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 8017d62:	b480      	push	{r7}
 8017d64:	b089      	sub	sp, #36	; 0x24
 8017d66:	af00      	add	r7, sp, #0
 8017d68:	60f8      	str	r0, [r7, #12]
 8017d6a:	60b9      	str	r1, [r7, #8]
 8017d6c:	4613      	mov	r3, r2
 8017d6e:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 8017d70:	2300      	movs	r3, #0
 8017d72:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 8017d74:	2300      	movs	r3, #0
 8017d76:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 8017d78:	2300      	movs	r3, #0
 8017d7a:	61bb      	str	r3, [r7, #24]
 8017d7c:	e011      	b.n	8017da2 <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 8017d7e:	69bb      	ldr	r3, [r7, #24]
 8017d80:	68ba      	ldr	r2, [r7, #8]
 8017d82:	4413      	add	r3, r2
 8017d84:	781a      	ldrb	r2, [r3, #0]
 8017d86:	69bb      	ldr	r3, [r7, #24]
 8017d88:	68b9      	ldr	r1, [r7, #8]
 8017d8a:	440b      	add	r3, r1
 8017d8c:	43d2      	mvns	r2, r2
 8017d8e:	b2d2      	uxtb	r2, r2
 8017d90:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 8017d92:	69bb      	ldr	r3, [r7, #24]
 8017d94:	68fa      	ldr	r2, [r7, #12]
 8017d96:	4413      	add	r3, r2
 8017d98:	2200      	movs	r2, #0
 8017d9a:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 8017d9c:	69bb      	ldr	r3, [r7, #24]
 8017d9e:	3301      	adds	r3, #1
 8017da0:	61bb      	str	r3, [r7, #24]
 8017da2:	79fb      	ldrb	r3, [r7, #7]
 8017da4:	69ba      	ldr	r2, [r7, #24]
 8017da6:	429a      	cmp	r2, r3
 8017da8:	dbe9      	blt.n	8017d7e <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 8017daa:	2300      	movs	r3, #0
 8017dac:	61bb      	str	r3, [r7, #24]
 8017dae:	e049      	b.n	8017e44 <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 8017db0:	69bb      	ldr	r3, [r7, #24]
 8017db2:	425a      	negs	r2, r3
 8017db4:	f003 0307 	and.w	r3, r3, #7
 8017db8:	f002 0207 	and.w	r2, r2, #7
 8017dbc:	bf58      	it	pl
 8017dbe:	4253      	negpl	r3, r2
 8017dc0:	b2db      	uxtb	r3, r3
 8017dc2:	f1c3 0307 	rsb	r3, r3, #7
 8017dc6:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 8017dc8:	69bb      	ldr	r3, [r7, #24]
 8017dca:	2b00      	cmp	r3, #0
 8017dcc:	da00      	bge.n	8017dd0 <payload_integration+0x6e>
 8017dce:	3307      	adds	r3, #7
 8017dd0:	10db      	asrs	r3, r3, #3
 8017dd2:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 8017dd4:	69bb      	ldr	r3, [r7, #24]
 8017dd6:	3301      	adds	r3, #1
 8017dd8:	425a      	negs	r2, r3
 8017dda:	f003 0307 	and.w	r3, r3, #7
 8017dde:	f002 0207 	and.w	r2, r2, #7
 8017de2:	bf58      	it	pl
 8017de4:	4253      	negpl	r3, r2
 8017de6:	b2db      	uxtb	r3, r3
 8017de8:	f1c3 0307 	rsb	r3, r3, #7
 8017dec:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 8017dee:	69bb      	ldr	r3, [r7, #24]
 8017df0:	3301      	adds	r3, #1
 8017df2:	2b00      	cmp	r3, #0
 8017df4:	da00      	bge.n	8017df8 <payload_integration+0x96>
 8017df6:	3307      	adds	r3, #7
 8017df8:	10db      	asrs	r3, r3, #3
 8017dfa:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 8017dfc:	7dbb      	ldrb	r3, [r7, #22]
 8017dfe:	68ba      	ldr	r2, [r7, #8]
 8017e00:	4413      	add	r3, r2
 8017e02:	781b      	ldrb	r3, [r3, #0]
 8017e04:	461a      	mov	r2, r3
 8017e06:	7dfb      	ldrb	r3, [r7, #23]
 8017e08:	fa42 f303 	asr.w	r3, r2, r3
 8017e0c:	b2db      	uxtb	r3, r3
 8017e0e:	f003 0301 	and.w	r3, r3, #1
 8017e12:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 8017e14:	7ffa      	ldrb	r2, [r7, #31]
 8017e16:	7cfb      	ldrb	r3, [r7, #19]
 8017e18:	4053      	eors	r3, r2
 8017e1a:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 8017e1c:	7d3b      	ldrb	r3, [r7, #20]
 8017e1e:	68fa      	ldr	r2, [r7, #12]
 8017e20:	4413      	add	r3, r2
 8017e22:	781b      	ldrb	r3, [r3, #0]
 8017e24:	b25a      	sxtb	r2, r3
 8017e26:	7ff9      	ldrb	r1, [r7, #31]
 8017e28:	7d7b      	ldrb	r3, [r7, #21]
 8017e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8017e2e:	b25b      	sxtb	r3, r3
 8017e30:	4313      	orrs	r3, r2
 8017e32:	b259      	sxtb	r1, r3
 8017e34:	7d3b      	ldrb	r3, [r7, #20]
 8017e36:	68fa      	ldr	r2, [r7, #12]
 8017e38:	4413      	add	r3, r2
 8017e3a:	b2ca      	uxtb	r2, r1
 8017e3c:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 8017e3e:	69bb      	ldr	r3, [r7, #24]
 8017e40:	3301      	adds	r3, #1
 8017e42:	61bb      	str	r3, [r7, #24]
 8017e44:	79fb      	ldrb	r3, [r7, #7]
 8017e46:	00db      	lsls	r3, r3, #3
 8017e48:	69ba      	ldr	r2, [r7, #24]
 8017e4a:	429a      	cmp	r2, r3
 8017e4c:	dbb0      	blt.n	8017db0 <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 8017e4e:	7ffb      	ldrb	r3, [r7, #31]
 8017e50:	01db      	lsls	r3, r3, #7
 8017e52:	b25a      	sxtb	r2, r3
 8017e54:	7ffb      	ldrb	r3, [r7, #31]
 8017e56:	019b      	lsls	r3, r3, #6
 8017e58:	b25b      	sxtb	r3, r3
 8017e5a:	4313      	orrs	r3, r2
 8017e5c:	b25b      	sxtb	r3, r3
 8017e5e:	7ffa      	ldrb	r2, [r7, #31]
 8017e60:	2a00      	cmp	r2, #0
 8017e62:	d101      	bne.n	8017e68 <payload_integration+0x106>
 8017e64:	2220      	movs	r2, #32
 8017e66:	e000      	b.n	8017e6a <payload_integration+0x108>
 8017e68:	2200      	movs	r2, #0
 8017e6a:	4313      	orrs	r3, r2
 8017e6c:	b259      	sxtb	r1, r3
 8017e6e:	79fb      	ldrb	r3, [r7, #7]
 8017e70:	68fa      	ldr	r2, [r7, #12]
 8017e72:	4413      	add	r3, r2
 8017e74:	b2ca      	uxtb	r2, r1
 8017e76:	701a      	strb	r2, [r3, #0]
}
 8017e78:	bf00      	nop
 8017e7a:	3724      	adds	r7, #36	; 0x24
 8017e7c:	46bd      	mov	sp, r7
 8017e7e:	bc80      	pop	{r7}
 8017e80:	4770      	bx	lr
	...

08017e84 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 8017e84:	b580      	push	{r7, lr}
 8017e86:	b084      	sub	sp, #16
 8017e88:	af00      	add	r7, sp, #0
 8017e8a:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 8017e8c:	687b      	ldr	r3, [r7, #4]
 8017e8e:	2b00      	cmp	r3, #0
 8017e90:	d002      	beq.n	8017e98 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 8017e92:	4a1c      	ldr	r2, [pc, #112]	; (8017f04 <SUBGRF_Init+0x80>)
 8017e94:	687b      	ldr	r3, [r7, #4]
 8017e96:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8017e98:	2002      	movs	r0, #2
 8017e9a:	f001 f83d 	bl	8018f18 <Radio_SMPS_Set>

    RADIO_INIT();
 8017e9e:	f7e9 feab 	bl	8001bf8 <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 8017ea2:	4b19      	ldr	r3, [pc, #100]	; (8017f08 <SUBGRF_Init+0x84>)
 8017ea4:	2200      	movs	r2, #0
 8017ea6:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 8017ea8:	2000      	movs	r0, #0
 8017eaa:	f000 f97d 	bl	80181a8 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 8017eae:	f7ea fe3d 	bl	8002b2c <RBI_IsTCXO>
 8017eb2:	4603      	mov	r3, r0
 8017eb4:	2b01      	cmp	r3, #1
 8017eb6:	d112      	bne.n	8017ede <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 8017eb8:	f7ea fe31 	bl	8002b1e <RBI_GetWakeUpTime>
 8017ebc:	4603      	mov	r3, r0
 8017ebe:	019b      	lsls	r3, r3, #6
 8017ec0:	4619      	mov	r1, r3
 8017ec2:	2001      	movs	r0, #1
 8017ec4:	f000 fb9e 	bl	8018604 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8017ec8:	2100      	movs	r1, #0
 8017eca:	f640 1011 	movw	r0, #2321	; 0x911
 8017ece:	f000 feb3 	bl	8018c38 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 8017ed2:	237f      	movs	r3, #127	; 0x7f
 8017ed4:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 8017ed6:	7b38      	ldrb	r0, [r7, #12]
 8017ed8:	f000 faa4 	bl	8018424 <SUBGRF_Calibrate>
 8017edc:	e009      	b.n	8017ef2 <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8017ede:	2120      	movs	r1, #32
 8017ee0:	f640 1011 	movw	r0, #2321	; 0x911
 8017ee4:	f000 fea8 	bl	8018c38 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8017ee8:	2120      	movs	r1, #32
 8017eea:	f640 1012 	movw	r0, #2322	; 0x912
 8017eee:	f000 fea3 	bl	8018c38 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 8017ef2:	f7ea fd73 	bl	80029dc <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 8017ef6:	4b05      	ldr	r3, [pc, #20]	; (8017f0c <SUBGRF_Init+0x88>)
 8017ef8:	2201      	movs	r2, #1
 8017efa:	701a      	strb	r2, [r3, #0]
}
 8017efc:	bf00      	nop
 8017efe:	3710      	adds	r7, #16
 8017f00:	46bd      	mov	sp, r7
 8017f02:	bd80      	pop	{r7, pc}
 8017f04:	20001268 	.word	0x20001268
 8017f08:	20001264 	.word	0x20001264
 8017f0c:	2000125c 	.word	0x2000125c

08017f10 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 8017f10:	b480      	push	{r7}
 8017f12:	af00      	add	r7, sp, #0
    return OperatingMode;
 8017f14:	4b02      	ldr	r3, [pc, #8]	; (8017f20 <SUBGRF_GetOperatingMode+0x10>)
 8017f16:	781b      	ldrb	r3, [r3, #0]
}
 8017f18:	4618      	mov	r0, r3
 8017f1a:	46bd      	mov	sp, r7
 8017f1c:	bc80      	pop	{r7}
 8017f1e:	4770      	bx	lr
 8017f20:	2000125c 	.word	0x2000125c

08017f24 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 8017f24:	b580      	push	{r7, lr}
 8017f26:	b082      	sub	sp, #8
 8017f28:	af00      	add	r7, sp, #0
 8017f2a:	6078      	str	r0, [r7, #4]
 8017f2c:	460b      	mov	r3, r1
 8017f2e:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8017f30:	78fb      	ldrb	r3, [r7, #3]
 8017f32:	461a      	mov	r2, r3
 8017f34:	6879      	ldr	r1, [r7, #4]
 8017f36:	2000      	movs	r0, #0
 8017f38:	f000 fece 	bl	8018cd8 <SUBGRF_WriteBuffer>
}
 8017f3c:	bf00      	nop
 8017f3e:	3708      	adds	r7, #8
 8017f40:	46bd      	mov	sp, r7
 8017f42:	bd80      	pop	{r7, pc}

08017f44 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 8017f44:	b580      	push	{r7, lr}
 8017f46:	b086      	sub	sp, #24
 8017f48:	af00      	add	r7, sp, #0
 8017f4a:	60f8      	str	r0, [r7, #12]
 8017f4c:	60b9      	str	r1, [r7, #8]
 8017f4e:	4613      	mov	r3, r2
 8017f50:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 8017f52:	2300      	movs	r3, #0
 8017f54:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 8017f56:	f107 0317 	add.w	r3, r7, #23
 8017f5a:	4619      	mov	r1, r3
 8017f5c:	68b8      	ldr	r0, [r7, #8]
 8017f5e:	f000 fde9 	bl	8018b34 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 8017f62:	68bb      	ldr	r3, [r7, #8]
 8017f64:	781b      	ldrb	r3, [r3, #0]
 8017f66:	79fa      	ldrb	r2, [r7, #7]
 8017f68:	429a      	cmp	r2, r3
 8017f6a:	d201      	bcs.n	8017f70 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 8017f6c:	2301      	movs	r3, #1
 8017f6e:	e007      	b.n	8017f80 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 8017f70:	7df8      	ldrb	r0, [r7, #23]
 8017f72:	68bb      	ldr	r3, [r7, #8]
 8017f74:	781b      	ldrb	r3, [r3, #0]
 8017f76:	461a      	mov	r2, r3
 8017f78:	68f9      	ldr	r1, [r7, #12]
 8017f7a:	f000 fec3 	bl	8018d04 <SUBGRF_ReadBuffer>
    return 0;
 8017f7e:	2300      	movs	r3, #0
}
 8017f80:	4618      	mov	r0, r3
 8017f82:	3718      	adds	r7, #24
 8017f84:	46bd      	mov	sp, r7
 8017f86:	bd80      	pop	{r7, pc}

08017f88 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 8017f88:	b580      	push	{r7, lr}
 8017f8a:	b084      	sub	sp, #16
 8017f8c:	af00      	add	r7, sp, #0
 8017f8e:	60f8      	str	r0, [r7, #12]
 8017f90:	460b      	mov	r3, r1
 8017f92:	607a      	str	r2, [r7, #4]
 8017f94:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 8017f96:	7afb      	ldrb	r3, [r7, #11]
 8017f98:	4619      	mov	r1, r3
 8017f9a:	68f8      	ldr	r0, [r7, #12]
 8017f9c:	f7ff ffc2 	bl	8017f24 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 8017fa0:	6878      	ldr	r0, [r7, #4]
 8017fa2:	f000 f91f 	bl	80181e4 <SUBGRF_SetTx>
}
 8017fa6:	bf00      	nop
 8017fa8:	3710      	adds	r7, #16
 8017faa:	46bd      	mov	sp, r7
 8017fac:	bd80      	pop	{r7, pc}

08017fae <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 8017fae:	b580      	push	{r7, lr}
 8017fb0:	b082      	sub	sp, #8
 8017fb2:	af00      	add	r7, sp, #0
 8017fb4:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 8017fb6:	2208      	movs	r2, #8
 8017fb8:	6879      	ldr	r1, [r7, #4]
 8017fba:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 8017fbe:	f000 fe63 	bl	8018c88 <SUBGRF_WriteRegisters>
    return 0;
 8017fc2:	2300      	movs	r3, #0
}
 8017fc4:	4618      	mov	r0, r3
 8017fc6:	3708      	adds	r7, #8
 8017fc8:	46bd      	mov	sp, r7
 8017fca:	bd80      	pop	{r7, pc}

08017fcc <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 8017fcc:	b580      	push	{r7, lr}
 8017fce:	b084      	sub	sp, #16
 8017fd0:	af00      	add	r7, sp, #0
 8017fd2:	4603      	mov	r3, r0
 8017fd4:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8017fd6:	88fb      	ldrh	r3, [r7, #6]
 8017fd8:	0a1b      	lsrs	r3, r3, #8
 8017fda:	b29b      	uxth	r3, r3
 8017fdc:	b2db      	uxtb	r3, r3
 8017fde:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8017fe0:	88fb      	ldrh	r3, [r7, #6]
 8017fe2:	b2db      	uxtb	r3, r3
 8017fe4:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8017fe6:	f000 fb93 	bl	8018710 <SUBGRF_GetPacketType>
 8017fea:	4603      	mov	r3, r0
 8017fec:	2b00      	cmp	r3, #0
 8017fee:	d108      	bne.n	8018002 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8017ff0:	f107 030c 	add.w	r3, r7, #12
 8017ff4:	2202      	movs	r2, #2
 8017ff6:	4619      	mov	r1, r3
 8017ff8:	f240 60bc 	movw	r0, #1724	; 0x6bc
 8017ffc:	f000 fe44 	bl	8018c88 <SUBGRF_WriteRegisters>
            break;
 8018000:	e000      	b.n	8018004 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 8018002:	bf00      	nop
    }
}
 8018004:	bf00      	nop
 8018006:	3710      	adds	r7, #16
 8018008:	46bd      	mov	sp, r7
 801800a:	bd80      	pop	{r7, pc}

0801800c <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801800c:	b580      	push	{r7, lr}
 801800e:	b084      	sub	sp, #16
 8018010:	af00      	add	r7, sp, #0
 8018012:	4603      	mov	r3, r0
 8018014:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 8018016:	88fb      	ldrh	r3, [r7, #6]
 8018018:	0a1b      	lsrs	r3, r3, #8
 801801a:	b29b      	uxth	r3, r3
 801801c:	b2db      	uxtb	r3, r3
 801801e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8018020:	88fb      	ldrh	r3, [r7, #6]
 8018022:	b2db      	uxtb	r3, r3
 8018024:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8018026:	f000 fb73 	bl	8018710 <SUBGRF_GetPacketType>
 801802a:	4603      	mov	r3, r0
 801802c:	2b00      	cmp	r3, #0
 801802e:	d108      	bne.n	8018042 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8018030:	f107 030c 	add.w	r3, r7, #12
 8018034:	2202      	movs	r2, #2
 8018036:	4619      	mov	r1, r3
 8018038:	f240 60be 	movw	r0, #1726	; 0x6be
 801803c:	f000 fe24 	bl	8018c88 <SUBGRF_WriteRegisters>
            break;
 8018040:	e000      	b.n	8018044 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 8018042:	bf00      	nop
    }
}
 8018044:	bf00      	nop
 8018046:	3710      	adds	r7, #16
 8018048:	46bd      	mov	sp, r7
 801804a:	bd80      	pop	{r7, pc}

0801804c <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801804c:	b580      	push	{r7, lr}
 801804e:	b084      	sub	sp, #16
 8018050:	af00      	add	r7, sp, #0
 8018052:	4603      	mov	r3, r0
 8018054:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 8018056:	2300      	movs	r3, #0
 8018058:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801805a:	f000 fb59 	bl	8018710 <SUBGRF_GetPacketType>
 801805e:	4603      	mov	r3, r0
 8018060:	2b00      	cmp	r3, #0
 8018062:	d121      	bne.n	80180a8 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8018064:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8018068:	f000 fdfa 	bl	8018c60 <SUBGRF_ReadRegister>
 801806c:	4603      	mov	r3, r0
 801806e:	f023 0301 	bic.w	r3, r3, #1
 8018072:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8018074:	88fb      	ldrh	r3, [r7, #6]
 8018076:	0a1b      	lsrs	r3, r3, #8
 8018078:	b29b      	uxth	r3, r3
 801807a:	b25b      	sxtb	r3, r3
 801807c:	f003 0301 	and.w	r3, r3, #1
 8018080:	b25a      	sxtb	r2, r3
 8018082:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018086:	4313      	orrs	r3, r2
 8018088:	b25b      	sxtb	r3, r3
 801808a:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801808c:	7bfb      	ldrb	r3, [r7, #15]
 801808e:	4619      	mov	r1, r3
 8018090:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8018094:	f000 fdd0 	bl	8018c38 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 8018098:	88fb      	ldrh	r3, [r7, #6]
 801809a:	b2db      	uxtb	r3, r3
 801809c:	4619      	mov	r1, r3
 801809e:	f240 60b9 	movw	r0, #1721	; 0x6b9
 80180a2:	f000 fdc9 	bl	8018c38 <SUBGRF_WriteRegister>
            break;
 80180a6:	e000      	b.n	80180aa <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 80180a8:	bf00      	nop
    }
}
 80180aa:	bf00      	nop
 80180ac:	3710      	adds	r7, #16
 80180ae:	46bd      	mov	sp, r7
 80180b0:	bd80      	pop	{r7, pc}

080180b2 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 80180b2:	b580      	push	{r7, lr}
 80180b4:	b082      	sub	sp, #8
 80180b6:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 80180b8:	2300      	movs	r3, #0
 80180ba:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 80180bc:	2300      	movs	r3, #0
 80180be:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 80180c0:	2300      	movs	r3, #0
 80180c2:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 80180c4:	f640 00e2 	movw	r0, #2274	; 0x8e2
 80180c8:	f000 fdca 	bl	8018c60 <SUBGRF_ReadRegister>
 80180cc:	4603      	mov	r3, r0
 80180ce:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 80180d0:	79fb      	ldrb	r3, [r7, #7]
 80180d2:	f023 0301 	bic.w	r3, r3, #1
 80180d6:	b2db      	uxtb	r3, r3
 80180d8:	4619      	mov	r1, r3
 80180da:	f640 00e2 	movw	r0, #2274	; 0x8e2
 80180de:	f000 fdab 	bl	8018c38 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 80180e2:	f640 00e5 	movw	r0, #2277	; 0x8e5
 80180e6:	f000 fdbb 	bl	8018c60 <SUBGRF_ReadRegister>
 80180ea:	4603      	mov	r3, r0
 80180ec:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 80180ee:	79bb      	ldrb	r3, [r7, #6]
 80180f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80180f4:	b2db      	uxtb	r3, r3
 80180f6:	4619      	mov	r1, r3
 80180f8:	f640 00e5 	movw	r0, #2277	; 0x8e5
 80180fc:	f000 fd9c 	bl	8018c38 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8018100:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8018104:	f000 f890 	bl	8018228 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8018108:	463b      	mov	r3, r7
 801810a:	2204      	movs	r2, #4
 801810c:	4619      	mov	r1, r3
 801810e:	f640 0019 	movw	r0, #2073	; 0x819
 8018112:	f000 fdcd 	bl	8018cb0 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 8018116:	2000      	movs	r0, #0
 8018118:	f000 f846 	bl	80181a8 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801811c:	79fb      	ldrb	r3, [r7, #7]
 801811e:	4619      	mov	r1, r3
 8018120:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8018124:	f000 fd88 	bl	8018c38 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8018128:	79bb      	ldrb	r3, [r7, #6]
 801812a:	4619      	mov	r1, r3
 801812c:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8018130:	f000 fd82 	bl	8018c38 <SUBGRF_WriteRegister>

    return number;
 8018134:	683b      	ldr	r3, [r7, #0]
}
 8018136:	4618      	mov	r0, r3
 8018138:	3708      	adds	r7, #8
 801813a:	46bd      	mov	sp, r7
 801813c:	bd80      	pop	{r7, pc}
	...

08018140 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 8018140:	b580      	push	{r7, lr}
 8018142:	b084      	sub	sp, #16
 8018144:	af00      	add	r7, sp, #0
 8018146:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8018148:	2000      	movs	r0, #0
 801814a:	f7ea fc85 	bl	8002a58 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801814e:	2002      	movs	r0, #2
 8018150:	f000 fee2 	bl	8018f18 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8018154:	793b      	ldrb	r3, [r7, #4]
 8018156:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801815a:	b2db      	uxtb	r3, r3
 801815c:	009b      	lsls	r3, r3, #2
 801815e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8018160:	793b      	ldrb	r3, [r7, #4]
 8018162:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8018166:	b2db      	uxtb	r3, r3
 8018168:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801816a:	b25b      	sxtb	r3, r3
 801816c:	4313      	orrs	r3, r2
 801816e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 8018170:	793b      	ldrb	r3, [r7, #4]
 8018172:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8018176:	b2db      	uxtb	r3, r3
 8018178:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801817a:	4313      	orrs	r3, r2
 801817c:	b25b      	sxtb	r3, r3
 801817e:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8018180:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 8018182:	f107 020f 	add.w	r2, r7, #15
 8018186:	2301      	movs	r3, #1
 8018188:	2184      	movs	r1, #132	; 0x84
 801818a:	4805      	ldr	r0, [pc, #20]	; (80181a0 <SUBGRF_SetSleep+0x60>)
 801818c:	f7ee fe10 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 8018190:	4b04      	ldr	r3, [pc, #16]	; (80181a4 <SUBGRF_SetSleep+0x64>)
 8018192:	2200      	movs	r2, #0
 8018194:	701a      	strb	r2, [r3, #0]
}
 8018196:	bf00      	nop
 8018198:	3710      	adds	r7, #16
 801819a:	46bd      	mov	sp, r7
 801819c:	bd80      	pop	{r7, pc}
 801819e:	bf00      	nop
 80181a0:	200016e4 	.word	0x200016e4
 80181a4:	2000125c 	.word	0x2000125c

080181a8 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 80181a8:	b580      	push	{r7, lr}
 80181aa:	b082      	sub	sp, #8
 80181ac:	af00      	add	r7, sp, #0
 80181ae:	4603      	mov	r3, r0
 80181b0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 80181b2:	1dfa      	adds	r2, r7, #7
 80181b4:	2301      	movs	r3, #1
 80181b6:	2180      	movs	r1, #128	; 0x80
 80181b8:	4808      	ldr	r0, [pc, #32]	; (80181dc <SUBGRF_SetStandby+0x34>)
 80181ba:	f7ee fdf9 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 80181be:	79fb      	ldrb	r3, [r7, #7]
 80181c0:	2b00      	cmp	r3, #0
 80181c2:	d103      	bne.n	80181cc <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 80181c4:	4b06      	ldr	r3, [pc, #24]	; (80181e0 <SUBGRF_SetStandby+0x38>)
 80181c6:	2201      	movs	r2, #1
 80181c8:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 80181ca:	e002      	b.n	80181d2 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 80181cc:	4b04      	ldr	r3, [pc, #16]	; (80181e0 <SUBGRF_SetStandby+0x38>)
 80181ce:	2202      	movs	r2, #2
 80181d0:	701a      	strb	r2, [r3, #0]
}
 80181d2:	bf00      	nop
 80181d4:	3708      	adds	r7, #8
 80181d6:	46bd      	mov	sp, r7
 80181d8:	bd80      	pop	{r7, pc}
 80181da:	bf00      	nop
 80181dc:	200016e4 	.word	0x200016e4
 80181e0:	2000125c 	.word	0x2000125c

080181e4 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 80181e4:	b580      	push	{r7, lr}
 80181e6:	b084      	sub	sp, #16
 80181e8:	af00      	add	r7, sp, #0
 80181ea:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 80181ec:	4b0c      	ldr	r3, [pc, #48]	; (8018220 <SUBGRF_SetTx+0x3c>)
 80181ee:	2204      	movs	r2, #4
 80181f0:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80181f2:	687b      	ldr	r3, [r7, #4]
 80181f4:	0c1b      	lsrs	r3, r3, #16
 80181f6:	b2db      	uxtb	r3, r3
 80181f8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80181fa:	687b      	ldr	r3, [r7, #4]
 80181fc:	0a1b      	lsrs	r3, r3, #8
 80181fe:	b2db      	uxtb	r3, r3
 8018200:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8018202:	687b      	ldr	r3, [r7, #4]
 8018204:	b2db      	uxtb	r3, r3
 8018206:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8018208:	f107 020c 	add.w	r2, r7, #12
 801820c:	2303      	movs	r3, #3
 801820e:	2183      	movs	r1, #131	; 0x83
 8018210:	4804      	ldr	r0, [pc, #16]	; (8018224 <SUBGRF_SetTx+0x40>)
 8018212:	f7ee fdcd 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
}
 8018216:	bf00      	nop
 8018218:	3710      	adds	r7, #16
 801821a:	46bd      	mov	sp, r7
 801821c:	bd80      	pop	{r7, pc}
 801821e:	bf00      	nop
 8018220:	2000125c 	.word	0x2000125c
 8018224:	200016e4 	.word	0x200016e4

08018228 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 8018228:	b580      	push	{r7, lr}
 801822a:	b084      	sub	sp, #16
 801822c:	af00      	add	r7, sp, #0
 801822e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8018230:	4b0c      	ldr	r3, [pc, #48]	; (8018264 <SUBGRF_SetRx+0x3c>)
 8018232:	2205      	movs	r2, #5
 8018234:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8018236:	687b      	ldr	r3, [r7, #4]
 8018238:	0c1b      	lsrs	r3, r3, #16
 801823a:	b2db      	uxtb	r3, r3
 801823c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801823e:	687b      	ldr	r3, [r7, #4]
 8018240:	0a1b      	lsrs	r3, r3, #8
 8018242:	b2db      	uxtb	r3, r3
 8018244:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8018246:	687b      	ldr	r3, [r7, #4]
 8018248:	b2db      	uxtb	r3, r3
 801824a:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801824c:	f107 020c 	add.w	r2, r7, #12
 8018250:	2303      	movs	r3, #3
 8018252:	2182      	movs	r1, #130	; 0x82
 8018254:	4804      	ldr	r0, [pc, #16]	; (8018268 <SUBGRF_SetRx+0x40>)
 8018256:	f7ee fdab 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
}
 801825a:	bf00      	nop
 801825c:	3710      	adds	r7, #16
 801825e:	46bd      	mov	sp, r7
 8018260:	bd80      	pop	{r7, pc}
 8018262:	bf00      	nop
 8018264:	2000125c 	.word	0x2000125c
 8018268:	200016e4 	.word	0x200016e4

0801826c <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801826c:	b580      	push	{r7, lr}
 801826e:	b084      	sub	sp, #16
 8018270:	af00      	add	r7, sp, #0
 8018272:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8018274:	4b0e      	ldr	r3, [pc, #56]	; (80182b0 <SUBGRF_SetRxBoosted+0x44>)
 8018276:	2205      	movs	r2, #5
 8018278:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801827a:	2197      	movs	r1, #151	; 0x97
 801827c:	f640 00ac 	movw	r0, #2220	; 0x8ac
 8018280:	f000 fcda 	bl	8018c38 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8018284:	687b      	ldr	r3, [r7, #4]
 8018286:	0c1b      	lsrs	r3, r3, #16
 8018288:	b2db      	uxtb	r3, r3
 801828a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801828c:	687b      	ldr	r3, [r7, #4]
 801828e:	0a1b      	lsrs	r3, r3, #8
 8018290:	b2db      	uxtb	r3, r3
 8018292:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8018294:	687b      	ldr	r3, [r7, #4]
 8018296:	b2db      	uxtb	r3, r3
 8018298:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801829a:	f107 020c 	add.w	r2, r7, #12
 801829e:	2303      	movs	r3, #3
 80182a0:	2182      	movs	r1, #130	; 0x82
 80182a2:	4804      	ldr	r0, [pc, #16]	; (80182b4 <SUBGRF_SetRxBoosted+0x48>)
 80182a4:	f7ee fd84 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
}
 80182a8:	bf00      	nop
 80182aa:	3710      	adds	r7, #16
 80182ac:	46bd      	mov	sp, r7
 80182ae:	bd80      	pop	{r7, pc}
 80182b0:	2000125c 	.word	0x2000125c
 80182b4:	200016e4 	.word	0x200016e4

080182b8 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 80182b8:	b580      	push	{r7, lr}
 80182ba:	b084      	sub	sp, #16
 80182bc:	af00      	add	r7, sp, #0
 80182be:	6078      	str	r0, [r7, #4]
 80182c0:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 80182c2:	687b      	ldr	r3, [r7, #4]
 80182c4:	0c1b      	lsrs	r3, r3, #16
 80182c6:	b2db      	uxtb	r3, r3
 80182c8:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 80182ca:	687b      	ldr	r3, [r7, #4]
 80182cc:	0a1b      	lsrs	r3, r3, #8
 80182ce:	b2db      	uxtb	r3, r3
 80182d0:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 80182d2:	687b      	ldr	r3, [r7, #4]
 80182d4:	b2db      	uxtb	r3, r3
 80182d6:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 80182d8:	683b      	ldr	r3, [r7, #0]
 80182da:	0c1b      	lsrs	r3, r3, #16
 80182dc:	b2db      	uxtb	r3, r3
 80182de:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 80182e0:	683b      	ldr	r3, [r7, #0]
 80182e2:	0a1b      	lsrs	r3, r3, #8
 80182e4:	b2db      	uxtb	r3, r3
 80182e6:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 80182e8:	683b      	ldr	r3, [r7, #0]
 80182ea:	b2db      	uxtb	r3, r3
 80182ec:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 80182ee:	f107 0208 	add.w	r2, r7, #8
 80182f2:	2306      	movs	r3, #6
 80182f4:	2194      	movs	r1, #148	; 0x94
 80182f6:	4805      	ldr	r0, [pc, #20]	; (801830c <SUBGRF_SetRxDutyCycle+0x54>)
 80182f8:	f7ee fd5a 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 80182fc:	4b04      	ldr	r3, [pc, #16]	; (8018310 <SUBGRF_SetRxDutyCycle+0x58>)
 80182fe:	2206      	movs	r2, #6
 8018300:	701a      	strb	r2, [r3, #0]
}
 8018302:	bf00      	nop
 8018304:	3710      	adds	r7, #16
 8018306:	46bd      	mov	sp, r7
 8018308:	bd80      	pop	{r7, pc}
 801830a:	bf00      	nop
 801830c:	200016e4 	.word	0x200016e4
 8018310:	2000125c 	.word	0x2000125c

08018314 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 8018314:	b580      	push	{r7, lr}
 8018316:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 8018318:	2300      	movs	r3, #0
 801831a:	2200      	movs	r2, #0
 801831c:	21c5      	movs	r1, #197	; 0xc5
 801831e:	4804      	ldr	r0, [pc, #16]	; (8018330 <SUBGRF_SetCad+0x1c>)
 8018320:	f7ee fd46 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 8018324:	4b03      	ldr	r3, [pc, #12]	; (8018334 <SUBGRF_SetCad+0x20>)
 8018326:	2207      	movs	r2, #7
 8018328:	701a      	strb	r2, [r3, #0]
}
 801832a:	bf00      	nop
 801832c:	bd80      	pop	{r7, pc}
 801832e:	bf00      	nop
 8018330:	200016e4 	.word	0x200016e4
 8018334:	2000125c 	.word	0x2000125c

08018338 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 8018338:	b580      	push	{r7, lr}
 801833a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801833c:	2300      	movs	r3, #0
 801833e:	2200      	movs	r2, #0
 8018340:	21d1      	movs	r1, #209	; 0xd1
 8018342:	4802      	ldr	r0, [pc, #8]	; (801834c <SUBGRF_SetTxContinuousWave+0x14>)
 8018344:	f7ee fd34 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
}
 8018348:	bf00      	nop
 801834a:	bd80      	pop	{r7, pc}
 801834c:	200016e4 	.word	0x200016e4

08018350 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 8018350:	b580      	push	{r7, lr}
 8018352:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8018354:	2300      	movs	r3, #0
 8018356:	2200      	movs	r2, #0
 8018358:	21d2      	movs	r1, #210	; 0xd2
 801835a:	4802      	ldr	r0, [pc, #8]	; (8018364 <SUBGRF_SetTxInfinitePreamble+0x14>)
 801835c:	f7ee fd28 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
}
 8018360:	bf00      	nop
 8018362:	bd80      	pop	{r7, pc}
 8018364:	200016e4 	.word	0x200016e4

08018368 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 8018368:	b580      	push	{r7, lr}
 801836a:	b082      	sub	sp, #8
 801836c:	af00      	add	r7, sp, #0
 801836e:	4603      	mov	r3, r0
 8018370:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8018372:	1dfa      	adds	r2, r7, #7
 8018374:	2301      	movs	r3, #1
 8018376:	219f      	movs	r1, #159	; 0x9f
 8018378:	4803      	ldr	r0, [pc, #12]	; (8018388 <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 801837a:	f7ee fd19 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
}
 801837e:	bf00      	nop
 8018380:	3708      	adds	r7, #8
 8018382:	46bd      	mov	sp, r7
 8018384:	bd80      	pop	{r7, pc}
 8018386:	bf00      	nop
 8018388:	200016e4 	.word	0x200016e4

0801838c <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801838c:	b580      	push	{r7, lr}
 801838e:	b084      	sub	sp, #16
 8018390:	af00      	add	r7, sp, #0
 8018392:	4603      	mov	r3, r0
 8018394:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 8018396:	1dfa      	adds	r2, r7, #7
 8018398:	2301      	movs	r3, #1
 801839a:	21a0      	movs	r1, #160	; 0xa0
 801839c:	4813      	ldr	r0, [pc, #76]	; (80183ec <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 801839e:	f7ee fd07 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 80183a2:	79fb      	ldrb	r3, [r7, #7]
 80183a4:	2b3f      	cmp	r3, #63	; 0x3f
 80183a6:	d91c      	bls.n	80183e2 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 80183a8:	79fb      	ldrb	r3, [r7, #7]
 80183aa:	085b      	lsrs	r3, r3, #1
 80183ac:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 80183ae:	2300      	movs	r3, #0
 80183b0:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 80183b2:	2300      	movs	r3, #0
 80183b4:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 80183b6:	e005      	b.n	80183c4 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 80183b8:	7bfb      	ldrb	r3, [r7, #15]
 80183ba:	089b      	lsrs	r3, r3, #2
 80183bc:	73fb      	strb	r3, [r7, #15]
            exp++;
 80183be:	7bbb      	ldrb	r3, [r7, #14]
 80183c0:	3301      	adds	r3, #1
 80183c2:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 80183c4:	7bfb      	ldrb	r3, [r7, #15]
 80183c6:	2b1f      	cmp	r3, #31
 80183c8:	d8f6      	bhi.n	80183b8 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 80183ca:	7bfb      	ldrb	r3, [r7, #15]
 80183cc:	00db      	lsls	r3, r3, #3
 80183ce:	b2da      	uxtb	r2, r3
 80183d0:	7bbb      	ldrb	r3, [r7, #14]
 80183d2:	4413      	add	r3, r2
 80183d4:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 80183d6:	7b7b      	ldrb	r3, [r7, #13]
 80183d8:	4619      	mov	r1, r3
 80183da:	f240 7006 	movw	r0, #1798	; 0x706
 80183de:	f000 fc2b 	bl	8018c38 <SUBGRF_WriteRegister>
    }
}
 80183e2:	bf00      	nop
 80183e4:	3710      	adds	r7, #16
 80183e6:	46bd      	mov	sp, r7
 80183e8:	bd80      	pop	{r7, pc}
 80183ea:	bf00      	nop
 80183ec:	200016e4 	.word	0x200016e4

080183f0 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 80183f0:	b580      	push	{r7, lr}
 80183f2:	b082      	sub	sp, #8
 80183f4:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 80183f6:	f7ea fba0 	bl	8002b3a <RBI_IsDCDC>
 80183fa:	4603      	mov	r3, r0
 80183fc:	2b01      	cmp	r3, #1
 80183fe:	d102      	bne.n	8018406 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 8018400:	2301      	movs	r3, #1
 8018402:	71fb      	strb	r3, [r7, #7]
 8018404:	e001      	b.n	801840a <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 8018406:	2300      	movs	r3, #0
 8018408:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801840a:	1dfa      	adds	r2, r7, #7
 801840c:	2301      	movs	r3, #1
 801840e:	2196      	movs	r1, #150	; 0x96
 8018410:	4803      	ldr	r0, [pc, #12]	; (8018420 <SUBGRF_SetRegulatorMode+0x30>)
 8018412:	f7ee fccd 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
}
 8018416:	bf00      	nop
 8018418:	3708      	adds	r7, #8
 801841a:	46bd      	mov	sp, r7
 801841c:	bd80      	pop	{r7, pc}
 801841e:	bf00      	nop
 8018420:	200016e4 	.word	0x200016e4

08018424 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 8018424:	b580      	push	{r7, lr}
 8018426:	b084      	sub	sp, #16
 8018428:	af00      	add	r7, sp, #0
 801842a:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801842c:	793b      	ldrb	r3, [r7, #4]
 801842e:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8018432:	b2db      	uxtb	r3, r3
 8018434:	019b      	lsls	r3, r3, #6
 8018436:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8018438:	793b      	ldrb	r3, [r7, #4]
 801843a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801843e:	b2db      	uxtb	r3, r3
 8018440:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8018442:	b25b      	sxtb	r3, r3
 8018444:	4313      	orrs	r3, r2
 8018446:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8018448:	793b      	ldrb	r3, [r7, #4]
 801844a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801844e:	b2db      	uxtb	r3, r3
 8018450:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8018452:	b25b      	sxtb	r3, r3
 8018454:	4313      	orrs	r3, r2
 8018456:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8018458:	793b      	ldrb	r3, [r7, #4]
 801845a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801845e:	b2db      	uxtb	r3, r3
 8018460:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8018462:	b25b      	sxtb	r3, r3
 8018464:	4313      	orrs	r3, r2
 8018466:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8018468:	793b      	ldrb	r3, [r7, #4]
 801846a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801846e:	b2db      	uxtb	r3, r3
 8018470:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8018472:	b25b      	sxtb	r3, r3
 8018474:	4313      	orrs	r3, r2
 8018476:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8018478:	793b      	ldrb	r3, [r7, #4]
 801847a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801847e:	b2db      	uxtb	r3, r3
 8018480:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8018482:	b25b      	sxtb	r3, r3
 8018484:	4313      	orrs	r3, r2
 8018486:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8018488:	793b      	ldrb	r3, [r7, #4]
 801848a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801848e:	b2db      	uxtb	r3, r3
 8018490:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8018492:	4313      	orrs	r3, r2
 8018494:	b25b      	sxtb	r3, r3
 8018496:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8018498:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801849a:	f107 020f 	add.w	r2, r7, #15
 801849e:	2301      	movs	r3, #1
 80184a0:	2189      	movs	r1, #137	; 0x89
 80184a2:	4803      	ldr	r0, [pc, #12]	; (80184b0 <SUBGRF_Calibrate+0x8c>)
 80184a4:	f7ee fc84 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
}
 80184a8:	bf00      	nop
 80184aa:	3710      	adds	r7, #16
 80184ac:	46bd      	mov	sp, r7
 80184ae:	bd80      	pop	{r7, pc}
 80184b0:	200016e4 	.word	0x200016e4

080184b4 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 80184b4:	b580      	push	{r7, lr}
 80184b6:	b084      	sub	sp, #16
 80184b8:	af00      	add	r7, sp, #0
 80184ba:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 80184bc:	687b      	ldr	r3, [r7, #4]
 80184be:	4a1b      	ldr	r2, [pc, #108]	; (801852c <SUBGRF_CalibrateImage+0x78>)
 80184c0:	4293      	cmp	r3, r2
 80184c2:	d904      	bls.n	80184ce <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 80184c4:	23e1      	movs	r3, #225	; 0xe1
 80184c6:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 80184c8:	23e9      	movs	r3, #233	; 0xe9
 80184ca:	737b      	strb	r3, [r7, #13]
 80184cc:	e022      	b.n	8018514 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 80184ce:	687b      	ldr	r3, [r7, #4]
 80184d0:	4a17      	ldr	r2, [pc, #92]	; (8018530 <SUBGRF_CalibrateImage+0x7c>)
 80184d2:	4293      	cmp	r3, r2
 80184d4:	d904      	bls.n	80184e0 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 80184d6:	23d7      	movs	r3, #215	; 0xd7
 80184d8:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 80184da:	23db      	movs	r3, #219	; 0xdb
 80184dc:	737b      	strb	r3, [r7, #13]
 80184de:	e019      	b.n	8018514 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 80184e0:	687b      	ldr	r3, [r7, #4]
 80184e2:	4a14      	ldr	r2, [pc, #80]	; (8018534 <SUBGRF_CalibrateImage+0x80>)
 80184e4:	4293      	cmp	r3, r2
 80184e6:	d904      	bls.n	80184f2 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 80184e8:	23c1      	movs	r3, #193	; 0xc1
 80184ea:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 80184ec:	23c5      	movs	r3, #197	; 0xc5
 80184ee:	737b      	strb	r3, [r7, #13]
 80184f0:	e010      	b.n	8018514 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 80184f2:	687b      	ldr	r3, [r7, #4]
 80184f4:	4a10      	ldr	r2, [pc, #64]	; (8018538 <SUBGRF_CalibrateImage+0x84>)
 80184f6:	4293      	cmp	r3, r2
 80184f8:	d904      	bls.n	8018504 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 80184fa:	2375      	movs	r3, #117	; 0x75
 80184fc:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 80184fe:	2381      	movs	r3, #129	; 0x81
 8018500:	737b      	strb	r3, [r7, #13]
 8018502:	e007      	b.n	8018514 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 8018504:	687b      	ldr	r3, [r7, #4]
 8018506:	4a0d      	ldr	r2, [pc, #52]	; (801853c <SUBGRF_CalibrateImage+0x88>)
 8018508:	4293      	cmp	r3, r2
 801850a:	d903      	bls.n	8018514 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 801850c:	236b      	movs	r3, #107	; 0x6b
 801850e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 8018510:	236f      	movs	r3, #111	; 0x6f
 8018512:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8018514:	f107 020c 	add.w	r2, r7, #12
 8018518:	2302      	movs	r3, #2
 801851a:	2198      	movs	r1, #152	; 0x98
 801851c:	4808      	ldr	r0, [pc, #32]	; (8018540 <SUBGRF_CalibrateImage+0x8c>)
 801851e:	f7ee fc47 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
}
 8018522:	bf00      	nop
 8018524:	3710      	adds	r7, #16
 8018526:	46bd      	mov	sp, r7
 8018528:	bd80      	pop	{r7, pc}
 801852a:	bf00      	nop
 801852c:	35a4e900 	.word	0x35a4e900
 8018530:	32a9f880 	.word	0x32a9f880
 8018534:	2de54480 	.word	0x2de54480
 8018538:	1b6b0b00 	.word	0x1b6b0b00
 801853c:	1954fc40 	.word	0x1954fc40
 8018540:	200016e4 	.word	0x200016e4

08018544 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8018544:	b590      	push	{r4, r7, lr}
 8018546:	b085      	sub	sp, #20
 8018548:	af00      	add	r7, sp, #0
 801854a:	4604      	mov	r4, r0
 801854c:	4608      	mov	r0, r1
 801854e:	4611      	mov	r1, r2
 8018550:	461a      	mov	r2, r3
 8018552:	4623      	mov	r3, r4
 8018554:	71fb      	strb	r3, [r7, #7]
 8018556:	4603      	mov	r3, r0
 8018558:	71bb      	strb	r3, [r7, #6]
 801855a:	460b      	mov	r3, r1
 801855c:	717b      	strb	r3, [r7, #5]
 801855e:	4613      	mov	r3, r2
 8018560:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8018562:	79fb      	ldrb	r3, [r7, #7]
 8018564:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 8018566:	79bb      	ldrb	r3, [r7, #6]
 8018568:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801856a:	797b      	ldrb	r3, [r7, #5]
 801856c:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801856e:	793b      	ldrb	r3, [r7, #4]
 8018570:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8018572:	f107 020c 	add.w	r2, r7, #12
 8018576:	2304      	movs	r3, #4
 8018578:	2195      	movs	r1, #149	; 0x95
 801857a:	4803      	ldr	r0, [pc, #12]	; (8018588 <SUBGRF_SetPaConfig+0x44>)
 801857c:	f7ee fc18 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
}
 8018580:	bf00      	nop
 8018582:	3714      	adds	r7, #20
 8018584:	46bd      	mov	sp, r7
 8018586:	bd90      	pop	{r4, r7, pc}
 8018588:	200016e4 	.word	0x200016e4

0801858c <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801858c:	b590      	push	{r4, r7, lr}
 801858e:	b085      	sub	sp, #20
 8018590:	af00      	add	r7, sp, #0
 8018592:	4604      	mov	r4, r0
 8018594:	4608      	mov	r0, r1
 8018596:	4611      	mov	r1, r2
 8018598:	461a      	mov	r2, r3
 801859a:	4623      	mov	r3, r4
 801859c:	80fb      	strh	r3, [r7, #6]
 801859e:	4603      	mov	r3, r0
 80185a0:	80bb      	strh	r3, [r7, #4]
 80185a2:	460b      	mov	r3, r1
 80185a4:	807b      	strh	r3, [r7, #2]
 80185a6:	4613      	mov	r3, r2
 80185a8:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 80185aa:	88fb      	ldrh	r3, [r7, #6]
 80185ac:	0a1b      	lsrs	r3, r3, #8
 80185ae:	b29b      	uxth	r3, r3
 80185b0:	b2db      	uxtb	r3, r3
 80185b2:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 80185b4:	88fb      	ldrh	r3, [r7, #6]
 80185b6:	b2db      	uxtb	r3, r3
 80185b8:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 80185ba:	88bb      	ldrh	r3, [r7, #4]
 80185bc:	0a1b      	lsrs	r3, r3, #8
 80185be:	b29b      	uxth	r3, r3
 80185c0:	b2db      	uxtb	r3, r3
 80185c2:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 80185c4:	88bb      	ldrh	r3, [r7, #4]
 80185c6:	b2db      	uxtb	r3, r3
 80185c8:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 80185ca:	887b      	ldrh	r3, [r7, #2]
 80185cc:	0a1b      	lsrs	r3, r3, #8
 80185ce:	b29b      	uxth	r3, r3
 80185d0:	b2db      	uxtb	r3, r3
 80185d2:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 80185d4:	887b      	ldrh	r3, [r7, #2]
 80185d6:	b2db      	uxtb	r3, r3
 80185d8:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 80185da:	883b      	ldrh	r3, [r7, #0]
 80185dc:	0a1b      	lsrs	r3, r3, #8
 80185de:	b29b      	uxth	r3, r3
 80185e0:	b2db      	uxtb	r3, r3
 80185e2:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 80185e4:	883b      	ldrh	r3, [r7, #0]
 80185e6:	b2db      	uxtb	r3, r3
 80185e8:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 80185ea:	f107 0208 	add.w	r2, r7, #8
 80185ee:	2308      	movs	r3, #8
 80185f0:	2108      	movs	r1, #8
 80185f2:	4803      	ldr	r0, [pc, #12]	; (8018600 <SUBGRF_SetDioIrqParams+0x74>)
 80185f4:	f7ee fbdc 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
}
 80185f8:	bf00      	nop
 80185fa:	3714      	adds	r7, #20
 80185fc:	46bd      	mov	sp, r7
 80185fe:	bd90      	pop	{r4, r7, pc}
 8018600:	200016e4 	.word	0x200016e4

08018604 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 8018604:	b580      	push	{r7, lr}
 8018606:	b084      	sub	sp, #16
 8018608:	af00      	add	r7, sp, #0
 801860a:	4603      	mov	r3, r0
 801860c:	6039      	str	r1, [r7, #0]
 801860e:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 8018610:	79fb      	ldrb	r3, [r7, #7]
 8018612:	f003 0307 	and.w	r3, r3, #7
 8018616:	b2db      	uxtb	r3, r3
 8018618:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801861a:	683b      	ldr	r3, [r7, #0]
 801861c:	0c1b      	lsrs	r3, r3, #16
 801861e:	b2db      	uxtb	r3, r3
 8018620:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8018622:	683b      	ldr	r3, [r7, #0]
 8018624:	0a1b      	lsrs	r3, r3, #8
 8018626:	b2db      	uxtb	r3, r3
 8018628:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801862a:	683b      	ldr	r3, [r7, #0]
 801862c:	b2db      	uxtb	r3, r3
 801862e:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8018630:	f107 020c 	add.w	r2, r7, #12
 8018634:	2304      	movs	r3, #4
 8018636:	2197      	movs	r1, #151	; 0x97
 8018638:	4803      	ldr	r0, [pc, #12]	; (8018648 <SUBGRF_SetTcxoMode+0x44>)
 801863a:	f7ee fbb9 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
}
 801863e:	bf00      	nop
 8018640:	3710      	adds	r7, #16
 8018642:	46bd      	mov	sp, r7
 8018644:	bd80      	pop	{r7, pc}
 8018646:	bf00      	nop
 8018648:	200016e4 	.word	0x200016e4

0801864c <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801864c:	b5b0      	push	{r4, r5, r7, lr}
 801864e:	b084      	sub	sp, #16
 8018650:	af00      	add	r7, sp, #0
 8018652:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 8018654:	2300      	movs	r3, #0
 8018656:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 8018658:	4b1b      	ldr	r3, [pc, #108]	; (80186c8 <SUBGRF_SetRfFrequency+0x7c>)
 801865a:	781b      	ldrb	r3, [r3, #0]
 801865c:	f083 0301 	eor.w	r3, r3, #1
 8018660:	b2db      	uxtb	r3, r3
 8018662:	2b00      	cmp	r3, #0
 8018664:	d005      	beq.n	8018672 <SUBGRF_SetRfFrequency+0x26>
    {
        SUBGRF_CalibrateImage( frequency );
 8018666:	6878      	ldr	r0, [r7, #4]
 8018668:	f7ff ff24 	bl	80184b4 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801866c:	4b16      	ldr	r3, [pc, #88]	; (80186c8 <SUBGRF_SetRfFrequency+0x7c>)
 801866e:	2201      	movs	r2, #1
 8018670:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 8018672:	687b      	ldr	r3, [r7, #4]
 8018674:	461a      	mov	r2, r3
 8018676:	f04f 0300 	mov.w	r3, #0
 801867a:	09d5      	lsrs	r5, r2, #7
 801867c:	0654      	lsls	r4, r2, #25
 801867e:	4a13      	ldr	r2, [pc, #76]	; (80186cc <SUBGRF_SetRfFrequency+0x80>)
 8018680:	f04f 0300 	mov.w	r3, #0
 8018684:	4620      	mov	r0, r4
 8018686:	4629      	mov	r1, r5
 8018688:	f7e8 f8f8 	bl	800087c <__aeabi_uldivmod>
 801868c:	4602      	mov	r2, r0
 801868e:	460b      	mov	r3, r1
 8018690:	4613      	mov	r3, r2
 8018692:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8018694:	68fb      	ldr	r3, [r7, #12]
 8018696:	0e1b      	lsrs	r3, r3, #24
 8018698:	b2db      	uxtb	r3, r3
 801869a:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801869c:	68fb      	ldr	r3, [r7, #12]
 801869e:	0c1b      	lsrs	r3, r3, #16
 80186a0:	b2db      	uxtb	r3, r3
 80186a2:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 80186a4:	68fb      	ldr	r3, [r7, #12]
 80186a6:	0a1b      	lsrs	r3, r3, #8
 80186a8:	b2db      	uxtb	r3, r3
 80186aa:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 80186ac:	68fb      	ldr	r3, [r7, #12]
 80186ae:	b2db      	uxtb	r3, r3
 80186b0:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 80186b2:	f107 0208 	add.w	r2, r7, #8
 80186b6:	2304      	movs	r3, #4
 80186b8:	2186      	movs	r1, #134	; 0x86
 80186ba:	4805      	ldr	r0, [pc, #20]	; (80186d0 <SUBGRF_SetRfFrequency+0x84>)
 80186bc:	f7ee fb78 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
}
 80186c0:	bf00      	nop
 80186c2:	3710      	adds	r7, #16
 80186c4:	46bd      	mov	sp, r7
 80186c6:	bdb0      	pop	{r4, r5, r7, pc}
 80186c8:	20001264 	.word	0x20001264
 80186cc:	01e84800 	.word	0x01e84800
 80186d0:	200016e4 	.word	0x200016e4

080186d4 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 80186d4:	b580      	push	{r7, lr}
 80186d6:	b082      	sub	sp, #8
 80186d8:	af00      	add	r7, sp, #0
 80186da:	4603      	mov	r3, r0
 80186dc:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 80186de:	79fa      	ldrb	r2, [r7, #7]
 80186e0:	4b09      	ldr	r3, [pc, #36]	; (8018708 <SUBGRF_SetPacketType+0x34>)
 80186e2:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 80186e4:	79fb      	ldrb	r3, [r7, #7]
 80186e6:	2b00      	cmp	r3, #0
 80186e8:	d104      	bne.n	80186f4 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 80186ea:	2100      	movs	r1, #0
 80186ec:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80186f0:	f000 faa2 	bl	8018c38 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 80186f4:	1dfa      	adds	r2, r7, #7
 80186f6:	2301      	movs	r3, #1
 80186f8:	218a      	movs	r1, #138	; 0x8a
 80186fa:	4804      	ldr	r0, [pc, #16]	; (801870c <SUBGRF_SetPacketType+0x38>)
 80186fc:	f7ee fb58 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
}
 8018700:	bf00      	nop
 8018702:	3708      	adds	r7, #8
 8018704:	46bd      	mov	sp, r7
 8018706:	bd80      	pop	{r7, pc}
 8018708:	2000125d 	.word	0x2000125d
 801870c:	200016e4 	.word	0x200016e4

08018710 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 8018710:	b480      	push	{r7}
 8018712:	af00      	add	r7, sp, #0
    return PacketType;
 8018714:	4b02      	ldr	r3, [pc, #8]	; (8018720 <SUBGRF_GetPacketType+0x10>)
 8018716:	781b      	ldrb	r3, [r3, #0]
}
 8018718:	4618      	mov	r0, r3
 801871a:	46bd      	mov	sp, r7
 801871c:	bc80      	pop	{r7}
 801871e:	4770      	bx	lr
 8018720:	2000125d 	.word	0x2000125d

08018724 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 8018724:	b580      	push	{r7, lr}
 8018726:	b084      	sub	sp, #16
 8018728:	af00      	add	r7, sp, #0
 801872a:	4603      	mov	r3, r0
 801872c:	71fb      	strb	r3, [r7, #7]
 801872e:	460b      	mov	r3, r1
 8018730:	71bb      	strb	r3, [r7, #6]
 8018732:	4613      	mov	r3, r2
 8018734:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 8018736:	79fb      	ldrb	r3, [r7, #7]
 8018738:	2b01      	cmp	r3, #1
 801873a:	d124      	bne.n	8018786 <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 801873c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018740:	2b0f      	cmp	r3, #15
 8018742:	d106      	bne.n	8018752 <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 8018744:	2301      	movs	r3, #1
 8018746:	2201      	movs	r2, #1
 8018748:	2100      	movs	r1, #0
 801874a:	2006      	movs	r0, #6
 801874c:	f7ff fefa 	bl	8018544 <SUBGRF_SetPaConfig>
 8018750:	e005      	b.n	801875e <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 8018752:	2301      	movs	r3, #1
 8018754:	2201      	movs	r2, #1
 8018756:	2100      	movs	r1, #0
 8018758:	2004      	movs	r0, #4
 801875a:	f7ff fef3 	bl	8018544 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 801875e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018762:	2b0d      	cmp	r3, #13
 8018764:	dd02      	ble.n	801876c <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 8018766:	230e      	movs	r3, #14
 8018768:	71bb      	strb	r3, [r7, #6]
 801876a:	e006      	b.n	801877a <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 801876c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018770:	f113 0f11 	cmn.w	r3, #17
 8018774:	da01      	bge.n	801877a <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 8018776:	23ef      	movs	r3, #239	; 0xef
 8018778:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 801877a:	2118      	movs	r1, #24
 801877c:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8018780:	f000 fa5a 	bl	8018c38 <SUBGRF_WriteRegister>
 8018784:	e025      	b.n	80187d2 <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 8018786:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801878a:	f000 fa69 	bl	8018c60 <SUBGRF_ReadRegister>
 801878e:	4603      	mov	r3, r0
 8018790:	f043 031e 	orr.w	r3, r3, #30
 8018794:	b2db      	uxtb	r3, r3
 8018796:	4619      	mov	r1, r3
 8018798:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801879c:	f000 fa4c 	bl	8018c38 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 80187a0:	2301      	movs	r3, #1
 80187a2:	2200      	movs	r2, #0
 80187a4:	2107      	movs	r1, #7
 80187a6:	2004      	movs	r0, #4
 80187a8:	f7ff fecc 	bl	8018544 <SUBGRF_SetPaConfig>
        if( power > 22 )
 80187ac:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80187b0:	2b16      	cmp	r3, #22
 80187b2:	dd02      	ble.n	80187ba <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 80187b4:	2316      	movs	r3, #22
 80187b6:	71bb      	strb	r3, [r7, #6]
 80187b8:	e006      	b.n	80187c8 <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 80187ba:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80187be:	f113 0f09 	cmn.w	r3, #9
 80187c2:	da01      	bge.n	80187c8 <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 80187c4:	23f7      	movs	r3, #247	; 0xf7
 80187c6:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 80187c8:	2138      	movs	r1, #56	; 0x38
 80187ca:	f640 00e7 	movw	r0, #2279	; 0x8e7
 80187ce:	f000 fa33 	bl	8018c38 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 80187d2:	79bb      	ldrb	r3, [r7, #6]
 80187d4:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 80187d6:	797b      	ldrb	r3, [r7, #5]
 80187d8:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 80187da:	f107 020c 	add.w	r2, r7, #12
 80187de:	2302      	movs	r3, #2
 80187e0:	218e      	movs	r1, #142	; 0x8e
 80187e2:	4803      	ldr	r0, [pc, #12]	; (80187f0 <SUBGRF_SetTxParams+0xcc>)
 80187e4:	f7ee fae4 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
}
 80187e8:	bf00      	nop
 80187ea:	3710      	adds	r7, #16
 80187ec:	46bd      	mov	sp, r7
 80187ee:	bd80      	pop	{r7, pc}
 80187f0:	200016e4 	.word	0x200016e4

080187f4 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 80187f4:	b5b0      	push	{r4, r5, r7, lr}
 80187f6:	b086      	sub	sp, #24
 80187f8:	af00      	add	r7, sp, #0
 80187fa:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 80187fc:	2300      	movs	r3, #0
 80187fe:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8018800:	4a5e      	ldr	r2, [pc, #376]	; (801897c <SUBGRF_SetModulationParams+0x188>)
 8018802:	f107 0308 	add.w	r3, r7, #8
 8018806:	e892 0003 	ldmia.w	r2, {r0, r1}
 801880a:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801880e:	687b      	ldr	r3, [r7, #4]
 8018810:	781a      	ldrb	r2, [r3, #0]
 8018812:	4b5b      	ldr	r3, [pc, #364]	; (8018980 <SUBGRF_SetModulationParams+0x18c>)
 8018814:	781b      	ldrb	r3, [r3, #0]
 8018816:	429a      	cmp	r2, r3
 8018818:	d004      	beq.n	8018824 <SUBGRF_SetModulationParams+0x30>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801881a:	687b      	ldr	r3, [r7, #4]
 801881c:	781b      	ldrb	r3, [r3, #0]
 801881e:	4618      	mov	r0, r3
 8018820:	f7ff ff58 	bl	80186d4 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8018824:	687b      	ldr	r3, [r7, #4]
 8018826:	781b      	ldrb	r3, [r3, #0]
 8018828:	2b03      	cmp	r3, #3
 801882a:	f200 80a2 	bhi.w	8018972 <SUBGRF_SetModulationParams+0x17e>
 801882e:	a201      	add	r2, pc, #4	; (adr r2, 8018834 <SUBGRF_SetModulationParams+0x40>)
 8018830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018834:	08018845 	.word	0x08018845
 8018838:	08018901 	.word	0x08018901
 801883c:	080188c3 	.word	0x080188c3
 8018840:	0801892f 	.word	0x0801892f
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8018844:	2308      	movs	r3, #8
 8018846:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8018848:	687b      	ldr	r3, [r7, #4]
 801884a:	685b      	ldr	r3, [r3, #4]
 801884c:	4a4d      	ldr	r2, [pc, #308]	; (8018984 <SUBGRF_SetModulationParams+0x190>)
 801884e:	fbb2 f3f3 	udiv	r3, r2, r3
 8018852:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8018854:	697b      	ldr	r3, [r7, #20]
 8018856:	0c1b      	lsrs	r3, r3, #16
 8018858:	b2db      	uxtb	r3, r3
 801885a:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801885c:	697b      	ldr	r3, [r7, #20]
 801885e:	0a1b      	lsrs	r3, r3, #8
 8018860:	b2db      	uxtb	r3, r3
 8018862:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8018864:	697b      	ldr	r3, [r7, #20]
 8018866:	b2db      	uxtb	r3, r3
 8018868:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801886a:	687b      	ldr	r3, [r7, #4]
 801886c:	7b1b      	ldrb	r3, [r3, #12]
 801886e:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8018870:	687b      	ldr	r3, [r7, #4]
 8018872:	7b5b      	ldrb	r3, [r3, #13]
 8018874:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8018876:	687b      	ldr	r3, [r7, #4]
 8018878:	689b      	ldr	r3, [r3, #8]
 801887a:	461a      	mov	r2, r3
 801887c:	f04f 0300 	mov.w	r3, #0
 8018880:	09d5      	lsrs	r5, r2, #7
 8018882:	0654      	lsls	r4, r2, #25
 8018884:	4a40      	ldr	r2, [pc, #256]	; (8018988 <SUBGRF_SetModulationParams+0x194>)
 8018886:	f04f 0300 	mov.w	r3, #0
 801888a:	4620      	mov	r0, r4
 801888c:	4629      	mov	r1, r5
 801888e:	f7e7 fff5 	bl	800087c <__aeabi_uldivmod>
 8018892:	4602      	mov	r2, r0
 8018894:	460b      	mov	r3, r1
 8018896:	4613      	mov	r3, r2
 8018898:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801889a:	697b      	ldr	r3, [r7, #20]
 801889c:	0c1b      	lsrs	r3, r3, #16
 801889e:	b2db      	uxtb	r3, r3
 80188a0:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 80188a2:	697b      	ldr	r3, [r7, #20]
 80188a4:	0a1b      	lsrs	r3, r3, #8
 80188a6:	b2db      	uxtb	r3, r3
 80188a8:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 80188aa:	697b      	ldr	r3, [r7, #20]
 80188ac:	b2db      	uxtb	r3, r3
 80188ae:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80188b0:	7cfb      	ldrb	r3, [r7, #19]
 80188b2:	b29b      	uxth	r3, r3
 80188b4:	f107 0208 	add.w	r2, r7, #8
 80188b8:	218b      	movs	r1, #139	; 0x8b
 80188ba:	4834      	ldr	r0, [pc, #208]	; (801898c <SUBGRF_SetModulationParams+0x198>)
 80188bc:	f7ee fa78 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
        break;
 80188c0:	e058      	b.n	8018974 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_BPSK:
        n = 4;
 80188c2:	2304      	movs	r3, #4
 80188c4:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 80188c6:	687b      	ldr	r3, [r7, #4]
 80188c8:	691b      	ldr	r3, [r3, #16]
 80188ca:	4a2e      	ldr	r2, [pc, #184]	; (8018984 <SUBGRF_SetModulationParams+0x190>)
 80188cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80188d0:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80188d2:	697b      	ldr	r3, [r7, #20]
 80188d4:	0c1b      	lsrs	r3, r3, #16
 80188d6:	b2db      	uxtb	r3, r3
 80188d8:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80188da:	697b      	ldr	r3, [r7, #20]
 80188dc:	0a1b      	lsrs	r3, r3, #8
 80188de:	b2db      	uxtb	r3, r3
 80188e0:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 80188e2:	697b      	ldr	r3, [r7, #20]
 80188e4:	b2db      	uxtb	r3, r3
 80188e6:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 80188e8:	687b      	ldr	r3, [r7, #4]
 80188ea:	7d1b      	ldrb	r3, [r3, #20]
 80188ec:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80188ee:	7cfb      	ldrb	r3, [r7, #19]
 80188f0:	b29b      	uxth	r3, r3
 80188f2:	f107 0208 	add.w	r2, r7, #8
 80188f6:	218b      	movs	r1, #139	; 0x8b
 80188f8:	4824      	ldr	r0, [pc, #144]	; (801898c <SUBGRF_SetModulationParams+0x198>)
 80188fa:	f7ee fa59 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
        break;
 80188fe:	e039      	b.n	8018974 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_LORA:
        n = 4;
 8018900:	2304      	movs	r3, #4
 8018902:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8018904:	687b      	ldr	r3, [r7, #4]
 8018906:	7e1b      	ldrb	r3, [r3, #24]
 8018908:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801890a:	687b      	ldr	r3, [r7, #4]
 801890c:	7e5b      	ldrb	r3, [r3, #25]
 801890e:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8018910:	687b      	ldr	r3, [r7, #4]
 8018912:	7e9b      	ldrb	r3, [r3, #26]
 8018914:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8018916:	687b      	ldr	r3, [r7, #4]
 8018918:	7edb      	ldrb	r3, [r3, #27]
 801891a:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801891c:	7cfb      	ldrb	r3, [r7, #19]
 801891e:	b29b      	uxth	r3, r3
 8018920:	f107 0208 	add.w	r2, r7, #8
 8018924:	218b      	movs	r1, #139	; 0x8b
 8018926:	4819      	ldr	r0, [pc, #100]	; (801898c <SUBGRF_SetModulationParams+0x198>)
 8018928:	f7ee fa42 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>

        break;
 801892c:	e022      	b.n	8018974 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_GMSK:
        n = 5;
 801892e:	2305      	movs	r3, #5
 8018930:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8018932:	687b      	ldr	r3, [r7, #4]
 8018934:	685b      	ldr	r3, [r3, #4]
 8018936:	4a13      	ldr	r2, [pc, #76]	; (8018984 <SUBGRF_SetModulationParams+0x190>)
 8018938:	fbb2 f3f3 	udiv	r3, r2, r3
 801893c:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801893e:	697b      	ldr	r3, [r7, #20]
 8018940:	0c1b      	lsrs	r3, r3, #16
 8018942:	b2db      	uxtb	r3, r3
 8018944:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8018946:	697b      	ldr	r3, [r7, #20]
 8018948:	0a1b      	lsrs	r3, r3, #8
 801894a:	b2db      	uxtb	r3, r3
 801894c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801894e:	697b      	ldr	r3, [r7, #20]
 8018950:	b2db      	uxtb	r3, r3
 8018952:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8018954:	687b      	ldr	r3, [r7, #4]
 8018956:	7b1b      	ldrb	r3, [r3, #12]
 8018958:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801895a:	687b      	ldr	r3, [r7, #4]
 801895c:	7b5b      	ldrb	r3, [r3, #13]
 801895e:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8018960:	7cfb      	ldrb	r3, [r7, #19]
 8018962:	b29b      	uxth	r3, r3
 8018964:	f107 0208 	add.w	r2, r7, #8
 8018968:	218b      	movs	r1, #139	; 0x8b
 801896a:	4808      	ldr	r0, [pc, #32]	; (801898c <SUBGRF_SetModulationParams+0x198>)
 801896c:	f7ee fa20 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
        break;
 8018970:	e000      	b.n	8018974 <SUBGRF_SetModulationParams+0x180>
    default:
    case PACKET_TYPE_NONE:
      break;
 8018972:	bf00      	nop
    }
}
 8018974:	bf00      	nop
 8018976:	3718      	adds	r7, #24
 8018978:	46bd      	mov	sp, r7
 801897a:	bdb0      	pop	{r4, r5, r7, pc}
 801897c:	0801aec0 	.word	0x0801aec0
 8018980:	2000125d 	.word	0x2000125d
 8018984:	3d090000 	.word	0x3d090000
 8018988:	01e84800 	.word	0x01e84800
 801898c:	200016e4 	.word	0x200016e4

08018990 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8018990:	b580      	push	{r7, lr}
 8018992:	b086      	sub	sp, #24
 8018994:	af00      	add	r7, sp, #0
 8018996:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8018998:	2300      	movs	r3, #0
 801899a:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801899c:	4a48      	ldr	r2, [pc, #288]	; (8018ac0 <SUBGRF_SetPacketParams+0x130>)
 801899e:	f107 030c 	add.w	r3, r7, #12
 80189a2:	ca07      	ldmia	r2, {r0, r1, r2}
 80189a4:	c303      	stmia	r3!, {r0, r1}
 80189a6:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 80189a8:	687b      	ldr	r3, [r7, #4]
 80189aa:	781a      	ldrb	r2, [r3, #0]
 80189ac:	4b45      	ldr	r3, [pc, #276]	; (8018ac4 <SUBGRF_SetPacketParams+0x134>)
 80189ae:	781b      	ldrb	r3, [r3, #0]
 80189b0:	429a      	cmp	r2, r3
 80189b2:	d004      	beq.n	80189be <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 80189b4:	687b      	ldr	r3, [r7, #4]
 80189b6:	781b      	ldrb	r3, [r3, #0]
 80189b8:	4618      	mov	r0, r3
 80189ba:	f7ff fe8b 	bl	80186d4 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 80189be:	687b      	ldr	r3, [r7, #4]
 80189c0:	781b      	ldrb	r3, [r3, #0]
 80189c2:	2b03      	cmp	r3, #3
 80189c4:	d878      	bhi.n	8018ab8 <SUBGRF_SetPacketParams+0x128>
 80189c6:	a201      	add	r2, pc, #4	; (adr r2, 80189cc <SUBGRF_SetPacketParams+0x3c>)
 80189c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80189cc:	080189dd 	.word	0x080189dd
 80189d0:	08018a6d 	.word	0x08018a6d
 80189d4:	08018a61 	.word	0x08018a61
 80189d8:	080189dd 	.word	0x080189dd
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 80189dc:	687b      	ldr	r3, [r7, #4]
 80189de:	7a5b      	ldrb	r3, [r3, #9]
 80189e0:	2bf1      	cmp	r3, #241	; 0xf1
 80189e2:	d10a      	bne.n	80189fa <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 80189e4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80189e8:	f7ff faf0 	bl	8017fcc <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 80189ec:	f248 0005 	movw	r0, #32773	; 0x8005
 80189f0:	f7ff fb0c 	bl	801800c <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 80189f4:	2302      	movs	r3, #2
 80189f6:	75bb      	strb	r3, [r7, #22]
 80189f8:	e011      	b.n	8018a1e <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 80189fa:	687b      	ldr	r3, [r7, #4]
 80189fc:	7a5b      	ldrb	r3, [r3, #9]
 80189fe:	2bf2      	cmp	r3, #242	; 0xf2
 8018a00:	d10a      	bne.n	8018a18 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 8018a02:	f641 500f 	movw	r0, #7439	; 0x1d0f
 8018a06:	f7ff fae1 	bl	8017fcc <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 8018a0a:	f241 0021 	movw	r0, #4129	; 0x1021
 8018a0e:	f7ff fafd 	bl	801800c <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 8018a12:	2306      	movs	r3, #6
 8018a14:	75bb      	strb	r3, [r7, #22]
 8018a16:	e002      	b.n	8018a1e <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8018a18:	687b      	ldr	r3, [r7, #4]
 8018a1a:	7a5b      	ldrb	r3, [r3, #9]
 8018a1c:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 8018a1e:	2309      	movs	r3, #9
 8018a20:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8018a22:	687b      	ldr	r3, [r7, #4]
 8018a24:	885b      	ldrh	r3, [r3, #2]
 8018a26:	0a1b      	lsrs	r3, r3, #8
 8018a28:	b29b      	uxth	r3, r3
 8018a2a:	b2db      	uxtb	r3, r3
 8018a2c:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8018a2e:	687b      	ldr	r3, [r7, #4]
 8018a30:	885b      	ldrh	r3, [r3, #2]
 8018a32:	b2db      	uxtb	r3, r3
 8018a34:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8018a36:	687b      	ldr	r3, [r7, #4]
 8018a38:	791b      	ldrb	r3, [r3, #4]
 8018a3a:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8018a3c:	687b      	ldr	r3, [r7, #4]
 8018a3e:	795b      	ldrb	r3, [r3, #5]
 8018a40:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 8018a42:	687b      	ldr	r3, [r7, #4]
 8018a44:	799b      	ldrb	r3, [r3, #6]
 8018a46:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8018a48:	687b      	ldr	r3, [r7, #4]
 8018a4a:	79db      	ldrb	r3, [r3, #7]
 8018a4c:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8018a4e:	687b      	ldr	r3, [r7, #4]
 8018a50:	7a1b      	ldrb	r3, [r3, #8]
 8018a52:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8018a54:	7dbb      	ldrb	r3, [r7, #22]
 8018a56:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8018a58:	687b      	ldr	r3, [r7, #4]
 8018a5a:	7a9b      	ldrb	r3, [r3, #10]
 8018a5c:	753b      	strb	r3, [r7, #20]
        break;
 8018a5e:	e022      	b.n	8018aa6 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 8018a60:	2301      	movs	r3, #1
 8018a62:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 8018a64:	687b      	ldr	r3, [r7, #4]
 8018a66:	7b1b      	ldrb	r3, [r3, #12]
 8018a68:	733b      	strb	r3, [r7, #12]
        break;
 8018a6a:	e01c      	b.n	8018aa6 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 8018a6c:	2306      	movs	r3, #6
 8018a6e:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8018a70:	687b      	ldr	r3, [r7, #4]
 8018a72:	89db      	ldrh	r3, [r3, #14]
 8018a74:	0a1b      	lsrs	r3, r3, #8
 8018a76:	b29b      	uxth	r3, r3
 8018a78:	b2db      	uxtb	r3, r3
 8018a7a:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8018a7c:	687b      	ldr	r3, [r7, #4]
 8018a7e:	89db      	ldrh	r3, [r3, #14]
 8018a80:	b2db      	uxtb	r3, r3
 8018a82:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8018a84:	687b      	ldr	r3, [r7, #4]
 8018a86:	7c1a      	ldrb	r2, [r3, #16]
 8018a88:	4b0f      	ldr	r3, [pc, #60]	; (8018ac8 <SUBGRF_SetPacketParams+0x138>)
 8018a8a:	4611      	mov	r1, r2
 8018a8c:	7019      	strb	r1, [r3, #0]
 8018a8e:	4613      	mov	r3, r2
 8018a90:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 8018a92:	687b      	ldr	r3, [r7, #4]
 8018a94:	7c5b      	ldrb	r3, [r3, #17]
 8018a96:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8018a98:	687b      	ldr	r3, [r7, #4]
 8018a9a:	7c9b      	ldrb	r3, [r3, #18]
 8018a9c:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8018a9e:	687b      	ldr	r3, [r7, #4]
 8018aa0:	7cdb      	ldrb	r3, [r3, #19]
 8018aa2:	747b      	strb	r3, [r7, #17]
        break;
 8018aa4:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8018aa6:	7dfb      	ldrb	r3, [r7, #23]
 8018aa8:	b29b      	uxth	r3, r3
 8018aaa:	f107 020c 	add.w	r2, r7, #12
 8018aae:	218c      	movs	r1, #140	; 0x8c
 8018ab0:	4806      	ldr	r0, [pc, #24]	; (8018acc <SUBGRF_SetPacketParams+0x13c>)
 8018ab2:	f7ee f97d 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
 8018ab6:	e000      	b.n	8018aba <SUBGRF_SetPacketParams+0x12a>
        return;
 8018ab8:	bf00      	nop
}
 8018aba:	3718      	adds	r7, #24
 8018abc:	46bd      	mov	sp, r7
 8018abe:	bd80      	pop	{r7, pc}
 8018ac0:	0801aec8 	.word	0x0801aec8
 8018ac4:	2000125d 	.word	0x2000125d
 8018ac8:	2000125e 	.word	0x2000125e
 8018acc:	200016e4 	.word	0x200016e4

08018ad0 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8018ad0:	b580      	push	{r7, lr}
 8018ad2:	b084      	sub	sp, #16
 8018ad4:	af00      	add	r7, sp, #0
 8018ad6:	4603      	mov	r3, r0
 8018ad8:	460a      	mov	r2, r1
 8018ada:	71fb      	strb	r3, [r7, #7]
 8018adc:	4613      	mov	r3, r2
 8018ade:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8018ae0:	79fb      	ldrb	r3, [r7, #7]
 8018ae2:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8018ae4:	79bb      	ldrb	r3, [r7, #6]
 8018ae6:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8018ae8:	f107 020c 	add.w	r2, r7, #12
 8018aec:	2302      	movs	r3, #2
 8018aee:	218f      	movs	r1, #143	; 0x8f
 8018af0:	4803      	ldr	r0, [pc, #12]	; (8018b00 <SUBGRF_SetBufferBaseAddress+0x30>)
 8018af2:	f7ee f95d 	bl	8006db0 <HAL_SUBGHZ_ExecSetCmd>
}
 8018af6:	bf00      	nop
 8018af8:	3710      	adds	r7, #16
 8018afa:	46bd      	mov	sp, r7
 8018afc:	bd80      	pop	{r7, pc}
 8018afe:	bf00      	nop
 8018b00:	200016e4 	.word	0x200016e4

08018b04 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 8018b04:	b580      	push	{r7, lr}
 8018b06:	b082      	sub	sp, #8
 8018b08:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 8018b0a:	2300      	movs	r3, #0
 8018b0c:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 8018b0e:	1d3a      	adds	r2, r7, #4
 8018b10:	2301      	movs	r3, #1
 8018b12:	2115      	movs	r1, #21
 8018b14:	4806      	ldr	r0, [pc, #24]	; (8018b30 <SUBGRF_GetRssiInst+0x2c>)
 8018b16:	f7ee f9aa 	bl	8006e6e <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 8018b1a:	793b      	ldrb	r3, [r7, #4]
 8018b1c:	425b      	negs	r3, r3
 8018b1e:	105b      	asrs	r3, r3, #1
 8018b20:	71fb      	strb	r3, [r7, #7]
    return rssi;
 8018b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8018b26:	4618      	mov	r0, r3
 8018b28:	3708      	adds	r7, #8
 8018b2a:	46bd      	mov	sp, r7
 8018b2c:	bd80      	pop	{r7, pc}
 8018b2e:	bf00      	nop
 8018b30:	200016e4 	.word	0x200016e4

08018b34 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8018b34:	b580      	push	{r7, lr}
 8018b36:	b084      	sub	sp, #16
 8018b38:	af00      	add	r7, sp, #0
 8018b3a:	6078      	str	r0, [r7, #4]
 8018b3c:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 8018b3e:	f107 020c 	add.w	r2, r7, #12
 8018b42:	2302      	movs	r3, #2
 8018b44:	2113      	movs	r1, #19
 8018b46:	4810      	ldr	r0, [pc, #64]	; (8018b88 <SUBGRF_GetRxBufferStatus+0x54>)
 8018b48:	f7ee f991 	bl	8006e6e <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8018b4c:	f7ff fde0 	bl	8018710 <SUBGRF_GetPacketType>
 8018b50:	4603      	mov	r3, r0
 8018b52:	2b01      	cmp	r3, #1
 8018b54:	d10d      	bne.n	8018b72 <SUBGRF_GetRxBufferStatus+0x3e>
 8018b56:	4b0d      	ldr	r3, [pc, #52]	; (8018b8c <SUBGRF_GetRxBufferStatus+0x58>)
 8018b58:	781b      	ldrb	r3, [r3, #0]
 8018b5a:	b2db      	uxtb	r3, r3
 8018b5c:	2b01      	cmp	r3, #1
 8018b5e:	d108      	bne.n	8018b72 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8018b60:	f240 7002 	movw	r0, #1794	; 0x702
 8018b64:	f000 f87c 	bl	8018c60 <SUBGRF_ReadRegister>
 8018b68:	4603      	mov	r3, r0
 8018b6a:	461a      	mov	r2, r3
 8018b6c:	687b      	ldr	r3, [r7, #4]
 8018b6e:	701a      	strb	r2, [r3, #0]
 8018b70:	e002      	b.n	8018b78 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 8018b72:	7b3a      	ldrb	r2, [r7, #12]
 8018b74:	687b      	ldr	r3, [r7, #4]
 8018b76:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 8018b78:	7b7a      	ldrb	r2, [r7, #13]
 8018b7a:	683b      	ldr	r3, [r7, #0]
 8018b7c:	701a      	strb	r2, [r3, #0]
}
 8018b7e:	bf00      	nop
 8018b80:	3710      	adds	r7, #16
 8018b82:	46bd      	mov	sp, r7
 8018b84:	bd80      	pop	{r7, pc}
 8018b86:	bf00      	nop
 8018b88:	200016e4 	.word	0x200016e4
 8018b8c:	2000125e 	.word	0x2000125e

08018b90 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 8018b90:	b580      	push	{r7, lr}
 8018b92:	b084      	sub	sp, #16
 8018b94:	af00      	add	r7, sp, #0
 8018b96:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8018b98:	f107 020c 	add.w	r2, r7, #12
 8018b9c:	2303      	movs	r3, #3
 8018b9e:	2114      	movs	r1, #20
 8018ba0:	4823      	ldr	r0, [pc, #140]	; (8018c30 <SUBGRF_GetPacketStatus+0xa0>)
 8018ba2:	f7ee f964 	bl	8006e6e <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 8018ba6:	f7ff fdb3 	bl	8018710 <SUBGRF_GetPacketType>
 8018baa:	4603      	mov	r3, r0
 8018bac:	461a      	mov	r2, r3
 8018bae:	687b      	ldr	r3, [r7, #4]
 8018bb0:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 8018bb2:	687b      	ldr	r3, [r7, #4]
 8018bb4:	781b      	ldrb	r3, [r3, #0]
 8018bb6:	2b00      	cmp	r3, #0
 8018bb8:	d002      	beq.n	8018bc0 <SUBGRF_GetPacketStatus+0x30>
 8018bba:	2b01      	cmp	r3, #1
 8018bbc:	d013      	beq.n	8018be6 <SUBGRF_GetPacketStatus+0x56>
 8018bbe:	e02a      	b.n	8018c16 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8018bc0:	7b3a      	ldrb	r2, [r7, #12]
 8018bc2:	687b      	ldr	r3, [r7, #4]
 8018bc4:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8018bc6:	7b7b      	ldrb	r3, [r7, #13]
 8018bc8:	425b      	negs	r3, r3
 8018bca:	105b      	asrs	r3, r3, #1
 8018bcc:	b25a      	sxtb	r2, r3
 8018bce:	687b      	ldr	r3, [r7, #4]
 8018bd0:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8018bd2:	7bbb      	ldrb	r3, [r7, #14]
 8018bd4:	425b      	negs	r3, r3
 8018bd6:	105b      	asrs	r3, r3, #1
 8018bd8:	b25a      	sxtb	r2, r3
 8018bda:	687b      	ldr	r3, [r7, #4]
 8018bdc:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 8018bde:	687b      	ldr	r3, [r7, #4]
 8018be0:	2200      	movs	r2, #0
 8018be2:	609a      	str	r2, [r3, #8]
            break;
 8018be4:	e020      	b.n	8018c28 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8018be6:	7b3b      	ldrb	r3, [r7, #12]
 8018be8:	425b      	negs	r3, r3
 8018bea:	105b      	asrs	r3, r3, #1
 8018bec:	b25a      	sxtb	r2, r3
 8018bee:	687b      	ldr	r3, [r7, #4]
 8018bf0:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8018bf2:	7b7b      	ldrb	r3, [r7, #13]
 8018bf4:	b25b      	sxtb	r3, r3
 8018bf6:	3302      	adds	r3, #2
 8018bf8:	109b      	asrs	r3, r3, #2
 8018bfa:	b25a      	sxtb	r2, r3
 8018bfc:	687b      	ldr	r3, [r7, #4]
 8018bfe:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 8018c00:	7bbb      	ldrb	r3, [r7, #14]
 8018c02:	425b      	negs	r3, r3
 8018c04:	105b      	asrs	r3, r3, #1
 8018c06:	b25a      	sxtb	r2, r3
 8018c08:	687b      	ldr	r3, [r7, #4]
 8018c0a:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 8018c0c:	4b09      	ldr	r3, [pc, #36]	; (8018c34 <SUBGRF_GetPacketStatus+0xa4>)
 8018c0e:	681a      	ldr	r2, [r3, #0]
 8018c10:	687b      	ldr	r3, [r7, #4]
 8018c12:	611a      	str	r2, [r3, #16]
            break;
 8018c14:	e008      	b.n	8018c28 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 8018c16:	2214      	movs	r2, #20
 8018c18:	2100      	movs	r1, #0
 8018c1a:	6878      	ldr	r0, [r7, #4]
 8018c1c:	f000 fcf5 	bl	801960a <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8018c20:	687b      	ldr	r3, [r7, #4]
 8018c22:	220f      	movs	r2, #15
 8018c24:	701a      	strb	r2, [r3, #0]
            break;
 8018c26:	bf00      	nop
    }
}
 8018c28:	bf00      	nop
 8018c2a:	3710      	adds	r7, #16
 8018c2c:	46bd      	mov	sp, r7
 8018c2e:	bd80      	pop	{r7, pc}
 8018c30:	200016e4 	.word	0x200016e4
 8018c34:	20001260 	.word	0x20001260

08018c38 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8018c38:	b580      	push	{r7, lr}
 8018c3a:	b082      	sub	sp, #8
 8018c3c:	af00      	add	r7, sp, #0
 8018c3e:	4603      	mov	r3, r0
 8018c40:	460a      	mov	r2, r1
 8018c42:	80fb      	strh	r3, [r7, #6]
 8018c44:	4613      	mov	r3, r2
 8018c46:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8018c48:	1d7a      	adds	r2, r7, #5
 8018c4a:	88f9      	ldrh	r1, [r7, #6]
 8018c4c:	2301      	movs	r3, #1
 8018c4e:	4803      	ldr	r0, [pc, #12]	; (8018c5c <SUBGRF_WriteRegister+0x24>)
 8018c50:	f7ed ffee 	bl	8006c30 <HAL_SUBGHZ_WriteRegisters>
}
 8018c54:	bf00      	nop
 8018c56:	3708      	adds	r7, #8
 8018c58:	46bd      	mov	sp, r7
 8018c5a:	bd80      	pop	{r7, pc}
 8018c5c:	200016e4 	.word	0x200016e4

08018c60 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 8018c60:	b580      	push	{r7, lr}
 8018c62:	b084      	sub	sp, #16
 8018c64:	af00      	add	r7, sp, #0
 8018c66:	4603      	mov	r3, r0
 8018c68:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8018c6a:	f107 020f 	add.w	r2, r7, #15
 8018c6e:	88f9      	ldrh	r1, [r7, #6]
 8018c70:	2301      	movs	r3, #1
 8018c72:	4804      	ldr	r0, [pc, #16]	; (8018c84 <SUBGRF_ReadRegister+0x24>)
 8018c74:	f7ee f83b 	bl	8006cee <HAL_SUBGHZ_ReadRegisters>
    return data;
 8018c78:	7bfb      	ldrb	r3, [r7, #15]
}
 8018c7a:	4618      	mov	r0, r3
 8018c7c:	3710      	adds	r7, #16
 8018c7e:	46bd      	mov	sp, r7
 8018c80:	bd80      	pop	{r7, pc}
 8018c82:	bf00      	nop
 8018c84:	200016e4 	.word	0x200016e4

08018c88 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8018c88:	b580      	push	{r7, lr}
 8018c8a:	b082      	sub	sp, #8
 8018c8c:	af00      	add	r7, sp, #0
 8018c8e:	4603      	mov	r3, r0
 8018c90:	6039      	str	r1, [r7, #0]
 8018c92:	80fb      	strh	r3, [r7, #6]
 8018c94:	4613      	mov	r3, r2
 8018c96:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8018c98:	88bb      	ldrh	r3, [r7, #4]
 8018c9a:	88f9      	ldrh	r1, [r7, #6]
 8018c9c:	683a      	ldr	r2, [r7, #0]
 8018c9e:	4803      	ldr	r0, [pc, #12]	; (8018cac <SUBGRF_WriteRegisters+0x24>)
 8018ca0:	f7ed ffc6 	bl	8006c30 <HAL_SUBGHZ_WriteRegisters>
}
 8018ca4:	bf00      	nop
 8018ca6:	3708      	adds	r7, #8
 8018ca8:	46bd      	mov	sp, r7
 8018caa:	bd80      	pop	{r7, pc}
 8018cac:	200016e4 	.word	0x200016e4

08018cb0 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8018cb0:	b580      	push	{r7, lr}
 8018cb2:	b082      	sub	sp, #8
 8018cb4:	af00      	add	r7, sp, #0
 8018cb6:	4603      	mov	r3, r0
 8018cb8:	6039      	str	r1, [r7, #0]
 8018cba:	80fb      	strh	r3, [r7, #6]
 8018cbc:	4613      	mov	r3, r2
 8018cbe:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 8018cc0:	88bb      	ldrh	r3, [r7, #4]
 8018cc2:	88f9      	ldrh	r1, [r7, #6]
 8018cc4:	683a      	ldr	r2, [r7, #0]
 8018cc6:	4803      	ldr	r0, [pc, #12]	; (8018cd4 <SUBGRF_ReadRegisters+0x24>)
 8018cc8:	f7ee f811 	bl	8006cee <HAL_SUBGHZ_ReadRegisters>
}
 8018ccc:	bf00      	nop
 8018cce:	3708      	adds	r7, #8
 8018cd0:	46bd      	mov	sp, r7
 8018cd2:	bd80      	pop	{r7, pc}
 8018cd4:	200016e4 	.word	0x200016e4

08018cd8 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8018cd8:	b580      	push	{r7, lr}
 8018cda:	b082      	sub	sp, #8
 8018cdc:	af00      	add	r7, sp, #0
 8018cde:	4603      	mov	r3, r0
 8018ce0:	6039      	str	r1, [r7, #0]
 8018ce2:	71fb      	strb	r3, [r7, #7]
 8018ce4:	4613      	mov	r3, r2
 8018ce6:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8018ce8:	79bb      	ldrb	r3, [r7, #6]
 8018cea:	b29b      	uxth	r3, r3
 8018cec:	79f9      	ldrb	r1, [r7, #7]
 8018cee:	683a      	ldr	r2, [r7, #0]
 8018cf0:	4803      	ldr	r0, [pc, #12]	; (8018d00 <SUBGRF_WriteBuffer+0x28>)
 8018cf2:	f7ee f910 	bl	8006f16 <HAL_SUBGHZ_WriteBuffer>
}
 8018cf6:	bf00      	nop
 8018cf8:	3708      	adds	r7, #8
 8018cfa:	46bd      	mov	sp, r7
 8018cfc:	bd80      	pop	{r7, pc}
 8018cfe:	bf00      	nop
 8018d00:	200016e4 	.word	0x200016e4

08018d04 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8018d04:	b580      	push	{r7, lr}
 8018d06:	b082      	sub	sp, #8
 8018d08:	af00      	add	r7, sp, #0
 8018d0a:	4603      	mov	r3, r0
 8018d0c:	6039      	str	r1, [r7, #0]
 8018d0e:	71fb      	strb	r3, [r7, #7]
 8018d10:	4613      	mov	r3, r2
 8018d12:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 8018d14:	79bb      	ldrb	r3, [r7, #6]
 8018d16:	b29b      	uxth	r3, r3
 8018d18:	79f9      	ldrb	r1, [r7, #7]
 8018d1a:	683a      	ldr	r2, [r7, #0]
 8018d1c:	4803      	ldr	r0, [pc, #12]	; (8018d2c <SUBGRF_ReadBuffer+0x28>)
 8018d1e:	f7ee f94d 	bl	8006fbc <HAL_SUBGHZ_ReadBuffer>
}
 8018d22:	bf00      	nop
 8018d24:	3708      	adds	r7, #8
 8018d26:	46bd      	mov	sp, r7
 8018d28:	bd80      	pop	{r7, pc}
 8018d2a:	bf00      	nop
 8018d2c:	200016e4 	.word	0x200016e4

08018d30 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 8018d30:	b580      	push	{r7, lr}
 8018d32:	b084      	sub	sp, #16
 8018d34:	af00      	add	r7, sp, #0
 8018d36:	4603      	mov	r3, r0
 8018d38:	460a      	mov	r2, r1
 8018d3a:	71fb      	strb	r3, [r7, #7]
 8018d3c:	4613      	mov	r3, r2
 8018d3e:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8018d40:	2301      	movs	r3, #1
 8018d42:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 8018d44:	79bb      	ldrb	r3, [r7, #6]
 8018d46:	2b01      	cmp	r3, #1
 8018d48:	d10d      	bne.n	8018d66 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 8018d4a:	79fb      	ldrb	r3, [r7, #7]
 8018d4c:	2b01      	cmp	r3, #1
 8018d4e:	d104      	bne.n	8018d5a <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 8018d50:	2302      	movs	r3, #2
 8018d52:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 8018d54:	2004      	movs	r0, #4
 8018d56:	f000 f8df 	bl	8018f18 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 8018d5a:	79fb      	ldrb	r3, [r7, #7]
 8018d5c:	2b02      	cmp	r3, #2
 8018d5e:	d107      	bne.n	8018d70 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 8018d60:	2303      	movs	r3, #3
 8018d62:	73fb      	strb	r3, [r7, #15]
 8018d64:	e004      	b.n	8018d70 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 8018d66:	79bb      	ldrb	r3, [r7, #6]
 8018d68:	2b00      	cmp	r3, #0
 8018d6a:	d101      	bne.n	8018d70 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 8018d6c:	2301      	movs	r3, #1
 8018d6e:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 8018d70:	7bfb      	ldrb	r3, [r7, #15]
 8018d72:	4618      	mov	r0, r3
 8018d74:	f7e9 fe70 	bl	8002a58 <RBI_ConfigRFSwitch>
}
 8018d78:	bf00      	nop
 8018d7a:	3710      	adds	r7, #16
 8018d7c:	46bd      	mov	sp, r7
 8018d7e:	bd80      	pop	{r7, pc}

08018d80 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 8018d80:	b580      	push	{r7, lr}
 8018d82:	b084      	sub	sp, #16
 8018d84:	af00      	add	r7, sp, #0
 8018d86:	4603      	mov	r3, r0
 8018d88:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 8018d8a:	2301      	movs	r3, #1
 8018d8c:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 8018d8e:	f7e9 febf 	bl	8002b10 <RBI_GetTxConfig>
 8018d92:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 8018d94:	68bb      	ldr	r3, [r7, #8]
 8018d96:	2b02      	cmp	r3, #2
 8018d98:	d016      	beq.n	8018dc8 <SUBGRF_SetRfTxPower+0x48>
 8018d9a:	68bb      	ldr	r3, [r7, #8]
 8018d9c:	2b02      	cmp	r3, #2
 8018d9e:	dc16      	bgt.n	8018dce <SUBGRF_SetRfTxPower+0x4e>
 8018da0:	68bb      	ldr	r3, [r7, #8]
 8018da2:	2b00      	cmp	r3, #0
 8018da4:	d003      	beq.n	8018dae <SUBGRF_SetRfTxPower+0x2e>
 8018da6:	68bb      	ldr	r3, [r7, #8]
 8018da8:	2b01      	cmp	r3, #1
 8018daa:	d00a      	beq.n	8018dc2 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 8018dac:	e00f      	b.n	8018dce <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 8018dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018db2:	2b0f      	cmp	r3, #15
 8018db4:	dd02      	ble.n	8018dbc <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 8018db6:	2302      	movs	r3, #2
 8018db8:	73fb      	strb	r3, [r7, #15]
            break;
 8018dba:	e009      	b.n	8018dd0 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 8018dbc:	2301      	movs	r3, #1
 8018dbe:	73fb      	strb	r3, [r7, #15]
            break;
 8018dc0:	e006      	b.n	8018dd0 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 8018dc2:	2301      	movs	r3, #1
 8018dc4:	73fb      	strb	r3, [r7, #15]
            break;
 8018dc6:	e003      	b.n	8018dd0 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 8018dc8:	2302      	movs	r3, #2
 8018dca:	73fb      	strb	r3, [r7, #15]
            break;
 8018dcc:	e000      	b.n	8018dd0 <SUBGRF_SetRfTxPower+0x50>
            break;
 8018dce:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 8018dd0:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8018dd4:	7bfb      	ldrb	r3, [r7, #15]
 8018dd6:	2202      	movs	r2, #2
 8018dd8:	4618      	mov	r0, r3
 8018dda:	f7ff fca3 	bl	8018724 <SUBGRF_SetTxParams>

    return paSelect;
 8018dde:	7bfb      	ldrb	r3, [r7, #15]
}
 8018de0:	4618      	mov	r0, r3
 8018de2:	3710      	adds	r7, #16
 8018de4:	46bd      	mov	sp, r7
 8018de6:	bd80      	pop	{r7, pc}

08018de8 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 8018de8:	b580      	push	{r7, lr}
 8018dea:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 8018dec:	f7e9 fe97 	bl	8002b1e <RBI_GetWakeUpTime>
 8018df0:	4603      	mov	r3, r0
}
 8018df2:	4618      	mov	r0, r3
 8018df4:	bd80      	pop	{r7, pc}
	...

08018df8 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8018df8:	b580      	push	{r7, lr}
 8018dfa:	b082      	sub	sp, #8
 8018dfc:	af00      	add	r7, sp, #0
 8018dfe:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 8018e00:	4b03      	ldr	r3, [pc, #12]	; (8018e10 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 8018e02:	681b      	ldr	r3, [r3, #0]
 8018e04:	2001      	movs	r0, #1
 8018e06:	4798      	blx	r3
}
 8018e08:	bf00      	nop
 8018e0a:	3708      	adds	r7, #8
 8018e0c:	46bd      	mov	sp, r7
 8018e0e:	bd80      	pop	{r7, pc}
 8018e10:	20001268 	.word	0x20001268

08018e14 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8018e14:	b580      	push	{r7, lr}
 8018e16:	b082      	sub	sp, #8
 8018e18:	af00      	add	r7, sp, #0
 8018e1a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8018e1c:	4b03      	ldr	r3, [pc, #12]	; (8018e2c <HAL_SUBGHZ_RxCpltCallback+0x18>)
 8018e1e:	681b      	ldr	r3, [r3, #0]
 8018e20:	2002      	movs	r0, #2
 8018e22:	4798      	blx	r3
}
 8018e24:	bf00      	nop
 8018e26:	3708      	adds	r7, #8
 8018e28:	46bd      	mov	sp, r7
 8018e2a:	bd80      	pop	{r7, pc}
 8018e2c:	20001268 	.word	0x20001268

08018e30 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 8018e30:	b580      	push	{r7, lr}
 8018e32:	b082      	sub	sp, #8
 8018e34:	af00      	add	r7, sp, #0
 8018e36:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8018e38:	4b03      	ldr	r3, [pc, #12]	; (8018e48 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 8018e3a:	681b      	ldr	r3, [r3, #0]
 8018e3c:	2040      	movs	r0, #64	; 0x40
 8018e3e:	4798      	blx	r3
}
 8018e40:	bf00      	nop
 8018e42:	3708      	adds	r7, #8
 8018e44:	46bd      	mov	sp, r7
 8018e46:	bd80      	pop	{r7, pc}
 8018e48:	20001268 	.word	0x20001268

08018e4c <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 8018e4c:	b580      	push	{r7, lr}
 8018e4e:	b082      	sub	sp, #8
 8018e50:	af00      	add	r7, sp, #0
 8018e52:	6078      	str	r0, [r7, #4]
 8018e54:	460b      	mov	r3, r1
 8018e56:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 8018e58:	78fb      	ldrb	r3, [r7, #3]
 8018e5a:	2b00      	cmp	r3, #0
 8018e5c:	d002      	beq.n	8018e64 <HAL_SUBGHZ_CADStatusCallback+0x18>
 8018e5e:	2b01      	cmp	r3, #1
 8018e60:	d005      	beq.n	8018e6e <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 8018e62:	e00a      	b.n	8018e7a <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 8018e64:	4b07      	ldr	r3, [pc, #28]	; (8018e84 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8018e66:	681b      	ldr	r3, [r3, #0]
 8018e68:	2080      	movs	r0, #128	; 0x80
 8018e6a:	4798      	blx	r3
            break;
 8018e6c:	e005      	b.n	8018e7a <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 8018e6e:	4b05      	ldr	r3, [pc, #20]	; (8018e84 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8018e70:	681b      	ldr	r3, [r3, #0]
 8018e72:	f44f 7080 	mov.w	r0, #256	; 0x100
 8018e76:	4798      	blx	r3
            break;
 8018e78:	bf00      	nop
    }
}
 8018e7a:	bf00      	nop
 8018e7c:	3708      	adds	r7, #8
 8018e7e:	46bd      	mov	sp, r7
 8018e80:	bd80      	pop	{r7, pc}
 8018e82:	bf00      	nop
 8018e84:	20001268 	.word	0x20001268

08018e88 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8018e88:	b580      	push	{r7, lr}
 8018e8a:	b082      	sub	sp, #8
 8018e8c:	af00      	add	r7, sp, #0
 8018e8e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 8018e90:	4b04      	ldr	r3, [pc, #16]	; (8018ea4 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 8018e92:	681b      	ldr	r3, [r3, #0]
 8018e94:	f44f 7000 	mov.w	r0, #512	; 0x200
 8018e98:	4798      	blx	r3
}
 8018e9a:	bf00      	nop
 8018e9c:	3708      	adds	r7, #8
 8018e9e:	46bd      	mov	sp, r7
 8018ea0:	bd80      	pop	{r7, pc}
 8018ea2:	bf00      	nop
 8018ea4:	20001268 	.word	0x20001268

08018ea8 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8018ea8:	b580      	push	{r7, lr}
 8018eaa:	b082      	sub	sp, #8
 8018eac:	af00      	add	r7, sp, #0
 8018eae:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8018eb0:	4b03      	ldr	r3, [pc, #12]	; (8018ec0 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 8018eb2:	681b      	ldr	r3, [r3, #0]
 8018eb4:	2020      	movs	r0, #32
 8018eb6:	4798      	blx	r3
}
 8018eb8:	bf00      	nop
 8018eba:	3708      	adds	r7, #8
 8018ebc:	46bd      	mov	sp, r7
 8018ebe:	bd80      	pop	{r7, pc}
 8018ec0:	20001268 	.word	0x20001268

08018ec4 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8018ec4:	b580      	push	{r7, lr}
 8018ec6:	b082      	sub	sp, #8
 8018ec8:	af00      	add	r7, sp, #0
 8018eca:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8018ecc:	4b03      	ldr	r3, [pc, #12]	; (8018edc <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 8018ece:	681b      	ldr	r3, [r3, #0]
 8018ed0:	2004      	movs	r0, #4
 8018ed2:	4798      	blx	r3
}
 8018ed4:	bf00      	nop
 8018ed6:	3708      	adds	r7, #8
 8018ed8:	46bd      	mov	sp, r7
 8018eda:	bd80      	pop	{r7, pc}
 8018edc:	20001268 	.word	0x20001268

08018ee0 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8018ee0:	b580      	push	{r7, lr}
 8018ee2:	b082      	sub	sp, #8
 8018ee4:	af00      	add	r7, sp, #0
 8018ee6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8018ee8:	4b03      	ldr	r3, [pc, #12]	; (8018ef8 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 8018eea:	681b      	ldr	r3, [r3, #0]
 8018eec:	2008      	movs	r0, #8
 8018eee:	4798      	blx	r3
}
 8018ef0:	bf00      	nop
 8018ef2:	3708      	adds	r7, #8
 8018ef4:	46bd      	mov	sp, r7
 8018ef6:	bd80      	pop	{r7, pc}
 8018ef8:	20001268 	.word	0x20001268

08018efc <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8018efc:	b580      	push	{r7, lr}
 8018efe:	b082      	sub	sp, #8
 8018f00:	af00      	add	r7, sp, #0
 8018f02:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 8018f04:	4b03      	ldr	r3, [pc, #12]	; (8018f14 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 8018f06:	681b      	ldr	r3, [r3, #0]
 8018f08:	2010      	movs	r0, #16
 8018f0a:	4798      	blx	r3
}
 8018f0c:	bf00      	nop
 8018f0e:	3708      	adds	r7, #8
 8018f10:	46bd      	mov	sp, r7
 8018f12:	bd80      	pop	{r7, pc}
 8018f14:	20001268 	.word	0x20001268

08018f18 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 8018f18:	b580      	push	{r7, lr}
 8018f1a:	b084      	sub	sp, #16
 8018f1c:	af00      	add	r7, sp, #0
 8018f1e:	4603      	mov	r3, r0
 8018f20:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 8018f22:	f7e9 fe0a 	bl	8002b3a <RBI_IsDCDC>
 8018f26:	4603      	mov	r3, r0
 8018f28:	2b01      	cmp	r3, #1
 8018f2a:	d112      	bne.n	8018f52 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8018f2c:	f640 1023 	movw	r0, #2339	; 0x923
 8018f30:	f7ff fe96 	bl	8018c60 <SUBGRF_ReadRegister>
 8018f34:	4603      	mov	r3, r0
 8018f36:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 8018f38:	7bfb      	ldrb	r3, [r7, #15]
 8018f3a:	f023 0306 	bic.w	r3, r3, #6
 8018f3e:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8018f40:	7bfa      	ldrb	r2, [r7, #15]
 8018f42:	79fb      	ldrb	r3, [r7, #7]
 8018f44:	4313      	orrs	r3, r2
 8018f46:	b2db      	uxtb	r3, r3
 8018f48:	4619      	mov	r1, r3
 8018f4a:	f640 1023 	movw	r0, #2339	; 0x923
 8018f4e:	f7ff fe73 	bl	8018c38 <SUBGRF_WriteRegister>
  }
}
 8018f52:	bf00      	nop
 8018f54:	3710      	adds	r7, #16
 8018f56:	46bd      	mov	sp, r7
 8018f58:	bd80      	pop	{r7, pc}
	...

08018f5c <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 8018f5c:	b580      	push	{r7, lr}
 8018f5e:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 8018f60:	2218      	movs	r2, #24
 8018f62:	2100      	movs	r1, #0
 8018f64:	4807      	ldr	r0, [pc, #28]	; (8018f84 <UTIL_ADV_TRACE_Init+0x28>)
 8018f66:	f000 fb50 	bl	801960a <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 8018f6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8018f6e:	2100      	movs	r1, #0
 8018f70:	4805      	ldr	r0, [pc, #20]	; (8018f88 <UTIL_ADV_TRACE_Init+0x2c>)
 8018f72:	f000 fb4a 	bl	801960a <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();
  
  /* Initialize the Low Level interface */  
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 8018f76:	4b05      	ldr	r3, [pc, #20]	; (8018f8c <UTIL_ADV_TRACE_Init+0x30>)
 8018f78:	681b      	ldr	r3, [r3, #0]
 8018f7a:	4805      	ldr	r0, [pc, #20]	; (8018f90 <UTIL_ADV_TRACE_Init+0x34>)
 8018f7c:	4798      	blx	r3
 8018f7e:	4603      	mov	r3, r0
}
 8018f80:	4618      	mov	r0, r3
 8018f82:	bd80      	pop	{r7, pc}
 8018f84:	2000126c 	.word	0x2000126c
 8018f88:	20001284 	.word	0x20001284
 8018f8c:	0801afa4 	.word	0x0801afa4
 8018f90:	080191dd 	.word	0x080191dd

08018f94 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 8018f94:	b408      	push	{r3}
 8018f96:	b580      	push	{r7, lr}
 8018f98:	b08d      	sub	sp, #52	; 0x34
 8018f9a:	af00      	add	r7, sp, #0
 8018f9c:	60f8      	str	r0, [r7, #12]
 8018f9e:	60b9      	str	r1, [r7, #8]
 8018fa0:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 8018fa2:	2300      	movs	r3, #0
 8018fa4:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 8018fa6:	2300      	movs	r3, #0
 8018fa8:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if (!( ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 8018faa:	4b38      	ldr	r3, [pc, #224]	; (801908c <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8018fac:	7a1b      	ldrb	r3, [r3, #8]
 8018fae:	461a      	mov	r2, r3
 8018fb0:	68fb      	ldr	r3, [r7, #12]
 8018fb2:	4293      	cmp	r3, r2
 8018fb4:	d902      	bls.n	8018fbc <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 8018fb6:	f06f 0304 	mvn.w	r3, #4
 8018fba:	e05f      	b.n	801907c <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  if(( Region & ADV_TRACE_Ctx.RegionMask) != Region)
 8018fbc:	4b33      	ldr	r3, [pc, #204]	; (801908c <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8018fbe:	68da      	ldr	r2, [r3, #12]
 8018fc0:	68bb      	ldr	r3, [r7, #8]
 8018fc2:	4013      	ands	r3, r2
 8018fc4:	68ba      	ldr	r2, [r7, #8]
 8018fc6:	429a      	cmp	r2, r3
 8018fc8:	d002      	beq.n	8018fd0 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 8018fca:	f06f 0305 	mvn.w	r3, #5
 8018fce:	e055      	b.n	801907c <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 8018fd0:	4b2e      	ldr	r3, [pc, #184]	; (801908c <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8018fd2:	685b      	ldr	r3, [r3, #4]
 8018fd4:	2b00      	cmp	r3, #0
 8018fd6:	d00a      	beq.n	8018fee <UTIL_ADV_TRACE_COND_FSend+0x5a>
 8018fd8:	687b      	ldr	r3, [r7, #4]
 8018fda:	2b00      	cmp	r3, #0
 8018fdc:	d007      	beq.n	8018fee <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 8018fde:	4b2b      	ldr	r3, [pc, #172]	; (801908c <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8018fe0:	685b      	ldr	r3, [r3, #4]
 8018fe2:	f107 0116 	add.w	r1, r7, #22
 8018fe6:	f107 0218 	add.w	r2, r7, #24
 8018fea:	4610      	mov	r0, r2
 8018fec:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 8018fee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8018ff2:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8018ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018ff6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8018ff8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8018ffc:	4824      	ldr	r0, [pc, #144]	; (8019090 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 8018ffe:	f001 f933 	bl	801a268 <tiny_vsnprintf_like>
 8019002:	4603      	mov	r3, r0
 8019004:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 8019006:	f000 f9ef 	bl	80193e8 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801900a:	8afa      	ldrh	r2, [r7, #22]
 801900c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801900e:	4413      	add	r3, r2
 8019010:	b29b      	uxth	r3, r3
 8019012:	f107 0214 	add.w	r2, r7, #20
 8019016:	4611      	mov	r1, r2
 8019018:	4618      	mov	r0, r3
 801901a:	f000 f967 	bl	80192ec <TRACE_AllocateBufer>
 801901e:	4603      	mov	r3, r0
 8019020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019024:	d026      	beq.n	8019074 <UTIL_ADV_TRACE_COND_FSend+0xe0>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 8019026:	2300      	movs	r3, #0
 8019028:	85fb      	strh	r3, [r7, #46]	; 0x2e
 801902a:	e00f      	b.n	801904c <UTIL_ADV_TRACE_COND_FSend+0xb8>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801902c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801902e:	8aba      	ldrh	r2, [r7, #20]
 8019030:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8019034:	440b      	add	r3, r1
 8019036:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801903a:	4b16      	ldr	r3, [pc, #88]	; (8019094 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 801903c:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801903e:	8abb      	ldrh	r3, [r7, #20]
 8019040:	3301      	adds	r3, #1
 8019042:	b29b      	uxth	r3, r3
 8019044:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 8019046:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8019048:	3301      	adds	r3, #1
 801904a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 801904c:	8afb      	ldrh	r3, [r7, #22]
 801904e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8019050:	429a      	cmp	r2, r3
 8019052:	d3eb      	bcc.n	801902c <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8019054:	8abb      	ldrh	r3, [r7, #20]
 8019056:	461a      	mov	r2, r3
 8019058:	4b0e      	ldr	r3, [pc, #56]	; (8019094 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 801905a:	18d0      	adds	r0, r2, r3
 801905c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801905e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8019060:	f44f 7180 	mov.w	r1, #256	; 0x100
 8019064:	f001 f900 	bl	801a268 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 8019068:	f000 f9dc 	bl	8019424 <TRACE_UnLock>

    return TRACE_Send();
 801906c:	f000 f832 	bl	80190d4 <TRACE_Send>
 8019070:	4603      	mov	r3, r0
 8019072:	e003      	b.n	801907c <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 8019074:	f000 f9d6 	bl	8019424 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 8019078:	f06f 0302 	mvn.w	r3, #2
  buff_size+=(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801907c:	4618      	mov	r0, r3
 801907e:	3734      	adds	r7, #52	; 0x34
 8019080:	46bd      	mov	sp, r7
 8019082:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8019086:	b001      	add	sp, #4
 8019088:	4770      	bx	lr
 801908a:	bf00      	nop
 801908c:	2000126c 	.word	0x2000126c
 8019090:	20001484 	.word	0x20001484
 8019094:	20001284 	.word	0x20001284

08019098 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 8019098:	b480      	push	{r7}
 801909a:	b083      	sub	sp, #12
 801909c:	af00      	add	r7, sp, #0
 801909e:	6078      	str	r0, [r7, #4]
	ADV_TRACE_Ctx.timestamp_func = *cb;
 80190a0:	4a03      	ldr	r2, [pc, #12]	; (80190b0 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 80190a2:	687b      	ldr	r3, [r7, #4]
 80190a4:	6053      	str	r3, [r2, #4]
}
 80190a6:	bf00      	nop
 80190a8:	370c      	adds	r7, #12
 80190aa:	46bd      	mov	sp, r7
 80190ac:	bc80      	pop	{r7}
 80190ae:	4770      	bx	lr
 80190b0:	2000126c 	.word	0x2000126c

080190b4 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 80190b4:	b480      	push	{r7}
 80190b6:	b083      	sub	sp, #12
 80190b8:	af00      	add	r7, sp, #0
 80190ba:	4603      	mov	r3, r0
 80190bc:	71fb      	strb	r3, [r7, #7]
	ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 80190be:	4a04      	ldr	r2, [pc, #16]	; (80190d0 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 80190c0:	79fb      	ldrb	r3, [r7, #7]
 80190c2:	7213      	strb	r3, [r2, #8]
}
 80190c4:	bf00      	nop
 80190c6:	370c      	adds	r7, #12
 80190c8:	46bd      	mov	sp, r7
 80190ca:	bc80      	pop	{r7}
 80190cc:	4770      	bx	lr
 80190ce:	bf00      	nop
 80190d0:	2000126c 	.word	0x2000126c

080190d4 <TRACE_Send>:
/**
  * @brief send the data of the trace to low layer
  * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
  */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 80190d4:	b580      	push	{r7, lr}
 80190d6:	b088      	sub	sp, #32
 80190d8:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;  
 80190da:	2300      	movs	r3, #0
 80190dc:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 80190de:	2300      	movs	r3, #0
 80190e0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80190e2:	f3ef 8310 	mrs	r3, PRIMASK
 80190e6:	613b      	str	r3, [r7, #16]
  return(result);
 80190e8:	693b      	ldr	r3, [r7, #16]
  
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();  
 80190ea:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80190ec:	b672      	cpsid	i
}
 80190ee:	bf00      	nop
  
  if(TRACE_IsLocked() == 0u)
 80190f0:	f000 f9b6 	bl	8019460 <TRACE_IsLocked>
 80190f4:	4603      	mov	r3, r0
 80190f6:	2b00      	cmp	r3, #0
 80190f8:	d15d      	bne.n	80191b6 <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 80190fa:	f000 f975 	bl	80193e8 <TRACE_Lock>
	    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send overrun(%d)--\n", ADV_TRACE_Ctx.TraceSentSize);
	    return UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
	}
#endif

    if (ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 80190fe:	4b34      	ldr	r3, [pc, #208]	; (80191d0 <TRACE_Send+0xfc>)
 8019100:	8a1a      	ldrh	r2, [r3, #16]
 8019102:	4b33      	ldr	r3, [pc, #204]	; (80191d0 <TRACE_Send+0xfc>)
 8019104:	8a5b      	ldrh	r3, [r3, #18]
 8019106:	429a      	cmp	r2, r3
 8019108:	d04d      	beq.n	80191a6 <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
   	  if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801910a:	4b31      	ldr	r3, [pc, #196]	; (80191d0 <TRACE_Send+0xfc>)
 801910c:	789b      	ldrb	r3, [r3, #2]
 801910e:	2b01      	cmp	r3, #1
 8019110:	d117      	bne.n	8019142 <TRACE_Send+0x6e>
   	  {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t)(ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 8019112:	4b2f      	ldr	r3, [pc, #188]	; (80191d0 <TRACE_Send+0xfc>)
 8019114:	881a      	ldrh	r2, [r3, #0]
 8019116:	4b2e      	ldr	r3, [pc, #184]	; (80191d0 <TRACE_Send+0xfc>)
 8019118:	8a1b      	ldrh	r3, [r3, #16]
 801911a:	1ad3      	subs	r3, r2, r3
 801911c:	b29a      	uxth	r2, r3
 801911e:	4b2c      	ldr	r3, [pc, #176]	; (80191d0 <TRACE_Send+0xfc>)
 8019120:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8019122:	4b2b      	ldr	r3, [pc, #172]	; (80191d0 <TRACE_Send+0xfc>)
 8019124:	2202      	movs	r2, #2
 8019126:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 8019128:	4b29      	ldr	r3, [pc, #164]	; (80191d0 <TRACE_Send+0xfc>)
 801912a:	2200      	movs	r2, #0
 801912c:	801a      	strh	r2, [r3, #0]
        
        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
        
        if (0u == ADV_TRACE_Ctx.TraceSentSize)
 801912e:	4b28      	ldr	r3, [pc, #160]	; (80191d0 <TRACE_Send+0xfc>)
 8019130:	8a9b      	ldrh	r3, [r3, #20]
 8019132:	2b00      	cmp	r3, #0
 8019134:	d105      	bne.n	8019142 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8019136:	4b26      	ldr	r3, [pc, #152]	; (80191d0 <TRACE_Send+0xfc>)
 8019138:	2200      	movs	r2, #0
 801913a:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801913c:	4b24      	ldr	r3, [pc, #144]	; (80191d0 <TRACE_Send+0xfc>)
 801913e:	2200      	movs	r2, #0
 8019140:	821a      	strh	r2, [r3, #16]
        }
   	  }
      
   	  if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8019142:	4b23      	ldr	r3, [pc, #140]	; (80191d0 <TRACE_Send+0xfc>)
 8019144:	789b      	ldrb	r3, [r3, #2]
 8019146:	2b00      	cmp	r3, #0
 8019148:	d115      	bne.n	8019176 <TRACE_Send+0xa2>
   	  {
#endif
   	    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801914a:	4b21      	ldr	r3, [pc, #132]	; (80191d0 <TRACE_Send+0xfc>)
 801914c:	8a5a      	ldrh	r2, [r3, #18]
 801914e:	4b20      	ldr	r3, [pc, #128]	; (80191d0 <TRACE_Send+0xfc>)
 8019150:	8a1b      	ldrh	r3, [r3, #16]
 8019152:	429a      	cmp	r2, r3
 8019154:	d908      	bls.n	8019168 <TRACE_Send+0x94>
        {
   	    	ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8019156:	4b1e      	ldr	r3, [pc, #120]	; (80191d0 <TRACE_Send+0xfc>)
 8019158:	8a5a      	ldrh	r2, [r3, #18]
 801915a:	4b1d      	ldr	r3, [pc, #116]	; (80191d0 <TRACE_Send+0xfc>)
 801915c:	8a1b      	ldrh	r3, [r3, #16]
 801915e:	1ad3      	subs	r3, r2, r3
 8019160:	b29a      	uxth	r2, r3
 8019162:	4b1b      	ldr	r3, [pc, #108]	; (80191d0 <TRACE_Send+0xfc>)
 8019164:	829a      	strh	r2, [r3, #20]
 8019166:	e006      	b.n	8019176 <TRACE_Send+0xa2>
        }
        else  /* TraceRdPtr > TraceWrPtr */
        {
        	ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8019168:	4b19      	ldr	r3, [pc, #100]	; (80191d0 <TRACE_Send+0xfc>)
 801916a:	8a1b      	ldrh	r3, [r3, #16]
 801916c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8019170:	b29a      	uxth	r2, r3
 8019172:	4b17      	ldr	r3, [pc, #92]	; (80191d0 <TRACE_Send+0xfc>)
 8019174:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8019176:	4b16      	ldr	r3, [pc, #88]	; (80191d0 <TRACE_Send+0xfc>)
 8019178:	8a1b      	ldrh	r3, [r3, #16]
 801917a:	461a      	mov	r2, r3
 801917c:	4b15      	ldr	r3, [pc, #84]	; (80191d4 <TRACE_Send+0x100>)
 801917e:	4413      	add	r3, r2
 8019180:	61bb      	str	r3, [r7, #24]
 8019182:	697b      	ldr	r3, [r7, #20]
 8019184:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019186:	68fb      	ldr	r3, [r7, #12]
 8019188:	f383 8810 	msr	PRIMASK, r3
}
 801918c:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook(); 
 801918e:	f7e8 ff2f 	bl	8001ff0 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n",ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8019192:	4b11      	ldr	r3, [pc, #68]	; (80191d8 <TRACE_Send+0x104>)
 8019194:	68db      	ldr	r3, [r3, #12]
 8019196:	4a0e      	ldr	r2, [pc, #56]	; (80191d0 <TRACE_Send+0xfc>)
 8019198:	8a92      	ldrh	r2, [r2, #20]
 801919a:	4611      	mov	r1, r2
 801919c:	69b8      	ldr	r0, [r7, #24]
 801919e:	4798      	blx	r3
 80191a0:	4603      	mov	r3, r0
 80191a2:	77fb      	strb	r3, [r7, #31]
 80191a4:	e00d      	b.n	80191c2 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 80191a6:	f000 f93d 	bl	8019424 <TRACE_UnLock>
 80191aa:	697b      	ldr	r3, [r7, #20]
 80191ac:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80191ae:	68bb      	ldr	r3, [r7, #8]
 80191b0:	f383 8810 	msr	PRIMASK, r3
}
 80191b4:	e005      	b.n	80191c2 <TRACE_Send+0xee>
 80191b6:	697b      	ldr	r3, [r7, #20]
 80191b8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80191ba:	687b      	ldr	r3, [r7, #4]
 80191bc:	f383 8810 	msr	PRIMASK, r3
}
 80191c0:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  }
  
  return ret;
 80191c2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80191c6:	4618      	mov	r0, r3
 80191c8:	3720      	adds	r7, #32
 80191ca:	46bd      	mov	sp, r7
 80191cc:	bd80      	pop	{r7, pc}
 80191ce:	bf00      	nop
 80191d0:	2000126c 	.word	0x2000126c
 80191d4:	20001284 	.word	0x20001284
 80191d8:	0801afa4 	.word	0x0801afa4

080191dc <TRACE_TxCpltCallback>:
  * @brief Tx callback called by the low layer level to inform a transfer complete
  * @param Ptr pointer not used only for HAL compatibility
  * @retval none
  */
static void TRACE_TxCpltCallback(void *Ptr)
{ 
 80191dc:	b580      	push	{r7, lr}
 80191de:	b086      	sub	sp, #24
 80191e0:	af00      	add	r7, sp, #0
 80191e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80191e4:	f3ef 8310 	mrs	r3, PRIMASK
 80191e8:	613b      	str	r3, [r7, #16]
  return(result);
 80191ea:	693b      	ldr	r3, [r7, #16]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 80191ec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80191ee:	b672      	cpsid	i
}
 80191f0:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif
  
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 80191f2:	4b3b      	ldr	r3, [pc, #236]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 80191f4:	789b      	ldrb	r3, [r3, #2]
 80191f6:	2b02      	cmp	r3, #2
 80191f8:	d106      	bne.n	8019208 <TRACE_TxCpltCallback+0x2c>
  {
	  ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 80191fa:	4b39      	ldr	r3, [pc, #228]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 80191fc:	2200      	movs	r2, #0
 80191fe:	709a      	strb	r2, [r3, #2]
	  ADV_TRACE_Ctx.TraceRdPtr = 0;
 8019200:	4b37      	ldr	r3, [pc, #220]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 8019202:	2200      	movs	r2, #0
 8019204:	821a      	strh	r2, [r3, #16]
 8019206:	e00a      	b.n	801921e <TRACE_TxCpltCallback+0x42>
	  UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
	  ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 8019208:	4b35      	ldr	r3, [pc, #212]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 801920a:	8a1a      	ldrh	r2, [r3, #16]
 801920c:	4b34      	ldr	r3, [pc, #208]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 801920e:	8a9b      	ldrh	r3, [r3, #20]
 8019210:	4413      	add	r3, r2
 8019212:	b29b      	uxth	r3, r3
 8019214:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8019218:	b29a      	uxth	r2, r3
 801921a:	4b31      	ldr	r3, [pc, #196]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 801921c:	821a      	strh	r2, [r3, #16]
		UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
	}
#endif
  
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801921e:	4b30      	ldr	r3, [pc, #192]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 8019220:	8a1a      	ldrh	r2, [r3, #16]
 8019222:	4b2f      	ldr	r3, [pc, #188]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 8019224:	8a5b      	ldrh	r3, [r3, #18]
 8019226:	429a      	cmp	r2, r3
 8019228:	d04b      	beq.n	80192c2 <TRACE_TxCpltCallback+0xe6>
 801922a:	4b2d      	ldr	r3, [pc, #180]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 801922c:	8adb      	ldrh	r3, [r3, #22]
 801922e:	2b01      	cmp	r3, #1
 8019230:	d147      	bne.n	80192c2 <TRACE_TxCpltCallback+0xe6>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8019232:	4b2b      	ldr	r3, [pc, #172]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 8019234:	789b      	ldrb	r3, [r3, #2]
 8019236:	2b01      	cmp	r3, #1
 8019238:	d117      	bne.n	801926a <TRACE_TxCpltCallback+0x8e>
    {
   		ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801923a:	4b29      	ldr	r3, [pc, #164]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 801923c:	881a      	ldrh	r2, [r3, #0]
 801923e:	4b28      	ldr	r3, [pc, #160]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 8019240:	8a1b      	ldrh	r3, [r3, #16]
 8019242:	1ad3      	subs	r3, r2, r3
 8019244:	b29a      	uxth	r2, r3
 8019246:	4b26      	ldr	r3, [pc, #152]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 8019248:	829a      	strh	r2, [r3, #20]
   		ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801924a:	4b25      	ldr	r3, [pc, #148]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 801924c:	2202      	movs	r2, #2
 801924e:	709a      	strb	r2, [r3, #2]
   		ADV_TRACE_Ctx.unchunk_enabled = 0;
 8019250:	4b23      	ldr	r3, [pc, #140]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 8019252:	2200      	movs	r2, #0
 8019254:	801a      	strh	r2, [r3, #0]
      
    	UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
      
    	if (0u == ADV_TRACE_Ctx.TraceSentSize)
 8019256:	4b22      	ldr	r3, [pc, #136]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 8019258:	8a9b      	ldrh	r3, [r3, #20]
 801925a:	2b00      	cmp	r3, #0
 801925c:	d105      	bne.n	801926a <TRACE_TxCpltCallback+0x8e>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801925e:	4b20      	ldr	r3, [pc, #128]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 8019260:	2200      	movs	r2, #0
 8019262:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 8019264:	4b1e      	ldr	r3, [pc, #120]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 8019266:	2200      	movs	r2, #0
 8019268:	821a      	strh	r2, [r3, #16]
      }
    }
    
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801926a:	4b1d      	ldr	r3, [pc, #116]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 801926c:	789b      	ldrb	r3, [r3, #2]
 801926e:	2b00      	cmp	r3, #0
 8019270:	d115      	bne.n	801929e <TRACE_TxCpltCallback+0xc2>
    {
#endif
      if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8019272:	4b1b      	ldr	r3, [pc, #108]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 8019274:	8a5a      	ldrh	r2, [r3, #18]
 8019276:	4b1a      	ldr	r3, [pc, #104]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 8019278:	8a1b      	ldrh	r3, [r3, #16]
 801927a:	429a      	cmp	r2, r3
 801927c:	d908      	bls.n	8019290 <TRACE_TxCpltCallback+0xb4>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801927e:	4b18      	ldr	r3, [pc, #96]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 8019280:	8a5a      	ldrh	r2, [r3, #18]
 8019282:	4b17      	ldr	r3, [pc, #92]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 8019284:	8a1b      	ldrh	r3, [r3, #16]
 8019286:	1ad3      	subs	r3, r2, r3
 8019288:	b29a      	uxth	r2, r3
 801928a:	4b15      	ldr	r3, [pc, #84]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 801928c:	829a      	strh	r2, [r3, #20]
 801928e:	e006      	b.n	801929e <TRACE_TxCpltCallback+0xc2>
      }
      else  /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8019290:	4b13      	ldr	r3, [pc, #76]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 8019292:	8a1b      	ldrh	r3, [r3, #16]
 8019294:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8019298:	b29a      	uxth	r2, r3
 801929a:	4b11      	ldr	r3, [pc, #68]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 801929c:	829a      	strh	r2, [r3, #20]
 801929e:	697b      	ldr	r3, [r7, #20]
 80192a0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80192a2:	68fb      	ldr	r3, [r7, #12]
 80192a4:	f383 8810 	msr	PRIMASK, r3
}
 80192a8:	bf00      	nop
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(&ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr], ADV_TRACE_Ctx.TraceSentSize);
 80192aa:	4b0e      	ldr	r3, [pc, #56]	; (80192e4 <TRACE_TxCpltCallback+0x108>)
 80192ac:	68db      	ldr	r3, [r3, #12]
 80192ae:	4a0c      	ldr	r2, [pc, #48]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 80192b0:	8a12      	ldrh	r2, [r2, #16]
 80192b2:	4611      	mov	r1, r2
 80192b4:	4a0c      	ldr	r2, [pc, #48]	; (80192e8 <TRACE_TxCpltCallback+0x10c>)
 80192b6:	440a      	add	r2, r1
 80192b8:	4909      	ldr	r1, [pc, #36]	; (80192e0 <TRACE_TxCpltCallback+0x104>)
 80192ba:	8a89      	ldrh	r1, [r1, #20]
 80192bc:	4610      	mov	r0, r2
 80192be:	4798      	blx	r3
 80192c0:	e00a      	b.n	80192d8 <TRACE_TxCpltCallback+0xfc>
  }
  else
  {
    UTIL_ADV_TRACE_PostSendHook();      
 80192c2:	f7e8 fe9d 	bl	8002000 <UTIL_ADV_TRACE_PostSendHook>
 80192c6:	697b      	ldr	r3, [r7, #20]
 80192c8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80192ca:	68bb      	ldr	r3, [r7, #8]
 80192cc:	f383 8810 	msr	PRIMASK, r3
}
 80192d0:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    TRACE_UnLock();
 80192d2:	f000 f8a7 	bl	8019424 <TRACE_UnLock>
  }
}
 80192d6:	bf00      	nop
 80192d8:	bf00      	nop
 80192da:	3718      	adds	r7, #24
 80192dc:	46bd      	mov	sp, r7
 80192de:	bd80      	pop	{r7, pc}
 80192e0:	2000126c 	.word	0x2000126c
 80192e4:	0801afa4 	.word	0x0801afa4
 80192e8:	20001284 	.word	0x20001284

080192ec <TRACE_AllocateBufer>:
  * @param  Size to allocate within fifo
  * @param  Pos position within the fifo
  * @retval write position inside the buffer is -1 no space available.
  */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 80192ec:	b480      	push	{r7}
 80192ee:	b087      	sub	sp, #28
 80192f0:	af00      	add	r7, sp, #0
 80192f2:	4603      	mov	r3, r0
 80192f4:	6039      	str	r1, [r7, #0]
 80192f6:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 80192f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80192fc:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80192fe:	f3ef 8310 	mrs	r3, PRIMASK
 8019302:	60fb      	str	r3, [r7, #12]
  return(result);
 8019304:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8019306:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8019308:	b672      	cpsid	i
}
 801930a:	bf00      	nop

  if (ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801930c:	4b35      	ldr	r3, [pc, #212]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 801930e:	8a5a      	ldrh	r2, [r3, #18]
 8019310:	4b34      	ldr	r3, [pc, #208]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 8019312:	8a1b      	ldrh	r3, [r3, #16]
 8019314:	429a      	cmp	r2, r3
 8019316:	d11b      	bne.n	8019350 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8019318:	4b32      	ldr	r3, [pc, #200]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 801931a:	8a5b      	ldrh	r3, [r3, #18]
 801931c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8019320:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 8019322:	88fa      	ldrh	r2, [r7, #6]
 8019324:	8afb      	ldrh	r3, [r7, #22]
 8019326:	429a      	cmp	r2, r3
 8019328:	d33a      	bcc.n	80193a0 <TRACE_AllocateBufer+0xb4>
 801932a:	4b2e      	ldr	r3, [pc, #184]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 801932c:	8a1b      	ldrh	r3, [r3, #16]
 801932e:	88fa      	ldrh	r2, [r7, #6]
 8019330:	429a      	cmp	r2, r3
 8019332:	d235      	bcs.n	80193a0 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8019334:	4b2b      	ldr	r3, [pc, #172]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 8019336:	2201      	movs	r2, #1
 8019338:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801933a:	4b2a      	ldr	r3, [pc, #168]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 801933c:	8a5a      	ldrh	r2, [r3, #18]
 801933e:	4b29      	ldr	r3, [pc, #164]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 8019340:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8019342:	4b28      	ldr	r3, [pc, #160]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 8019344:	8a1b      	ldrh	r3, [r3, #16]
 8019346:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 8019348:	4b26      	ldr	r3, [pc, #152]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 801934a:	2200      	movs	r2, #0
 801934c:	825a      	strh	r2, [r3, #18]
 801934e:	e027      	b.n	80193a0 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8019350:	4b24      	ldr	r3, [pc, #144]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 8019352:	8a5a      	ldrh	r2, [r3, #18]
 8019354:	4b23      	ldr	r3, [pc, #140]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 8019356:	8a1b      	ldrh	r3, [r3, #16]
 8019358:	429a      	cmp	r2, r3
 801935a:	d91b      	bls.n	8019394 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801935c:	4b21      	ldr	r3, [pc, #132]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 801935e:	8a5b      	ldrh	r3, [r3, #18]
 8019360:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8019364:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 8019366:	88fa      	ldrh	r2, [r7, #6]
 8019368:	8afb      	ldrh	r3, [r7, #22]
 801936a:	429a      	cmp	r2, r3
 801936c:	d318      	bcc.n	80193a0 <TRACE_AllocateBufer+0xb4>
 801936e:	4b1d      	ldr	r3, [pc, #116]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 8019370:	8a1b      	ldrh	r3, [r3, #16]
 8019372:	88fa      	ldrh	r2, [r7, #6]
 8019374:	429a      	cmp	r2, r3
 8019376:	d213      	bcs.n	80193a0 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8019378:	4b1a      	ldr	r3, [pc, #104]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 801937a:	2201      	movs	r2, #1
 801937c:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801937e:	4b19      	ldr	r3, [pc, #100]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 8019380:	8a5a      	ldrh	r2, [r3, #18]
 8019382:	4b18      	ldr	r3, [pc, #96]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 8019384:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8019386:	4b17      	ldr	r3, [pc, #92]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 8019388:	8a1b      	ldrh	r3, [r3, #16]
 801938a:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801938c:	4b15      	ldr	r3, [pc, #84]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 801938e:	2200      	movs	r2, #0
 8019390:	825a      	strh	r2, [r3, #18]
 8019392:	e005      	b.n	80193a0 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 8019394:	4b13      	ldr	r3, [pc, #76]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 8019396:	8a1a      	ldrh	r2, [r3, #16]
 8019398:	4b12      	ldr	r3, [pc, #72]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 801939a:	8a5b      	ldrh	r3, [r3, #18]
 801939c:	1ad3      	subs	r3, r2, r3
 801939e:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }
  
  if (freesize > Size)
 80193a0:	8afa      	ldrh	r2, [r7, #22]
 80193a2:	88fb      	ldrh	r3, [r7, #6]
 80193a4:	429a      	cmp	r2, r3
 80193a6:	d90f      	bls.n	80193c8 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 80193a8:	4b0e      	ldr	r3, [pc, #56]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 80193aa:	8a5a      	ldrh	r2, [r3, #18]
 80193ac:	683b      	ldr	r3, [r7, #0]
 80193ae:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 80193b0:	4b0c      	ldr	r3, [pc, #48]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 80193b2:	8a5a      	ldrh	r2, [r3, #18]
 80193b4:	88fb      	ldrh	r3, [r7, #6]
 80193b6:	4413      	add	r3, r2
 80193b8:	b29b      	uxth	r3, r3
 80193ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80193be:	b29a      	uxth	r2, r3
 80193c0:	4b08      	ldr	r3, [pc, #32]	; (80193e4 <TRACE_AllocateBufer+0xf8>)
 80193c2:	825a      	strh	r2, [r3, #18]
    ret = 0;
 80193c4:	2300      	movs	r3, #0
 80193c6:	82bb      	strh	r3, [r7, #20]
 80193c8:	693b      	ldr	r3, [r7, #16]
 80193ca:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80193cc:	68bb      	ldr	r3, [r7, #8]
 80193ce:	f383 8810 	msr	PRIMASK, r3
}
 80193d2:	bf00      	nop
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_AllocateBufer(%d-%d::%d-%d)--\n",freesize - Size, Size, ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceWrPtr);
#endif
  }

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  return ret;
 80193d4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 80193d8:	4618      	mov	r0, r3
 80193da:	371c      	adds	r7, #28
 80193dc:	46bd      	mov	sp, r7
 80193de:	bc80      	pop	{r7}
 80193e0:	4770      	bx	lr
 80193e2:	bf00      	nop
 80193e4:	2000126c 	.word	0x2000126c

080193e8 <TRACE_Lock>:
/**
  * @brief  Lock the trace buffer.
  * @retval None.
  */
static void TRACE_Lock(void)
{
 80193e8:	b480      	push	{r7}
 80193ea:	b085      	sub	sp, #20
 80193ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80193ee:	f3ef 8310 	mrs	r3, PRIMASK
 80193f2:	607b      	str	r3, [r7, #4]
  return(result);
 80193f4:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 80193f6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80193f8:	b672      	cpsid	i
}
 80193fa:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 80193fc:	4b08      	ldr	r3, [pc, #32]	; (8019420 <TRACE_Lock+0x38>)
 80193fe:	8adb      	ldrh	r3, [r3, #22]
 8019400:	3301      	adds	r3, #1
 8019402:	b29a      	uxth	r2, r3
 8019404:	4b06      	ldr	r3, [pc, #24]	; (8019420 <TRACE_Lock+0x38>)
 8019406:	82da      	strh	r2, [r3, #22]
 8019408:	68fb      	ldr	r3, [r7, #12]
 801940a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801940c:	68bb      	ldr	r3, [r7, #8]
 801940e:	f383 8810 	msr	PRIMASK, r3
}
 8019412:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8019414:	bf00      	nop
 8019416:	3714      	adds	r7, #20
 8019418:	46bd      	mov	sp, r7
 801941a:	bc80      	pop	{r7}
 801941c:	4770      	bx	lr
 801941e:	bf00      	nop
 8019420:	2000126c 	.word	0x2000126c

08019424 <TRACE_UnLock>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static void TRACE_UnLock(void)
{
 8019424:	b480      	push	{r7}
 8019426:	b085      	sub	sp, #20
 8019428:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801942a:	f3ef 8310 	mrs	r3, PRIMASK
 801942e:	607b      	str	r3, [r7, #4]
  return(result);
 8019430:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8019432:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8019434:	b672      	cpsid	i
}
 8019436:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 8019438:	4b08      	ldr	r3, [pc, #32]	; (801945c <TRACE_UnLock+0x38>)
 801943a:	8adb      	ldrh	r3, [r3, #22]
 801943c:	3b01      	subs	r3, #1
 801943e:	b29a      	uxth	r2, r3
 8019440:	4b06      	ldr	r3, [pc, #24]	; (801945c <TRACE_UnLock+0x38>)
 8019442:	82da      	strh	r2, [r3, #22]
 8019444:	68fb      	ldr	r3, [r7, #12]
 8019446:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019448:	68bb      	ldr	r3, [r7, #8]
 801944a:	f383 8810 	msr	PRIMASK, r3
}
 801944e:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8019450:	bf00      	nop
 8019452:	3714      	adds	r7, #20
 8019454:	46bd      	mov	sp, r7
 8019456:	bc80      	pop	{r7}
 8019458:	4770      	bx	lr
 801945a:	bf00      	nop
 801945c:	2000126c 	.word	0x2000126c

08019460 <TRACE_IsLocked>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static uint32_t TRACE_IsLocked(void)
{
 8019460:	b480      	push	{r7}
 8019462:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 8019464:	4b05      	ldr	r3, [pc, #20]	; (801947c <TRACE_IsLocked+0x1c>)
 8019466:	8adb      	ldrh	r3, [r3, #22]
 8019468:	2b00      	cmp	r3, #0
 801946a:	bf14      	ite	ne
 801946c:	2301      	movne	r3, #1
 801946e:	2300      	moveq	r3, #0
 8019470:	b2db      	uxtb	r3, r3
}
 8019472:	4618      	mov	r0, r3
 8019474:	46bd      	mov	sp, r7
 8019476:	bc80      	pop	{r7}
 8019478:	4770      	bx	lr
 801947a:	bf00      	nop
 801947c:	2000126c 	.word	0x2000126c

08019480 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8019480:	b480      	push	{r7}
 8019482:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8019484:	4b04      	ldr	r3, [pc, #16]	; (8019498 <UTIL_LPM_Init+0x18>)
 8019486:	2200      	movs	r2, #0
 8019488:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801948a:	4b04      	ldr	r3, [pc, #16]	; (801949c <UTIL_LPM_Init+0x1c>)
 801948c:	2200      	movs	r2, #0
 801948e:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8019490:	bf00      	nop
 8019492:	46bd      	mov	sp, r7
 8019494:	bc80      	pop	{r7}
 8019496:	4770      	bx	lr
 8019498:	20001584 	.word	0x20001584
 801949c:	20001588 	.word	0x20001588

080194a0 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 80194a0:	b480      	push	{r7}
 80194a2:	b087      	sub	sp, #28
 80194a4:	af00      	add	r7, sp, #0
 80194a6:	6078      	str	r0, [r7, #4]
 80194a8:	460b      	mov	r3, r1
 80194aa:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80194ac:	f3ef 8310 	mrs	r3, PRIMASK
 80194b0:	613b      	str	r3, [r7, #16]
  return(result);
 80194b2:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 80194b4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80194b6:	b672      	cpsid	i
}
 80194b8:	bf00      	nop
  
  switch( state )
 80194ba:	78fb      	ldrb	r3, [r7, #3]
 80194bc:	2b00      	cmp	r3, #0
 80194be:	d008      	beq.n	80194d2 <UTIL_LPM_SetStopMode+0x32>
 80194c0:	2b01      	cmp	r3, #1
 80194c2:	d10e      	bne.n	80194e2 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 80194c4:	4b0d      	ldr	r3, [pc, #52]	; (80194fc <UTIL_LPM_SetStopMode+0x5c>)
 80194c6:	681a      	ldr	r2, [r3, #0]
 80194c8:	687b      	ldr	r3, [r7, #4]
 80194ca:	4313      	orrs	r3, r2
 80194cc:	4a0b      	ldr	r2, [pc, #44]	; (80194fc <UTIL_LPM_SetStopMode+0x5c>)
 80194ce:	6013      	str	r3, [r2, #0]
      break;
 80194d0:	e008      	b.n	80194e4 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 80194d2:	687b      	ldr	r3, [r7, #4]
 80194d4:	43da      	mvns	r2, r3
 80194d6:	4b09      	ldr	r3, [pc, #36]	; (80194fc <UTIL_LPM_SetStopMode+0x5c>)
 80194d8:	681b      	ldr	r3, [r3, #0]
 80194da:	4013      	ands	r3, r2
 80194dc:	4a07      	ldr	r2, [pc, #28]	; (80194fc <UTIL_LPM_SetStopMode+0x5c>)
 80194de:	6013      	str	r3, [r2, #0]
      break;
 80194e0:	e000      	b.n	80194e4 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 80194e2:	bf00      	nop
 80194e4:	697b      	ldr	r3, [r7, #20]
 80194e6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80194e8:	68fb      	ldr	r3, [r7, #12]
 80194ea:	f383 8810 	msr	PRIMASK, r3
}
 80194ee:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80194f0:	bf00      	nop
 80194f2:	371c      	adds	r7, #28
 80194f4:	46bd      	mov	sp, r7
 80194f6:	bc80      	pop	{r7}
 80194f8:	4770      	bx	lr
 80194fa:	bf00      	nop
 80194fc:	20001584 	.word	0x20001584

08019500 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8019500:	b480      	push	{r7}
 8019502:	b087      	sub	sp, #28
 8019504:	af00      	add	r7, sp, #0
 8019506:	6078      	str	r0, [r7, #4]
 8019508:	460b      	mov	r3, r1
 801950a:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801950c:	f3ef 8310 	mrs	r3, PRIMASK
 8019510:	613b      	str	r3, [r7, #16]
  return(result);
 8019512:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8019514:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019516:	b672      	cpsid	i
}
 8019518:	bf00      	nop
  
  switch(state)
 801951a:	78fb      	ldrb	r3, [r7, #3]
 801951c:	2b00      	cmp	r3, #0
 801951e:	d008      	beq.n	8019532 <UTIL_LPM_SetOffMode+0x32>
 8019520:	2b01      	cmp	r3, #1
 8019522:	d10e      	bne.n	8019542 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8019524:	4b0d      	ldr	r3, [pc, #52]	; (801955c <UTIL_LPM_SetOffMode+0x5c>)
 8019526:	681a      	ldr	r2, [r3, #0]
 8019528:	687b      	ldr	r3, [r7, #4]
 801952a:	4313      	orrs	r3, r2
 801952c:	4a0b      	ldr	r2, [pc, #44]	; (801955c <UTIL_LPM_SetOffMode+0x5c>)
 801952e:	6013      	str	r3, [r2, #0]
      break;
 8019530:	e008      	b.n	8019544 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8019532:	687b      	ldr	r3, [r7, #4]
 8019534:	43da      	mvns	r2, r3
 8019536:	4b09      	ldr	r3, [pc, #36]	; (801955c <UTIL_LPM_SetOffMode+0x5c>)
 8019538:	681b      	ldr	r3, [r3, #0]
 801953a:	4013      	ands	r3, r2
 801953c:	4a07      	ldr	r2, [pc, #28]	; (801955c <UTIL_LPM_SetOffMode+0x5c>)
 801953e:	6013      	str	r3, [r2, #0]
      break;
 8019540:	e000      	b.n	8019544 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8019542:	bf00      	nop
 8019544:	697b      	ldr	r3, [r7, #20]
 8019546:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019548:	68fb      	ldr	r3, [r7, #12]
 801954a:	f383 8810 	msr	PRIMASK, r3
}
 801954e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8019550:	bf00      	nop
 8019552:	371c      	adds	r7, #28
 8019554:	46bd      	mov	sp, r7
 8019556:	bc80      	pop	{r7}
 8019558:	4770      	bx	lr
 801955a:	bf00      	nop
 801955c:	20001588 	.word	0x20001588

08019560 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 8019560:	b580      	push	{r7, lr}
 8019562:	b084      	sub	sp, #16
 8019564:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019566:	f3ef 8310 	mrs	r3, PRIMASK
 801956a:	60bb      	str	r3, [r7, #8]
  return(result);
 801956c:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 801956e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8019570:	b672      	cpsid	i
}
 8019572:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 8019574:	4b12      	ldr	r3, [pc, #72]	; (80195c0 <UTIL_LPM_EnterLowPower+0x60>)
 8019576:	681b      	ldr	r3, [r3, #0]
 8019578:	2b00      	cmp	r3, #0
 801957a:	d006      	beq.n	801958a <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 801957c:	4b11      	ldr	r3, [pc, #68]	; (80195c4 <UTIL_LPM_EnterLowPower+0x64>)
 801957e:	681b      	ldr	r3, [r3, #0]
 8019580:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 8019582:	4b10      	ldr	r3, [pc, #64]	; (80195c4 <UTIL_LPM_EnterLowPower+0x64>)
 8019584:	685b      	ldr	r3, [r3, #4]
 8019586:	4798      	blx	r3
 8019588:	e010      	b.n	80195ac <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 801958a:	4b0f      	ldr	r3, [pc, #60]	; (80195c8 <UTIL_LPM_EnterLowPower+0x68>)
 801958c:	681b      	ldr	r3, [r3, #0]
 801958e:	2b00      	cmp	r3, #0
 8019590:	d006      	beq.n	80195a0 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 8019592:	4b0c      	ldr	r3, [pc, #48]	; (80195c4 <UTIL_LPM_EnterLowPower+0x64>)
 8019594:	689b      	ldr	r3, [r3, #8]
 8019596:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 8019598:	4b0a      	ldr	r3, [pc, #40]	; (80195c4 <UTIL_LPM_EnterLowPower+0x64>)
 801959a:	68db      	ldr	r3, [r3, #12]
 801959c:	4798      	blx	r3
 801959e:	e005      	b.n	80195ac <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 80195a0:	4b08      	ldr	r3, [pc, #32]	; (80195c4 <UTIL_LPM_EnterLowPower+0x64>)
 80195a2:	691b      	ldr	r3, [r3, #16]
 80195a4:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 80195a6:	4b07      	ldr	r3, [pc, #28]	; (80195c4 <UTIL_LPM_EnterLowPower+0x64>)
 80195a8:	695b      	ldr	r3, [r3, #20]
 80195aa:	4798      	blx	r3
 80195ac:	68fb      	ldr	r3, [r7, #12]
 80195ae:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80195b0:	687b      	ldr	r3, [r7, #4]
 80195b2:	f383 8810 	msr	PRIMASK, r3
}
 80195b6:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 80195b8:	bf00      	nop
 80195ba:	3710      	adds	r7, #16
 80195bc:	46bd      	mov	sp, r7
 80195be:	bd80      	pop	{r7, pc}
 80195c0:	20001584 	.word	0x20001584
 80195c4:	0801af4c 	.word	0x0801af4c
 80195c8:	20001588 	.word	0x20001588

080195cc <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 80195cc:	b480      	push	{r7}
 80195ce:	b087      	sub	sp, #28
 80195d0:	af00      	add	r7, sp, #0
 80195d2:	60f8      	str	r0, [r7, #12]
 80195d4:	60b9      	str	r1, [r7, #8]
 80195d6:	4613      	mov	r3, r2
 80195d8:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 80195da:	68fb      	ldr	r3, [r7, #12]
 80195dc:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 80195de:	68bb      	ldr	r3, [r7, #8]
 80195e0:	613b      	str	r3, [r7, #16]

  while( size-- )
 80195e2:	e007      	b.n	80195f4 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 80195e4:	693a      	ldr	r2, [r7, #16]
 80195e6:	1c53      	adds	r3, r2, #1
 80195e8:	613b      	str	r3, [r7, #16]
 80195ea:	697b      	ldr	r3, [r7, #20]
 80195ec:	1c59      	adds	r1, r3, #1
 80195ee:	6179      	str	r1, [r7, #20]
 80195f0:	7812      	ldrb	r2, [r2, #0]
 80195f2:	701a      	strb	r2, [r3, #0]
  while( size-- )
 80195f4:	88fb      	ldrh	r3, [r7, #6]
 80195f6:	1e5a      	subs	r2, r3, #1
 80195f8:	80fa      	strh	r2, [r7, #6]
 80195fa:	2b00      	cmp	r3, #0
 80195fc:	d1f2      	bne.n	80195e4 <UTIL_MEM_cpy_8+0x18>
    }
}
 80195fe:	bf00      	nop
 8019600:	bf00      	nop
 8019602:	371c      	adds	r7, #28
 8019604:	46bd      	mov	sp, r7
 8019606:	bc80      	pop	{r7}
 8019608:	4770      	bx	lr

0801960a <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801960a:	b480      	push	{r7}
 801960c:	b085      	sub	sp, #20
 801960e:	af00      	add	r7, sp, #0
 8019610:	6078      	str	r0, [r7, #4]
 8019612:	460b      	mov	r3, r1
 8019614:	70fb      	strb	r3, [r7, #3]
 8019616:	4613      	mov	r3, r2
 8019618:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801961a:	687b      	ldr	r3, [r7, #4]
 801961c:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801961e:	e004      	b.n	801962a <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 8019620:	68fb      	ldr	r3, [r7, #12]
 8019622:	1c5a      	adds	r2, r3, #1
 8019624:	60fa      	str	r2, [r7, #12]
 8019626:	78fa      	ldrb	r2, [r7, #3]
 8019628:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801962a:	883b      	ldrh	r3, [r7, #0]
 801962c:	1e5a      	subs	r2, r3, #1
 801962e:	803a      	strh	r2, [r7, #0]
 8019630:	2b00      	cmp	r3, #0
 8019632:	d1f5      	bne.n	8019620 <UTIL_MEM_set_8+0x16>
  }
}
 8019634:	bf00      	nop
 8019636:	bf00      	nop
 8019638:	3714      	adds	r7, #20
 801963a:	46bd      	mov	sp, r7
 801963c:	bc80      	pop	{r7}
 801963e:	4770      	bx	lr

08019640 <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8019640:	b580      	push	{r7, lr}
 8019642:	b08c      	sub	sp, #48	; 0x30
 8019644:	af00      	add	r7, sp, #0
 8019646:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 8019648:	4b67      	ldr	r3, [pc, #412]	; (80197e8 <UTIL_SEQ_Run+0x1a8>)
 801964a:	681b      	ldr	r3, [r3, #0]
 801964c:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 801964e:	4b66      	ldr	r3, [pc, #408]	; (80197e8 <UTIL_SEQ_Run+0x1a8>)
 8019650:	681a      	ldr	r2, [r3, #0]
 8019652:	687b      	ldr	r3, [r7, #4]
 8019654:	4013      	ands	r3, r2
 8019656:	4a64      	ldr	r2, [pc, #400]	; (80197e8 <UTIL_SEQ_Run+0x1a8>)
 8019658:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 801965a:	e083      	b.n	8019764 <UTIL_SEQ_Run+0x124>
  {
    counter = 0U;
 801965c:	2300      	movs	r3, #0
 801965e:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 8019660:	e002      	b.n	8019668 <UTIL_SEQ_Run+0x28>
    {
      counter++;
 8019662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019664:	3301      	adds	r3, #1
 8019666:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 8019668:	4a60      	ldr	r2, [pc, #384]	; (80197ec <UTIL_SEQ_Run+0x1ac>)
 801966a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801966c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8019670:	4b5f      	ldr	r3, [pc, #380]	; (80197f0 <UTIL_SEQ_Run+0x1b0>)
 8019672:	681b      	ldr	r3, [r3, #0]
 8019674:	401a      	ands	r2, r3
 8019676:	4b5c      	ldr	r3, [pc, #368]	; (80197e8 <UTIL_SEQ_Run+0x1a8>)
 8019678:	681b      	ldr	r3, [r3, #0]
 801967a:	4013      	ands	r3, r2
 801967c:	2b00      	cmp	r3, #0
 801967e:	d0f0      	beq.n	8019662 <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 8019680:	4a5a      	ldr	r2, [pc, #360]	; (80197ec <UTIL_SEQ_Run+0x1ac>)
 8019682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019684:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8019688:	4b59      	ldr	r3, [pc, #356]	; (80197f0 <UTIL_SEQ_Run+0x1b0>)
 801968a:	681b      	ldr	r3, [r3, #0]
 801968c:	401a      	ands	r2, r3
 801968e:	4b56      	ldr	r3, [pc, #344]	; (80197e8 <UTIL_SEQ_Run+0x1a8>)
 8019690:	681b      	ldr	r3, [r3, #0]
 8019692:	4013      	ands	r3, r2
 8019694:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8019696:	4a55      	ldr	r2, [pc, #340]	; (80197ec <UTIL_SEQ_Run+0x1ac>)
 8019698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801969a:	00db      	lsls	r3, r3, #3
 801969c:	4413      	add	r3, r2
 801969e:	685a      	ldr	r2, [r3, #4]
 80196a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80196a2:	4013      	ands	r3, r2
 80196a4:	2b00      	cmp	r3, #0
 80196a6:	d106      	bne.n	80196b6 <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 80196a8:	4a50      	ldr	r2, [pc, #320]	; (80197ec <UTIL_SEQ_Run+0x1ac>)
 80196aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80196ac:	00db      	lsls	r3, r3, #3
 80196ae:	4413      	add	r3, r2
 80196b0:	f04f 32ff 	mov.w	r2, #4294967295
 80196b4:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 80196b6:	4a4d      	ldr	r2, [pc, #308]	; (80197ec <UTIL_SEQ_Run+0x1ac>)
 80196b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80196ba:	00db      	lsls	r3, r3, #3
 80196bc:	4413      	add	r3, r2
 80196be:	685a      	ldr	r2, [r3, #4]
 80196c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80196c2:	4013      	ands	r3, r2
 80196c4:	4618      	mov	r0, r3
 80196c6:	f000 f8f9 	bl	80198bc <SEQ_BitPosition>
 80196ca:	4603      	mov	r3, r0
 80196cc:	461a      	mov	r2, r3
 80196ce:	4b49      	ldr	r3, [pc, #292]	; (80197f4 <UTIL_SEQ_Run+0x1b4>)
 80196d0:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 80196d2:	4a46      	ldr	r2, [pc, #280]	; (80197ec <UTIL_SEQ_Run+0x1ac>)
 80196d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80196d6:	00db      	lsls	r3, r3, #3
 80196d8:	4413      	add	r3, r2
 80196da:	685a      	ldr	r2, [r3, #4]
 80196dc:	4b45      	ldr	r3, [pc, #276]	; (80197f4 <UTIL_SEQ_Run+0x1b4>)
 80196de:	681b      	ldr	r3, [r3, #0]
 80196e0:	2101      	movs	r1, #1
 80196e2:	fa01 f303 	lsl.w	r3, r1, r3
 80196e6:	43db      	mvns	r3, r3
 80196e8:	401a      	ands	r2, r3
 80196ea:	4940      	ldr	r1, [pc, #256]	; (80197ec <UTIL_SEQ_Run+0x1ac>)
 80196ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80196ee:	00db      	lsls	r3, r3, #3
 80196f0:	440b      	add	r3, r1
 80196f2:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80196f4:	f3ef 8310 	mrs	r3, PRIMASK
 80196f8:	61bb      	str	r3, [r7, #24]
  return(result);
 80196fa:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80196fc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80196fe:	b672      	cpsid	i
}
 8019700:	bf00      	nop
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 8019702:	4b3c      	ldr	r3, [pc, #240]	; (80197f4 <UTIL_SEQ_Run+0x1b4>)
 8019704:	681b      	ldr	r3, [r3, #0]
 8019706:	2201      	movs	r2, #1
 8019708:	fa02 f303 	lsl.w	r3, r2, r3
 801970c:	43da      	mvns	r2, r3
 801970e:	4b3a      	ldr	r3, [pc, #232]	; (80197f8 <UTIL_SEQ_Run+0x1b8>)
 8019710:	681b      	ldr	r3, [r3, #0]
 8019712:	4013      	ands	r3, r2
 8019714:	4a38      	ldr	r2, [pc, #224]	; (80197f8 <UTIL_SEQ_Run+0x1b8>)
 8019716:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8019718:	2302      	movs	r3, #2
 801971a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801971c:	e013      	b.n	8019746 <UTIL_SEQ_Run+0x106>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801971e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019720:	3b01      	subs	r3, #1
 8019722:	4a32      	ldr	r2, [pc, #200]	; (80197ec <UTIL_SEQ_Run+0x1ac>)
 8019724:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8019728:	4b32      	ldr	r3, [pc, #200]	; (80197f4 <UTIL_SEQ_Run+0x1b4>)
 801972a:	681b      	ldr	r3, [r3, #0]
 801972c:	2201      	movs	r2, #1
 801972e:	fa02 f303 	lsl.w	r3, r2, r3
 8019732:	43da      	mvns	r2, r3
 8019734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019736:	3b01      	subs	r3, #1
 8019738:	400a      	ands	r2, r1
 801973a:	492c      	ldr	r1, [pc, #176]	; (80197ec <UTIL_SEQ_Run+0x1ac>)
 801973c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8019740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019742:	3b01      	subs	r3, #1
 8019744:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019748:	2b00      	cmp	r3, #0
 801974a:	d1e8      	bne.n	801971e <UTIL_SEQ_Run+0xde>
 801974c:	6a3b      	ldr	r3, [r7, #32]
 801974e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019750:	697b      	ldr	r3, [r7, #20]
 8019752:	f383 8810 	msr	PRIMASK, r3
}
 8019756:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 8019758:	4b26      	ldr	r3, [pc, #152]	; (80197f4 <UTIL_SEQ_Run+0x1b4>)
 801975a:	681b      	ldr	r3, [r3, #0]
 801975c:	4a27      	ldr	r2, [pc, #156]	; (80197fc <UTIL_SEQ_Run+0x1bc>)
 801975e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8019762:	4798      	blx	r3
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 8019764:	4b24      	ldr	r3, [pc, #144]	; (80197f8 <UTIL_SEQ_Run+0x1b8>)
 8019766:	681a      	ldr	r2, [r3, #0]
 8019768:	4b21      	ldr	r3, [pc, #132]	; (80197f0 <UTIL_SEQ_Run+0x1b0>)
 801976a:	681b      	ldr	r3, [r3, #0]
 801976c:	401a      	ands	r2, r3
 801976e:	4b1e      	ldr	r3, [pc, #120]	; (80197e8 <UTIL_SEQ_Run+0x1a8>)
 8019770:	681b      	ldr	r3, [r3, #0]
 8019772:	4013      	ands	r3, r2
 8019774:	2b00      	cmp	r3, #0
 8019776:	d007      	beq.n	8019788 <UTIL_SEQ_Run+0x148>
 8019778:	4b21      	ldr	r3, [pc, #132]	; (8019800 <UTIL_SEQ_Run+0x1c0>)
 801977a:	681a      	ldr	r2, [r3, #0]
 801977c:	4b21      	ldr	r3, [pc, #132]	; (8019804 <UTIL_SEQ_Run+0x1c4>)
 801977e:	681b      	ldr	r3, [r3, #0]
 8019780:	4013      	ands	r3, r2
 8019782:	2b00      	cmp	r3, #0
 8019784:	f43f af6a 	beq.w	801965c <UTIL_SEQ_Run+0x1c>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8019788:	4b1a      	ldr	r3, [pc, #104]	; (80197f4 <UTIL_SEQ_Run+0x1b4>)
 801978a:	f04f 32ff 	mov.w	r2, #4294967295
 801978e:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8019790:	f000 f888 	bl	80198a4 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019794:	f3ef 8310 	mrs	r3, PRIMASK
 8019798:	613b      	str	r3, [r7, #16]
  return(result);
 801979a:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801979c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801979e:	b672      	cpsid	i
}
 80197a0:	bf00      	nop
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 80197a2:	4b15      	ldr	r3, [pc, #84]	; (80197f8 <UTIL_SEQ_Run+0x1b8>)
 80197a4:	681a      	ldr	r2, [r3, #0]
 80197a6:	4b12      	ldr	r3, [pc, #72]	; (80197f0 <UTIL_SEQ_Run+0x1b0>)
 80197a8:	681b      	ldr	r3, [r3, #0]
 80197aa:	401a      	ands	r2, r3
 80197ac:	4b0e      	ldr	r3, [pc, #56]	; (80197e8 <UTIL_SEQ_Run+0x1a8>)
 80197ae:	681b      	ldr	r3, [r3, #0]
 80197b0:	4013      	ands	r3, r2
 80197b2:	2b00      	cmp	r3, #0
 80197b4:	d108      	bne.n	80197c8 <UTIL_SEQ_Run+0x188>
 80197b6:	4b12      	ldr	r3, [pc, #72]	; (8019800 <UTIL_SEQ_Run+0x1c0>)
 80197b8:	681a      	ldr	r2, [r3, #0]
 80197ba:	4b12      	ldr	r3, [pc, #72]	; (8019804 <UTIL_SEQ_Run+0x1c4>)
 80197bc:	681b      	ldr	r3, [r3, #0]
 80197be:	4013      	ands	r3, r2
 80197c0:	2b00      	cmp	r3, #0
 80197c2:	d101      	bne.n	80197c8 <UTIL_SEQ_Run+0x188>
  {
	UTIL_SEQ_Idle( );
 80197c4:	f7e8 fabe 	bl	8001d44 <UTIL_SEQ_Idle>
 80197c8:	69fb      	ldr	r3, [r7, #28]
 80197ca:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80197cc:	68fb      	ldr	r3, [r7, #12]
 80197ce:	f383 8810 	msr	PRIMASK, r3
}
 80197d2:	bf00      	nop
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 80197d4:	f000 f86c 	bl	80198b0 <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 80197d8:	4a03      	ldr	r2, [pc, #12]	; (80197e8 <UTIL_SEQ_Run+0x1a8>)
 80197da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80197dc:	6013      	str	r3, [r2, #0]

  return;
 80197de:	bf00      	nop
}
 80197e0:	3730      	adds	r7, #48	; 0x30
 80197e2:	46bd      	mov	sp, r7
 80197e4:	bd80      	pop	{r7, pc}
 80197e6:	bf00      	nop
 80197e8:	200001bc 	.word	0x200001bc
 80197ec:	2000161c 	.word	0x2000161c
 80197f0:	200001b8 	.word	0x200001b8
 80197f4:	20001598 	.word	0x20001598
 80197f8:	2000158c 	.word	0x2000158c
 80197fc:	2000159c 	.word	0x2000159c
 8019800:	20001590 	.word	0x20001590
 8019804:	20001594 	.word	0x20001594

08019808 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8019808:	b580      	push	{r7, lr}
 801980a:	b088      	sub	sp, #32
 801980c:	af00      	add	r7, sp, #0
 801980e:	60f8      	str	r0, [r7, #12]
 8019810:	60b9      	str	r1, [r7, #8]
 8019812:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019814:	f3ef 8310 	mrs	r3, PRIMASK
 8019818:	617b      	str	r3, [r7, #20]
  return(result);
 801981a:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801981c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801981e:	b672      	cpsid	i
}
 8019820:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8019822:	68f8      	ldr	r0, [r7, #12]
 8019824:	f000 f84a 	bl	80198bc <SEQ_BitPosition>
 8019828:	4603      	mov	r3, r0
 801982a:	4619      	mov	r1, r3
 801982c:	4a06      	ldr	r2, [pc, #24]	; (8019848 <UTIL_SEQ_RegTask+0x40>)
 801982e:	687b      	ldr	r3, [r7, #4]
 8019830:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8019834:	69fb      	ldr	r3, [r7, #28]
 8019836:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019838:	69bb      	ldr	r3, [r7, #24]
 801983a:	f383 8810 	msr	PRIMASK, r3
}
 801983e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8019840:	bf00      	nop
}
 8019842:	3720      	adds	r7, #32
 8019844:	46bd      	mov	sp, r7
 8019846:	bd80      	pop	{r7, pc}
 8019848:	2000159c 	.word	0x2000159c

0801984c <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801984c:	b480      	push	{r7}
 801984e:	b087      	sub	sp, #28
 8019850:	af00      	add	r7, sp, #0
 8019852:	6078      	str	r0, [r7, #4]
 8019854:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019856:	f3ef 8310 	mrs	r3, PRIMASK
 801985a:	60fb      	str	r3, [r7, #12]
  return(result);
 801985c:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801985e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019860:	b672      	cpsid	i
}
 8019862:	bf00      	nop

  TaskSet |= TaskId_bm;
 8019864:	4b0d      	ldr	r3, [pc, #52]	; (801989c <UTIL_SEQ_SetTask+0x50>)
 8019866:	681a      	ldr	r2, [r3, #0]
 8019868:	687b      	ldr	r3, [r7, #4]
 801986a:	4313      	orrs	r3, r2
 801986c:	4a0b      	ldr	r2, [pc, #44]	; (801989c <UTIL_SEQ_SetTask+0x50>)
 801986e:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8019870:	4a0b      	ldr	r2, [pc, #44]	; (80198a0 <UTIL_SEQ_SetTask+0x54>)
 8019872:	683b      	ldr	r3, [r7, #0]
 8019874:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8019878:	687b      	ldr	r3, [r7, #4]
 801987a:	431a      	orrs	r2, r3
 801987c:	4908      	ldr	r1, [pc, #32]	; (80198a0 <UTIL_SEQ_SetTask+0x54>)
 801987e:	683b      	ldr	r3, [r7, #0]
 8019880:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8019884:	697b      	ldr	r3, [r7, #20]
 8019886:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019888:	693b      	ldr	r3, [r7, #16]
 801988a:	f383 8810 	msr	PRIMASK, r3
}
 801988e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8019890:	bf00      	nop
}
 8019892:	371c      	adds	r7, #28
 8019894:	46bd      	mov	sp, r7
 8019896:	bc80      	pop	{r7}
 8019898:	4770      	bx	lr
 801989a:	bf00      	nop
 801989c:	2000158c 	.word	0x2000158c
 80198a0:	2000161c 	.word	0x2000161c

080198a4 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 80198a4:	b480      	push	{r7}
 80198a6:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 80198a8:	bf00      	nop
}
 80198aa:	46bd      	mov	sp, r7
 80198ac:	bc80      	pop	{r7}
 80198ae:	4770      	bx	lr

080198b0 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 80198b0:	b480      	push	{r7}
 80198b2:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 80198b4:	bf00      	nop
}
 80198b6:	46bd      	mov	sp, r7
 80198b8:	bc80      	pop	{r7}
 80198ba:	4770      	bx	lr

080198bc <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 80198bc:	b480      	push	{r7}
 80198be:	b085      	sub	sp, #20
 80198c0:	af00      	add	r7, sp, #0
 80198c2:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 80198c4:	2300      	movs	r3, #0
 80198c6:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 80198c8:	687b      	ldr	r3, [r7, #4]
 80198ca:	0c1b      	lsrs	r3, r3, #16
 80198cc:	041b      	lsls	r3, r3, #16
 80198ce:	2b00      	cmp	r3, #0
 80198d0:	d104      	bne.n	80198dc <SEQ_BitPosition+0x20>
 80198d2:	2310      	movs	r3, #16
 80198d4:	73fb      	strb	r3, [r7, #15]
 80198d6:	687b      	ldr	r3, [r7, #4]
 80198d8:	041b      	lsls	r3, r3, #16
 80198da:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 80198dc:	687b      	ldr	r3, [r7, #4]
 80198de:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80198e2:	2b00      	cmp	r3, #0
 80198e4:	d105      	bne.n	80198f2 <SEQ_BitPosition+0x36>
 80198e6:	7bfb      	ldrb	r3, [r7, #15]
 80198e8:	3308      	adds	r3, #8
 80198ea:	73fb      	strb	r3, [r7, #15]
 80198ec:	687b      	ldr	r3, [r7, #4]
 80198ee:	021b      	lsls	r3, r3, #8
 80198f0:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 80198f2:	687b      	ldr	r3, [r7, #4]
 80198f4:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80198f8:	2b00      	cmp	r3, #0
 80198fa:	d105      	bne.n	8019908 <SEQ_BitPosition+0x4c>
 80198fc:	7bfb      	ldrb	r3, [r7, #15]
 80198fe:	3304      	adds	r3, #4
 8019900:	73fb      	strb	r3, [r7, #15]
 8019902:	687b      	ldr	r3, [r7, #4]
 8019904:	011b      	lsls	r3, r3, #4
 8019906:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 8019908:	687b      	ldr	r3, [r7, #4]
 801990a:	0f1b      	lsrs	r3, r3, #28
 801990c:	4a06      	ldr	r2, [pc, #24]	; (8019928 <SEQ_BitPosition+0x6c>)
 801990e:	5cd2      	ldrb	r2, [r2, r3]
 8019910:	7bfb      	ldrb	r3, [r7, #15]
 8019912:	4413      	add	r3, r2
 8019914:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 8019916:	7bfb      	ldrb	r3, [r7, #15]
 8019918:	f1c3 031f 	rsb	r3, r3, #31
 801991c:	b2db      	uxtb	r3, r3
}
 801991e:	4618      	mov	r0, r3
 8019920:	3714      	adds	r7, #20
 8019922:	46bd      	mov	sp, r7
 8019924:	bc80      	pop	{r7}
 8019926:	4770      	bx	lr
 8019928:	0801b614 	.word	0x0801b614

0801992c <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801992c:	b082      	sub	sp, #8
 801992e:	b480      	push	{r7}
 8019930:	b087      	sub	sp, #28
 8019932:	af00      	add	r7, sp, #0
 8019934:	60f8      	str	r0, [r7, #12]
 8019936:	1d38      	adds	r0, r7, #4
 8019938:	e880 0006 	stmia.w	r0, {r1, r2}
 801993c:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801993e:	2300      	movs	r3, #0
 8019940:	613b      	str	r3, [r7, #16]
 8019942:	2300      	movs	r3, #0
 8019944:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 8019946:	687a      	ldr	r2, [r7, #4]
 8019948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801994a:	4413      	add	r3, r2
 801994c:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801994e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8019952:	b29a      	uxth	r2, r3
 8019954:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8019958:	b29b      	uxth	r3, r3
 801995a:	4413      	add	r3, r2
 801995c:	b29b      	uxth	r3, r3
 801995e:	b21b      	sxth	r3, r3
 8019960:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 8019962:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8019966:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801996a:	db0a      	blt.n	8019982 <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801996c:	693b      	ldr	r3, [r7, #16]
 801996e:	3301      	adds	r3, #1
 8019970:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 8019972:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8019976:	b29b      	uxth	r3, r3
 8019978:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 801997c:	b29b      	uxth	r3, r3
 801997e:	b21b      	sxth	r3, r3
 8019980:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 8019982:	68fb      	ldr	r3, [r7, #12]
 8019984:	461a      	mov	r2, r3
 8019986:	f107 0310 	add.w	r3, r7, #16
 801998a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801998e:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8019992:	68f8      	ldr	r0, [r7, #12]
 8019994:	371c      	adds	r7, #28
 8019996:	46bd      	mov	sp, r7
 8019998:	bc80      	pop	{r7}
 801999a:	b002      	add	sp, #8
 801999c:	4770      	bx	lr

0801999e <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801999e:	b082      	sub	sp, #8
 80199a0:	b480      	push	{r7}
 80199a2:	b087      	sub	sp, #28
 80199a4:	af00      	add	r7, sp, #0
 80199a6:	60f8      	str	r0, [r7, #12]
 80199a8:	1d38      	adds	r0, r7, #4
 80199aa:	e880 0006 	stmia.w	r0, {r1, r2}
 80199ae:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 80199b0:	2300      	movs	r3, #0
 80199b2:	613b      	str	r3, [r7, #16]
 80199b4:	2300      	movs	r3, #0
 80199b6:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 80199b8:	687a      	ldr	r2, [r7, #4]
 80199ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80199bc:	1ad3      	subs	r3, r2, r3
 80199be:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 80199c0:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80199c4:	b29a      	uxth	r2, r3
 80199c6:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 80199ca:	b29b      	uxth	r3, r3
 80199cc:	1ad3      	subs	r3, r2, r3
 80199ce:	b29b      	uxth	r3, r3
 80199d0:	b21b      	sxth	r3, r3
 80199d2:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 80199d4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80199d8:	2b00      	cmp	r3, #0
 80199da:	da0a      	bge.n	80199f2 <SysTimeSub+0x54>
  {
    c.Seconds--;
 80199dc:	693b      	ldr	r3, [r7, #16]
 80199de:	3b01      	subs	r3, #1
 80199e0:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 80199e2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80199e6:	b29b      	uxth	r3, r3
 80199e8:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80199ec:	b29b      	uxth	r3, r3
 80199ee:	b21b      	sxth	r3, r3
 80199f0:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 80199f2:	68fb      	ldr	r3, [r7, #12]
 80199f4:	461a      	mov	r2, r3
 80199f6:	f107 0310 	add.w	r3, r7, #16
 80199fa:	e893 0003 	ldmia.w	r3, {r0, r1}
 80199fe:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8019a02:	68f8      	ldr	r0, [r7, #12]
 8019a04:	371c      	adds	r7, #28
 8019a06:	46bd      	mov	sp, r7
 8019a08:	bc80      	pop	{r7}
 8019a0a:	b002      	add	sp, #8
 8019a0c:	4770      	bx	lr
	...

08019a10 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 8019a10:	b580      	push	{r7, lr}
 8019a12:	b088      	sub	sp, #32
 8019a14:	af02      	add	r7, sp, #8
 8019a16:	463b      	mov	r3, r7
 8019a18:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8019a1c:	2300      	movs	r3, #0
 8019a1e:	60bb      	str	r3, [r7, #8]
 8019a20:	2300      	movs	r3, #0
 8019a22:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8019a24:	4b10      	ldr	r3, [pc, #64]	; (8019a68 <SysTimeSet+0x58>)
 8019a26:	691b      	ldr	r3, [r3, #16]
 8019a28:	f107 0208 	add.w	r2, r7, #8
 8019a2c:	3204      	adds	r2, #4
 8019a2e:	4610      	mov	r0, r2
 8019a30:	4798      	blx	r3
 8019a32:	4603      	mov	r3, r0
 8019a34:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 8019a36:	f107 0010 	add.w	r0, r7, #16
 8019a3a:	68fb      	ldr	r3, [r7, #12]
 8019a3c:	9300      	str	r3, [sp, #0]
 8019a3e:	68bb      	ldr	r3, [r7, #8]
 8019a40:	463a      	mov	r2, r7
 8019a42:	ca06      	ldmia	r2, {r1, r2}
 8019a44:	f7ff ffab 	bl	801999e <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 8019a48:	4b07      	ldr	r3, [pc, #28]	; (8019a68 <SysTimeSet+0x58>)
 8019a4a:	681b      	ldr	r3, [r3, #0]
 8019a4c:	693a      	ldr	r2, [r7, #16]
 8019a4e:	4610      	mov	r0, r2
 8019a50:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 8019a52:	4b05      	ldr	r3, [pc, #20]	; (8019a68 <SysTimeSet+0x58>)
 8019a54:	689b      	ldr	r3, [r3, #8]
 8019a56:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8019a5a:	4610      	mov	r0, r2
 8019a5c:	4798      	blx	r3
}
 8019a5e:	bf00      	nop
 8019a60:	3718      	adds	r7, #24
 8019a62:	46bd      	mov	sp, r7
 8019a64:	bd80      	pop	{r7, pc}
 8019a66:	bf00      	nop
 8019a68:	0801af90 	.word	0x0801af90

08019a6c <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 8019a6c:	b580      	push	{r7, lr}
 8019a6e:	b08a      	sub	sp, #40	; 0x28
 8019a70:	af02      	add	r7, sp, #8
 8019a72:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8019a74:	2300      	movs	r3, #0
 8019a76:	61bb      	str	r3, [r7, #24]
 8019a78:	2300      	movs	r3, #0
 8019a7a:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 8019a7c:	2300      	movs	r3, #0
 8019a7e:	613b      	str	r3, [r7, #16]
 8019a80:	2300      	movs	r3, #0
 8019a82:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8019a84:	4b14      	ldr	r3, [pc, #80]	; (8019ad8 <SysTimeGet+0x6c>)
 8019a86:	691b      	ldr	r3, [r3, #16]
 8019a88:	f107 0218 	add.w	r2, r7, #24
 8019a8c:	3204      	adds	r2, #4
 8019a8e:	4610      	mov	r0, r2
 8019a90:	4798      	blx	r3
 8019a92:	4603      	mov	r3, r0
 8019a94:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8019a96:	4b10      	ldr	r3, [pc, #64]	; (8019ad8 <SysTimeGet+0x6c>)
 8019a98:	68db      	ldr	r3, [r3, #12]
 8019a9a:	4798      	blx	r3
 8019a9c:	4603      	mov	r3, r0
 8019a9e:	b21b      	sxth	r3, r3
 8019aa0:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8019aa2:	4b0d      	ldr	r3, [pc, #52]	; (8019ad8 <SysTimeGet+0x6c>)
 8019aa4:	685b      	ldr	r3, [r3, #4]
 8019aa6:	4798      	blx	r3
 8019aa8:	4603      	mov	r3, r0
 8019aaa:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 8019aac:	f107 0010 	add.w	r0, r7, #16
 8019ab0:	69fb      	ldr	r3, [r7, #28]
 8019ab2:	9300      	str	r3, [sp, #0]
 8019ab4:	69bb      	ldr	r3, [r7, #24]
 8019ab6:	f107 0208 	add.w	r2, r7, #8
 8019aba:	ca06      	ldmia	r2, {r1, r2}
 8019abc:	f7ff ff36 	bl	801992c <SysTimeAdd>

  return sysTime;
 8019ac0:	687b      	ldr	r3, [r7, #4]
 8019ac2:	461a      	mov	r2, r3
 8019ac4:	f107 0310 	add.w	r3, r7, #16
 8019ac8:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019acc:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8019ad0:	6878      	ldr	r0, [r7, #4]
 8019ad2:	3720      	adds	r7, #32
 8019ad4:	46bd      	mov	sp, r7
 8019ad6:	bd80      	pop	{r7, pc}
 8019ad8:	0801af90 	.word	0x0801af90

08019adc <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 8019adc:	b580      	push	{r7, lr}
 8019ade:	b084      	sub	sp, #16
 8019ae0:	af00      	add	r7, sp, #0
 8019ae2:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8019ae4:	2300      	movs	r3, #0
 8019ae6:	60bb      	str	r3, [r7, #8]
 8019ae8:	2300      	movs	r3, #0
 8019aea:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8019aec:	4b0a      	ldr	r3, [pc, #40]	; (8019b18 <SysTimeGetMcuTime+0x3c>)
 8019aee:	691b      	ldr	r3, [r3, #16]
 8019af0:	f107 0208 	add.w	r2, r7, #8
 8019af4:	3204      	adds	r2, #4
 8019af6:	4610      	mov	r0, r2
 8019af8:	4798      	blx	r3
 8019afa:	4603      	mov	r3, r0
 8019afc:	60bb      	str	r3, [r7, #8]
  
  return calendarTime;
 8019afe:	687b      	ldr	r3, [r7, #4]
 8019b00:	461a      	mov	r2, r3
 8019b02:	f107 0308 	add.w	r3, r7, #8
 8019b06:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019b0a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8019b0e:	6878      	ldr	r0, [r7, #4]
 8019b10:	3710      	adds	r7, #16
 8019b12:	46bd      	mov	sp, r7
 8019b14:	bd80      	pop	{r7, pc}
 8019b16:	bf00      	nop
 8019b18:	0801af90 	.word	0x0801af90

08019b1c <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 8019b1c:	b580      	push	{r7, lr}
 8019b1e:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 8019b20:	4b04      	ldr	r3, [pc, #16]	; (8019b34 <UTIL_TIMER_Init+0x18>)
 8019b22:	2200      	movs	r2, #0
 8019b24:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 8019b26:	4b04      	ldr	r3, [pc, #16]	; (8019b38 <UTIL_TIMER_Init+0x1c>)
 8019b28:	681b      	ldr	r3, [r3, #0]
 8019b2a:	4798      	blx	r3
 8019b2c:	4603      	mov	r3, r0
}
 8019b2e:	4618      	mov	r0, r3
 8019b30:	bd80      	pop	{r7, pc}
 8019b32:	bf00      	nop
 8019b34:	2000162c 	.word	0x2000162c
 8019b38:	0801af64 	.word	0x0801af64

08019b3c <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 8019b3c:	b580      	push	{r7, lr}
 8019b3e:	b084      	sub	sp, #16
 8019b40:	af00      	add	r7, sp, #0
 8019b42:	60f8      	str	r0, [r7, #12]
 8019b44:	60b9      	str	r1, [r7, #8]
 8019b46:	603b      	str	r3, [r7, #0]
 8019b48:	4613      	mov	r3, r2
 8019b4a:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 8019b4c:	68fb      	ldr	r3, [r7, #12]
 8019b4e:	2b00      	cmp	r3, #0
 8019b50:	d023      	beq.n	8019b9a <UTIL_TIMER_Create+0x5e>
 8019b52:	683b      	ldr	r3, [r7, #0]
 8019b54:	2b00      	cmp	r3, #0
 8019b56:	d020      	beq.n	8019b9a <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 8019b58:	68fb      	ldr	r3, [r7, #12]
 8019b5a:	2200      	movs	r2, #0
 8019b5c:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8019b5e:	4b11      	ldr	r3, [pc, #68]	; (8019ba4 <UTIL_TIMER_Create+0x68>)
 8019b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019b62:	68b8      	ldr	r0, [r7, #8]
 8019b64:	4798      	blx	r3
 8019b66:	4602      	mov	r2, r0
 8019b68:	68fb      	ldr	r3, [r7, #12]
 8019b6a:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 8019b6c:	68fb      	ldr	r3, [r7, #12]
 8019b6e:	2200      	movs	r2, #0
 8019b70:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 8019b72:	68fb      	ldr	r3, [r7, #12]
 8019b74:	2200      	movs	r2, #0
 8019b76:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 8019b78:	68fb      	ldr	r3, [r7, #12]
 8019b7a:	2200      	movs	r2, #0
 8019b7c:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 8019b7e:	68fb      	ldr	r3, [r7, #12]
 8019b80:	683a      	ldr	r2, [r7, #0]
 8019b82:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 8019b84:	68fb      	ldr	r3, [r7, #12]
 8019b86:	69ba      	ldr	r2, [r7, #24]
 8019b88:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 8019b8a:	68fb      	ldr	r3, [r7, #12]
 8019b8c:	79fa      	ldrb	r2, [r7, #7]
 8019b8e:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 8019b90:	68fb      	ldr	r3, [r7, #12]
 8019b92:	2200      	movs	r2, #0
 8019b94:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 8019b96:	2300      	movs	r3, #0
 8019b98:	e000      	b.n	8019b9c <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 8019b9a:	2301      	movs	r3, #1
  }
}
 8019b9c:	4618      	mov	r0, r3
 8019b9e:	3710      	adds	r7, #16
 8019ba0:	46bd      	mov	sp, r7
 8019ba2:	bd80      	pop	{r7, pc}
 8019ba4:	0801af64 	.word	0x0801af64

08019ba8 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 8019ba8:	b580      	push	{r7, lr}
 8019baa:	b08a      	sub	sp, #40	; 0x28
 8019bac:	af00      	add	r7, sp, #0
 8019bae:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8019bb0:	2300      	movs	r3, #0
 8019bb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 8019bb6:	687b      	ldr	r3, [r7, #4]
 8019bb8:	2b00      	cmp	r3, #0
 8019bba:	d056      	beq.n	8019c6a <UTIL_TIMER_Start+0xc2>
 8019bbc:	6878      	ldr	r0, [r7, #4]
 8019bbe:	f000 f9a9 	bl	8019f14 <TimerExists>
 8019bc2:	4603      	mov	r3, r0
 8019bc4:	f083 0301 	eor.w	r3, r3, #1
 8019bc8:	b2db      	uxtb	r3, r3
 8019bca:	2b00      	cmp	r3, #0
 8019bcc:	d04d      	beq.n	8019c6a <UTIL_TIMER_Start+0xc2>
 8019bce:	687b      	ldr	r3, [r7, #4]
 8019bd0:	7a5b      	ldrb	r3, [r3, #9]
 8019bd2:	2b00      	cmp	r3, #0
 8019bd4:	d149      	bne.n	8019c6a <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019bd6:	f3ef 8310 	mrs	r3, PRIMASK
 8019bda:	613b      	str	r3, [r7, #16]
  return(result);
 8019bdc:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8019bde:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8019be0:	b672      	cpsid	i
}
 8019be2:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 8019be4:	687b      	ldr	r3, [r7, #4]
 8019be6:	685b      	ldr	r3, [r3, #4]
 8019be8:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 8019bea:	4b24      	ldr	r3, [pc, #144]	; (8019c7c <UTIL_TIMER_Start+0xd4>)
 8019bec:	6a1b      	ldr	r3, [r3, #32]
 8019bee:	4798      	blx	r3
 8019bf0:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 8019bf2:	6a3a      	ldr	r2, [r7, #32]
 8019bf4:	69bb      	ldr	r3, [r7, #24]
 8019bf6:	429a      	cmp	r2, r3
 8019bf8:	d201      	bcs.n	8019bfe <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 8019bfa:	69bb      	ldr	r3, [r7, #24]
 8019bfc:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 8019bfe:	687b      	ldr	r3, [r7, #4]
 8019c00:	6a3a      	ldr	r2, [r7, #32]
 8019c02:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 8019c04:	687b      	ldr	r3, [r7, #4]
 8019c06:	2200      	movs	r2, #0
 8019c08:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 8019c0a:	687b      	ldr	r3, [r7, #4]
 8019c0c:	2201      	movs	r2, #1
 8019c0e:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 8019c10:	687b      	ldr	r3, [r7, #4]
 8019c12:	2200      	movs	r2, #0
 8019c14:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 8019c16:	4b1a      	ldr	r3, [pc, #104]	; (8019c80 <UTIL_TIMER_Start+0xd8>)
 8019c18:	681b      	ldr	r3, [r3, #0]
 8019c1a:	2b00      	cmp	r3, #0
 8019c1c:	d106      	bne.n	8019c2c <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 8019c1e:	4b17      	ldr	r3, [pc, #92]	; (8019c7c <UTIL_TIMER_Start+0xd4>)
 8019c20:	691b      	ldr	r3, [r3, #16]
 8019c22:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 8019c24:	6878      	ldr	r0, [r7, #4]
 8019c26:	f000 f9eb 	bl	801a000 <TimerInsertNewHeadTimer>
 8019c2a:	e017      	b.n	8019c5c <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 8019c2c:	4b13      	ldr	r3, [pc, #76]	; (8019c7c <UTIL_TIMER_Start+0xd4>)
 8019c2e:	699b      	ldr	r3, [r3, #24]
 8019c30:	4798      	blx	r3
 8019c32:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 8019c34:	687b      	ldr	r3, [r7, #4]
 8019c36:	681a      	ldr	r2, [r3, #0]
 8019c38:	697b      	ldr	r3, [r7, #20]
 8019c3a:	441a      	add	r2, r3
 8019c3c:	687b      	ldr	r3, [r7, #4]
 8019c3e:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 8019c40:	687b      	ldr	r3, [r7, #4]
 8019c42:	681a      	ldr	r2, [r3, #0]
 8019c44:	4b0e      	ldr	r3, [pc, #56]	; (8019c80 <UTIL_TIMER_Start+0xd8>)
 8019c46:	681b      	ldr	r3, [r3, #0]
 8019c48:	681b      	ldr	r3, [r3, #0]
 8019c4a:	429a      	cmp	r2, r3
 8019c4c:	d203      	bcs.n	8019c56 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 8019c4e:	6878      	ldr	r0, [r7, #4]
 8019c50:	f000 f9d6 	bl	801a000 <TimerInsertNewHeadTimer>
 8019c54:	e002      	b.n	8019c5c <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 8019c56:	6878      	ldr	r0, [r7, #4]
 8019c58:	f000 f9a2 	bl	8019fa0 <TimerInsertTimer>
 8019c5c:	69fb      	ldr	r3, [r7, #28]
 8019c5e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019c60:	68fb      	ldr	r3, [r7, #12]
 8019c62:	f383 8810 	msr	PRIMASK, r3
}
 8019c66:	bf00      	nop
  {
 8019c68:	e002      	b.n	8019c70 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 8019c6a:	2301      	movs	r3, #1
 8019c6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 8019c70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8019c74:	4618      	mov	r0, r3
 8019c76:	3728      	adds	r7, #40	; 0x28
 8019c78:	46bd      	mov	sp, r7
 8019c7a:	bd80      	pop	{r7, pc}
 8019c7c:	0801af64 	.word	0x0801af64
 8019c80:	2000162c 	.word	0x2000162c

08019c84 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 8019c84:	b580      	push	{r7, lr}
 8019c86:	b088      	sub	sp, #32
 8019c88:	af00      	add	r7, sp, #0
 8019c8a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8019c8c:	2300      	movs	r3, #0
 8019c8e:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 8019c90:	687b      	ldr	r3, [r7, #4]
 8019c92:	2b00      	cmp	r3, #0
 8019c94:	d05b      	beq.n	8019d4e <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019c96:	f3ef 8310 	mrs	r3, PRIMASK
 8019c9a:	60fb      	str	r3, [r7, #12]
  return(result);
 8019c9c:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8019c9e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8019ca0:	b672      	cpsid	i
}
 8019ca2:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 8019ca4:	4b2d      	ldr	r3, [pc, #180]	; (8019d5c <UTIL_TIMER_Stop+0xd8>)
 8019ca6:	681b      	ldr	r3, [r3, #0]
 8019ca8:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 8019caa:	4b2c      	ldr	r3, [pc, #176]	; (8019d5c <UTIL_TIMER_Stop+0xd8>)
 8019cac:	681b      	ldr	r3, [r3, #0]
 8019cae:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 8019cb0:	687b      	ldr	r3, [r7, #4]
 8019cb2:	2201      	movs	r2, #1
 8019cb4:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 8019cb6:	4b29      	ldr	r3, [pc, #164]	; (8019d5c <UTIL_TIMER_Stop+0xd8>)
 8019cb8:	681b      	ldr	r3, [r3, #0]
 8019cba:	2b00      	cmp	r3, #0
 8019cbc:	d041      	beq.n	8019d42 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 8019cbe:	687b      	ldr	r3, [r7, #4]
 8019cc0:	2200      	movs	r2, #0
 8019cc2:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 8019cc4:	4b25      	ldr	r3, [pc, #148]	; (8019d5c <UTIL_TIMER_Stop+0xd8>)
 8019cc6:	681b      	ldr	r3, [r3, #0]
 8019cc8:	687a      	ldr	r2, [r7, #4]
 8019cca:	429a      	cmp	r2, r3
 8019ccc:	d134      	bne.n	8019d38 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 8019cce:	4b23      	ldr	r3, [pc, #140]	; (8019d5c <UTIL_TIMER_Stop+0xd8>)
 8019cd0:	681b      	ldr	r3, [r3, #0]
 8019cd2:	2200      	movs	r2, #0
 8019cd4:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 8019cd6:	4b21      	ldr	r3, [pc, #132]	; (8019d5c <UTIL_TIMER_Stop+0xd8>)
 8019cd8:	681b      	ldr	r3, [r3, #0]
 8019cda:	695b      	ldr	r3, [r3, #20]
 8019cdc:	2b00      	cmp	r3, #0
 8019cde:	d00a      	beq.n	8019cf6 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 8019ce0:	4b1e      	ldr	r3, [pc, #120]	; (8019d5c <UTIL_TIMER_Stop+0xd8>)
 8019ce2:	681b      	ldr	r3, [r3, #0]
 8019ce4:	695b      	ldr	r3, [r3, #20]
 8019ce6:	4a1d      	ldr	r2, [pc, #116]	; (8019d5c <UTIL_TIMER_Stop+0xd8>)
 8019ce8:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 8019cea:	4b1c      	ldr	r3, [pc, #112]	; (8019d5c <UTIL_TIMER_Stop+0xd8>)
 8019cec:	681b      	ldr	r3, [r3, #0]
 8019cee:	4618      	mov	r0, r3
 8019cf0:	f000 f92c 	bl	8019f4c <TimerSetTimeout>
 8019cf4:	e023      	b.n	8019d3e <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 8019cf6:	4b1a      	ldr	r3, [pc, #104]	; (8019d60 <UTIL_TIMER_Stop+0xdc>)
 8019cf8:	68db      	ldr	r3, [r3, #12]
 8019cfa:	4798      	blx	r3
            TimerListHead = NULL;
 8019cfc:	4b17      	ldr	r3, [pc, #92]	; (8019d5c <UTIL_TIMER_Stop+0xd8>)
 8019cfe:	2200      	movs	r2, #0
 8019d00:	601a      	str	r2, [r3, #0]
 8019d02:	e01c      	b.n	8019d3e <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 8019d04:	697a      	ldr	r2, [r7, #20]
 8019d06:	687b      	ldr	r3, [r7, #4]
 8019d08:	429a      	cmp	r2, r3
 8019d0a:	d110      	bne.n	8019d2e <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 8019d0c:	697b      	ldr	r3, [r7, #20]
 8019d0e:	695b      	ldr	r3, [r3, #20]
 8019d10:	2b00      	cmp	r3, #0
 8019d12:	d006      	beq.n	8019d22 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 8019d14:	697b      	ldr	r3, [r7, #20]
 8019d16:	695b      	ldr	r3, [r3, #20]
 8019d18:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 8019d1a:	69bb      	ldr	r3, [r7, #24]
 8019d1c:	697a      	ldr	r2, [r7, #20]
 8019d1e:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 8019d20:	e00d      	b.n	8019d3e <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 8019d22:	2300      	movs	r3, #0
 8019d24:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 8019d26:	69bb      	ldr	r3, [r7, #24]
 8019d28:	697a      	ldr	r2, [r7, #20]
 8019d2a:	615a      	str	r2, [r3, #20]
            break;
 8019d2c:	e007      	b.n	8019d3e <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 8019d2e:	697b      	ldr	r3, [r7, #20]
 8019d30:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 8019d32:	697b      	ldr	r3, [r7, #20]
 8019d34:	695b      	ldr	r3, [r3, #20]
 8019d36:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 8019d38:	697b      	ldr	r3, [r7, #20]
 8019d3a:	2b00      	cmp	r3, #0
 8019d3c:	d1e2      	bne.n	8019d04 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 8019d3e:	2300      	movs	r3, #0
 8019d40:	77fb      	strb	r3, [r7, #31]
 8019d42:	693b      	ldr	r3, [r7, #16]
 8019d44:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019d46:	68bb      	ldr	r3, [r7, #8]
 8019d48:	f383 8810 	msr	PRIMASK, r3
}
 8019d4c:	e001      	b.n	8019d52 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 8019d4e:	2301      	movs	r3, #1
 8019d50:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 8019d52:	7ffb      	ldrb	r3, [r7, #31]
}
 8019d54:	4618      	mov	r0, r3
 8019d56:	3720      	adds	r7, #32
 8019d58:	46bd      	mov	sp, r7
 8019d5a:	bd80      	pop	{r7, pc}
 8019d5c:	2000162c 	.word	0x2000162c
 8019d60:	0801af64 	.word	0x0801af64

08019d64 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 8019d64:	b580      	push	{r7, lr}
 8019d66:	b084      	sub	sp, #16
 8019d68:	af00      	add	r7, sp, #0
 8019d6a:	6078      	str	r0, [r7, #4]
 8019d6c:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8019d6e:	2300      	movs	r3, #0
 8019d70:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 8019d72:	687b      	ldr	r3, [r7, #4]
 8019d74:	2b00      	cmp	r3, #0
 8019d76:	d102      	bne.n	8019d7e <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 8019d78:	2301      	movs	r3, #1
 8019d7a:	73fb      	strb	r3, [r7, #15]
 8019d7c:	e014      	b.n	8019da8 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 8019d7e:	4b0d      	ldr	r3, [pc, #52]	; (8019db4 <UTIL_TIMER_SetPeriod+0x50>)
 8019d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019d82:	6838      	ldr	r0, [r7, #0]
 8019d84:	4798      	blx	r3
 8019d86:	4602      	mov	r2, r0
 8019d88:	687b      	ldr	r3, [r7, #4]
 8019d8a:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 8019d8c:	6878      	ldr	r0, [r7, #4]
 8019d8e:	f000 f8c1 	bl	8019f14 <TimerExists>
 8019d92:	4603      	mov	r3, r0
 8019d94:	2b00      	cmp	r3, #0
 8019d96:	d007      	beq.n	8019da8 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 8019d98:	6878      	ldr	r0, [r7, #4]
 8019d9a:	f7ff ff73 	bl	8019c84 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 8019d9e:	6878      	ldr	r0, [r7, #4]
 8019da0:	f7ff ff02 	bl	8019ba8 <UTIL_TIMER_Start>
 8019da4:	4603      	mov	r3, r0
 8019da6:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8019da8:	7bfb      	ldrb	r3, [r7, #15]
}
 8019daa:	4618      	mov	r0, r3
 8019dac:	3710      	adds	r7, #16
 8019dae:	46bd      	mov	sp, r7
 8019db0:	bd80      	pop	{r7, pc}
 8019db2:	bf00      	nop
 8019db4:	0801af64 	.word	0x0801af64

08019db8 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 8019db8:	b590      	push	{r4, r7, lr}
 8019dba:	b089      	sub	sp, #36	; 0x24
 8019dbc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019dbe:	f3ef 8310 	mrs	r3, PRIMASK
 8019dc2:	60bb      	str	r3, [r7, #8]
  return(result);
 8019dc4:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8019dc6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8019dc8:	b672      	cpsid	i
}
 8019dca:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 8019dcc:	4b38      	ldr	r3, [pc, #224]	; (8019eb0 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8019dce:	695b      	ldr	r3, [r3, #20]
 8019dd0:	4798      	blx	r3
 8019dd2:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 8019dd4:	4b36      	ldr	r3, [pc, #216]	; (8019eb0 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8019dd6:	691b      	ldr	r3, [r3, #16]
 8019dd8:	4798      	blx	r3
 8019dda:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 8019ddc:	693a      	ldr	r2, [r7, #16]
 8019dde:	697b      	ldr	r3, [r7, #20]
 8019de0:	1ad3      	subs	r3, r2, r3
 8019de2:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 8019de4:	4b33      	ldr	r3, [pc, #204]	; (8019eb4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019de6:	681b      	ldr	r3, [r3, #0]
 8019de8:	2b00      	cmp	r3, #0
 8019dea:	d037      	beq.n	8019e5c <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 8019dec:	4b31      	ldr	r3, [pc, #196]	; (8019eb4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019dee:	681b      	ldr	r3, [r3, #0]
 8019df0:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 8019df2:	69fb      	ldr	r3, [r7, #28]
 8019df4:	681b      	ldr	r3, [r3, #0]
 8019df6:	68fa      	ldr	r2, [r7, #12]
 8019df8:	429a      	cmp	r2, r3
 8019dfa:	d206      	bcs.n	8019e0a <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 8019dfc:	69fb      	ldr	r3, [r7, #28]
 8019dfe:	681a      	ldr	r2, [r3, #0]
 8019e00:	68fb      	ldr	r3, [r7, #12]
 8019e02:	1ad2      	subs	r2, r2, r3
 8019e04:	69fb      	ldr	r3, [r7, #28]
 8019e06:	601a      	str	r2, [r3, #0]
 8019e08:	e002      	b.n	8019e10 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 8019e0a:	69fb      	ldr	r3, [r7, #28]
 8019e0c:	2200      	movs	r2, #0
 8019e0e:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 8019e10:	69fb      	ldr	r3, [r7, #28]
 8019e12:	695b      	ldr	r3, [r3, #20]
 8019e14:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 8019e16:	69fb      	ldr	r3, [r7, #28]
 8019e18:	2b00      	cmp	r3, #0
 8019e1a:	d1ea      	bne.n	8019df2 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8019e1c:	e01e      	b.n	8019e5c <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 8019e1e:	4b25      	ldr	r3, [pc, #148]	; (8019eb4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019e20:	681b      	ldr	r3, [r3, #0]
 8019e22:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 8019e24:	4b23      	ldr	r3, [pc, #140]	; (8019eb4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019e26:	681b      	ldr	r3, [r3, #0]
 8019e28:	695b      	ldr	r3, [r3, #20]
 8019e2a:	4a22      	ldr	r2, [pc, #136]	; (8019eb4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019e2c:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 8019e2e:	69fb      	ldr	r3, [r7, #28]
 8019e30:	2200      	movs	r2, #0
 8019e32:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 8019e34:	69fb      	ldr	r3, [r7, #28]
 8019e36:	2200      	movs	r2, #0
 8019e38:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 8019e3a:	69fb      	ldr	r3, [r7, #28]
 8019e3c:	68db      	ldr	r3, [r3, #12]
 8019e3e:	69fa      	ldr	r2, [r7, #28]
 8019e40:	6912      	ldr	r2, [r2, #16]
 8019e42:	4610      	mov	r0, r2
 8019e44:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 8019e46:	69fb      	ldr	r3, [r7, #28]
 8019e48:	7adb      	ldrb	r3, [r3, #11]
 8019e4a:	2b01      	cmp	r3, #1
 8019e4c:	d106      	bne.n	8019e5c <UTIL_TIMER_IRQ_Handler+0xa4>
 8019e4e:	69fb      	ldr	r3, [r7, #28]
 8019e50:	7a9b      	ldrb	r3, [r3, #10]
 8019e52:	2b00      	cmp	r3, #0
 8019e54:	d102      	bne.n	8019e5c <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 8019e56:	69f8      	ldr	r0, [r7, #28]
 8019e58:	f7ff fea6 	bl	8019ba8 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8019e5c:	4b15      	ldr	r3, [pc, #84]	; (8019eb4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019e5e:	681b      	ldr	r3, [r3, #0]
 8019e60:	2b00      	cmp	r3, #0
 8019e62:	d00d      	beq.n	8019e80 <UTIL_TIMER_IRQ_Handler+0xc8>
 8019e64:	4b13      	ldr	r3, [pc, #76]	; (8019eb4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019e66:	681b      	ldr	r3, [r3, #0]
 8019e68:	681b      	ldr	r3, [r3, #0]
 8019e6a:	2b00      	cmp	r3, #0
 8019e6c:	d0d7      	beq.n	8019e1e <UTIL_TIMER_IRQ_Handler+0x66>
 8019e6e:	4b11      	ldr	r3, [pc, #68]	; (8019eb4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019e70:	681b      	ldr	r3, [r3, #0]
 8019e72:	681c      	ldr	r4, [r3, #0]
 8019e74:	4b0e      	ldr	r3, [pc, #56]	; (8019eb0 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8019e76:	699b      	ldr	r3, [r3, #24]
 8019e78:	4798      	blx	r3
 8019e7a:	4603      	mov	r3, r0
 8019e7c:	429c      	cmp	r4, r3
 8019e7e:	d3ce      	bcc.n	8019e1e <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 8019e80:	4b0c      	ldr	r3, [pc, #48]	; (8019eb4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019e82:	681b      	ldr	r3, [r3, #0]
 8019e84:	2b00      	cmp	r3, #0
 8019e86:	d009      	beq.n	8019e9c <UTIL_TIMER_IRQ_Handler+0xe4>
 8019e88:	4b0a      	ldr	r3, [pc, #40]	; (8019eb4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019e8a:	681b      	ldr	r3, [r3, #0]
 8019e8c:	7a1b      	ldrb	r3, [r3, #8]
 8019e8e:	2b00      	cmp	r3, #0
 8019e90:	d104      	bne.n	8019e9c <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 8019e92:	4b08      	ldr	r3, [pc, #32]	; (8019eb4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019e94:	681b      	ldr	r3, [r3, #0]
 8019e96:	4618      	mov	r0, r3
 8019e98:	f000 f858 	bl	8019f4c <TimerSetTimeout>
 8019e9c:	69bb      	ldr	r3, [r7, #24]
 8019e9e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019ea0:	687b      	ldr	r3, [r7, #4]
 8019ea2:	f383 8810 	msr	PRIMASK, r3
}
 8019ea6:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 8019ea8:	bf00      	nop
 8019eaa:	3724      	adds	r7, #36	; 0x24
 8019eac:	46bd      	mov	sp, r7
 8019eae:	bd90      	pop	{r4, r7, pc}
 8019eb0:	0801af64 	.word	0x0801af64
 8019eb4:	2000162c 	.word	0x2000162c

08019eb8 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 8019eb8:	b580      	push	{r7, lr}
 8019eba:	b082      	sub	sp, #8
 8019ebc:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 8019ebe:	4b06      	ldr	r3, [pc, #24]	; (8019ed8 <UTIL_TIMER_GetCurrentTime+0x20>)
 8019ec0:	69db      	ldr	r3, [r3, #28]
 8019ec2:	4798      	blx	r3
 8019ec4:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 8019ec6:	4b04      	ldr	r3, [pc, #16]	; (8019ed8 <UTIL_TIMER_GetCurrentTime+0x20>)
 8019ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8019eca:	6878      	ldr	r0, [r7, #4]
 8019ecc:	4798      	blx	r3
 8019ece:	4603      	mov	r3, r0
}
 8019ed0:	4618      	mov	r0, r3
 8019ed2:	3708      	adds	r7, #8
 8019ed4:	46bd      	mov	sp, r7
 8019ed6:	bd80      	pop	{r7, pc}
 8019ed8:	0801af64 	.word	0x0801af64

08019edc <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8019edc:	b580      	push	{r7, lr}
 8019ede:	b084      	sub	sp, #16
 8019ee0:	af00      	add	r7, sp, #0
 8019ee2:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8019ee4:	4b0a      	ldr	r3, [pc, #40]	; (8019f10 <UTIL_TIMER_GetElapsedTime+0x34>)
 8019ee6:	69db      	ldr	r3, [r3, #28]
 8019ee8:	4798      	blx	r3
 8019eea:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8019eec:	4b08      	ldr	r3, [pc, #32]	; (8019f10 <UTIL_TIMER_GetElapsedTime+0x34>)
 8019eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019ef0:	6878      	ldr	r0, [r7, #4]
 8019ef2:	4798      	blx	r3
 8019ef4:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 8019ef6:	4b06      	ldr	r3, [pc, #24]	; (8019f10 <UTIL_TIMER_GetElapsedTime+0x34>)
 8019ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8019efa:	68f9      	ldr	r1, [r7, #12]
 8019efc:	68ba      	ldr	r2, [r7, #8]
 8019efe:	1a8a      	subs	r2, r1, r2
 8019f00:	4610      	mov	r0, r2
 8019f02:	4798      	blx	r3
 8019f04:	4603      	mov	r3, r0
}
 8019f06:	4618      	mov	r0, r3
 8019f08:	3710      	adds	r7, #16
 8019f0a:	46bd      	mov	sp, r7
 8019f0c:	bd80      	pop	{r7, pc}
 8019f0e:	bf00      	nop
 8019f10:	0801af64 	.word	0x0801af64

08019f14 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 8019f14:	b480      	push	{r7}
 8019f16:	b085      	sub	sp, #20
 8019f18:	af00      	add	r7, sp, #0
 8019f1a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8019f1c:	4b0a      	ldr	r3, [pc, #40]	; (8019f48 <TimerExists+0x34>)
 8019f1e:	681b      	ldr	r3, [r3, #0]
 8019f20:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 8019f22:	e008      	b.n	8019f36 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 8019f24:	68fa      	ldr	r2, [r7, #12]
 8019f26:	687b      	ldr	r3, [r7, #4]
 8019f28:	429a      	cmp	r2, r3
 8019f2a:	d101      	bne.n	8019f30 <TimerExists+0x1c>
    {
      return true;
 8019f2c:	2301      	movs	r3, #1
 8019f2e:	e006      	b.n	8019f3e <TimerExists+0x2a>
    }
    cur = cur->Next;
 8019f30:	68fb      	ldr	r3, [r7, #12]
 8019f32:	695b      	ldr	r3, [r3, #20]
 8019f34:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 8019f36:	68fb      	ldr	r3, [r7, #12]
 8019f38:	2b00      	cmp	r3, #0
 8019f3a:	d1f3      	bne.n	8019f24 <TimerExists+0x10>
  }
  return false;
 8019f3c:	2300      	movs	r3, #0
}
 8019f3e:	4618      	mov	r0, r3
 8019f40:	3714      	adds	r7, #20
 8019f42:	46bd      	mov	sp, r7
 8019f44:	bc80      	pop	{r7}
 8019f46:	4770      	bx	lr
 8019f48:	2000162c 	.word	0x2000162c

08019f4c <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 8019f4c:	b590      	push	{r4, r7, lr}
 8019f4e:	b085      	sub	sp, #20
 8019f50:	af00      	add	r7, sp, #0
 8019f52:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8019f54:	4b11      	ldr	r3, [pc, #68]	; (8019f9c <TimerSetTimeout+0x50>)
 8019f56:	6a1b      	ldr	r3, [r3, #32]
 8019f58:	4798      	blx	r3
 8019f5a:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 8019f5c:	687b      	ldr	r3, [r7, #4]
 8019f5e:	2201      	movs	r2, #1
 8019f60:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 8019f62:	687b      	ldr	r3, [r7, #4]
 8019f64:	681c      	ldr	r4, [r3, #0]
 8019f66:	4b0d      	ldr	r3, [pc, #52]	; (8019f9c <TimerSetTimeout+0x50>)
 8019f68:	699b      	ldr	r3, [r3, #24]
 8019f6a:	4798      	blx	r3
 8019f6c:	4602      	mov	r2, r0
 8019f6e:	68fb      	ldr	r3, [r7, #12]
 8019f70:	4413      	add	r3, r2
 8019f72:	429c      	cmp	r4, r3
 8019f74:	d207      	bcs.n	8019f86 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 8019f76:	4b09      	ldr	r3, [pc, #36]	; (8019f9c <TimerSetTimeout+0x50>)
 8019f78:	699b      	ldr	r3, [r3, #24]
 8019f7a:	4798      	blx	r3
 8019f7c:	4602      	mov	r2, r0
 8019f7e:	68fb      	ldr	r3, [r7, #12]
 8019f80:	441a      	add	r2, r3
 8019f82:	687b      	ldr	r3, [r7, #4]
 8019f84:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 8019f86:	4b05      	ldr	r3, [pc, #20]	; (8019f9c <TimerSetTimeout+0x50>)
 8019f88:	689b      	ldr	r3, [r3, #8]
 8019f8a:	687a      	ldr	r2, [r7, #4]
 8019f8c:	6812      	ldr	r2, [r2, #0]
 8019f8e:	4610      	mov	r0, r2
 8019f90:	4798      	blx	r3
}
 8019f92:	bf00      	nop
 8019f94:	3714      	adds	r7, #20
 8019f96:	46bd      	mov	sp, r7
 8019f98:	bd90      	pop	{r4, r7, pc}
 8019f9a:	bf00      	nop
 8019f9c:	0801af64 	.word	0x0801af64

08019fa0 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 8019fa0:	b480      	push	{r7}
 8019fa2:	b085      	sub	sp, #20
 8019fa4:	af00      	add	r7, sp, #0
 8019fa6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8019fa8:	4b14      	ldr	r3, [pc, #80]	; (8019ffc <TimerInsertTimer+0x5c>)
 8019faa:	681b      	ldr	r3, [r3, #0]
 8019fac:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 8019fae:	4b13      	ldr	r3, [pc, #76]	; (8019ffc <TimerInsertTimer+0x5c>)
 8019fb0:	681b      	ldr	r3, [r3, #0]
 8019fb2:	695b      	ldr	r3, [r3, #20]
 8019fb4:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 8019fb6:	e012      	b.n	8019fde <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 8019fb8:	687b      	ldr	r3, [r7, #4]
 8019fba:	681a      	ldr	r2, [r3, #0]
 8019fbc:	68bb      	ldr	r3, [r7, #8]
 8019fbe:	681b      	ldr	r3, [r3, #0]
 8019fc0:	429a      	cmp	r2, r3
 8019fc2:	d905      	bls.n	8019fd0 <TimerInsertTimer+0x30>
    {
        cur = next;
 8019fc4:	68bb      	ldr	r3, [r7, #8]
 8019fc6:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 8019fc8:	68bb      	ldr	r3, [r7, #8]
 8019fca:	695b      	ldr	r3, [r3, #20]
 8019fcc:	60bb      	str	r3, [r7, #8]
 8019fce:	e006      	b.n	8019fde <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 8019fd0:	68fb      	ldr	r3, [r7, #12]
 8019fd2:	687a      	ldr	r2, [r7, #4]
 8019fd4:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 8019fd6:	687b      	ldr	r3, [r7, #4]
 8019fd8:	68ba      	ldr	r2, [r7, #8]
 8019fda:	615a      	str	r2, [r3, #20]
        return;
 8019fdc:	e009      	b.n	8019ff2 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 8019fde:	68fb      	ldr	r3, [r7, #12]
 8019fe0:	695b      	ldr	r3, [r3, #20]
 8019fe2:	2b00      	cmp	r3, #0
 8019fe4:	d1e8      	bne.n	8019fb8 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 8019fe6:	68fb      	ldr	r3, [r7, #12]
 8019fe8:	687a      	ldr	r2, [r7, #4]
 8019fea:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 8019fec:	687b      	ldr	r3, [r7, #4]
 8019fee:	2200      	movs	r2, #0
 8019ff0:	615a      	str	r2, [r3, #20]
}
 8019ff2:	3714      	adds	r7, #20
 8019ff4:	46bd      	mov	sp, r7
 8019ff6:	bc80      	pop	{r7}
 8019ff8:	4770      	bx	lr
 8019ffa:	bf00      	nop
 8019ffc:	2000162c 	.word	0x2000162c

0801a000 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801a000:	b580      	push	{r7, lr}
 801a002:	b084      	sub	sp, #16
 801a004:	af00      	add	r7, sp, #0
 801a006:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801a008:	4b0b      	ldr	r3, [pc, #44]	; (801a038 <TimerInsertNewHeadTimer+0x38>)
 801a00a:	681b      	ldr	r3, [r3, #0]
 801a00c:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801a00e:	68fb      	ldr	r3, [r7, #12]
 801a010:	2b00      	cmp	r3, #0
 801a012:	d002      	beq.n	801a01a <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801a014:	68fb      	ldr	r3, [r7, #12]
 801a016:	2200      	movs	r2, #0
 801a018:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801a01a:	687b      	ldr	r3, [r7, #4]
 801a01c:	68fa      	ldr	r2, [r7, #12]
 801a01e:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801a020:	4a05      	ldr	r2, [pc, #20]	; (801a038 <TimerInsertNewHeadTimer+0x38>)
 801a022:	687b      	ldr	r3, [r7, #4]
 801a024:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801a026:	4b04      	ldr	r3, [pc, #16]	; (801a038 <TimerInsertNewHeadTimer+0x38>)
 801a028:	681b      	ldr	r3, [r3, #0]
 801a02a:	4618      	mov	r0, r3
 801a02c:	f7ff ff8e 	bl	8019f4c <TimerSetTimeout>
}
 801a030:	bf00      	nop
 801a032:	3710      	adds	r7, #16
 801a034:	46bd      	mov	sp, r7
 801a036:	bd80      	pop	{r7, pc}
 801a038:	2000162c 	.word	0x2000162c

0801a03c <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801a03c:	b480      	push	{r7}
 801a03e:	b085      	sub	sp, #20
 801a040:	af00      	add	r7, sp, #0
 801a042:	6078      	str	r0, [r7, #4]
  int i = 0;
 801a044:	2300      	movs	r3, #0
 801a046:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801a048:	e00e      	b.n	801a068 <ee_skip_atoi+0x2c>
 801a04a:	68fa      	ldr	r2, [r7, #12]
 801a04c:	4613      	mov	r3, r2
 801a04e:	009b      	lsls	r3, r3, #2
 801a050:	4413      	add	r3, r2
 801a052:	005b      	lsls	r3, r3, #1
 801a054:	4618      	mov	r0, r3
 801a056:	687b      	ldr	r3, [r7, #4]
 801a058:	681b      	ldr	r3, [r3, #0]
 801a05a:	1c59      	adds	r1, r3, #1
 801a05c:	687a      	ldr	r2, [r7, #4]
 801a05e:	6011      	str	r1, [r2, #0]
 801a060:	781b      	ldrb	r3, [r3, #0]
 801a062:	4403      	add	r3, r0
 801a064:	3b30      	subs	r3, #48	; 0x30
 801a066:	60fb      	str	r3, [r7, #12]
 801a068:	687b      	ldr	r3, [r7, #4]
 801a06a:	681b      	ldr	r3, [r3, #0]
 801a06c:	781b      	ldrb	r3, [r3, #0]
 801a06e:	2b2f      	cmp	r3, #47	; 0x2f
 801a070:	d904      	bls.n	801a07c <ee_skip_atoi+0x40>
 801a072:	687b      	ldr	r3, [r7, #4]
 801a074:	681b      	ldr	r3, [r3, #0]
 801a076:	781b      	ldrb	r3, [r3, #0]
 801a078:	2b39      	cmp	r3, #57	; 0x39
 801a07a:	d9e6      	bls.n	801a04a <ee_skip_atoi+0xe>
  return i;
 801a07c:	68fb      	ldr	r3, [r7, #12]
}
 801a07e:	4618      	mov	r0, r3
 801a080:	3714      	adds	r7, #20
 801a082:	46bd      	mov	sp, r7
 801a084:	bc80      	pop	{r7}
 801a086:	4770      	bx	lr

0801a088 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801a088:	b480      	push	{r7}
 801a08a:	b099      	sub	sp, #100	; 0x64
 801a08c:	af00      	add	r7, sp, #0
 801a08e:	60f8      	str	r0, [r7, #12]
 801a090:	60b9      	str	r1, [r7, #8]
 801a092:	607a      	str	r2, [r7, #4]
 801a094:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801a096:	4b72      	ldr	r3, [pc, #456]	; (801a260 <ee_number+0x1d8>)
 801a098:	681b      	ldr	r3, [r3, #0]
 801a09a:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801a09c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801a09e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a0a2:	2b00      	cmp	r3, #0
 801a0a4:	d002      	beq.n	801a0ac <ee_number+0x24>
 801a0a6:	4b6f      	ldr	r3, [pc, #444]	; (801a264 <ee_number+0x1dc>)
 801a0a8:	681b      	ldr	r3, [r3, #0]
 801a0aa:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801a0ac:	683b      	ldr	r3, [r7, #0]
 801a0ae:	2b01      	cmp	r3, #1
 801a0b0:	dd02      	ble.n	801a0b8 <ee_number+0x30>
 801a0b2:	683b      	ldr	r3, [r7, #0]
 801a0b4:	2b24      	cmp	r3, #36	; 0x24
 801a0b6:	dd01      	ble.n	801a0bc <ee_number+0x34>
 801a0b8:	2300      	movs	r3, #0
 801a0ba:	e0cc      	b.n	801a256 <ee_number+0x1ce>
  
  c = (type & ZEROPAD) ? '0' : ' ';
 801a0bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801a0be:	f003 0301 	and.w	r3, r3, #1
 801a0c2:	2b00      	cmp	r3, #0
 801a0c4:	d001      	beq.n	801a0ca <ee_number+0x42>
 801a0c6:	2330      	movs	r3, #48	; 0x30
 801a0c8:	e000      	b.n	801a0cc <ee_number+0x44>
 801a0ca:	2320      	movs	r3, #32
 801a0cc:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 801a0d0:	2300      	movs	r3, #0
 801a0d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 801a0d6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801a0d8:	f003 0302 	and.w	r3, r3, #2
 801a0dc:	2b00      	cmp	r3, #0
 801a0de:	d00b      	beq.n	801a0f8 <ee_number+0x70>
  {
    if (num < 0)
 801a0e0:	687b      	ldr	r3, [r7, #4]
 801a0e2:	2b00      	cmp	r3, #0
 801a0e4:	da08      	bge.n	801a0f8 <ee_number+0x70>
    {
      sign = '-';
 801a0e6:	232d      	movs	r3, #45	; 0x2d
 801a0e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 801a0ec:	687b      	ldr	r3, [r7, #4]
 801a0ee:	425b      	negs	r3, r3
 801a0f0:	607b      	str	r3, [r7, #4]
      size--;
 801a0f2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801a0f4:	3b01      	subs	r3, #1
 801a0f6:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif
  
  i = 0;
 801a0f8:	2300      	movs	r3, #0
 801a0fa:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 801a0fc:	687b      	ldr	r3, [r7, #4]
 801a0fe:	2b00      	cmp	r3, #0
 801a100:	d120      	bne.n	801a144 <ee_number+0xbc>
    tmp[i++] = '0';
 801a102:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801a104:	1c5a      	adds	r2, r3, #1
 801a106:	657a      	str	r2, [r7, #84]	; 0x54
 801a108:	f107 0260 	add.w	r2, r7, #96	; 0x60
 801a10c:	4413      	add	r3, r2
 801a10e:	2230      	movs	r2, #48	; 0x30
 801a110:	f803 2c50 	strb.w	r2, [r3, #-80]
 801a114:	e019      	b.n	801a14a <ee_number+0xc2>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801a116:	687b      	ldr	r3, [r7, #4]
 801a118:	683a      	ldr	r2, [r7, #0]
 801a11a:	fbb3 f1f2 	udiv	r1, r3, r2
 801a11e:	fb02 f201 	mul.w	r2, r2, r1
 801a122:	1a9b      	subs	r3, r3, r2
 801a124:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801a126:	441a      	add	r2, r3
 801a128:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801a12a:	1c59      	adds	r1, r3, #1
 801a12c:	6579      	str	r1, [r7, #84]	; 0x54
 801a12e:	7812      	ldrb	r2, [r2, #0]
 801a130:	f107 0160 	add.w	r1, r7, #96	; 0x60
 801a134:	440b      	add	r3, r1
 801a136:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801a13a:	687a      	ldr	r2, [r7, #4]
 801a13c:	683b      	ldr	r3, [r7, #0]
 801a13e:	fbb2 f3f3 	udiv	r3, r2, r3
 801a142:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801a144:	687b      	ldr	r3, [r7, #4]
 801a146:	2b00      	cmp	r3, #0
 801a148:	d1e5      	bne.n	801a116 <ee_number+0x8e>
    }
  }

  if (i > precision) precision = i;
 801a14a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801a14c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801a14e:	429a      	cmp	r2, r3
 801a150:	dd01      	ble.n	801a156 <ee_number+0xce>
 801a152:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801a154:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 801a156:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801a158:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801a15a:	1ad3      	subs	r3, r2, r3
 801a15c:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801a15e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801a160:	f003 0301 	and.w	r3, r3, #1
 801a164:	2b00      	cmp	r3, #0
 801a166:	d112      	bne.n	801a18e <ee_number+0x106>
 801a168:	e00c      	b.n	801a184 <ee_number+0xfc>
 801a16a:	68fb      	ldr	r3, [r7, #12]
 801a16c:	1c5a      	adds	r2, r3, #1
 801a16e:	60fa      	str	r2, [r7, #12]
 801a170:	2220      	movs	r2, #32
 801a172:	701a      	strb	r2, [r3, #0]
 801a174:	68bb      	ldr	r3, [r7, #8]
 801a176:	3b01      	subs	r3, #1
 801a178:	60bb      	str	r3, [r7, #8]
 801a17a:	68bb      	ldr	r3, [r7, #8]
 801a17c:	2b00      	cmp	r3, #0
 801a17e:	d101      	bne.n	801a184 <ee_number+0xfc>
 801a180:	68fb      	ldr	r3, [r7, #12]
 801a182:	e068      	b.n	801a256 <ee_number+0x1ce>
 801a184:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801a186:	1e5a      	subs	r2, r3, #1
 801a188:	66ba      	str	r2, [r7, #104]	; 0x68
 801a18a:	2b00      	cmp	r3, #0
 801a18c:	dced      	bgt.n	801a16a <ee_number+0xe2>
  if (sign) ASSIGN_STR(sign);
 801a18e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a192:	2b00      	cmp	r3, #0
 801a194:	d01b      	beq.n	801a1ce <ee_number+0x146>
 801a196:	68fb      	ldr	r3, [r7, #12]
 801a198:	1c5a      	adds	r2, r3, #1
 801a19a:	60fa      	str	r2, [r7, #12]
 801a19c:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 801a1a0:	701a      	strb	r2, [r3, #0]
 801a1a2:	68bb      	ldr	r3, [r7, #8]
 801a1a4:	3b01      	subs	r3, #1
 801a1a6:	60bb      	str	r3, [r7, #8]
 801a1a8:	68bb      	ldr	r3, [r7, #8]
 801a1aa:	2b00      	cmp	r3, #0
 801a1ac:	d10f      	bne.n	801a1ce <ee_number+0x146>
 801a1ae:	68fb      	ldr	r3, [r7, #12]
 801a1b0:	e051      	b.n	801a256 <ee_number+0x1ce>
    }
  }
#endif
  
#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801a1b2:	68fb      	ldr	r3, [r7, #12]
 801a1b4:	1c5a      	adds	r2, r3, #1
 801a1b6:	60fa      	str	r2, [r7, #12]
 801a1b8:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 801a1bc:	701a      	strb	r2, [r3, #0]
 801a1be:	68bb      	ldr	r3, [r7, #8]
 801a1c0:	3b01      	subs	r3, #1
 801a1c2:	60bb      	str	r3, [r7, #8]
 801a1c4:	68bb      	ldr	r3, [r7, #8]
 801a1c6:	2b00      	cmp	r3, #0
 801a1c8:	d101      	bne.n	801a1ce <ee_number+0x146>
 801a1ca:	68fb      	ldr	r3, [r7, #12]
 801a1cc:	e043      	b.n	801a256 <ee_number+0x1ce>
 801a1ce:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801a1d0:	1e5a      	subs	r2, r3, #1
 801a1d2:	66ba      	str	r2, [r7, #104]	; 0x68
 801a1d4:	2b00      	cmp	r3, #0
 801a1d6:	dcec      	bgt.n	801a1b2 <ee_number+0x12a>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801a1d8:	e00c      	b.n	801a1f4 <ee_number+0x16c>
 801a1da:	68fb      	ldr	r3, [r7, #12]
 801a1dc:	1c5a      	adds	r2, r3, #1
 801a1de:	60fa      	str	r2, [r7, #12]
 801a1e0:	2230      	movs	r2, #48	; 0x30
 801a1e2:	701a      	strb	r2, [r3, #0]
 801a1e4:	68bb      	ldr	r3, [r7, #8]
 801a1e6:	3b01      	subs	r3, #1
 801a1e8:	60bb      	str	r3, [r7, #8]
 801a1ea:	68bb      	ldr	r3, [r7, #8]
 801a1ec:	2b00      	cmp	r3, #0
 801a1ee:	d101      	bne.n	801a1f4 <ee_number+0x16c>
 801a1f0:	68fb      	ldr	r3, [r7, #12]
 801a1f2:	e030      	b.n	801a256 <ee_number+0x1ce>
 801a1f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801a1f6:	1e5a      	subs	r2, r3, #1
 801a1f8:	66fa      	str	r2, [r7, #108]	; 0x6c
 801a1fa:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801a1fc:	429a      	cmp	r2, r3
 801a1fe:	dbec      	blt.n	801a1da <ee_number+0x152>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801a200:	e010      	b.n	801a224 <ee_number+0x19c>
 801a202:	68fb      	ldr	r3, [r7, #12]
 801a204:	1c5a      	adds	r2, r3, #1
 801a206:	60fa      	str	r2, [r7, #12]
 801a208:	f107 0110 	add.w	r1, r7, #16
 801a20c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801a20e:	440a      	add	r2, r1
 801a210:	7812      	ldrb	r2, [r2, #0]
 801a212:	701a      	strb	r2, [r3, #0]
 801a214:	68bb      	ldr	r3, [r7, #8]
 801a216:	3b01      	subs	r3, #1
 801a218:	60bb      	str	r3, [r7, #8]
 801a21a:	68bb      	ldr	r3, [r7, #8]
 801a21c:	2b00      	cmp	r3, #0
 801a21e:	d101      	bne.n	801a224 <ee_number+0x19c>
 801a220:	68fb      	ldr	r3, [r7, #12]
 801a222:	e018      	b.n	801a256 <ee_number+0x1ce>
 801a224:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801a226:	1e5a      	subs	r2, r3, #1
 801a228:	657a      	str	r2, [r7, #84]	; 0x54
 801a22a:	2b00      	cmp	r3, #0
 801a22c:	dce9      	bgt.n	801a202 <ee_number+0x17a>
  while (size-- > 0) ASSIGN_STR(' ');
 801a22e:	e00c      	b.n	801a24a <ee_number+0x1c2>
 801a230:	68fb      	ldr	r3, [r7, #12]
 801a232:	1c5a      	adds	r2, r3, #1
 801a234:	60fa      	str	r2, [r7, #12]
 801a236:	2220      	movs	r2, #32
 801a238:	701a      	strb	r2, [r3, #0]
 801a23a:	68bb      	ldr	r3, [r7, #8]
 801a23c:	3b01      	subs	r3, #1
 801a23e:	60bb      	str	r3, [r7, #8]
 801a240:	68bb      	ldr	r3, [r7, #8]
 801a242:	2b00      	cmp	r3, #0
 801a244:	d101      	bne.n	801a24a <ee_number+0x1c2>
 801a246:	68fb      	ldr	r3, [r7, #12]
 801a248:	e005      	b.n	801a256 <ee_number+0x1ce>
 801a24a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801a24c:	1e5a      	subs	r2, r3, #1
 801a24e:	66ba      	str	r2, [r7, #104]	; 0x68
 801a250:	2b00      	cmp	r3, #0
 801a252:	dced      	bgt.n	801a230 <ee_number+0x1a8>

  return str;
 801a254:	68fb      	ldr	r3, [r7, #12]
}
 801a256:	4618      	mov	r0, r3
 801a258:	3764      	adds	r7, #100	; 0x64
 801a25a:	46bd      	mov	sp, r7
 801a25c:	bc80      	pop	{r7}
 801a25e:	4770      	bx	lr
 801a260:	200001c0 	.word	0x200001c0
 801a264:	200001c4 	.word	0x200001c4

0801a268 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801a268:	b580      	push	{r7, lr}
 801a26a:	b092      	sub	sp, #72	; 0x48
 801a26c:	af04      	add	r7, sp, #16
 801a26e:	60f8      	str	r0, [r7, #12]
 801a270:	60b9      	str	r1, [r7, #8]
 801a272:	607a      	str	r2, [r7, #4]
 801a274:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801a276:	68bb      	ldr	r3, [r7, #8]
 801a278:	2b00      	cmp	r3, #0
 801a27a:	dc01      	bgt.n	801a280 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801a27c:	2300      	movs	r3, #0
 801a27e:	e142      	b.n	801a506 <tiny_vsnprintf_like+0x29e>
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801a280:	68fb      	ldr	r3, [r7, #12]
 801a282:	62fb      	str	r3, [r7, #44]	; 0x2c
 801a284:	e12a      	b.n	801a4dc <tiny_vsnprintf_like+0x274>
  {
    CHECK_STR_SIZE(buf, str, size);
 801a286:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801a288:	68fb      	ldr	r3, [r7, #12]
 801a28a:	1ad2      	subs	r2, r2, r3
 801a28c:	68bb      	ldr	r3, [r7, #8]
 801a28e:	3b01      	subs	r3, #1
 801a290:	429a      	cmp	r2, r3
 801a292:	f280 8131 	bge.w	801a4f8 <tiny_vsnprintf_like+0x290>
    
    if (*fmt != '%')
 801a296:	687b      	ldr	r3, [r7, #4]
 801a298:	781b      	ldrb	r3, [r3, #0]
 801a29a:	2b25      	cmp	r3, #37	; 0x25
 801a29c:	d006      	beq.n	801a2ac <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801a29e:	687a      	ldr	r2, [r7, #4]
 801a2a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a2a2:	1c59      	adds	r1, r3, #1
 801a2a4:	62f9      	str	r1, [r7, #44]	; 0x2c
 801a2a6:	7812      	ldrb	r2, [r2, #0]
 801a2a8:	701a      	strb	r2, [r3, #0]
      continue;
 801a2aa:	e114      	b.n	801a4d6 <tiny_vsnprintf_like+0x26e>
    }
                  
    // Process flags
    flags = 0;
 801a2ac:	2300      	movs	r3, #0
 801a2ae:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801a2b0:	687b      	ldr	r3, [r7, #4]
 801a2b2:	3301      	adds	r3, #1
 801a2b4:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801a2b6:	687b      	ldr	r3, [r7, #4]
 801a2b8:	781b      	ldrb	r3, [r3, #0]
 801a2ba:	2b30      	cmp	r3, #48	; 0x30
 801a2bc:	d103      	bne.n	801a2c6 <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801a2be:	6a3b      	ldr	r3, [r7, #32]
 801a2c0:	f043 0301 	orr.w	r3, r3, #1
 801a2c4:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif
    
    // Get field width
    field_width = -1;
 801a2c6:	f04f 33ff 	mov.w	r3, #4294967295
 801a2ca:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801a2cc:	687b      	ldr	r3, [r7, #4]
 801a2ce:	781b      	ldrb	r3, [r3, #0]
 801a2d0:	2b2f      	cmp	r3, #47	; 0x2f
 801a2d2:	d908      	bls.n	801a2e6 <tiny_vsnprintf_like+0x7e>
 801a2d4:	687b      	ldr	r3, [r7, #4]
 801a2d6:	781b      	ldrb	r3, [r3, #0]
 801a2d8:	2b39      	cmp	r3, #57	; 0x39
 801a2da:	d804      	bhi.n	801a2e6 <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801a2dc:	1d3b      	adds	r3, r7, #4
 801a2de:	4618      	mov	r0, r3
 801a2e0:	f7ff feac 	bl	801a03c <ee_skip_atoi>
 801a2e4:	61f8      	str	r0, [r7, #28]
      }
    }
#endif
    
    // Get the precision
    precision = -1;
 801a2e6:	f04f 33ff 	mov.w	r3, #4294967295
 801a2ea:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif
    
    // Get the conversion qualifier
    qualifier = -1;
 801a2ec:	f04f 33ff 	mov.w	r3, #4294967295
 801a2f0:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif
    
    // Default base
    base = 10;
 801a2f2:	230a      	movs	r3, #10
 801a2f4:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 801a2f6:	687b      	ldr	r3, [r7, #4]
 801a2f8:	781b      	ldrb	r3, [r3, #0]
 801a2fa:	3b58      	subs	r3, #88	; 0x58
 801a2fc:	2b20      	cmp	r3, #32
 801a2fe:	f200 8094 	bhi.w	801a42a <tiny_vsnprintf_like+0x1c2>
 801a302:	a201      	add	r2, pc, #4	; (adr r2, 801a308 <tiny_vsnprintf_like+0xa0>)
 801a304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a308:	0801a413 	.word	0x0801a413
 801a30c:	0801a42b 	.word	0x0801a42b
 801a310:	0801a42b 	.word	0x0801a42b
 801a314:	0801a42b 	.word	0x0801a42b
 801a318:	0801a42b 	.word	0x0801a42b
 801a31c:	0801a42b 	.word	0x0801a42b
 801a320:	0801a42b 	.word	0x0801a42b
 801a324:	0801a42b 	.word	0x0801a42b
 801a328:	0801a42b 	.word	0x0801a42b
 801a32c:	0801a42b 	.word	0x0801a42b
 801a330:	0801a42b 	.word	0x0801a42b
 801a334:	0801a397 	.word	0x0801a397
 801a338:	0801a421 	.word	0x0801a421
 801a33c:	0801a42b 	.word	0x0801a42b
 801a340:	0801a42b 	.word	0x0801a42b
 801a344:	0801a42b 	.word	0x0801a42b
 801a348:	0801a42b 	.word	0x0801a42b
 801a34c:	0801a421 	.word	0x0801a421
 801a350:	0801a42b 	.word	0x0801a42b
 801a354:	0801a42b 	.word	0x0801a42b
 801a358:	0801a42b 	.word	0x0801a42b
 801a35c:	0801a42b 	.word	0x0801a42b
 801a360:	0801a42b 	.word	0x0801a42b
 801a364:	0801a42b 	.word	0x0801a42b
 801a368:	0801a42b 	.word	0x0801a42b
 801a36c:	0801a42b 	.word	0x0801a42b
 801a370:	0801a42b 	.word	0x0801a42b
 801a374:	0801a3b7 	.word	0x0801a3b7
 801a378:	0801a42b 	.word	0x0801a42b
 801a37c:	0801a477 	.word	0x0801a477
 801a380:	0801a42b 	.word	0x0801a42b
 801a384:	0801a42b 	.word	0x0801a42b
 801a388:	0801a41b 	.word	0x0801a41b
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801a38c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a38e:	1c5a      	adds	r2, r3, #1
 801a390:	62fa      	str	r2, [r7, #44]	; 0x2c
 801a392:	2220      	movs	r2, #32
 801a394:	701a      	strb	r2, [r3, #0]
 801a396:	69fb      	ldr	r3, [r7, #28]
 801a398:	3b01      	subs	r3, #1
 801a39a:	61fb      	str	r3, [r7, #28]
 801a39c:	69fb      	ldr	r3, [r7, #28]
 801a39e:	2b00      	cmp	r3, #0
 801a3a0:	dcf4      	bgt.n	801a38c <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801a3a2:	683b      	ldr	r3, [r7, #0]
 801a3a4:	1d1a      	adds	r2, r3, #4
 801a3a6:	603a      	str	r2, [r7, #0]
 801a3a8:	6819      	ldr	r1, [r3, #0]
 801a3aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a3ac:	1c5a      	adds	r2, r3, #1
 801a3ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 801a3b0:	b2ca      	uxtb	r2, r1
 801a3b2:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801a3b4:	e08f      	b.n	801a4d6 <tiny_vsnprintf_like+0x26e>

      case 's':
        s = va_arg(args, char *);
 801a3b6:	683b      	ldr	r3, [r7, #0]
 801a3b8:	1d1a      	adds	r2, r3, #4
 801a3ba:	603a      	str	r2, [r7, #0]
 801a3bc:	681b      	ldr	r3, [r3, #0]
 801a3be:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 801a3c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a3c2:	2b00      	cmp	r3, #0
 801a3c4:	d101      	bne.n	801a3ca <tiny_vsnprintf_like+0x162>
 801a3c6:	4b52      	ldr	r3, [pc, #328]	; (801a510 <tiny_vsnprintf_like+0x2a8>)
 801a3c8:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801a3ca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801a3cc:	f7e5 fed4 	bl	8000178 <strlen>
 801a3d0:	4603      	mov	r3, r0
 801a3d2:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801a3d4:	e004      	b.n	801a3e0 <tiny_vsnprintf_like+0x178>
 801a3d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a3d8:	1c5a      	adds	r2, r3, #1
 801a3da:	62fa      	str	r2, [r7, #44]	; 0x2c
 801a3dc:	2220      	movs	r2, #32
 801a3de:	701a      	strb	r2, [r3, #0]
 801a3e0:	69fb      	ldr	r3, [r7, #28]
 801a3e2:	1e5a      	subs	r2, r3, #1
 801a3e4:	61fa      	str	r2, [r7, #28]
 801a3e6:	693a      	ldr	r2, [r7, #16]
 801a3e8:	429a      	cmp	r2, r3
 801a3ea:	dbf4      	blt.n	801a3d6 <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801a3ec:	2300      	movs	r3, #0
 801a3ee:	62bb      	str	r3, [r7, #40]	; 0x28
 801a3f0:	e00a      	b.n	801a408 <tiny_vsnprintf_like+0x1a0>
 801a3f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a3f4:	1c53      	adds	r3, r2, #1
 801a3f6:	627b      	str	r3, [r7, #36]	; 0x24
 801a3f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a3fa:	1c59      	adds	r1, r3, #1
 801a3fc:	62f9      	str	r1, [r7, #44]	; 0x2c
 801a3fe:	7812      	ldrb	r2, [r2, #0]
 801a400:	701a      	strb	r2, [r3, #0]
 801a402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a404:	3301      	adds	r3, #1
 801a406:	62bb      	str	r3, [r7, #40]	; 0x28
 801a408:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801a40a:	693b      	ldr	r3, [r7, #16]
 801a40c:	429a      	cmp	r2, r3
 801a40e:	dbf0      	blt.n	801a3f2 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else        
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801a410:	e061      	b.n	801a4d6 <tiny_vsnprintf_like+0x26e>
        base = 8;
        break;
#endif
      
      case 'X':
        flags |= UPPERCASE;
 801a412:	6a3b      	ldr	r3, [r7, #32]
 801a414:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a418:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801a41a:	2310      	movs	r3, #16
 801a41c:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 801a41e:	e02d      	b.n	801a47c <tiny_vsnprintf_like+0x214>

      case 'd':
      case 'i':
        flags |= SIGN;
 801a420:	6a3b      	ldr	r3, [r7, #32]
 801a422:	f043 0302 	orr.w	r3, r3, #2
 801a426:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801a428:	e025      	b.n	801a476 <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801a42a:	687b      	ldr	r3, [r7, #4]
 801a42c:	781b      	ldrb	r3, [r3, #0]
 801a42e:	2b25      	cmp	r3, #37	; 0x25
 801a430:	d004      	beq.n	801a43c <tiny_vsnprintf_like+0x1d4>
 801a432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a434:	1c5a      	adds	r2, r3, #1
 801a436:	62fa      	str	r2, [r7, #44]	; 0x2c
 801a438:	2225      	movs	r2, #37	; 0x25
 801a43a:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801a43c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801a43e:	68fb      	ldr	r3, [r7, #12]
 801a440:	1ad2      	subs	r2, r2, r3
 801a442:	68bb      	ldr	r3, [r7, #8]
 801a444:	3b01      	subs	r3, #1
 801a446:	429a      	cmp	r2, r3
 801a448:	da17      	bge.n	801a47a <tiny_vsnprintf_like+0x212>
        if (*fmt)
 801a44a:	687b      	ldr	r3, [r7, #4]
 801a44c:	781b      	ldrb	r3, [r3, #0]
 801a44e:	2b00      	cmp	r3, #0
 801a450:	d006      	beq.n	801a460 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801a452:	687a      	ldr	r2, [r7, #4]
 801a454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a456:	1c59      	adds	r1, r3, #1
 801a458:	62f9      	str	r1, [r7, #44]	; 0x2c
 801a45a:	7812      	ldrb	r2, [r2, #0]
 801a45c:	701a      	strb	r2, [r3, #0]
 801a45e:	e002      	b.n	801a466 <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801a460:	687b      	ldr	r3, [r7, #4]
 801a462:	3b01      	subs	r3, #1
 801a464:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801a466:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801a468:	68fb      	ldr	r3, [r7, #12]
 801a46a:	1ad2      	subs	r2, r2, r3
 801a46c:	68bb      	ldr	r3, [r7, #8]
 801a46e:	3b01      	subs	r3, #1
 801a470:	429a      	cmp	r2, r3
 801a472:	db2f      	blt.n	801a4d4 <tiny_vsnprintf_like+0x26c>
 801a474:	e002      	b.n	801a47c <tiny_vsnprintf_like+0x214>
        break;
 801a476:	bf00      	nop
 801a478:	e000      	b.n	801a47c <tiny_vsnprintf_like+0x214>
        CHECK_STR_SIZE(buf, str, size);
 801a47a:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801a47c:	697b      	ldr	r3, [r7, #20]
 801a47e:	2b6c      	cmp	r3, #108	; 0x6c
 801a480:	d105      	bne.n	801a48e <tiny_vsnprintf_like+0x226>
      num = va_arg(args, unsigned long);
 801a482:	683b      	ldr	r3, [r7, #0]
 801a484:	1d1a      	adds	r2, r3, #4
 801a486:	603a      	str	r2, [r7, #0]
 801a488:	681b      	ldr	r3, [r3, #0]
 801a48a:	637b      	str	r3, [r7, #52]	; 0x34
 801a48c:	e00f      	b.n	801a4ae <tiny_vsnprintf_like+0x246>
    else if (flags & SIGN)
 801a48e:	6a3b      	ldr	r3, [r7, #32]
 801a490:	f003 0302 	and.w	r3, r3, #2
 801a494:	2b00      	cmp	r3, #0
 801a496:	d005      	beq.n	801a4a4 <tiny_vsnprintf_like+0x23c>
      num = va_arg(args, int);
 801a498:	683b      	ldr	r3, [r7, #0]
 801a49a:	1d1a      	adds	r2, r3, #4
 801a49c:	603a      	str	r2, [r7, #0]
 801a49e:	681b      	ldr	r3, [r3, #0]
 801a4a0:	637b      	str	r3, [r7, #52]	; 0x34
 801a4a2:	e004      	b.n	801a4ae <tiny_vsnprintf_like+0x246>
    else
      num = va_arg(args, unsigned int);
 801a4a4:	683b      	ldr	r3, [r7, #0]
 801a4a6:	1d1a      	adds	r2, r3, #4
 801a4a8:	603a      	str	r2, [r7, #0]
 801a4aa:	681b      	ldr	r3, [r3, #0]
 801a4ac:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801a4ae:	68bb      	ldr	r3, [r7, #8]
 801a4b0:	1e5a      	subs	r2, r3, #1
 801a4b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801a4b4:	68fb      	ldr	r3, [r7, #12]
 801a4b6:	1acb      	subs	r3, r1, r3
 801a4b8:	1ad1      	subs	r1, r2, r3
 801a4ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801a4bc:	6a3b      	ldr	r3, [r7, #32]
 801a4be:	9302      	str	r3, [sp, #8]
 801a4c0:	69bb      	ldr	r3, [r7, #24]
 801a4c2:	9301      	str	r3, [sp, #4]
 801a4c4:	69fb      	ldr	r3, [r7, #28]
 801a4c6:	9300      	str	r3, [sp, #0]
 801a4c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a4ca:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801a4cc:	f7ff fddc 	bl	801a088 <ee_number>
 801a4d0:	62f8      	str	r0, [r7, #44]	; 0x2c
 801a4d2:	e000      	b.n	801a4d6 <tiny_vsnprintf_like+0x26e>
        continue;
 801a4d4:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801a4d6:	687b      	ldr	r3, [r7, #4]
 801a4d8:	3301      	adds	r3, #1
 801a4da:	607b      	str	r3, [r7, #4]
 801a4dc:	687b      	ldr	r3, [r7, #4]
 801a4de:	781b      	ldrb	r3, [r3, #0]
 801a4e0:	2b00      	cmp	r3, #0
 801a4e2:	f47f aed0 	bne.w	801a286 <tiny_vsnprintf_like+0x1e>
 801a4e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801a4e8:	68fb      	ldr	r3, [r7, #12]
 801a4ea:	1ad2      	subs	r2, r2, r3
 801a4ec:	68bb      	ldr	r3, [r7, #8]
 801a4ee:	3b01      	subs	r3, #1
 801a4f0:	429a      	cmp	r2, r3
 801a4f2:	f6bf aec8 	bge.w	801a286 <tiny_vsnprintf_like+0x1e>
 801a4f6:	e000      	b.n	801a4fa <tiny_vsnprintf_like+0x292>
    CHECK_STR_SIZE(buf, str, size);
 801a4f8:	bf00      	nop
  }

  *str = '\0';
 801a4fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a4fc:	2200      	movs	r2, #0
 801a4fe:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801a500:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801a502:	68fb      	ldr	r3, [r7, #12]
 801a504:	1ad3      	subs	r3, r2, r3
}
 801a506:	4618      	mov	r0, r3
 801a508:	3738      	adds	r7, #56	; 0x38
 801a50a:	46bd      	mov	sp, r7
 801a50c:	bd80      	pop	{r7, pc}
 801a50e:	bf00      	nop
 801a510:	0801af24 	.word	0x0801af24

0801a514 <__libc_init_array>:
 801a514:	b570      	push	{r4, r5, r6, lr}
 801a516:	4d0d      	ldr	r5, [pc, #52]	; (801a54c <__libc_init_array+0x38>)
 801a518:	4c0d      	ldr	r4, [pc, #52]	; (801a550 <__libc_init_array+0x3c>)
 801a51a:	1b64      	subs	r4, r4, r5
 801a51c:	10a4      	asrs	r4, r4, #2
 801a51e:	2600      	movs	r6, #0
 801a520:	42a6      	cmp	r6, r4
 801a522:	d109      	bne.n	801a538 <__libc_init_array+0x24>
 801a524:	4d0b      	ldr	r5, [pc, #44]	; (801a554 <__libc_init_array+0x40>)
 801a526:	4c0c      	ldr	r4, [pc, #48]	; (801a558 <__libc_init_array+0x44>)
 801a528:	f000 f8a2 	bl	801a670 <_init>
 801a52c:	1b64      	subs	r4, r4, r5
 801a52e:	10a4      	asrs	r4, r4, #2
 801a530:	2600      	movs	r6, #0
 801a532:	42a6      	cmp	r6, r4
 801a534:	d105      	bne.n	801a542 <__libc_init_array+0x2e>
 801a536:	bd70      	pop	{r4, r5, r6, pc}
 801a538:	f855 3b04 	ldr.w	r3, [r5], #4
 801a53c:	4798      	blx	r3
 801a53e:	3601      	adds	r6, #1
 801a540:	e7ee      	b.n	801a520 <__libc_init_array+0xc>
 801a542:	f855 3b04 	ldr.w	r3, [r5], #4
 801a546:	4798      	blx	r3
 801a548:	3601      	adds	r6, #1
 801a54a:	e7f2      	b.n	801a532 <__libc_init_array+0x1e>
 801a54c:	0801b630 	.word	0x0801b630
 801a550:	0801b630 	.word	0x0801b630
 801a554:	0801b630 	.word	0x0801b630
 801a558:	0801b634 	.word	0x0801b634

0801a55c <memset>:
 801a55c:	4402      	add	r2, r0
 801a55e:	4603      	mov	r3, r0
 801a560:	4293      	cmp	r3, r2
 801a562:	d100      	bne.n	801a566 <memset+0xa>
 801a564:	4770      	bx	lr
 801a566:	f803 1b01 	strb.w	r1, [r3], #1
 801a56a:	e7f9      	b.n	801a560 <memset+0x4>
 801a56c:	0000      	movs	r0, r0
	...

0801a570 <floor>:
 801a570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a574:	f3c1 580a 	ubfx	r8, r1, #20, #11
 801a578:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 801a57c:	2e13      	cmp	r6, #19
 801a57e:	4602      	mov	r2, r0
 801a580:	460b      	mov	r3, r1
 801a582:	4607      	mov	r7, r0
 801a584:	460c      	mov	r4, r1
 801a586:	4605      	mov	r5, r0
 801a588:	dc34      	bgt.n	801a5f4 <floor+0x84>
 801a58a:	2e00      	cmp	r6, #0
 801a58c:	da15      	bge.n	801a5ba <floor+0x4a>
 801a58e:	a334      	add	r3, pc, #208	; (adr r3, 801a660 <floor+0xf0>)
 801a590:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a594:	f7e5 fdfe 	bl	8000194 <__adddf3>
 801a598:	2200      	movs	r2, #0
 801a59a:	2300      	movs	r3, #0
 801a59c:	f7e6 f82e 	bl	80005fc <__aeabi_dcmpgt>
 801a5a0:	b140      	cbz	r0, 801a5b4 <floor+0x44>
 801a5a2:	2c00      	cmp	r4, #0
 801a5a4:	da59      	bge.n	801a65a <floor+0xea>
 801a5a6:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801a5aa:	ea57 0503 	orrs.w	r5, r7, r3
 801a5ae:	d001      	beq.n	801a5b4 <floor+0x44>
 801a5b0:	4c2d      	ldr	r4, [pc, #180]	; (801a668 <floor+0xf8>)
 801a5b2:	2500      	movs	r5, #0
 801a5b4:	4623      	mov	r3, r4
 801a5b6:	462f      	mov	r7, r5
 801a5b8:	e025      	b.n	801a606 <floor+0x96>
 801a5ba:	4a2c      	ldr	r2, [pc, #176]	; (801a66c <floor+0xfc>)
 801a5bc:	fa42 f806 	asr.w	r8, r2, r6
 801a5c0:	ea01 0208 	and.w	r2, r1, r8
 801a5c4:	4302      	orrs	r2, r0
 801a5c6:	d01e      	beq.n	801a606 <floor+0x96>
 801a5c8:	a325      	add	r3, pc, #148	; (adr r3, 801a660 <floor+0xf0>)
 801a5ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a5ce:	f7e5 fde1 	bl	8000194 <__adddf3>
 801a5d2:	2200      	movs	r2, #0
 801a5d4:	2300      	movs	r3, #0
 801a5d6:	f7e6 f811 	bl	80005fc <__aeabi_dcmpgt>
 801a5da:	2800      	cmp	r0, #0
 801a5dc:	d0ea      	beq.n	801a5b4 <floor+0x44>
 801a5de:	2c00      	cmp	r4, #0
 801a5e0:	bfbe      	ittt	lt
 801a5e2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801a5e6:	fa43 f606 	asrlt.w	r6, r3, r6
 801a5ea:	19a4      	addlt	r4, r4, r6
 801a5ec:	ea24 0408 	bic.w	r4, r4, r8
 801a5f0:	2500      	movs	r5, #0
 801a5f2:	e7df      	b.n	801a5b4 <floor+0x44>
 801a5f4:	2e33      	cmp	r6, #51	; 0x33
 801a5f6:	dd0a      	ble.n	801a60e <floor+0x9e>
 801a5f8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801a5fc:	d103      	bne.n	801a606 <floor+0x96>
 801a5fe:	f7e5 fdc9 	bl	8000194 <__adddf3>
 801a602:	4607      	mov	r7, r0
 801a604:	460b      	mov	r3, r1
 801a606:	4638      	mov	r0, r7
 801a608:	4619      	mov	r1, r3
 801a60a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a60e:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 801a612:	f04f 32ff 	mov.w	r2, #4294967295
 801a616:	fa22 f808 	lsr.w	r8, r2, r8
 801a61a:	ea18 0f00 	tst.w	r8, r0
 801a61e:	d0f2      	beq.n	801a606 <floor+0x96>
 801a620:	a30f      	add	r3, pc, #60	; (adr r3, 801a660 <floor+0xf0>)
 801a622:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a626:	f7e5 fdb5 	bl	8000194 <__adddf3>
 801a62a:	2200      	movs	r2, #0
 801a62c:	2300      	movs	r3, #0
 801a62e:	f7e5 ffe5 	bl	80005fc <__aeabi_dcmpgt>
 801a632:	2800      	cmp	r0, #0
 801a634:	d0be      	beq.n	801a5b4 <floor+0x44>
 801a636:	2c00      	cmp	r4, #0
 801a638:	da02      	bge.n	801a640 <floor+0xd0>
 801a63a:	2e14      	cmp	r6, #20
 801a63c:	d103      	bne.n	801a646 <floor+0xd6>
 801a63e:	3401      	adds	r4, #1
 801a640:	ea25 0508 	bic.w	r5, r5, r8
 801a644:	e7b6      	b.n	801a5b4 <floor+0x44>
 801a646:	2301      	movs	r3, #1
 801a648:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801a64c:	fa03 f606 	lsl.w	r6, r3, r6
 801a650:	4435      	add	r5, r6
 801a652:	42bd      	cmp	r5, r7
 801a654:	bf38      	it	cc
 801a656:	18e4      	addcc	r4, r4, r3
 801a658:	e7f2      	b.n	801a640 <floor+0xd0>
 801a65a:	2500      	movs	r5, #0
 801a65c:	462c      	mov	r4, r5
 801a65e:	e7a9      	b.n	801a5b4 <floor+0x44>
 801a660:	8800759c 	.word	0x8800759c
 801a664:	7e37e43c 	.word	0x7e37e43c
 801a668:	bff00000 	.word	0xbff00000
 801a66c:	000fffff 	.word	0x000fffff

0801a670 <_init>:
 801a670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a672:	bf00      	nop
 801a674:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a676:	bc08      	pop	{r3}
 801a678:	469e      	mov	lr, r3
 801a67a:	4770      	bx	lr

0801a67c <_fini>:
 801a67c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a67e:	bf00      	nop
 801a680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a682:	bc08      	pop	{r3}
 801a684:	469e      	mov	lr, r3
 801a686:	4770      	bx	lr
