INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C8 Design of Pipelined CPU with Precise Interrupt in Verilog HDL/code_withInterupt/code_withInterupt.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C8 Design of Pipelined CPU with Precise Interrupt in Verilog HDL/code_withInterupt/code_withInterupt.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C8 Design of Pipelined CPU with Precise Interrupt in Verilog HDL/code_withInterupt/code_withInterupt.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C8 Design of Pipelined CPU with Precise Interrupt in Verilog HDL/code_withInterupt/code_withInterupt.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C8 Design of Pipelined CPU with Precise Interrupt in Verilog HDL/code_withInterupt/code_withInterupt.srcs/sources_1/new/harzard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module harzard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C8 Design of Pipelined CPU with Precise Interrupt in Verilog HDL/code_withInterupt/code_withInterupt.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C8 Design of Pipelined CPU with Precise Interrupt in Verilog HDL/code_withInterupt/code_withInterupt.srcs/sources_1/new/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C8 Design of Pipelined CPU with Precise Interrupt in Verilog HDL/code_withInterupt/code_withInterupt.srcs/sources_1/new/p1_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p1_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C8 Design of Pipelined CPU with Precise Interrupt in Verilog HDL/code_withInterupt/code_withInterupt.srcs/sources_1/new/p1_inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p1_inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C8 Design of Pipelined CPU with Precise Interrupt in Verilog HDL/code_withInterupt/code_withInterupt.srcs/sources_1/new/regDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C8 Design of Pipelined CPU with Precise Interrupt in Verilog HDL/code_withInterupt/code_withInterupt.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C8 Design of Pipelined CPU with Precise Interrupt in Verilog HDL/code_withInterupt/code_withInterupt.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C8 Design of Pipelined CPU with Precise Interrupt in Verilog HDL/code_withInterupt/code_withInterupt.srcs/sim_1/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
