/***************************************************************************
 *     Copyright (c) 1999-2007, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_pcix_dbg.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 7/23/07 3:48p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jul 23 11:57:55 2007
 *                 MD5 Checksum         61f9c4d8dcdcd06017506dddbf23f434
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008004
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/d0/bchp_pcix_dbg.h $
 * 
 * Hydra_Software_Devel/1   7/23/07 3:48p maivu
 * PR 32842: Initial revision
 *
 ***************************************************************************/

#ifndef BCHP_PCIX_DBG_H__
#define BCHP_PCIX_DBG_H__

/***************************************************************************
 *PCIX_DBG - PCIX Debugger Registers
 ***************************************************************************/
#define BCHP_PCIX_DBG_CTRL_STATUS                0x00500300 /* PCIX Debugger Control and Status */
#define BCHP_PCIX_DBG_TRIGGER0_127_96            0x00500304 /* PCIX Debugger Trigger 0 value for debug signal [127:96] */
#define BCHP_PCIX_DBG_TRIGGER0_95_64             0x00500308 /* PCIX Debugger Trigger 0 value for debug signal [95:64] */
#define BCHP_PCIX_DBG_TRIGGER0_63_32             0x0050030c /* PCIX Debugger Trigger 0 value for debug signal [63:32] */
#define BCHP_PCIX_DBG_TRIGGER0_31_0              0x00500310 /* PCIX Debugger Trigger 0 value for debug signal [31:0] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_127_96       0x00500314 /* PCIX Debugger Trigger 0 mask for debug signal [127:96] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64        0x00500318 /* PCIX Debugger Trigger 0 mask for debug signal [95:64] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_63_32        0x0050031c /* PCIX Debugger Trigger 0 mask for debug signal [63:32] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_31_0         0x00500320 /* PCIX Debugger Trigger 0 mask for debug signal [31:0] */
#define BCHP_PCIX_DBG_TRIGGER1_127_96            0x00500324 /* PCIX Debugger Trigger 1 value for debug signal [127:96] */
#define BCHP_PCIX_DBG_TRIGGER1_95_64             0x00500328 /* PCIX Debugger Trigger 1 value for debug signal [95:64] */
#define BCHP_PCIX_DBG_TRIGGER1_63_32             0x0050032c /* PCIX Debugger Trigger 1 value for debug signal [63:32] */
#define BCHP_PCIX_DBG_TRIGGER1_31_0              0x00500330 /* PCIX Debugger Trigger 1 value for debug signal [31:0] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_127_96       0x00500334 /* PCIX Debugger Trigger 1 mask for debug signal [127:96] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64        0x00500338 /* PCIX Debugger Trigger 1 mask for debug signal [95:64] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_63_32        0x0050033c /* PCIX Debugger Trigger 1 mask for debug signal [63:32] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_31_0         0x00500340 /* PCIX Debugger Trigger 1 mask for debug signal [31:0] */
#define BCHP_PCIX_DBG_TRIGGER2_31_0              0x00500344 /* PCIX Debugger Trigger 2 value for debug signal [31:0] */
#define BCHP_PCIX_DBG_TRIGGER2_MASK_31_0         0x00500348 /* PCIX Debugger Trigger 2 mask for debug signal [31:0] */
#define BCHP_PCIX_DBG_TRIGGER_TIMEOUT            0x0050034c /* PCIX Debugger Timeout register */
#define BCHP_PCIX_DBG_TRIGGER_RELOAD_CNT         0x00500350 /* PCIX Debugger Trigger reload count register */
#define BCHP_PCIX_DBG_TRACE_MEM_INT_ADDR         0x00500354 /* Trace Memory Internal Access Address register */
#define BCHP_PCIX_DBG_TRACE_MEM_EXT_INDEX        0x00500358 /* Trace Memory External RW Index register */
#define BCHP_PCIX_DBG_TRACE_MEM_EXT_DATA         0x0050035c /* Trace Memory External RW Data register */
#define BCHP_PCIX_DBG_TRACE_MEM_CUR_ADDR         0x00500360 /* Trace Memory External Current Address register */
#define BCHP_PCIX_DBG_DEBUG                      0x00500368 /* Debugger's Debug register */

/***************************************************************************
 *CTRL_STATUS - PCIX Debugger Control and Status
 ***************************************************************************/
/* PCIX_DBG :: CTRL_STATUS :: reserved0 [31:25] */
#define BCHP_PCIX_DBG_CTRL_STATUS_reserved0_MASK                   0xfe000000
#define BCHP_PCIX_DBG_CTRL_STATUS_reserved0_SHIFT                  25

/* PCIX_DBG :: CTRL_STATUS :: TRIGGER_ON_TIMEOUT [24:24] */
#define BCHP_PCIX_DBG_CTRL_STATUS_TRIGGER_ON_TIMEOUT_MASK          0x01000000
#define BCHP_PCIX_DBG_CTRL_STATUS_TRIGGER_ON_TIMEOUT_SHIFT         24

/* PCIX_DBG :: CTRL_STATUS :: WRAP_AROUND [23:23] */
#define BCHP_PCIX_DBG_CTRL_STATUS_WRAP_AROUND_MASK                 0x00800000
#define BCHP_PCIX_DBG_CTRL_STATUS_WRAP_AROUND_SHIFT                23

/* PCIX_DBG :: CTRL_STATUS :: TRIGGER_BIT [22:22] */
#define BCHP_PCIX_DBG_CTRL_STATUS_TRIGGER_BIT_MASK                 0x00400000
#define BCHP_PCIX_DBG_CTRL_STATUS_TRIGGER_BIT_SHIFT                22

/* PCIX_DBG :: CTRL_STATUS :: CAPTURE_DONE [21:21] */
#define BCHP_PCIX_DBG_CTRL_STATUS_CAPTURE_DONE_MASK                0x00200000
#define BCHP_PCIX_DBG_CTRL_STATUS_CAPTURE_DONE_SHIFT               21

/* PCIX_DBG :: CTRL_STATUS :: EXT_WRITE_MODE_ENABLE [20:20] */
#define BCHP_PCIX_DBG_CTRL_STATUS_EXT_WRITE_MODE_ENABLE_MASK       0x00100000
#define BCHP_PCIX_DBG_CTRL_STATUS_EXT_WRITE_MODE_ENABLE_SHIFT      20

/* PCIX_DBG :: CTRL_STATUS :: TRIGGER_TYPE_SEL [19:17] */
#define BCHP_PCIX_DBG_CTRL_STATUS_TRIGGER_TYPE_SEL_MASK            0x000e0000
#define BCHP_PCIX_DBG_CTRL_STATUS_TRIGGER_TYPE_SEL_SHIFT           17

/* PCIX_DBG :: CTRL_STATUS :: TRIGGER_2_DEBUG_SEL [16:15] */
#define BCHP_PCIX_DBG_CTRL_STATUS_TRIGGER_2_DEBUG_SEL_MASK         0x00018000
#define BCHP_PCIX_DBG_CTRL_STATUS_TRIGGER_2_DEBUG_SEL_SHIFT        15

/* PCIX_DBG :: CTRL_STATUS :: CAPTURE_DEPTH [14:05] */
#define BCHP_PCIX_DBG_CTRL_STATUS_CAPTURE_DEPTH_MASK               0x00007fe0
#define BCHP_PCIX_DBG_CTRL_STATUS_CAPTURE_DEPTH_SHIFT              5

/* PCIX_DBG :: CTRL_STATUS :: ARM [04:04] */
#define BCHP_PCIX_DBG_CTRL_STATUS_ARM_MASK                         0x00000010
#define BCHP_PCIX_DBG_CTRL_STATUS_ARM_SHIFT                        4

/* PCIX_DBG :: CTRL_STATUS :: SOFT_RESET [03:03] */
#define BCHP_PCIX_DBG_CTRL_STATUS_SOFT_RESET_MASK                  0x00000008
#define BCHP_PCIX_DBG_CTRL_STATUS_SOFT_RESET_SHIFT                 3

/* PCIX_DBG :: CTRL_STATUS :: STORE_FILTER [02:01] */
#define BCHP_PCIX_DBG_CTRL_STATUS_STORE_FILTER_MASK                0x00000006
#define BCHP_PCIX_DBG_CTRL_STATUS_STORE_FILTER_SHIFT               1

/* PCIX_DBG :: CTRL_STATUS :: TRIGGER_VALID [00:00] */
#define BCHP_PCIX_DBG_CTRL_STATUS_TRIGGER_VALID_MASK               0x00000001
#define BCHP_PCIX_DBG_CTRL_STATUS_TRIGGER_VALID_SHIFT              0

/***************************************************************************
 *TRIGGER0_127_96 - PCIX Debugger Trigger 0 value for debug signal [127:96]
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER0_127_96 :: TRIGGER_127_96 [31:00] */
#define BCHP_PCIX_DBG_TRIGGER0_127_96_TRIGGER_127_96_MASK          0xffffffff
#define BCHP_PCIX_DBG_TRIGGER0_127_96_TRIGGER_127_96_SHIFT         0

/***************************************************************************
 *TRIGGER0_95_64 - PCIX Debugger Trigger 0 value for debug signal [95:64]
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER0_95_64 :: TRIGGER_95_87 [31:23] */
#define BCHP_PCIX_DBG_TRIGGER0_95_64_TRIGGER_95_87_MASK            0xff800000
#define BCHP_PCIX_DBG_TRIGGER0_95_64_TRIGGER_95_87_SHIFT           23

/* PCIX_DBG :: TRIGGER0_95_64 :: BRIDGE_GNT_VAL [22:22] */
#define BCHP_PCIX_DBG_TRIGGER0_95_64_BRIDGE_GNT_VAL_MASK           0x00400000
#define BCHP_PCIX_DBG_TRIGGER0_95_64_BRIDGE_GNT_VAL_SHIFT          22

/* PCIX_DBG :: TRIGGER0_95_64 :: BRIDGE_REQ_VAL [21:21] */
#define BCHP_PCIX_DBG_TRIGGER0_95_64_BRIDGE_REQ_VAL_MASK           0x00200000
#define BCHP_PCIX_DBG_TRIGGER0_95_64_BRIDGE_REQ_VAL_SHIFT          21

/* PCIX_DBG :: TRIGGER0_95_64 :: SATA_GNT_VAL [20:20] */
#define BCHP_PCIX_DBG_TRIGGER0_95_64_SATA_GNT_VAL_MASK             0x00100000
#define BCHP_PCIX_DBG_TRIGGER0_95_64_SATA_GNT_VAL_SHIFT            20

/* PCIX_DBG :: TRIGGER0_95_64 :: SATA_REQ_VAL [19:19] */
#define BCHP_PCIX_DBG_TRIGGER0_95_64_SATA_REQ_VAL_MASK             0x00080000
#define BCHP_PCIX_DBG_TRIGGER0_95_64_SATA_REQ_VAL_SHIFT            19

/* PCIX_DBG :: TRIGGER0_95_64 :: PAR64_VAL [18:18] */
#define BCHP_PCIX_DBG_TRIGGER0_95_64_PAR64_VAL_MASK                0x00040000
#define BCHP_PCIX_DBG_TRIGGER0_95_64_PAR64_VAL_SHIFT               18

/* PCIX_DBG :: TRIGGER0_95_64 :: ACK64_VAL [17:17] */
#define BCHP_PCIX_DBG_TRIGGER0_95_64_ACK64_VAL_MASK                0x00020000
#define BCHP_PCIX_DBG_TRIGGER0_95_64_ACK64_VAL_SHIFT               17

/* PCIX_DBG :: TRIGGER0_95_64 :: REQ64_VAL [16:16] */
#define BCHP_PCIX_DBG_TRIGGER0_95_64_REQ64_VAL_MASK                0x00010000
#define BCHP_PCIX_DBG_TRIGGER0_95_64_REQ64_VAL_SHIFT               16

/* PCIX_DBG :: TRIGGER0_95_64 :: SERR_VAL [15:15] */
#define BCHP_PCIX_DBG_TRIGGER0_95_64_SERR_VAL_MASK                 0x00008000
#define BCHP_PCIX_DBG_TRIGGER0_95_64_SERR_VAL_SHIFT                15

/* PCIX_DBG :: TRIGGER0_95_64 :: PERR_VAL [14:14] */
#define BCHP_PCIX_DBG_TRIGGER0_95_64_PERR_VAL_MASK                 0x00004000
#define BCHP_PCIX_DBG_TRIGGER0_95_64_PERR_VAL_SHIFT                14

/* PCIX_DBG :: TRIGGER0_95_64 :: PAR_VAL [13:13] */
#define BCHP_PCIX_DBG_TRIGGER0_95_64_PAR_VAL_MASK                  0x00002000
#define BCHP_PCIX_DBG_TRIGGER0_95_64_PAR_VAL_SHIFT                 13

/* PCIX_DBG :: TRIGGER0_95_64 :: STOP_VAL [12:12] */
#define BCHP_PCIX_DBG_TRIGGER0_95_64_STOP_VAL_MASK                 0x00001000
#define BCHP_PCIX_DBG_TRIGGER0_95_64_STOP_VAL_SHIFT                12

/* PCIX_DBG :: TRIGGER0_95_64 :: DEVSEL_VAL [11:11] */
#define BCHP_PCIX_DBG_TRIGGER0_95_64_DEVSEL_VAL_MASK               0x00000800
#define BCHP_PCIX_DBG_TRIGGER0_95_64_DEVSEL_VAL_SHIFT              11

/* PCIX_DBG :: TRIGGER0_95_64 :: TRDY_VAL [10:10] */
#define BCHP_PCIX_DBG_TRIGGER0_95_64_TRDY_VAL_MASK                 0x00000400
#define BCHP_PCIX_DBG_TRIGGER0_95_64_TRDY_VAL_SHIFT                10

/* PCIX_DBG :: TRIGGER0_95_64 :: IRDY_VAL [09:09] */
#define BCHP_PCIX_DBG_TRIGGER0_95_64_IRDY_VAL_MASK                 0x00000200
#define BCHP_PCIX_DBG_TRIGGER0_95_64_IRDY_VAL_SHIFT                9

/* PCIX_DBG :: TRIGGER0_95_64 :: FRAME_VAL [08:08] */
#define BCHP_PCIX_DBG_TRIGGER0_95_64_FRAME_VAL_MASK                0x00000100
#define BCHP_PCIX_DBG_TRIGGER0_95_64_FRAME_VAL_SHIFT               8

/* PCIX_DBG :: TRIGGER0_95_64 :: CBE_VAL [07:00] */
#define BCHP_PCIX_DBG_TRIGGER0_95_64_CBE_VAL_MASK                  0x000000ff
#define BCHP_PCIX_DBG_TRIGGER0_95_64_CBE_VAL_SHIFT                 0

/***************************************************************************
 *TRIGGER0_63_32 - PCIX Debugger Trigger 0 value for debug signal [63:32]
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER0_63_32 :: AD_H_VAL [31:00] */
#define BCHP_PCIX_DBG_TRIGGER0_63_32_AD_H_VAL_MASK                 0xffffffff
#define BCHP_PCIX_DBG_TRIGGER0_63_32_AD_H_VAL_SHIFT                0

/***************************************************************************
 *TRIGGER0_31_0 - PCIX Debugger Trigger 0 value for debug signal [31:0]
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER0_31_0 :: AD_L_VAL [31:00] */
#define BCHP_PCIX_DBG_TRIGGER0_31_0_AD_L_VAL_MASK                  0xffffffff
#define BCHP_PCIX_DBG_TRIGGER0_31_0_AD_L_VAL_SHIFT                 0

/***************************************************************************
 *TRIGGER0_MASK_127_96 - PCIX Debugger Trigger 0 mask for debug signal [127:96]
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER0_MASK_127_96 :: TRIGGER_MASK_127_96 [31:00] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_127_96_TRIGGER_MASK_127_96_MASK 0xffffffff
#define BCHP_PCIX_DBG_TRIGGER0_MASK_127_96_TRIGGER_MASK_127_96_SHIFT 0

/***************************************************************************
 *TRIGGER0_MASK_95_64 - PCIX Debugger Trigger 0 mask for debug signal [95:64]
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER0_MASK_95_64 :: TRIGGER_MASK_95_87 [31:23] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_TRIGGER_MASK_95_87_MASK  0xff800000
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_TRIGGER_MASK_95_87_SHIFT 23

/* PCIX_DBG :: TRIGGER0_MASK_95_64 :: BRIDGE_GNT_MASK [22:22] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_BRIDGE_GNT_MASK_MASK     0x00400000
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_BRIDGE_GNT_MASK_SHIFT    22

/* PCIX_DBG :: TRIGGER0_MASK_95_64 :: BRIDGE_REQ_MASK [21:21] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_BRIDGE_REQ_MASK_MASK     0x00200000
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_BRIDGE_REQ_MASK_SHIFT    21

/* PCIX_DBG :: TRIGGER0_MASK_95_64 :: SATA_GNT_MASK [20:20] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_SATA_GNT_MASK_MASK       0x00100000
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_SATA_GNT_MASK_SHIFT      20

/* PCIX_DBG :: TRIGGER0_MASK_95_64 :: SATA_REQ_MASK [19:19] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_SATA_REQ_MASK_MASK       0x00080000
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_SATA_REQ_MASK_SHIFT      19

/* PCIX_DBG :: TRIGGER0_MASK_95_64 :: PAR64_MASK [18:18] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_PAR64_MASK_MASK          0x00040000
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_PAR64_MASK_SHIFT         18

/* PCIX_DBG :: TRIGGER0_MASK_95_64 :: ACK64_MASK [17:17] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_ACK64_MASK_MASK          0x00020000
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_ACK64_MASK_SHIFT         17

/* PCIX_DBG :: TRIGGER0_MASK_95_64 :: REQ64_MASK [16:16] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_REQ64_MASK_MASK          0x00010000
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_REQ64_MASK_SHIFT         16

/* PCIX_DBG :: TRIGGER0_MASK_95_64 :: SERR_MASK [15:15] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_SERR_MASK_MASK           0x00008000
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_SERR_MASK_SHIFT          15

/* PCIX_DBG :: TRIGGER0_MASK_95_64 :: PERR_MASK [14:14] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_PERR_MASK_MASK           0x00004000
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_PERR_MASK_SHIFT          14

/* PCIX_DBG :: TRIGGER0_MASK_95_64 :: PAR_MASK [13:13] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_PAR_MASK_MASK            0x00002000
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_PAR_MASK_SHIFT           13

/* PCIX_DBG :: TRIGGER0_MASK_95_64 :: STOP_MASK [12:12] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_STOP_MASK_MASK           0x00001000
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_STOP_MASK_SHIFT          12

/* PCIX_DBG :: TRIGGER0_MASK_95_64 :: DEVSEL_MASK [11:11] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_DEVSEL_MASK_MASK         0x00000800
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_DEVSEL_MASK_SHIFT        11

/* PCIX_DBG :: TRIGGER0_MASK_95_64 :: TRDY_MASK [10:10] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_TRDY_MASK_MASK           0x00000400
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_TRDY_MASK_SHIFT          10

/* PCIX_DBG :: TRIGGER0_MASK_95_64 :: IRDY_MASK [09:09] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_IRDY_MASK_MASK           0x00000200
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_IRDY_MASK_SHIFT          9

/* PCIX_DBG :: TRIGGER0_MASK_95_64 :: FRAME_MASK [08:08] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_FRAME_MASK_MASK          0x00000100
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_FRAME_MASK_SHIFT         8

/* PCIX_DBG :: TRIGGER0_MASK_95_64 :: CBE_MASK [07:00] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_CBE_MASK_MASK            0x000000ff
#define BCHP_PCIX_DBG_TRIGGER0_MASK_95_64_CBE_MASK_SHIFT           0

/***************************************************************************
 *TRIGGER0_MASK_63_32 - PCIX Debugger Trigger 0 mask for debug signal [63:32]
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER0_MASK_63_32 :: AD_H_MASK [31:00] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_63_32_AD_H_MASK_MASK           0xffffffff
#define BCHP_PCIX_DBG_TRIGGER0_MASK_63_32_AD_H_MASK_SHIFT          0

/***************************************************************************
 *TRIGGER0_MASK_31_0 - PCIX Debugger Trigger 0 mask for debug signal [31:0]
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER0_MASK_31_0 :: AD_L_MASK [31:00] */
#define BCHP_PCIX_DBG_TRIGGER0_MASK_31_0_AD_L_MASK_MASK            0xffffffff
#define BCHP_PCIX_DBG_TRIGGER0_MASK_31_0_AD_L_MASK_SHIFT           0

/***************************************************************************
 *TRIGGER1_127_96 - PCIX Debugger Trigger 1 value for debug signal [127:96]
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER1_127_96 :: TRIGGER_127_96 [31:00] */
#define BCHP_PCIX_DBG_TRIGGER1_127_96_TRIGGER_127_96_MASK          0xffffffff
#define BCHP_PCIX_DBG_TRIGGER1_127_96_TRIGGER_127_96_SHIFT         0

/***************************************************************************
 *TRIGGER1_95_64 - PCIX Debugger Trigger 1 value for debug signal [95:64]
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER1_95_64 :: TRIGGER_95_87 [31:23] */
#define BCHP_PCIX_DBG_TRIGGER1_95_64_TRIGGER_95_87_MASK            0xff800000
#define BCHP_PCIX_DBG_TRIGGER1_95_64_TRIGGER_95_87_SHIFT           23

/* PCIX_DBG :: TRIGGER1_95_64 :: BRIDGE_GNT_VAL [22:22] */
#define BCHP_PCIX_DBG_TRIGGER1_95_64_BRIDGE_GNT_VAL_MASK           0x00400000
#define BCHP_PCIX_DBG_TRIGGER1_95_64_BRIDGE_GNT_VAL_SHIFT          22

/* PCIX_DBG :: TRIGGER1_95_64 :: BRIDGE_REQ_VAL [21:21] */
#define BCHP_PCIX_DBG_TRIGGER1_95_64_BRIDGE_REQ_VAL_MASK           0x00200000
#define BCHP_PCIX_DBG_TRIGGER1_95_64_BRIDGE_REQ_VAL_SHIFT          21

/* PCIX_DBG :: TRIGGER1_95_64 :: SATA_GNT_VAL [20:20] */
#define BCHP_PCIX_DBG_TRIGGER1_95_64_SATA_GNT_VAL_MASK             0x00100000
#define BCHP_PCIX_DBG_TRIGGER1_95_64_SATA_GNT_VAL_SHIFT            20

/* PCIX_DBG :: TRIGGER1_95_64 :: SATA_REQ_VAL [19:19] */
#define BCHP_PCIX_DBG_TRIGGER1_95_64_SATA_REQ_VAL_MASK             0x00080000
#define BCHP_PCIX_DBG_TRIGGER1_95_64_SATA_REQ_VAL_SHIFT            19

/* PCIX_DBG :: TRIGGER1_95_64 :: PAR64_VAL [18:18] */
#define BCHP_PCIX_DBG_TRIGGER1_95_64_PAR64_VAL_MASK                0x00040000
#define BCHP_PCIX_DBG_TRIGGER1_95_64_PAR64_VAL_SHIFT               18

/* PCIX_DBG :: TRIGGER1_95_64 :: ACK64_VAL [17:17] */
#define BCHP_PCIX_DBG_TRIGGER1_95_64_ACK64_VAL_MASK                0x00020000
#define BCHP_PCIX_DBG_TRIGGER1_95_64_ACK64_VAL_SHIFT               17

/* PCIX_DBG :: TRIGGER1_95_64 :: REQ64_VAL [16:16] */
#define BCHP_PCIX_DBG_TRIGGER1_95_64_REQ64_VAL_MASK                0x00010000
#define BCHP_PCIX_DBG_TRIGGER1_95_64_REQ64_VAL_SHIFT               16

/* PCIX_DBG :: TRIGGER1_95_64 :: SERR_VAL [15:15] */
#define BCHP_PCIX_DBG_TRIGGER1_95_64_SERR_VAL_MASK                 0x00008000
#define BCHP_PCIX_DBG_TRIGGER1_95_64_SERR_VAL_SHIFT                15

/* PCIX_DBG :: TRIGGER1_95_64 :: PERR_VAL [14:14] */
#define BCHP_PCIX_DBG_TRIGGER1_95_64_PERR_VAL_MASK                 0x00004000
#define BCHP_PCIX_DBG_TRIGGER1_95_64_PERR_VAL_SHIFT                14

/* PCIX_DBG :: TRIGGER1_95_64 :: PAR_VAL [13:13] */
#define BCHP_PCIX_DBG_TRIGGER1_95_64_PAR_VAL_MASK                  0x00002000
#define BCHP_PCIX_DBG_TRIGGER1_95_64_PAR_VAL_SHIFT                 13

/* PCIX_DBG :: TRIGGER1_95_64 :: STOP_VAL [12:12] */
#define BCHP_PCIX_DBG_TRIGGER1_95_64_STOP_VAL_MASK                 0x00001000
#define BCHP_PCIX_DBG_TRIGGER1_95_64_STOP_VAL_SHIFT                12

/* PCIX_DBG :: TRIGGER1_95_64 :: DEVSEL_VAL [11:11] */
#define BCHP_PCIX_DBG_TRIGGER1_95_64_DEVSEL_VAL_MASK               0x00000800
#define BCHP_PCIX_DBG_TRIGGER1_95_64_DEVSEL_VAL_SHIFT              11

/* PCIX_DBG :: TRIGGER1_95_64 :: TRDY_VAL [10:10] */
#define BCHP_PCIX_DBG_TRIGGER1_95_64_TRDY_VAL_MASK                 0x00000400
#define BCHP_PCIX_DBG_TRIGGER1_95_64_TRDY_VAL_SHIFT                10

/* PCIX_DBG :: TRIGGER1_95_64 :: IRDY_VAL [09:09] */
#define BCHP_PCIX_DBG_TRIGGER1_95_64_IRDY_VAL_MASK                 0x00000200
#define BCHP_PCIX_DBG_TRIGGER1_95_64_IRDY_VAL_SHIFT                9

/* PCIX_DBG :: TRIGGER1_95_64 :: FRAME_VAL [08:08] */
#define BCHP_PCIX_DBG_TRIGGER1_95_64_FRAME_VAL_MASK                0x00000100
#define BCHP_PCIX_DBG_TRIGGER1_95_64_FRAME_VAL_SHIFT               8

/* PCIX_DBG :: TRIGGER1_95_64 :: CBE_VAL [07:00] */
#define BCHP_PCIX_DBG_TRIGGER1_95_64_CBE_VAL_MASK                  0x000000ff
#define BCHP_PCIX_DBG_TRIGGER1_95_64_CBE_VAL_SHIFT                 0

/***************************************************************************
 *TRIGGER1_63_32 - PCIX Debugger Trigger 1 value for debug signal [63:32]
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER1_63_32 :: AD_H_VAL [31:00] */
#define BCHP_PCIX_DBG_TRIGGER1_63_32_AD_H_VAL_MASK                 0xffffffff
#define BCHP_PCIX_DBG_TRIGGER1_63_32_AD_H_VAL_SHIFT                0

/***************************************************************************
 *TRIGGER1_31_0 - PCIX Debugger Trigger 1 value for debug signal [31:0]
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER1_31_0 :: AD_L_VAL [31:00] */
#define BCHP_PCIX_DBG_TRIGGER1_31_0_AD_L_VAL_MASK                  0xffffffff
#define BCHP_PCIX_DBG_TRIGGER1_31_0_AD_L_VAL_SHIFT                 0

/***************************************************************************
 *TRIGGER1_MASK_127_96 - PCIX Debugger Trigger 1 mask for debug signal [127:96]
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER1_MASK_127_96 :: TRIGGER_MASK_127_96 [31:00] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_127_96_TRIGGER_MASK_127_96_MASK 0xffffffff
#define BCHP_PCIX_DBG_TRIGGER1_MASK_127_96_TRIGGER_MASK_127_96_SHIFT 0

/***************************************************************************
 *TRIGGER1_MASK_95_64 - PCIX Debugger Trigger 1 mask for debug signal [95:64]
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER1_MASK_95_64 :: TRIGGER_MASK_95_87 [31:23] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_TRIGGER_MASK_95_87_MASK  0xff800000
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_TRIGGER_MASK_95_87_SHIFT 23

/* PCIX_DBG :: TRIGGER1_MASK_95_64 :: BRIDGE_GNT_MASK [22:22] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_BRIDGE_GNT_MASK_MASK     0x00400000
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_BRIDGE_GNT_MASK_SHIFT    22

/* PCIX_DBG :: TRIGGER1_MASK_95_64 :: BRIDGE_REQ_MASK [21:21] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_BRIDGE_REQ_MASK_MASK     0x00200000
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_BRIDGE_REQ_MASK_SHIFT    21

/* PCIX_DBG :: TRIGGER1_MASK_95_64 :: SATA_GNT_MASK [20:20] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_SATA_GNT_MASK_MASK       0x00100000
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_SATA_GNT_MASK_SHIFT      20

/* PCIX_DBG :: TRIGGER1_MASK_95_64 :: SATA_REQ_MASK [19:19] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_SATA_REQ_MASK_MASK       0x00080000
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_SATA_REQ_MASK_SHIFT      19

/* PCIX_DBG :: TRIGGER1_MASK_95_64 :: PAR64_MASK [18:18] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_PAR64_MASK_MASK          0x00040000
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_PAR64_MASK_SHIFT         18

/* PCIX_DBG :: TRIGGER1_MASK_95_64 :: ACK64_MASK [17:17] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_ACK64_MASK_MASK          0x00020000
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_ACK64_MASK_SHIFT         17

/* PCIX_DBG :: TRIGGER1_MASK_95_64 :: REQ64_MASK [16:16] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_REQ64_MASK_MASK          0x00010000
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_REQ64_MASK_SHIFT         16

/* PCIX_DBG :: TRIGGER1_MASK_95_64 :: SERR_MASK [15:15] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_SERR_MASK_MASK           0x00008000
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_SERR_MASK_SHIFT          15

/* PCIX_DBG :: TRIGGER1_MASK_95_64 :: PERR_MASK [14:14] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_PERR_MASK_MASK           0x00004000
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_PERR_MASK_SHIFT          14

/* PCIX_DBG :: TRIGGER1_MASK_95_64 :: PAR_MASK [13:13] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_PAR_MASK_MASK            0x00002000
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_PAR_MASK_SHIFT           13

/* PCIX_DBG :: TRIGGER1_MASK_95_64 :: STOP_MASK [12:12] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_STOP_MASK_MASK           0x00001000
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_STOP_MASK_SHIFT          12

/* PCIX_DBG :: TRIGGER1_MASK_95_64 :: DEVSEL_MASK [11:11] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_DEVSEL_MASK_MASK         0x00000800
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_DEVSEL_MASK_SHIFT        11

/* PCIX_DBG :: TRIGGER1_MASK_95_64 :: TRDY_MASK [10:10] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_TRDY_MASK_MASK           0x00000400
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_TRDY_MASK_SHIFT          10

/* PCIX_DBG :: TRIGGER1_MASK_95_64 :: IRDY_MASK [09:09] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_IRDY_MASK_MASK           0x00000200
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_IRDY_MASK_SHIFT          9

/* PCIX_DBG :: TRIGGER1_MASK_95_64 :: FRAME_MASK [08:08] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_FRAME_MASK_MASK          0x00000100
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_FRAME_MASK_SHIFT         8

/* PCIX_DBG :: TRIGGER1_MASK_95_64 :: CBE_MASK [07:00] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_CBE_MASK_MASK            0x000000ff
#define BCHP_PCIX_DBG_TRIGGER1_MASK_95_64_CBE_MASK_SHIFT           0

/***************************************************************************
 *TRIGGER1_MASK_63_32 - PCIX Debugger Trigger 1 mask for debug signal [63:32]
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER1_MASK_63_32 :: AD_H_MASK [31:00] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_63_32_AD_H_MASK_MASK           0xffffffff
#define BCHP_PCIX_DBG_TRIGGER1_MASK_63_32_AD_H_MASK_SHIFT          0

/***************************************************************************
 *TRIGGER1_MASK_31_0 - PCIX Debugger Trigger 1 mask for debug signal [31:0]
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER1_MASK_31_0 :: AD_L_MASK [31:00] */
#define BCHP_PCIX_DBG_TRIGGER1_MASK_31_0_AD_L_MASK_MASK            0xffffffff
#define BCHP_PCIX_DBG_TRIGGER1_MASK_31_0_AD_L_MASK_SHIFT           0

/***************************************************************************
 *TRIGGER2_31_0 - PCIX Debugger Trigger 2 value for debug signal [31:0]
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER2_31_0 :: AD_L_VAL [31:00] */
#define BCHP_PCIX_DBG_TRIGGER2_31_0_AD_L_VAL_MASK                  0xffffffff
#define BCHP_PCIX_DBG_TRIGGER2_31_0_AD_L_VAL_SHIFT                 0

/***************************************************************************
 *TRIGGER2_MASK_31_0 - PCIX Debugger Trigger 2 mask for debug signal [31:0]
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER2_MASK_31_0 :: AD_L_MASK [31:00] */
#define BCHP_PCIX_DBG_TRIGGER2_MASK_31_0_AD_L_MASK_MASK            0xffffffff
#define BCHP_PCIX_DBG_TRIGGER2_MASK_31_0_AD_L_MASK_SHIFT           0

/***************************************************************************
 *TRIGGER_TIMEOUT - PCIX Debugger Timeout register
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER_TIMEOUT :: reserved0 [31:16] */
#define BCHP_PCIX_DBG_TRIGGER_TIMEOUT_reserved0_MASK               0xffff0000
#define BCHP_PCIX_DBG_TRIGGER_TIMEOUT_reserved0_SHIFT              16

/* PCIX_DBG :: TRIGGER_TIMEOUT :: TIMEOUT_VAL [15:00] */
#define BCHP_PCIX_DBG_TRIGGER_TIMEOUT_TIMEOUT_VAL_MASK             0x0000ffff
#define BCHP_PCIX_DBG_TRIGGER_TIMEOUT_TIMEOUT_VAL_SHIFT            0

/***************************************************************************
 *TRIGGER_RELOAD_CNT - PCIX Debugger Trigger reload count register
 ***************************************************************************/
/* PCIX_DBG :: TRIGGER_RELOAD_CNT :: reserved0 [31:16] */
#define BCHP_PCIX_DBG_TRIGGER_RELOAD_CNT_reserved0_MASK            0xffff0000
#define BCHP_PCIX_DBG_TRIGGER_RELOAD_CNT_reserved0_SHIFT           16

/* PCIX_DBG :: TRIGGER_RELOAD_CNT :: RELOAD_NUM [15:00] */
#define BCHP_PCIX_DBG_TRIGGER_RELOAD_CNT_RELOAD_NUM_MASK           0x0000ffff
#define BCHP_PCIX_DBG_TRIGGER_RELOAD_CNT_RELOAD_NUM_SHIFT          0

/***************************************************************************
 *TRACE_MEM_INT_ADDR - Trace Memory Internal Access Address register
 ***************************************************************************/
/* PCIX_DBG :: TRACE_MEM_INT_ADDR :: reserved0 [31:26] */
#define BCHP_PCIX_DBG_TRACE_MEM_INT_ADDR_reserved0_MASK            0xfc000000
#define BCHP_PCIX_DBG_TRACE_MEM_INT_ADDR_reserved0_SHIFT           26

/* PCIX_DBG :: TRACE_MEM_INT_ADDR :: CUR_WRITE_PTR [25:16] */
#define BCHP_PCIX_DBG_TRACE_MEM_INT_ADDR_CUR_WRITE_PTR_MASK        0x03ff0000
#define BCHP_PCIX_DBG_TRACE_MEM_INT_ADDR_CUR_WRITE_PTR_SHIFT       16

/* PCIX_DBG :: TRACE_MEM_INT_ADDR :: reserved1 [15:10] */
#define BCHP_PCIX_DBG_TRACE_MEM_INT_ADDR_reserved1_MASK            0x0000fc00
#define BCHP_PCIX_DBG_TRACE_MEM_INT_ADDR_reserved1_SHIFT           10

/* PCIX_DBG :: TRACE_MEM_INT_ADDR :: TRIGGER_PTR [09:00] */
#define BCHP_PCIX_DBG_TRACE_MEM_INT_ADDR_TRIGGER_PTR_MASK          0x000003ff
#define BCHP_PCIX_DBG_TRACE_MEM_INT_ADDR_TRIGGER_PTR_SHIFT         0

/***************************************************************************
 *TRACE_MEM_EXT_INDEX - Trace Memory External RW Index register
 ***************************************************************************/
/* PCIX_DBG :: TRACE_MEM_EXT_INDEX :: reserved0 [31:09] */
#define BCHP_PCIX_DBG_TRACE_MEM_EXT_INDEX_reserved0_MASK           0xfffffe00
#define BCHP_PCIX_DBG_TRACE_MEM_EXT_INDEX_reserved0_SHIFT          9

/* PCIX_DBG :: TRACE_MEM_EXT_INDEX :: EXT_RW_ADDRESS [08:00] */
#define BCHP_PCIX_DBG_TRACE_MEM_EXT_INDEX_EXT_RW_ADDRESS_MASK      0x000001ff
#define BCHP_PCIX_DBG_TRACE_MEM_EXT_INDEX_EXT_RW_ADDRESS_SHIFT     0

/***************************************************************************
 *TRACE_MEM_EXT_DATA - Trace Memory External RW Data register
 ***************************************************************************/
/* PCIX_DBG :: TRACE_MEM_EXT_DATA :: EXT_RW_DATA [31:00] */
#define BCHP_PCIX_DBG_TRACE_MEM_EXT_DATA_EXT_RW_DATA_MASK          0xffffffff
#define BCHP_PCIX_DBG_TRACE_MEM_EXT_DATA_EXT_RW_DATA_SHIFT         0

/***************************************************************************
 *TRACE_MEM_CUR_ADDR - Trace Memory External Current Address register
 ***************************************************************************/
/* PCIX_DBG :: TRACE_MEM_CUR_ADDR :: reserved0 [31:13] */
#define BCHP_PCIX_DBG_TRACE_MEM_CUR_ADDR_reserved0_MASK            0xffffe000
#define BCHP_PCIX_DBG_TRACE_MEM_CUR_ADDR_reserved0_SHIFT           13

/* PCIX_DBG :: TRACE_MEM_CUR_ADDR :: CUR_EXT_INDEX [12:04] */
#define BCHP_PCIX_DBG_TRACE_MEM_CUR_ADDR_CUR_EXT_INDEX_MASK        0x00001ff0
#define BCHP_PCIX_DBG_TRACE_MEM_CUR_ADDR_CUR_EXT_INDEX_SHIFT       4

/* PCIX_DBG :: TRACE_MEM_CUR_ADDR :: EXT_WR_PTR [03:02] */
#define BCHP_PCIX_DBG_TRACE_MEM_CUR_ADDR_EXT_WR_PTR_MASK           0x0000000c
#define BCHP_PCIX_DBG_TRACE_MEM_CUR_ADDR_EXT_WR_PTR_SHIFT          2

/* PCIX_DBG :: TRACE_MEM_CUR_ADDR :: EXT_RD_PTR [01:00] */
#define BCHP_PCIX_DBG_TRACE_MEM_CUR_ADDR_EXT_RD_PTR_MASK           0x00000003
#define BCHP_PCIX_DBG_TRACE_MEM_CUR_ADDR_EXT_RD_PTR_SHIFT          0

/***************************************************************************
 *DEBUG - Debugger's Debug register
 ***************************************************************************/
/* PCIX_DBG :: DEBUG :: CUR_CAPTURE_DEPTH [31:04] */
#define BCHP_PCIX_DBG_DEBUG_CUR_CAPTURE_DEPTH_MASK                 0xfffffff0
#define BCHP_PCIX_DBG_DEBUG_CUR_CAPTURE_DEPTH_SHIFT                4

/* PCIX_DBG :: DEBUG :: TRIGGER_CTRL_ST [03:02] */
#define BCHP_PCIX_DBG_DEBUG_TRIGGER_CTRL_ST_MASK                   0x0000000c
#define BCHP_PCIX_DBG_DEBUG_TRIGGER_CTRL_ST_SHIFT                  2

/* PCIX_DBG :: DEBUG :: MAIN_CTRL_ST [01:00] */
#define BCHP_PCIX_DBG_DEBUG_MAIN_CTRL_ST_MASK                      0x00000003
#define BCHP_PCIX_DBG_DEBUG_MAIN_CTRL_ST_SHIFT                     0

#endif /* #ifndef BCHP_PCIX_DBG_H__ */

/* End of File */
