D:/SoftwareTools/ModelsimSE/win64/vlib H:\Documents\CREA\FPGA\Pipeline-IntMul\PipeIntMul_sim\timesim\lib/xilinxcorelib_ver
D:/SoftwareTools/ModelsimSE/win64/vmap xilinxcorelib_ver H:\Documents\CREA\FPGA\Pipeline-IntMul\PipeIntMul_sim\timesim\lib/xilinxcorelib_ver
D:/SoftwareTools/ModelsimSE/win64/vlog -source -novopt -32 -work xilinxcorelib_ver -f H:\Documents\CREA\FPGA\Pipeline-IntMul\PipeIntMul_sim\timesim\lib/xilinxcorelib_ver/.cxl.verilog.xilinxcorelib.xilinxcorelib_ver.nt64.cmf
