$date
	Fri Oct 11 20:25:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module task_1_tb $end
$var wire 1 ! q $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module tsk0 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
z!
$end
#100
1%
#150
0%
1$
#200
1%
#250
0%
0$
1#
#300
1%
#350
0%
1$
#400
1%
#450
0%
0$
0#
1"
#500
1%
#550
0%
1$
#600
1%
#650
0%
0$
1#
#700
1%
#750
0%
1$
#800
1%
#850
0%
0$
0#
0"
#900
1%
#950
