<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>top_sb_COREAHBLTOAXI_0_COREAHBLTOAXI</name><vendor/><library/><version/><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="1"><name>..\..\..\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\test\user\XHDL_misc.vhd</name><fileType>VHDLSource</fileType></file><file fileid="2"><name>..\..\..\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\test\user\XHDL_std_logic.vhd</name><fileType>VHDLSource</fileType></file><file fileid="3"><name>..\..\..\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\test\user\axi_slave.vhd</name><fileType>VHDLSource</fileType></file><file fileid="4"><name>rtl\vhdl\test\user\Tb_CoreAHBLtoAXI.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="5"><name>rtl\vhdl\core\CoreAHBLtoAXI.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>