// Seed: 3722585139
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input uwire id_6
);
  wire id_8;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1
    , id_24,
    output tri0 id_2,
    input wand id_3,
    input wand id_4,
    input supply0 id_5,
    input wor id_6,
    output tri1 id_7,
    output tri1 id_8,
    output wor id_9,
    input wand id_10,
    input supply0 id_11,
    input wor id_12,
    input wor id_13,
    output wire id_14,
    input tri1 id_15,
    input tri1 id_16,
    input wor id_17,
    input tri0 id_18
    , id_25,
    input supply0 id_19,
    input tri id_20,
    output tri0 id_21,
    input supply0 id_22
);
  id_26 :
  assert property (@(posedge id_15) 1)
  else
    $display(
        1'h0,
        id_4,
        (~1) - id_13,
        id_15,
        1,
        1'b0,
        1'h0,
        (id_10),
        1,
        id_6,
        {
          id_22, id_3
        },
        id_13,
        {1{id_4}},
        ~&id_17,
        1'h0
    );
  module_0 modCall_1 (
      id_5,
      id_10,
      id_5,
      id_9,
      id_5,
      id_2,
      id_20
  );
endmodule
