INFO: [VRFC 10-163] Analyzing VHDL file "E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/Timer_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Timer_16bit'
