{"201702": {"c": "EE 58000", "n": "Special Topics in EE: System-on-Chip Design and Test", "f": "FENS", "cr": 3.0, "ac": 4, "ca": 20, "pr": [], "co": [], "i": [{"tn": "İlker Hamzaoğlu", "ta": 4, "tc": 20}], "ce": 0, "p": 429}, "catList": ["VLSI system computer aided design (CAD) tools; laboratory experience in custom VLSI system chip design on workstations using concepts of cell hierarchy; design of large adder arrays and multipliers; VLSI architecture design; pipelining; low-power design strategies; final proje involving specification, design and evaluation of a VLSI chip or VLSI CAD program; written report and oral presentation on the final project."]}