// Generated by CIRCT firtool-1.75.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_
module ServTile(	// @[generators/serv/src/main/scala/ServTile.scala:274:7]
  input         clock,	// @[generators/serv/src/main/scala/ServTile.scala:274:7]
  input         reset,	// @[generators/serv/src/main/scala/ServTile.scala:274:7]
  input         auto_buffer_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_buffer_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_buffer_out_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_buffer_out_a_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_buffer_out_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]  auto_buffer_out_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [30:0] auto_buffer_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_buffer_out_a_bits_user_amba_prot_bufferable,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_buffer_out_a_bits_user_amba_prot_modifiable,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_buffer_out_a_bits_user_amba_prot_readalloc,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_buffer_out_a_bits_user_amba_prot_writealloc,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_buffer_out_a_bits_user_amba_prot_privileged,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_buffer_out_a_bits_user_amba_prot_secure,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_buffer_out_a_bits_user_amba_prot_fetch,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_buffer_out_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [31:0] auto_buffer_out_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_buffer_out_a_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_buffer_out_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_buffer_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_buffer_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_buffer_out_d_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_buffer_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_buffer_out_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_buffer_out_d_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_buffer_out_d_bits_denied,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [31:0] auto_buffer_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_buffer_out_d_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_tap_in_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_tap_in_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_tap_in_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_tap_in_a_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_tap_in_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_tap_in_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [30:0] auto_tap_in_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_tap_in_a_bits_user_amba_prot_bufferable,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_tap_in_a_bits_user_amba_prot_modifiable,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_tap_in_a_bits_user_amba_prot_readalloc,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_tap_in_a_bits_user_amba_prot_writealloc,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_tap_in_a_bits_user_amba_prot_privileged,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_tap_in_a_bits_user_amba_prot_secure,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_tap_in_a_bits_user_amba_prot_fetch,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_tap_in_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [31:0] auto_tap_in_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_tap_in_a_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_tap_in_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_tap_in_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_tap_in_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_tap_in_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_tap_in_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_tap_in_d_bits_denied,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [31:0] auto_tap_in_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_tap_in_d_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_int_local_in_1_0	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
);

  wire        _core_o_awready;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire        _core_o_arready;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire        _core_o_wready;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [1:0]  _core_o_bresp;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire        _core_o_bvalid;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [31:0] _core_o_rdata;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [1:0]  _core_o_rresp;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire        _core_o_rlast;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire        _core_o_rvalid;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [11:0] _core_o_awmaddr;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire        _core_o_awmvalid;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [7:0]  _core_o_awm_len;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [2:0]  _core_o_awm_size;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [1:0]  _core_o_awm_burst;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire        _core_o_awm_lock;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [3:0]  _core_o_awm_cache;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [2:0]  _core_o_awm_prot;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [3:0]  _core_o_awm_qos;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [3:0]  _core_o_awm_region;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [5:0]  _core_o_awm_atop;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [11:0] _core_o_armaddr;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire        _core_o_armvalid;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [7:0]  _core_o_arm_len;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [2:0]  _core_o_arm_size;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [1:0]  _core_o_arm_burst;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire        _core_o_arm_lock;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [3:0]  _core_o_arm_cache;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [2:0]  _core_o_arm_prot;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [3:0]  _core_o_arm_qos;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [3:0]  _core_o_arm_region;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [31:0] _core_o_wmdata;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire [3:0]  _core_o_wmstrb;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire        _core_o_wmvalid;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire        _core_o_wm_last;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire        _core_o_bmready;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire        _core_o_rmready;	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  wire        _shrinker_auto_anon_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire        _shrinker_auto_anon_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire [2:0]  _shrinker_auto_anon_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire [3:0]  _shrinker_auto_anon_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire [2:0]  _shrinker_auto_anon_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire        _shrinker_auto_anon_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire [31:0] _shrinker_auto_anon_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire        _shrinker_auto_anon_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire        _shrinker_auto_anon_out_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire [2:0]  _shrinker_auto_anon_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire [2:0]  _shrinker_auto_anon_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire [3:0]  _shrinker_auto_anon_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire        _shrinker_auto_anon_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire [30:0] _shrinker_auto_anon_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire        _shrinker_auto_anon_out_a_bits_user_amba_prot_bufferable;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire        _shrinker_auto_anon_out_a_bits_user_amba_prot_modifiable;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire        _shrinker_auto_anon_out_a_bits_user_amba_prot_readalloc;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire        _shrinker_auto_anon_out_a_bits_user_amba_prot_writealloc;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire        _shrinker_auto_anon_out_a_bits_user_amba_prot_privileged;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire        _shrinker_auto_anon_out_a_bits_user_amba_prot_secure;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire        _shrinker_auto_anon_out_a_bits_user_amba_prot_fetch;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire [3:0]  _shrinker_auto_anon_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire [31:0] _shrinker_auto_anon_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire        _shrinker_auto_anon_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire        _shrinker_auto_anon_out_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  wire        _tl2axi4_auto_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire        _tl2axi4_auto_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [2:0]  _tl2axi4_auto_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [3:0]  _tl2axi4_auto_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire        _tl2axi4_auto_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire        _tl2axi4_auto_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [31:0] _tl2axi4_auto_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire        _tl2axi4_auto_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire        _tl2axi4_auto_out_aw_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire        _tl2axi4_auto_out_aw_bits_id;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [30:0] _tl2axi4_auto_out_aw_bits_addr;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [7:0]  _tl2axi4_auto_out_aw_bits_len;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [2:0]  _tl2axi4_auto_out_aw_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [1:0]  _tl2axi4_auto_out_aw_bits_burst;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire        _tl2axi4_auto_out_aw_bits_lock;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [3:0]  _tl2axi4_auto_out_aw_bits_cache;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [2:0]  _tl2axi4_auto_out_aw_bits_prot;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [3:0]  _tl2axi4_auto_out_aw_bits_qos;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [3:0]  _tl2axi4_auto_out_aw_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire        _tl2axi4_auto_out_aw_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire        _tl2axi4_auto_out_w_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [31:0] _tl2axi4_auto_out_w_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [3:0]  _tl2axi4_auto_out_w_bits_strb;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire        _tl2axi4_auto_out_w_bits_last;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire        _tl2axi4_auto_out_b_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire        _tl2axi4_auto_out_ar_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire        _tl2axi4_auto_out_ar_bits_id;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [30:0] _tl2axi4_auto_out_ar_bits_addr;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [7:0]  _tl2axi4_auto_out_ar_bits_len;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [2:0]  _tl2axi4_auto_out_ar_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [1:0]  _tl2axi4_auto_out_ar_bits_burst;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire        _tl2axi4_auto_out_ar_bits_lock;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [3:0]  _tl2axi4_auto_out_ar_bits_cache;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [2:0]  _tl2axi4_auto_out_ar_bits_prot;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [3:0]  _tl2axi4_auto_out_ar_bits_qos;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire [3:0]  _tl2axi4_auto_out_ar_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire        _tl2axi4_auto_out_ar_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire        _tl2axi4_auto_out_r_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  wire        _axi4frag_1_auto_in_aw_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_in_w_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_in_b_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [1:0]  _axi4frag_1_auto_in_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]  _axi4frag_1_auto_in_b_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_in_b_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_in_ar_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_in_r_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [31:0] _axi4frag_1_auto_in_r_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [1:0]  _axi4frag_1_auto_in_r_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]  _axi4frag_1_auto_in_r_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_in_r_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_in_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_out_aw_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_out_aw_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [30:0] _axi4frag_1_auto_out_aw_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [2:0]  _axi4frag_1_auto_out_aw_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [1:0]  _axi4frag_1_auto_out_aw_bits_burst;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_out_aw_bits_lock;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]  _axi4frag_1_auto_out_aw_bits_cache;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [2:0]  _axi4frag_1_auto_out_aw_bits_prot;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]  _axi4frag_1_auto_out_aw_bits_qos;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]  _axi4frag_1_auto_out_aw_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_out_aw_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_out_aw_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_out_w_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [31:0] _axi4frag_1_auto_out_w_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]  _axi4frag_1_auto_out_w_bits_strb;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_out_w_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_out_b_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_out_ar_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_out_ar_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [30:0] _axi4frag_1_auto_out_ar_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [2:0]  _axi4frag_1_auto_out_ar_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [1:0]  _axi4frag_1_auto_out_ar_bits_burst;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_out_ar_bits_lock;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]  _axi4frag_1_auto_out_ar_bits_cache;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [2:0]  _axi4frag_1_auto_out_ar_bits_prot;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]  _axi4frag_1_auto_out_ar_bits_qos;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]  _axi4frag_1_auto_out_ar_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_out_ar_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_out_ar_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_1_auto_out_r_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4index_auto_in_aw_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_in_w_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_in_b_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [1:0]  _axi4index_auto_in_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [3:0]  _axi4index_auto_in_b_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_in_b_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_in_b_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_in_ar_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_in_r_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [31:0] _axi4index_auto_in_r_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [1:0]  _axi4index_auto_in_r_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [3:0]  _axi4index_auto_in_r_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_in_r_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_in_r_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_in_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_out_aw_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_out_aw_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [30:0] _axi4index_auto_out_aw_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [2:0]  _axi4index_auto_out_aw_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [1:0]  _axi4index_auto_out_aw_bits_burst;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_out_aw_bits_lock;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [3:0]  _axi4index_auto_out_aw_bits_cache;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [2:0]  _axi4index_auto_out_aw_bits_prot;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [3:0]  _axi4index_auto_out_aw_bits_qos;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [3:0]  _axi4index_auto_out_aw_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_out_aw_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_out_aw_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_out_w_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [31:0] _axi4index_auto_out_w_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [3:0]  _axi4index_auto_out_w_bits_strb;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_out_w_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_out_b_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_out_ar_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_out_ar_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [30:0] _axi4index_auto_out_ar_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [2:0]  _axi4index_auto_out_ar_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [1:0]  _axi4index_auto_out_ar_bits_burst;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_out_ar_bits_lock;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [3:0]  _axi4index_auto_out_ar_bits_cache;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [2:0]  _axi4index_auto_out_ar_bits_prot;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [3:0]  _axi4index_auto_out_ar_bits_qos;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire [3:0]  _axi4index_auto_out_ar_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_out_ar_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_out_ar_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4index_auto_out_r_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  wire        _axi4yank_1_auto_in_aw_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_1_auto_in_w_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_1_auto_in_b_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [1:0]  _axi4yank_1_auto_in_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [3:0]  _axi4yank_1_auto_in_b_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_1_auto_in_b_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_1_auto_in_b_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_1_auto_in_ar_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_1_auto_in_r_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [31:0] _axi4yank_1_auto_in_r_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [1:0]  _axi4yank_1_auto_in_r_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [3:0]  _axi4yank_1_auto_in_r_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_1_auto_in_r_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_1_auto_in_r_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_1_auto_in_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_1_auto_out_aw_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_1_auto_out_aw_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [30:0] _axi4yank_1_auto_out_aw_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [2:0]  _axi4yank_1_auto_out_aw_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [1:0]  _axi4yank_1_auto_out_aw_bits_burst;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_1_auto_out_aw_bits_lock;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [3:0]  _axi4yank_1_auto_out_aw_bits_cache;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [2:0]  _axi4yank_1_auto_out_aw_bits_prot;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [3:0]  _axi4yank_1_auto_out_aw_bits_qos;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_1_auto_out_w_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [31:0] _axi4yank_1_auto_out_w_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [3:0]  _axi4yank_1_auto_out_w_bits_strb;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_1_auto_out_w_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_1_auto_out_b_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_1_auto_out_ar_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_1_auto_out_ar_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [30:0] _axi4yank_1_auto_out_ar_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [2:0]  _axi4yank_1_auto_out_ar_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [1:0]  _axi4yank_1_auto_out_ar_bits_burst;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_1_auto_out_ar_bits_lock;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [3:0]  _axi4yank_1_auto_out_ar_bits_cache;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [2:0]  _axi4yank_1_auto_out_ar_bits_prot;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [3:0]  _axi4yank_1_auto_out_ar_bits_qos;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_1_auto_out_r_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4buf_auto_in_aw_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire        _axi4buf_auto_in_w_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire        _axi4buf_auto_in_b_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire        _axi4buf_auto_in_b_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [1:0]  _axi4buf_auto_in_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire        _axi4buf_auto_in_ar_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire        _axi4buf_auto_in_r_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire        _axi4buf_auto_in_r_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [31:0] _axi4buf_auto_in_r_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [1:0]  _axi4buf_auto_in_r_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire        _axi4buf_auto_in_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire        _axi4buf_auto_out_aw_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [30:0] _axi4buf_auto_out_aw_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire        _axi4buf_auto_out_w_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [31:0] _axi4buf_auto_out_w_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [3:0]  _axi4buf_auto_out_w_bits_strb;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire        _axi4buf_auto_out_b_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire        _axi4buf_auto_out_ar_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire [30:0] _axi4buf_auto_out_ar_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire        _axi4buf_auto_out_r_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  wire        _xbar_auto_anon_out_1_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire [2:0]  _xbar_auto_anon_out_1_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire [2:0]  _xbar_auto_anon_out_1_a_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire [3:0]  _xbar_auto_anon_out_1_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire [2:0]  _xbar_auto_anon_out_1_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire [30:0] _xbar_auto_anon_out_1_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire        _xbar_auto_anon_out_1_a_bits_user_amba_prot_bufferable;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire        _xbar_auto_anon_out_1_a_bits_user_amba_prot_modifiable;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire        _xbar_auto_anon_out_1_a_bits_user_amba_prot_readalloc;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire        _xbar_auto_anon_out_1_a_bits_user_amba_prot_writealloc;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire        _xbar_auto_anon_out_1_a_bits_user_amba_prot_privileged;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire        _xbar_auto_anon_out_1_a_bits_user_amba_prot_secure;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire        _xbar_auto_anon_out_1_a_bits_user_amba_prot_fetch;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire [3:0]  _xbar_auto_anon_out_1_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire [31:0] _xbar_auto_anon_out_1_a_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire        _xbar_auto_anon_out_1_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire        _xbar_auto_anon_out_1_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire        _xbar_auto_anon_out_0_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire [2:0]  _xbar_auto_anon_out_0_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire [2:0]  _xbar_auto_anon_out_0_a_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire [1:0]  _xbar_auto_anon_out_0_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire [2:0]  _xbar_auto_anon_out_0_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire [30:0] _xbar_auto_anon_out_0_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire [3:0]  _xbar_auto_anon_out_0_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire        _xbar_auto_anon_out_0_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  wire        _axi4frag_auto_in_aw_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_auto_in_w_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_auto_in_b_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [1:0]  _axi4frag_auto_in_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_auto_in_ar_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_auto_in_r_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [31:0] _axi4frag_auto_in_r_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [1:0]  _axi4frag_auto_in_r_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_auto_in_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_auto_out_aw_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_auto_out_aw_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [30:0] _axi4frag_auto_out_aw_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [7:0]  _axi4frag_auto_out_aw_bits_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [2:0]  _axi4frag_auto_out_aw_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]  _axi4frag_auto_out_aw_bits_cache;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [2:0]  _axi4frag_auto_out_aw_bits_prot;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_auto_out_aw_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_auto_out_w_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [31:0] _axi4frag_auto_out_w_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]  _axi4frag_auto_out_w_bits_strb;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_auto_out_w_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_auto_out_b_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_auto_out_ar_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_auto_out_ar_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [30:0] _axi4frag_auto_out_ar_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [7:0]  _axi4frag_auto_out_ar_bits_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [2:0]  _axi4frag_auto_out_ar_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [3:0]  _axi4frag_auto_out_ar_bits_cache;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire [2:0]  _axi4frag_auto_out_ar_bits_prot;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_auto_out_ar_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4frag_auto_out_r_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  wire        _axi4yank_auto_in_aw_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_auto_in_w_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_auto_in_b_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [1:0]  _axi4yank_auto_in_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_auto_in_b_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_auto_in_ar_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_auto_in_r_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [31:0] _axi4yank_auto_in_r_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [1:0]  _axi4yank_auto_in_r_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_auto_in_r_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_auto_in_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_auto_out_aw_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_auto_out_aw_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [30:0] _axi4yank_auto_out_aw_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [7:0]  _axi4yank_auto_out_aw_bits_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [2:0]  _axi4yank_auto_out_aw_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [3:0]  _axi4yank_auto_out_aw_bits_cache;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [2:0]  _axi4yank_auto_out_aw_bits_prot;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_auto_out_w_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [31:0] _axi4yank_auto_out_w_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [3:0]  _axi4yank_auto_out_w_bits_strb;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_auto_out_w_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_auto_out_b_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_auto_out_ar_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_auto_out_ar_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [30:0] _axi4yank_auto_out_ar_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [7:0]  _axi4yank_auto_out_ar_bits_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [2:0]  _axi4yank_auto_out_ar_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [3:0]  _axi4yank_auto_out_ar_bits_cache;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire [2:0]  _axi4yank_auto_out_ar_bits_prot;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi4yank_auto_out_r_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  wire        _axi42tl_auto_in_aw_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire        _axi42tl_auto_in_w_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire        _axi42tl_auto_in_b_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire [1:0]  _axi42tl_auto_in_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire        _axi42tl_auto_in_ar_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire        _axi42tl_auto_in_r_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire [31:0] _axi42tl_auto_in_r_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire [1:0]  _axi42tl_auto_in_r_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire        _axi42tl_auto_in_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire        _axi42tl_auto_out_a_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire [2:0]  _axi42tl_auto_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire [3:0]  _axi42tl_auto_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire [1:0]  _axi42tl_auto_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire [30:0] _axi42tl_auto_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire        _axi42tl_auto_out_a_bits_user_amba_prot_bufferable;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire        _axi42tl_auto_out_a_bits_user_amba_prot_modifiable;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire        _axi42tl_auto_out_a_bits_user_amba_prot_readalloc;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire        _axi42tl_auto_out_a_bits_user_amba_prot_writealloc;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire        _axi42tl_auto_out_a_bits_user_amba_prot_privileged;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire        _axi42tl_auto_out_a_bits_user_amba_prot_secure;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire        _axi42tl_auto_out_a_bits_user_amba_prot_fetch;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire [3:0]  _axi42tl_auto_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire [31:0] _axi42tl_auto_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire        _axi42tl_auto_out_d_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  wire        _fixer_auto_anon_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire        _fixer_auto_anon_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire [2:0]  _fixer_auto_anon_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire [3:0]  _fixer_auto_anon_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire        _fixer_auto_anon_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire [31:0] _fixer_auto_anon_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire        _fixer_auto_anon_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire        _fixer_auto_anon_out_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire [2:0]  _fixer_auto_anon_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire [3:0]  _fixer_auto_anon_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire [1:0]  _fixer_auto_anon_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire [30:0] _fixer_auto_anon_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire        _fixer_auto_anon_out_a_bits_user_amba_prot_bufferable;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire        _fixer_auto_anon_out_a_bits_user_amba_prot_modifiable;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire        _fixer_auto_anon_out_a_bits_user_amba_prot_readalloc;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire        _fixer_auto_anon_out_a_bits_user_amba_prot_writealloc;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire        _fixer_auto_anon_out_a_bits_user_amba_prot_privileged;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire        _fixer_auto_anon_out_a_bits_user_amba_prot_secure;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire        _fixer_auto_anon_out_a_bits_user_amba_prot_fetch;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire [3:0]  _fixer_auto_anon_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire [31:0] _fixer_auto_anon_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire        _fixer_auto_anon_out_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  wire        _buffer_auto_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire        _buffer_auto_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]  _buffer_auto_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [1:0]  _buffer_auto_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [3:0]  _buffer_auto_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [1:0]  _buffer_auto_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire        _buffer_auto_in_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire        _buffer_auto_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [31:0] _buffer_auto_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire        _buffer_auto_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire        _intXbar_auto_anon_out_1;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
  `ifndef SYNTHESIS	// @[generators/serv/src/main/scala/ServTile.scala:306:12]
    always @(posedge clock) begin	// @[generators/serv/src/main/scala/ServTile.scala:306:12]
      if (~reset & (|_core_o_awm_len)) begin	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :306:{12,32}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:306:12]
          $error("Assertion failed\n    at ServTile.scala:306 assert (core.io.o_awm_len  === 0.U)\n");	// @[generators/serv/src/main/scala/ServTile.scala:306:12]
        if (`STOP_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:306:12]
          $fatal;	// @[generators/serv/src/main/scala/ServTile.scala:306:12]
      end
      if (~reset & (|_core_o_awm_size)) begin	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :306:12, :307:{12,33}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:307:12]
          $error("Assertion failed\n    at ServTile.scala:307 assert (core.io.o_awm_size  === 0.U)\n");	// @[generators/serv/src/main/scala/ServTile.scala:307:12]
        if (`STOP_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:307:12]
          $fatal;	// @[generators/serv/src/main/scala/ServTile.scala:307:12]
      end
      if (~reset & (|_core_o_awm_burst)) begin	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :306:12, :308:{12,33}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:308:12]
          $error("Assertion failed\n    at ServTile.scala:308 assert (core.io.o_awm_burst === 0.U)\n");	// @[generators/serv/src/main/scala/ServTile.scala:308:12]
        if (`STOP_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:308:12]
          $fatal;	// @[generators/serv/src/main/scala/ServTile.scala:308:12]
      end
      if (~reset & _core_o_awm_lock) begin	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :306:12, :309:12]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:309:12]
          $error("Assertion failed\n    at ServTile.scala:309 assert (core.io.o_awm_lock  === 0.U)\n");	// @[generators/serv/src/main/scala/ServTile.scala:309:12]
        if (`STOP_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:309:12]
          $fatal;	// @[generators/serv/src/main/scala/ServTile.scala:309:12]
      end
      if (~reset & (|_core_o_awm_cache)) begin	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :306:12, :310:{12,33}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:310:12]
          $error("Assertion failed\n    at ServTile.scala:310 assert (core.io.o_awm_cache === 0.U)\n");	// @[generators/serv/src/main/scala/ServTile.scala:310:12]
        if (`STOP_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:310:12]
          $fatal;	// @[generators/serv/src/main/scala/ServTile.scala:310:12]
      end
      if (~reset & (|_core_o_awm_prot)) begin	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :306:12, :311:{12,33}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:311:12]
          $error("Assertion failed\n    at ServTile.scala:311 assert (core.io.o_awm_prot  === 0.U)\n");	// @[generators/serv/src/main/scala/ServTile.scala:311:12]
        if (`STOP_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:311:12]
          $fatal;	// @[generators/serv/src/main/scala/ServTile.scala:311:12]
      end
      if (~reset & (|_core_o_awm_qos)) begin	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :306:12, :312:{12,33}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:312:12]
          $error("Assertion failed\n    at ServTile.scala:312 assert (core.io.o_awm_qos   === 0.U)\n");	// @[generators/serv/src/main/scala/ServTile.scala:312:12]
        if (`STOP_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:312:12]
          $fatal;	// @[generators/serv/src/main/scala/ServTile.scala:312:12]
      end
      if (~reset & (|_core_o_awm_region)) begin	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :306:12, :313:{12,34}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:313:12]
          $error("Assertion failed\n    at ServTile.scala:313 assert (core.io.o_awm_region === 0.U)\n");	// @[generators/serv/src/main/scala/ServTile.scala:313:12]
        if (`STOP_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:313:12]
          $fatal;	// @[generators/serv/src/main/scala/ServTile.scala:313:12]
      end
      if (~reset & (|_core_o_awm_atop)) begin	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :306:12, :314:{12,33}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:314:12]
          $error("Assertion failed\n    at ServTile.scala:314 assert (core.io.o_awm_atop  === 0.U)\n");	// @[generators/serv/src/main/scala/ServTile.scala:314:12]
        if (`STOP_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:314:12]
          $fatal;	// @[generators/serv/src/main/scala/ServTile.scala:314:12]
      end
      if (~reset & _core_o_wm_last) begin	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :306:12, :323:12]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:323:12]
          $error("Assertion failed\n    at ServTile.scala:323 assert(core.io.o_wm_last === 0.U)\n");	// @[generators/serv/src/main/scala/ServTile.scala:323:12]
        if (`STOP_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:323:12]
          $fatal;	// @[generators/serv/src/main/scala/ServTile.scala:323:12]
      end
      if (~reset & (|_core_o_arm_len)) begin	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :306:12, :338:{12,32}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:338:12]
          $error("Assertion failed\n    at ServTile.scala:338 assert (core.io.o_arm_len  === 0.U)\n");	// @[generators/serv/src/main/scala/ServTile.scala:338:12]
        if (`STOP_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:338:12]
          $fatal;	// @[generators/serv/src/main/scala/ServTile.scala:338:12]
      end
      if (~reset & (|_core_o_arm_size)) begin	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :306:12, :339:{12,33}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:339:12]
          $error("Assertion failed\n    at ServTile.scala:339 assert (core.io.o_arm_size  === 0.U)\n");	// @[generators/serv/src/main/scala/ServTile.scala:339:12]
        if (`STOP_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:339:12]
          $fatal;	// @[generators/serv/src/main/scala/ServTile.scala:339:12]
      end
      if (~reset & (|_core_o_arm_burst)) begin	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :306:12, :340:{12,33}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:340:12]
          $error("Assertion failed\n    at ServTile.scala:340 assert (core.io.o_arm_burst === 0.U)\n");	// @[generators/serv/src/main/scala/ServTile.scala:340:12]
        if (`STOP_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:340:12]
          $fatal;	// @[generators/serv/src/main/scala/ServTile.scala:340:12]
      end
      if (~reset & _core_o_arm_lock) begin	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :306:12, :341:12]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:341:12]
          $error("Assertion failed\n    at ServTile.scala:341 assert (core.io.o_arm_lock  === 0.U)\n");	// @[generators/serv/src/main/scala/ServTile.scala:341:12]
        if (`STOP_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:341:12]
          $fatal;	// @[generators/serv/src/main/scala/ServTile.scala:341:12]
      end
      if (~reset & (|_core_o_arm_cache)) begin	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :306:12, :342:{12,33}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:342:12]
          $error("Assertion failed\n    at ServTile.scala:342 assert (core.io.o_arm_cache === 0.U)\n");	// @[generators/serv/src/main/scala/ServTile.scala:342:12]
        if (`STOP_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:342:12]
          $fatal;	// @[generators/serv/src/main/scala/ServTile.scala:342:12]
      end
      if (~reset & (|_core_o_arm_prot)) begin	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :306:12, :343:{12,33}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:343:12]
          $error("Assertion failed\n    at ServTile.scala:343 assert (core.io.o_arm_prot  === 0.U)\n");	// @[generators/serv/src/main/scala/ServTile.scala:343:12]
        if (`STOP_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:343:12]
          $fatal;	// @[generators/serv/src/main/scala/ServTile.scala:343:12]
      end
      if (~reset & (|_core_o_arm_qos)) begin	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :306:12, :344:{12,33}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:344:12]
          $error("Assertion failed\n    at ServTile.scala:344 assert (core.io.o_arm_qos   === 0.U)\n");	// @[generators/serv/src/main/scala/ServTile.scala:344:12]
        if (`STOP_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:344:12]
          $fatal;	// @[generators/serv/src/main/scala/ServTile.scala:344:12]
      end
      if (~reset & (|_core_o_arm_region)) begin	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :306:12, :345:{12,34}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:345:12]
          $error("Assertion failed\n    at ServTile.scala:345 assert (core.io.o_arm_region === 0.U)\n");	// @[generators/serv/src/main/scala/ServTile.scala:345:12]
        if (`STOP_COND_)	// @[generators/serv/src/main/scala/ServTile.scala:345:12]
          $fatal;	// @[generators/serv/src/main/scala/ServTile.scala:345:12]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  IntXbar_i3_o1 intXbar (	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
    .auto_anon_in_1_0 (auto_int_local_in_1_0),
    .auto_anon_out_1  (_intXbar_auto_anon_out_1)
  );	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
  TLBuffer_a31d32s2k1z4u buffer (	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .clock                                     (clock),
    .reset                                     (reset),
    .auto_in_a_ready                           (_buffer_auto_in_a_ready),
    .auto_in_a_valid                           (_fixer_auto_anon_out_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_in_a_bits_opcode                     (_fixer_auto_anon_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_in_a_bits_size                       (_fixer_auto_anon_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_in_a_bits_source                     (_fixer_auto_anon_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_in_a_bits_address                    (_fixer_auto_anon_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_in_a_bits_user_amba_prot_bufferable  (_fixer_auto_anon_out_a_bits_user_amba_prot_bufferable),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_in_a_bits_user_amba_prot_modifiable  (_fixer_auto_anon_out_a_bits_user_amba_prot_modifiable),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_in_a_bits_user_amba_prot_readalloc   (_fixer_auto_anon_out_a_bits_user_amba_prot_readalloc),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_in_a_bits_user_amba_prot_writealloc  (_fixer_auto_anon_out_a_bits_user_amba_prot_writealloc),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_in_a_bits_user_amba_prot_privileged  (_fixer_auto_anon_out_a_bits_user_amba_prot_privileged),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_in_a_bits_user_amba_prot_secure      (_fixer_auto_anon_out_a_bits_user_amba_prot_secure),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_in_a_bits_user_amba_prot_fetch       (_fixer_auto_anon_out_a_bits_user_amba_prot_fetch),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_in_a_bits_mask                       (_fixer_auto_anon_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_in_a_bits_data                       (_fixer_auto_anon_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_in_d_ready                           (_fixer_auto_anon_out_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_in_d_valid                           (_buffer_auto_in_d_valid),
    .auto_in_d_bits_opcode                     (_buffer_auto_in_d_bits_opcode),
    .auto_in_d_bits_param                      (_buffer_auto_in_d_bits_param),
    .auto_in_d_bits_size                       (_buffer_auto_in_d_bits_size),
    .auto_in_d_bits_source                     (_buffer_auto_in_d_bits_source),
    .auto_in_d_bits_sink                       (_buffer_auto_in_d_bits_sink),
    .auto_in_d_bits_denied                     (_buffer_auto_in_d_bits_denied),
    .auto_in_d_bits_data                       (_buffer_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt                    (_buffer_auto_in_d_bits_corrupt),
    .auto_out_a_ready                          (auto_buffer_out_a_ready),
    .auto_out_a_valid                          (auto_buffer_out_a_valid),
    .auto_out_a_bits_opcode                    (auto_buffer_out_a_bits_opcode),
    .auto_out_a_bits_param                     (auto_buffer_out_a_bits_param),
    .auto_out_a_bits_size                      (auto_buffer_out_a_bits_size),
    .auto_out_a_bits_source                    (auto_buffer_out_a_bits_source),
    .auto_out_a_bits_address                   (auto_buffer_out_a_bits_address),
    .auto_out_a_bits_user_amba_prot_bufferable (auto_buffer_out_a_bits_user_amba_prot_bufferable),
    .auto_out_a_bits_user_amba_prot_modifiable (auto_buffer_out_a_bits_user_amba_prot_modifiable),
    .auto_out_a_bits_user_amba_prot_readalloc  (auto_buffer_out_a_bits_user_amba_prot_readalloc),
    .auto_out_a_bits_user_amba_prot_writealloc (auto_buffer_out_a_bits_user_amba_prot_writealloc),
    .auto_out_a_bits_user_amba_prot_privileged (auto_buffer_out_a_bits_user_amba_prot_privileged),
    .auto_out_a_bits_user_amba_prot_secure     (auto_buffer_out_a_bits_user_amba_prot_secure),
    .auto_out_a_bits_user_amba_prot_fetch      (auto_buffer_out_a_bits_user_amba_prot_fetch),
    .auto_out_a_bits_mask                      (auto_buffer_out_a_bits_mask),
    .auto_out_a_bits_data                      (auto_buffer_out_a_bits_data),
    .auto_out_a_bits_corrupt                   (auto_buffer_out_a_bits_corrupt),
    .auto_out_d_ready                          (auto_buffer_out_d_ready),
    .auto_out_d_valid                          (auto_buffer_out_d_valid),
    .auto_out_d_bits_opcode                    (auto_buffer_out_d_bits_opcode),
    .auto_out_d_bits_param                     (auto_buffer_out_d_bits_param),
    .auto_out_d_bits_size                      (auto_buffer_out_d_bits_size),
    .auto_out_d_bits_source                    (auto_buffer_out_d_bits_source),
    .auto_out_d_bits_sink                      (auto_buffer_out_d_bits_sink),
    .auto_out_d_bits_denied                    (auto_buffer_out_d_bits_denied),
    .auto_out_d_bits_data                      (auto_buffer_out_d_bits_data),
    .auto_out_d_bits_corrupt                   (auto_buffer_out_d_bits_corrupt)
  );	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  TLFIFOFixer_4 fixer (	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .clock                                          (clock),
    .reset                                          (reset),
    .auto_anon_in_a_ready                           (_fixer_auto_anon_in_a_ready),
    .auto_anon_in_a_valid                           (_axi42tl_auto_out_a_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_anon_in_a_bits_opcode                     (_axi42tl_auto_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_anon_in_a_bits_size                       (_axi42tl_auto_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_anon_in_a_bits_source                     (_axi42tl_auto_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_anon_in_a_bits_address                    (_axi42tl_auto_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_anon_in_a_bits_user_amba_prot_bufferable  (_axi42tl_auto_out_a_bits_user_amba_prot_bufferable),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_anon_in_a_bits_user_amba_prot_modifiable  (_axi42tl_auto_out_a_bits_user_amba_prot_modifiable),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_anon_in_a_bits_user_amba_prot_readalloc   (_axi42tl_auto_out_a_bits_user_amba_prot_readalloc),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_anon_in_a_bits_user_amba_prot_writealloc  (_axi42tl_auto_out_a_bits_user_amba_prot_writealloc),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_anon_in_a_bits_user_amba_prot_privileged  (_axi42tl_auto_out_a_bits_user_amba_prot_privileged),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_anon_in_a_bits_user_amba_prot_secure      (_axi42tl_auto_out_a_bits_user_amba_prot_secure),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_anon_in_a_bits_user_amba_prot_fetch       (_axi42tl_auto_out_a_bits_user_amba_prot_fetch),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_anon_in_a_bits_mask                       (_axi42tl_auto_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_anon_in_a_bits_data                       (_axi42tl_auto_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_anon_in_d_ready                           (_axi42tl_auto_out_d_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_anon_in_d_valid                           (_fixer_auto_anon_in_d_valid),
    .auto_anon_in_d_bits_opcode                     (_fixer_auto_anon_in_d_bits_opcode),
    .auto_anon_in_d_bits_size                       (_fixer_auto_anon_in_d_bits_size),
    .auto_anon_in_d_bits_denied                     (_fixer_auto_anon_in_d_bits_denied),
    .auto_anon_in_d_bits_data                       (_fixer_auto_anon_in_d_bits_data),
    .auto_anon_in_d_bits_corrupt                    (_fixer_auto_anon_in_d_bits_corrupt),
    .auto_anon_out_a_ready                          (_buffer_auto_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_a_valid                          (_fixer_auto_anon_out_a_valid),
    .auto_anon_out_a_bits_opcode                    (_fixer_auto_anon_out_a_bits_opcode),
    .auto_anon_out_a_bits_size                      (_fixer_auto_anon_out_a_bits_size),
    .auto_anon_out_a_bits_source                    (_fixer_auto_anon_out_a_bits_source),
    .auto_anon_out_a_bits_address                   (_fixer_auto_anon_out_a_bits_address),
    .auto_anon_out_a_bits_user_amba_prot_bufferable (_fixer_auto_anon_out_a_bits_user_amba_prot_bufferable),
    .auto_anon_out_a_bits_user_amba_prot_modifiable (_fixer_auto_anon_out_a_bits_user_amba_prot_modifiable),
    .auto_anon_out_a_bits_user_amba_prot_readalloc  (_fixer_auto_anon_out_a_bits_user_amba_prot_readalloc),
    .auto_anon_out_a_bits_user_amba_prot_writealloc (_fixer_auto_anon_out_a_bits_user_amba_prot_writealloc),
    .auto_anon_out_a_bits_user_amba_prot_privileged (_fixer_auto_anon_out_a_bits_user_amba_prot_privileged),
    .auto_anon_out_a_bits_user_amba_prot_secure     (_fixer_auto_anon_out_a_bits_user_amba_prot_secure),
    .auto_anon_out_a_bits_user_amba_prot_fetch      (_fixer_auto_anon_out_a_bits_user_amba_prot_fetch),
    .auto_anon_out_a_bits_mask                      (_fixer_auto_anon_out_a_bits_mask),
    .auto_anon_out_a_bits_data                      (_fixer_auto_anon_out_a_bits_data),
    .auto_anon_out_d_ready                          (_fixer_auto_anon_out_d_ready),
    .auto_anon_out_d_valid                          (_buffer_auto_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_opcode                    (_buffer_auto_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_param                     (_buffer_auto_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_size                      (_buffer_auto_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_source                    (_buffer_auto_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_sink                      (_buffer_auto_in_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_denied                    (_buffer_auto_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_data                      (_buffer_auto_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_anon_out_d_bits_corrupt                   (_buffer_auto_in_d_bits_corrupt)	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  );	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  AXI4ToTL axi42tl (	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .clock                                     (clock),
    .reset                                     (reset),
    .auto_in_aw_ready                          (_axi42tl_auto_in_aw_ready),
    .auto_in_aw_valid                          (_axi4yank_auto_out_aw_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_id                        (_axi4yank_auto_out_aw_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_addr                      (_axi4yank_auto_out_aw_bits_addr),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_len                       (_axi4yank_auto_out_aw_bits_len),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_size                      (_axi4yank_auto_out_aw_bits_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_cache                     (_axi4yank_auto_out_aw_bits_cache),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_prot                      (_axi4yank_auto_out_aw_bits_prot),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_w_ready                           (_axi42tl_auto_in_w_ready),
    .auto_in_w_valid                           (_axi4yank_auto_out_w_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_w_bits_data                       (_axi4yank_auto_out_w_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_w_bits_strb                       (_axi4yank_auto_out_w_bits_strb),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_w_bits_last                       (_axi4yank_auto_out_w_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_b_ready                           (_axi4yank_auto_out_b_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_b_valid                           (_axi42tl_auto_in_b_valid),
    .auto_in_b_bits_resp                       (_axi42tl_auto_in_b_bits_resp),
    .auto_in_ar_ready                          (_axi42tl_auto_in_ar_ready),
    .auto_in_ar_valid                          (_axi4yank_auto_out_ar_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_id                        (_axi4yank_auto_out_ar_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_addr                      (_axi4yank_auto_out_ar_bits_addr),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_len                       (_axi4yank_auto_out_ar_bits_len),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_size                      (_axi4yank_auto_out_ar_bits_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_cache                     (_axi4yank_auto_out_ar_bits_cache),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_prot                      (_axi4yank_auto_out_ar_bits_prot),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_r_ready                           (_axi4yank_auto_out_r_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_r_valid                           (_axi42tl_auto_in_r_valid),
    .auto_in_r_bits_data                       (_axi42tl_auto_in_r_bits_data),
    .auto_in_r_bits_resp                       (_axi42tl_auto_in_r_bits_resp),
    .auto_in_r_bits_last                       (_axi42tl_auto_in_r_bits_last),
    .auto_out_a_ready                          (_fixer_auto_anon_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_out_a_valid                          (_axi42tl_auto_out_a_valid),
    .auto_out_a_bits_opcode                    (_axi42tl_auto_out_a_bits_opcode),
    .auto_out_a_bits_size                      (_axi42tl_auto_out_a_bits_size),
    .auto_out_a_bits_source                    (_axi42tl_auto_out_a_bits_source),
    .auto_out_a_bits_address                   (_axi42tl_auto_out_a_bits_address),
    .auto_out_a_bits_user_amba_prot_bufferable (_axi42tl_auto_out_a_bits_user_amba_prot_bufferable),
    .auto_out_a_bits_user_amba_prot_modifiable (_axi42tl_auto_out_a_bits_user_amba_prot_modifiable),
    .auto_out_a_bits_user_amba_prot_readalloc  (_axi42tl_auto_out_a_bits_user_amba_prot_readalloc),
    .auto_out_a_bits_user_amba_prot_writealloc (_axi42tl_auto_out_a_bits_user_amba_prot_writealloc),
    .auto_out_a_bits_user_amba_prot_privileged (_axi42tl_auto_out_a_bits_user_amba_prot_privileged),
    .auto_out_a_bits_user_amba_prot_secure     (_axi42tl_auto_out_a_bits_user_amba_prot_secure),
    .auto_out_a_bits_user_amba_prot_fetch      (_axi42tl_auto_out_a_bits_user_amba_prot_fetch),
    .auto_out_a_bits_mask                      (_axi42tl_auto_out_a_bits_mask),
    .auto_out_a_bits_data                      (_axi42tl_auto_out_a_bits_data),
    .auto_out_d_ready                          (_axi42tl_auto_out_d_ready),
    .auto_out_d_valid                          (_fixer_auto_anon_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_out_d_bits_opcode                    (_fixer_auto_anon_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_out_d_bits_size                      (_fixer_auto_anon_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_out_d_bits_denied                    (_fixer_auto_anon_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_out_d_bits_data                      (_fixer_auto_anon_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
    .auto_out_d_bits_corrupt                   (_fixer_auto_anon_in_d_bits_corrupt)	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:152:27]
  );	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  AXI4UserYanker axi4yank (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .clock                          (clock),
    .reset                          (reset),
    .auto_in_aw_ready               (_axi4yank_auto_in_aw_ready),
    .auto_in_aw_valid               (_axi4frag_auto_out_aw_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_id             (_axi4frag_auto_out_aw_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_addr           (_axi4frag_auto_out_aw_bits_addr),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_len            (_axi4frag_auto_out_aw_bits_len),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_size           (_axi4frag_auto_out_aw_bits_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_cache          (_axi4frag_auto_out_aw_bits_cache),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_prot           (_axi4frag_auto_out_aw_bits_prot),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_echo_real_last (_axi4frag_auto_out_aw_bits_echo_real_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_w_ready                (_axi4yank_auto_in_w_ready),
    .auto_in_w_valid                (_axi4frag_auto_out_w_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_w_bits_data            (_axi4frag_auto_out_w_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_w_bits_strb            (_axi4frag_auto_out_w_bits_strb),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_w_bits_last            (_axi4frag_auto_out_w_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_b_ready                (_axi4frag_auto_out_b_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_b_valid                (_axi4yank_auto_in_b_valid),
    .auto_in_b_bits_resp            (_axi4yank_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_real_last  (_axi4yank_auto_in_b_bits_echo_real_last),
    .auto_in_ar_ready               (_axi4yank_auto_in_ar_ready),
    .auto_in_ar_valid               (_axi4frag_auto_out_ar_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_id             (_axi4frag_auto_out_ar_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_addr           (_axi4frag_auto_out_ar_bits_addr),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_len            (_axi4frag_auto_out_ar_bits_len),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_size           (_axi4frag_auto_out_ar_bits_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_cache          (_axi4frag_auto_out_ar_bits_cache),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_prot           (_axi4frag_auto_out_ar_bits_prot),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_echo_real_last (_axi4frag_auto_out_ar_bits_echo_real_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_r_ready                (_axi4frag_auto_out_r_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_r_valid                (_axi4yank_auto_in_r_valid),
    .auto_in_r_bits_data            (_axi4yank_auto_in_r_bits_data),
    .auto_in_r_bits_resp            (_axi4yank_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_real_last  (_axi4yank_auto_in_r_bits_echo_real_last),
    .auto_in_r_bits_last            (_axi4yank_auto_in_r_bits_last),
    .auto_out_aw_ready              (_axi42tl_auto_in_aw_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_out_aw_valid              (_axi4yank_auto_out_aw_valid),
    .auto_out_aw_bits_id            (_axi4yank_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr          (_axi4yank_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len           (_axi4yank_auto_out_aw_bits_len),
    .auto_out_aw_bits_size          (_axi4yank_auto_out_aw_bits_size),
    .auto_out_aw_bits_cache         (_axi4yank_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot          (_axi4yank_auto_out_aw_bits_prot),
    .auto_out_w_ready               (_axi42tl_auto_in_w_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_out_w_valid               (_axi4yank_auto_out_w_valid),
    .auto_out_w_bits_data           (_axi4yank_auto_out_w_bits_data),
    .auto_out_w_bits_strb           (_axi4yank_auto_out_w_bits_strb),
    .auto_out_w_bits_last           (_axi4yank_auto_out_w_bits_last),
    .auto_out_b_ready               (_axi4yank_auto_out_b_ready),
    .auto_out_b_valid               (_axi42tl_auto_in_b_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_out_b_bits_resp           (_axi42tl_auto_in_b_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_out_ar_ready              (_axi42tl_auto_in_ar_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_out_ar_valid              (_axi4yank_auto_out_ar_valid),
    .auto_out_ar_bits_id            (_axi4yank_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr          (_axi4yank_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len           (_axi4yank_auto_out_ar_bits_len),
    .auto_out_ar_bits_size          (_axi4yank_auto_out_ar_bits_size),
    .auto_out_ar_bits_cache         (_axi4yank_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot          (_axi4yank_auto_out_ar_bits_prot),
    .auto_out_r_ready               (_axi4yank_auto_out_r_ready),
    .auto_out_r_valid               (_axi42tl_auto_in_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_out_r_bits_data           (_axi42tl_auto_in_r_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_out_r_bits_resp           (_axi42tl_auto_in_r_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
    .auto_out_r_bits_last           (_axi42tl_auto_in_r_bits_last)	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:238:29]
  );	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  AXI4Fragmenter axi4frag (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .clock                           (clock),
    .reset                           (reset),
    .auto_in_aw_ready                (_axi4frag_auto_in_aw_ready),
    .auto_in_aw_valid                (_core_o_awmvalid),	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
    .auto_in_aw_bits_addr            ({19'h0, _core_o_awmaddr}),	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :303:36]
    .auto_in_w_ready                 (_axi4frag_auto_in_w_ready),
    .auto_in_w_valid                 (_core_o_wmvalid),	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
    .auto_in_w_bits_data             (_core_o_wmdata),	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
    .auto_in_w_bits_strb             (_core_o_wmstrb),	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
    .auto_in_b_ready                 (_core_o_bmready),	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
    .auto_in_b_valid                 (_axi4frag_auto_in_b_valid),
    .auto_in_b_bits_resp             (_axi4frag_auto_in_b_bits_resp),
    .auto_in_ar_ready                (_axi4frag_auto_in_ar_ready),
    .auto_in_ar_valid                (_core_o_armvalid),	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
    .auto_in_ar_bits_addr            ({19'h0, _core_o_armaddr}),	// @[generators/serv/src/main/scala/ServTile.scala:277:20, :335:36]
    .auto_in_r_ready                 (_core_o_rmready),	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
    .auto_in_r_valid                 (_axi4frag_auto_in_r_valid),
    .auto_in_r_bits_data             (_axi4frag_auto_in_r_bits_data),
    .auto_in_r_bits_resp             (_axi4frag_auto_in_r_bits_resp),
    .auto_in_r_bits_last             (_axi4frag_auto_in_r_bits_last),
    .auto_out_aw_ready               (_axi4yank_auto_in_aw_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_aw_valid               (_axi4frag_auto_out_aw_valid),
    .auto_out_aw_bits_id             (_axi4frag_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr           (_axi4frag_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len            (_axi4frag_auto_out_aw_bits_len),
    .auto_out_aw_bits_size           (_axi4frag_auto_out_aw_bits_size),
    .auto_out_aw_bits_cache          (_axi4frag_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot           (_axi4frag_auto_out_aw_bits_prot),
    .auto_out_aw_bits_echo_real_last (_axi4frag_auto_out_aw_bits_echo_real_last),
    .auto_out_w_ready                (_axi4yank_auto_in_w_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_w_valid                (_axi4frag_auto_out_w_valid),
    .auto_out_w_bits_data            (_axi4frag_auto_out_w_bits_data),
    .auto_out_w_bits_strb            (_axi4frag_auto_out_w_bits_strb),
    .auto_out_w_bits_last            (_axi4frag_auto_out_w_bits_last),
    .auto_out_b_ready                (_axi4frag_auto_out_b_ready),
    .auto_out_b_valid                (_axi4yank_auto_in_b_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_b_bits_resp            (_axi4yank_auto_in_b_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_b_bits_echo_real_last  (_axi4yank_auto_in_b_bits_echo_real_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_ar_ready               (_axi4yank_auto_in_ar_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_ar_valid               (_axi4frag_auto_out_ar_valid),
    .auto_out_ar_bits_id             (_axi4frag_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr           (_axi4frag_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len            (_axi4frag_auto_out_ar_bits_len),
    .auto_out_ar_bits_size           (_axi4frag_auto_out_ar_bits_size),
    .auto_out_ar_bits_cache          (_axi4frag_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot           (_axi4frag_auto_out_ar_bits_prot),
    .auto_out_ar_bits_echo_real_last (_axi4frag_auto_out_ar_bits_echo_real_last),
    .auto_out_r_ready                (_axi4frag_auto_out_r_ready),
    .auto_out_r_valid                (_axi4yank_auto_in_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_r_bits_data            (_axi4yank_auto_in_r_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_r_bits_resp            (_axi4yank_auto_in_r_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_r_bits_echo_real_last  (_axi4yank_auto_in_r_bits_echo_real_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_r_bits_last            (_axi4yank_auto_in_r_bits_last)	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  );	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  TLXbar_i1_o2_a31d32s3k1z4u xbar (	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .clock                                            (clock),
    .reset                                            (reset),
    .auto_anon_in_a_ready                             (auto_tap_in_a_ready),
    .auto_anon_in_a_valid                             (auto_tap_in_a_valid),
    .auto_anon_in_a_bits_opcode                       (auto_tap_in_a_bits_opcode),
    .auto_anon_in_a_bits_param                        (auto_tap_in_a_bits_param),
    .auto_anon_in_a_bits_size                         (auto_tap_in_a_bits_size),
    .auto_anon_in_a_bits_source                       (auto_tap_in_a_bits_source),
    .auto_anon_in_a_bits_address                      (auto_tap_in_a_bits_address),
    .auto_anon_in_a_bits_user_amba_prot_bufferable    (auto_tap_in_a_bits_user_amba_prot_bufferable),
    .auto_anon_in_a_bits_user_amba_prot_modifiable    (auto_tap_in_a_bits_user_amba_prot_modifiable),
    .auto_anon_in_a_bits_user_amba_prot_readalloc     (auto_tap_in_a_bits_user_amba_prot_readalloc),
    .auto_anon_in_a_bits_user_amba_prot_writealloc    (auto_tap_in_a_bits_user_amba_prot_writealloc),
    .auto_anon_in_a_bits_user_amba_prot_privileged    (auto_tap_in_a_bits_user_amba_prot_privileged),
    .auto_anon_in_a_bits_user_amba_prot_secure        (auto_tap_in_a_bits_user_amba_prot_secure),
    .auto_anon_in_a_bits_user_amba_prot_fetch         (auto_tap_in_a_bits_user_amba_prot_fetch),
    .auto_anon_in_a_bits_mask                         (auto_tap_in_a_bits_mask),
    .auto_anon_in_a_bits_data                         (auto_tap_in_a_bits_data),
    .auto_anon_in_a_bits_corrupt                      (auto_tap_in_a_bits_corrupt),
    .auto_anon_in_d_ready                             (auto_tap_in_d_ready),
    .auto_anon_in_d_valid                             (auto_tap_in_d_valid),
    .auto_anon_in_d_bits_opcode                       (auto_tap_in_d_bits_opcode),
    .auto_anon_in_d_bits_size                         (auto_tap_in_d_bits_size),
    .auto_anon_in_d_bits_source                       (auto_tap_in_d_bits_source),
    .auto_anon_in_d_bits_denied                       (auto_tap_in_d_bits_denied),
    .auto_anon_in_d_bits_data                         (auto_tap_in_d_bits_data),
    .auto_anon_in_d_bits_corrupt                      (auto_tap_in_d_bits_corrupt),
    .auto_anon_out_1_a_ready                          (_shrinker_auto_anon_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_anon_out_1_a_valid                          (_xbar_auto_anon_out_1_a_valid),
    .auto_anon_out_1_a_bits_opcode                    (_xbar_auto_anon_out_1_a_bits_opcode),
    .auto_anon_out_1_a_bits_param                     (_xbar_auto_anon_out_1_a_bits_param),
    .auto_anon_out_1_a_bits_size                      (_xbar_auto_anon_out_1_a_bits_size),
    .auto_anon_out_1_a_bits_source                    (_xbar_auto_anon_out_1_a_bits_source),
    .auto_anon_out_1_a_bits_address                   (_xbar_auto_anon_out_1_a_bits_address),
    .auto_anon_out_1_a_bits_user_amba_prot_bufferable (_xbar_auto_anon_out_1_a_bits_user_amba_prot_bufferable),
    .auto_anon_out_1_a_bits_user_amba_prot_modifiable (_xbar_auto_anon_out_1_a_bits_user_amba_prot_modifiable),
    .auto_anon_out_1_a_bits_user_amba_prot_readalloc  (_xbar_auto_anon_out_1_a_bits_user_amba_prot_readalloc),
    .auto_anon_out_1_a_bits_user_amba_prot_writealloc (_xbar_auto_anon_out_1_a_bits_user_amba_prot_writealloc),
    .auto_anon_out_1_a_bits_user_amba_prot_privileged (_xbar_auto_anon_out_1_a_bits_user_amba_prot_privileged),
    .auto_anon_out_1_a_bits_user_amba_prot_secure     (_xbar_auto_anon_out_1_a_bits_user_amba_prot_secure),
    .auto_anon_out_1_a_bits_user_amba_prot_fetch      (_xbar_auto_anon_out_1_a_bits_user_amba_prot_fetch),
    .auto_anon_out_1_a_bits_mask                      (_xbar_auto_anon_out_1_a_bits_mask),
    .auto_anon_out_1_a_bits_data                      (_xbar_auto_anon_out_1_a_bits_data),
    .auto_anon_out_1_a_bits_corrupt                   (_xbar_auto_anon_out_1_a_bits_corrupt),
    .auto_anon_out_1_d_ready                          (_xbar_auto_anon_out_1_d_ready),
    .auto_anon_out_1_d_valid                          (_shrinker_auto_anon_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_anon_out_1_d_bits_opcode                    (_shrinker_auto_anon_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_anon_out_1_d_bits_size                      (_shrinker_auto_anon_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_anon_out_1_d_bits_source                    (_shrinker_auto_anon_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_anon_out_1_d_bits_denied                    (_shrinker_auto_anon_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_anon_out_1_d_bits_data                      (_shrinker_auto_anon_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_anon_out_1_d_bits_corrupt                   (_shrinker_auto_anon_in_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_anon_out_0_a_valid                          (_xbar_auto_anon_out_0_a_valid),
    .auto_anon_out_0_a_bits_opcode                    (_xbar_auto_anon_out_0_a_bits_opcode),
    .auto_anon_out_0_a_bits_param                     (_xbar_auto_anon_out_0_a_bits_param),
    .auto_anon_out_0_a_bits_size                      (_xbar_auto_anon_out_0_a_bits_size),
    .auto_anon_out_0_a_bits_source                    (_xbar_auto_anon_out_0_a_bits_source),
    .auto_anon_out_0_a_bits_address                   (_xbar_auto_anon_out_0_a_bits_address),
    .auto_anon_out_0_a_bits_mask                      (_xbar_auto_anon_out_0_a_bits_mask),
    .auto_anon_out_0_a_bits_corrupt                   (_xbar_auto_anon_out_0_a_bits_corrupt)
  );	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  AXI4Buffer axi4buf (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .clock                 (clock),
    .reset                 (reset),
    .auto_in_aw_ready      (_axi4buf_auto_in_aw_ready),
    .auto_in_aw_valid      (_axi4yank_1_auto_out_aw_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_id    (_axi4yank_1_auto_out_aw_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_addr  (_axi4yank_1_auto_out_aw_bits_addr),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_size  (_axi4yank_1_auto_out_aw_bits_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_burst (_axi4yank_1_auto_out_aw_bits_burst),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_lock  (_axi4yank_1_auto_out_aw_bits_lock),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_cache (_axi4yank_1_auto_out_aw_bits_cache),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_prot  (_axi4yank_1_auto_out_aw_bits_prot),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_aw_bits_qos   (_axi4yank_1_auto_out_aw_bits_qos),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_w_ready       (_axi4buf_auto_in_w_ready),
    .auto_in_w_valid       (_axi4yank_1_auto_out_w_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_w_bits_data   (_axi4yank_1_auto_out_w_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_w_bits_strb   (_axi4yank_1_auto_out_w_bits_strb),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_w_bits_last   (_axi4yank_1_auto_out_w_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_b_ready       (_axi4yank_1_auto_out_b_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_b_valid       (_axi4buf_auto_in_b_valid),
    .auto_in_b_bits_id     (_axi4buf_auto_in_b_bits_id),
    .auto_in_b_bits_resp   (_axi4buf_auto_in_b_bits_resp),
    .auto_in_ar_ready      (_axi4buf_auto_in_ar_ready),
    .auto_in_ar_valid      (_axi4yank_1_auto_out_ar_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_id    (_axi4yank_1_auto_out_ar_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_addr  (_axi4yank_1_auto_out_ar_bits_addr),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_size  (_axi4yank_1_auto_out_ar_bits_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_burst (_axi4yank_1_auto_out_ar_bits_burst),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_lock  (_axi4yank_1_auto_out_ar_bits_lock),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_cache (_axi4yank_1_auto_out_ar_bits_cache),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_prot  (_axi4yank_1_auto_out_ar_bits_prot),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_ar_bits_qos   (_axi4yank_1_auto_out_ar_bits_qos),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_r_ready       (_axi4yank_1_auto_out_r_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_in_r_valid       (_axi4buf_auto_in_r_valid),
    .auto_in_r_bits_id     (_axi4buf_auto_in_r_bits_id),
    .auto_in_r_bits_data   (_axi4buf_auto_in_r_bits_data),
    .auto_in_r_bits_resp   (_axi4buf_auto_in_r_bits_resp),
    .auto_in_r_bits_last   (_axi4buf_auto_in_r_bits_last),
    .auto_out_aw_ready     (_core_o_awready),	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
    .auto_out_aw_valid     (_axi4buf_auto_out_aw_valid),
    .auto_out_aw_bits_addr (_axi4buf_auto_out_aw_bits_addr),
    .auto_out_w_ready      (_core_o_wready),	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
    .auto_out_w_valid      (_axi4buf_auto_out_w_valid),
    .auto_out_w_bits_data  (_axi4buf_auto_out_w_bits_data),
    .auto_out_w_bits_strb  (_axi4buf_auto_out_w_bits_strb),
    .auto_out_b_ready      (_axi4buf_auto_out_b_ready),
    .auto_out_b_valid      (_core_o_bvalid),	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
    .auto_out_b_bits_resp  (_core_o_bresp),	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
    .auto_out_ar_ready     (_core_o_arready),	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
    .auto_out_ar_valid     (_axi4buf_auto_out_ar_valid),
    .auto_out_ar_bits_addr (_axi4buf_auto_out_ar_bits_addr),
    .auto_out_r_ready      (_axi4buf_auto_out_r_ready),
    .auto_out_r_valid      (_core_o_rvalid),	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
    .auto_out_r_bits_data  (_core_o_rdata),	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
    .auto_out_r_bits_resp  (_core_o_rresp),	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
    .auto_out_r_bits_last  (_core_o_rlast)	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
  );	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  AXI4UserYanker_1 axi4yank_1 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .clock                                (clock),
    .reset                                (reset),
    .auto_in_aw_ready                     (_axi4yank_1_auto_in_aw_ready),
    .auto_in_aw_valid                     (_axi4index_auto_out_aw_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_aw_bits_id                   (_axi4index_auto_out_aw_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_aw_bits_addr                 (_axi4index_auto_out_aw_bits_addr),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_aw_bits_size                 (_axi4index_auto_out_aw_bits_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_aw_bits_burst                (_axi4index_auto_out_aw_bits_burst),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_aw_bits_lock                 (_axi4index_auto_out_aw_bits_lock),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_aw_bits_cache                (_axi4index_auto_out_aw_bits_cache),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_aw_bits_prot                 (_axi4index_auto_out_aw_bits_prot),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_aw_bits_qos                  (_axi4index_auto_out_aw_bits_qos),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_aw_bits_echo_tl_state_size   (_axi4index_auto_out_aw_bits_echo_tl_state_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_aw_bits_echo_tl_state_source (_axi4index_auto_out_aw_bits_echo_tl_state_source),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_aw_bits_echo_real_last       (_axi4index_auto_out_aw_bits_echo_real_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_w_ready                      (_axi4yank_1_auto_in_w_ready),
    .auto_in_w_valid                      (_axi4index_auto_out_w_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_w_bits_data                  (_axi4index_auto_out_w_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_w_bits_strb                  (_axi4index_auto_out_w_bits_strb),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_w_bits_last                  (_axi4index_auto_out_w_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_b_ready                      (_axi4index_auto_out_b_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_b_valid                      (_axi4yank_1_auto_in_b_valid),
    .auto_in_b_bits_resp                  (_axi4yank_1_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_tl_state_size    (_axi4yank_1_auto_in_b_bits_echo_tl_state_size),
    .auto_in_b_bits_echo_tl_state_source  (_axi4yank_1_auto_in_b_bits_echo_tl_state_source),
    .auto_in_b_bits_echo_real_last        (_axi4yank_1_auto_in_b_bits_echo_real_last),
    .auto_in_ar_ready                     (_axi4yank_1_auto_in_ar_ready),
    .auto_in_ar_valid                     (_axi4index_auto_out_ar_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_ar_bits_id                   (_axi4index_auto_out_ar_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_ar_bits_addr                 (_axi4index_auto_out_ar_bits_addr),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_ar_bits_size                 (_axi4index_auto_out_ar_bits_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_ar_bits_burst                (_axi4index_auto_out_ar_bits_burst),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_ar_bits_lock                 (_axi4index_auto_out_ar_bits_lock),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_ar_bits_cache                (_axi4index_auto_out_ar_bits_cache),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_ar_bits_prot                 (_axi4index_auto_out_ar_bits_prot),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_ar_bits_qos                  (_axi4index_auto_out_ar_bits_qos),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_ar_bits_echo_tl_state_size   (_axi4index_auto_out_ar_bits_echo_tl_state_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_ar_bits_echo_tl_state_source (_axi4index_auto_out_ar_bits_echo_tl_state_source),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_ar_bits_echo_real_last       (_axi4index_auto_out_ar_bits_echo_real_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_r_ready                      (_axi4index_auto_out_r_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_r_valid                      (_axi4yank_1_auto_in_r_valid),
    .auto_in_r_bits_data                  (_axi4yank_1_auto_in_r_bits_data),
    .auto_in_r_bits_resp                  (_axi4yank_1_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_tl_state_size    (_axi4yank_1_auto_in_r_bits_echo_tl_state_size),
    .auto_in_r_bits_echo_tl_state_source  (_axi4yank_1_auto_in_r_bits_echo_tl_state_source),
    .auto_in_r_bits_echo_real_last        (_axi4yank_1_auto_in_r_bits_echo_real_last),
    .auto_in_r_bits_last                  (_axi4yank_1_auto_in_r_bits_last),
    .auto_out_aw_ready                    (_axi4buf_auto_in_aw_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_aw_valid                    (_axi4yank_1_auto_out_aw_valid),
    .auto_out_aw_bits_id                  (_axi4yank_1_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                (_axi4yank_1_auto_out_aw_bits_addr),
    .auto_out_aw_bits_size                (_axi4yank_1_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst               (_axi4yank_1_auto_out_aw_bits_burst),
    .auto_out_aw_bits_lock                (_axi4yank_1_auto_out_aw_bits_lock),
    .auto_out_aw_bits_cache               (_axi4yank_1_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot                (_axi4yank_1_auto_out_aw_bits_prot),
    .auto_out_aw_bits_qos                 (_axi4yank_1_auto_out_aw_bits_qos),
    .auto_out_w_ready                     (_axi4buf_auto_in_w_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_w_valid                     (_axi4yank_1_auto_out_w_valid),
    .auto_out_w_bits_data                 (_axi4yank_1_auto_out_w_bits_data),
    .auto_out_w_bits_strb                 (_axi4yank_1_auto_out_w_bits_strb),
    .auto_out_w_bits_last                 (_axi4yank_1_auto_out_w_bits_last),
    .auto_out_b_ready                     (_axi4yank_1_auto_out_b_ready),
    .auto_out_b_valid                     (_axi4buf_auto_in_b_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_b_bits_id                   (_axi4buf_auto_in_b_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_b_bits_resp                 (_axi4buf_auto_in_b_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_ar_ready                    (_axi4buf_auto_in_ar_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_ar_valid                    (_axi4yank_1_auto_out_ar_valid),
    .auto_out_ar_bits_id                  (_axi4yank_1_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                (_axi4yank_1_auto_out_ar_bits_addr),
    .auto_out_ar_bits_size                (_axi4yank_1_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst               (_axi4yank_1_auto_out_ar_bits_burst),
    .auto_out_ar_bits_lock                (_axi4yank_1_auto_out_ar_bits_lock),
    .auto_out_ar_bits_cache               (_axi4yank_1_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot                (_axi4yank_1_auto_out_ar_bits_prot),
    .auto_out_ar_bits_qos                 (_axi4yank_1_auto_out_ar_bits_qos),
    .auto_out_r_ready                     (_axi4yank_1_auto_out_r_ready),
    .auto_out_r_valid                     (_axi4buf_auto_in_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_r_bits_id                   (_axi4buf_auto_in_r_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_r_bits_data                 (_axi4buf_auto_in_r_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_r_bits_resp                 (_axi4buf_auto_in_r_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .auto_out_r_bits_last                 (_axi4buf_auto_in_r_bits_last)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
  );	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  AXI4IdIndexer axi4index (	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_in_aw_ready                      (_axi4index_auto_in_aw_ready),
    .auto_in_aw_valid                      (_axi4frag_1_auto_out_aw_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_id                    (_axi4frag_1_auto_out_aw_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_addr                  (_axi4frag_1_auto_out_aw_bits_addr),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_size                  (_axi4frag_1_auto_out_aw_bits_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_burst                 (_axi4frag_1_auto_out_aw_bits_burst),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_lock                  (_axi4frag_1_auto_out_aw_bits_lock),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_cache                 (_axi4frag_1_auto_out_aw_bits_cache),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_prot                  (_axi4frag_1_auto_out_aw_bits_prot),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_qos                   (_axi4frag_1_auto_out_aw_bits_qos),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_echo_tl_state_size    (_axi4frag_1_auto_out_aw_bits_echo_tl_state_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_echo_tl_state_source  (_axi4frag_1_auto_out_aw_bits_echo_tl_state_source),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_aw_bits_echo_real_last        (_axi4frag_1_auto_out_aw_bits_echo_real_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_w_ready                       (_axi4index_auto_in_w_ready),
    .auto_in_w_valid                       (_axi4frag_1_auto_out_w_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_w_bits_data                   (_axi4frag_1_auto_out_w_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_w_bits_strb                   (_axi4frag_1_auto_out_w_bits_strb),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_w_bits_last                   (_axi4frag_1_auto_out_w_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_b_ready                       (_axi4frag_1_auto_out_b_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_b_valid                       (_axi4index_auto_in_b_valid),
    .auto_in_b_bits_resp                   (_axi4index_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_tl_state_size     (_axi4index_auto_in_b_bits_echo_tl_state_size),
    .auto_in_b_bits_echo_tl_state_source   (_axi4index_auto_in_b_bits_echo_tl_state_source),
    .auto_in_b_bits_echo_real_last         (_axi4index_auto_in_b_bits_echo_real_last),
    .auto_in_ar_ready                      (_axi4index_auto_in_ar_ready),
    .auto_in_ar_valid                      (_axi4frag_1_auto_out_ar_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_id                    (_axi4frag_1_auto_out_ar_bits_id),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_addr                  (_axi4frag_1_auto_out_ar_bits_addr),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_size                  (_axi4frag_1_auto_out_ar_bits_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_burst                 (_axi4frag_1_auto_out_ar_bits_burst),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_lock                  (_axi4frag_1_auto_out_ar_bits_lock),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_cache                 (_axi4frag_1_auto_out_ar_bits_cache),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_prot                  (_axi4frag_1_auto_out_ar_bits_prot),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_qos                   (_axi4frag_1_auto_out_ar_bits_qos),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_echo_tl_state_size    (_axi4frag_1_auto_out_ar_bits_echo_tl_state_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_echo_tl_state_source  (_axi4frag_1_auto_out_ar_bits_echo_tl_state_source),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_ar_bits_echo_real_last        (_axi4frag_1_auto_out_ar_bits_echo_real_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_r_ready                       (_axi4frag_1_auto_out_r_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_in_r_valid                       (_axi4index_auto_in_r_valid),
    .auto_in_r_bits_data                   (_axi4index_auto_in_r_bits_data),
    .auto_in_r_bits_resp                   (_axi4index_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_tl_state_size     (_axi4index_auto_in_r_bits_echo_tl_state_size),
    .auto_in_r_bits_echo_tl_state_source   (_axi4index_auto_in_r_bits_echo_tl_state_source),
    .auto_in_r_bits_echo_real_last         (_axi4index_auto_in_r_bits_echo_real_last),
    .auto_in_r_bits_last                   (_axi4index_auto_in_r_bits_last),
    .auto_out_aw_ready                     (_axi4yank_1_auto_in_aw_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_aw_valid                     (_axi4index_auto_out_aw_valid),
    .auto_out_aw_bits_id                   (_axi4index_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                 (_axi4index_auto_out_aw_bits_addr),
    .auto_out_aw_bits_size                 (_axi4index_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst                (_axi4index_auto_out_aw_bits_burst),
    .auto_out_aw_bits_lock                 (_axi4index_auto_out_aw_bits_lock),
    .auto_out_aw_bits_cache                (_axi4index_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot                 (_axi4index_auto_out_aw_bits_prot),
    .auto_out_aw_bits_qos                  (_axi4index_auto_out_aw_bits_qos),
    .auto_out_aw_bits_echo_tl_state_size   (_axi4index_auto_out_aw_bits_echo_tl_state_size),
    .auto_out_aw_bits_echo_tl_state_source (_axi4index_auto_out_aw_bits_echo_tl_state_source),
    .auto_out_aw_bits_echo_real_last       (_axi4index_auto_out_aw_bits_echo_real_last),
    .auto_out_w_ready                      (_axi4yank_1_auto_in_w_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_w_valid                      (_axi4index_auto_out_w_valid),
    .auto_out_w_bits_data                  (_axi4index_auto_out_w_bits_data),
    .auto_out_w_bits_strb                  (_axi4index_auto_out_w_bits_strb),
    .auto_out_w_bits_last                  (_axi4index_auto_out_w_bits_last),
    .auto_out_b_ready                      (_axi4index_auto_out_b_ready),
    .auto_out_b_valid                      (_axi4yank_1_auto_in_b_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_b_bits_resp                  (_axi4yank_1_auto_in_b_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_b_bits_echo_tl_state_size    (_axi4yank_1_auto_in_b_bits_echo_tl_state_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_b_bits_echo_tl_state_source  (_axi4yank_1_auto_in_b_bits_echo_tl_state_source),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_b_bits_echo_real_last        (_axi4yank_1_auto_in_b_bits_echo_real_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_ar_ready                     (_axi4yank_1_auto_in_ar_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_ar_valid                     (_axi4index_auto_out_ar_valid),
    .auto_out_ar_bits_id                   (_axi4index_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                 (_axi4index_auto_out_ar_bits_addr),
    .auto_out_ar_bits_size                 (_axi4index_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst                (_axi4index_auto_out_ar_bits_burst),
    .auto_out_ar_bits_lock                 (_axi4index_auto_out_ar_bits_lock),
    .auto_out_ar_bits_cache                (_axi4index_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot                 (_axi4index_auto_out_ar_bits_prot),
    .auto_out_ar_bits_qos                  (_axi4index_auto_out_ar_bits_qos),
    .auto_out_ar_bits_echo_tl_state_size   (_axi4index_auto_out_ar_bits_echo_tl_state_size),
    .auto_out_ar_bits_echo_tl_state_source (_axi4index_auto_out_ar_bits_echo_tl_state_source),
    .auto_out_ar_bits_echo_real_last       (_axi4index_auto_out_ar_bits_echo_real_last),
    .auto_out_r_ready                      (_axi4index_auto_out_r_ready),
    .auto_out_r_valid                      (_axi4yank_1_auto_in_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_r_bits_data                  (_axi4yank_1_auto_in_r_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_r_bits_resp                  (_axi4yank_1_auto_in_r_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_r_bits_echo_tl_state_size    (_axi4yank_1_auto_in_r_bits_echo_tl_state_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_r_bits_echo_tl_state_source  (_axi4yank_1_auto_in_r_bits_echo_tl_state_source),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_r_bits_echo_real_last        (_axi4yank_1_auto_in_r_bits_echo_real_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
    .auto_out_r_bits_last                  (_axi4yank_1_auto_in_r_bits_last)	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:125:30]
  );	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  AXI4Fragmenter_1 axi4frag_1 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .clock                                 (clock),
    .reset                                 (reset),
    .auto_in_aw_ready                      (_axi4frag_1_auto_in_aw_ready),
    .auto_in_aw_valid                      (_tl2axi4_auto_out_aw_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_aw_bits_id                    (_tl2axi4_auto_out_aw_bits_id),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_aw_bits_addr                  (_tl2axi4_auto_out_aw_bits_addr),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_aw_bits_len                   (_tl2axi4_auto_out_aw_bits_len),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_aw_bits_size                  (_tl2axi4_auto_out_aw_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_aw_bits_burst                 (_tl2axi4_auto_out_aw_bits_burst),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_aw_bits_lock                  (_tl2axi4_auto_out_aw_bits_lock),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_aw_bits_cache                 (_tl2axi4_auto_out_aw_bits_cache),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_aw_bits_prot                  (_tl2axi4_auto_out_aw_bits_prot),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_aw_bits_qos                   (_tl2axi4_auto_out_aw_bits_qos),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_aw_bits_echo_tl_state_size    (_tl2axi4_auto_out_aw_bits_echo_tl_state_size),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_aw_bits_echo_tl_state_source  (_tl2axi4_auto_out_aw_bits_echo_tl_state_source),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_w_ready                       (_axi4frag_1_auto_in_w_ready),
    .auto_in_w_valid                       (_tl2axi4_auto_out_w_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_w_bits_data                   (_tl2axi4_auto_out_w_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_w_bits_strb                   (_tl2axi4_auto_out_w_bits_strb),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_w_bits_last                   (_tl2axi4_auto_out_w_bits_last),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_b_ready                       (_tl2axi4_auto_out_b_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_b_valid                       (_axi4frag_1_auto_in_b_valid),
    .auto_in_b_bits_resp                   (_axi4frag_1_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_tl_state_size     (_axi4frag_1_auto_in_b_bits_echo_tl_state_size),
    .auto_in_b_bits_echo_tl_state_source   (_axi4frag_1_auto_in_b_bits_echo_tl_state_source),
    .auto_in_ar_ready                      (_axi4frag_1_auto_in_ar_ready),
    .auto_in_ar_valid                      (_tl2axi4_auto_out_ar_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_ar_bits_id                    (_tl2axi4_auto_out_ar_bits_id),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_ar_bits_addr                  (_tl2axi4_auto_out_ar_bits_addr),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_ar_bits_len                   (_tl2axi4_auto_out_ar_bits_len),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_ar_bits_size                  (_tl2axi4_auto_out_ar_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_ar_bits_burst                 (_tl2axi4_auto_out_ar_bits_burst),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_ar_bits_lock                  (_tl2axi4_auto_out_ar_bits_lock),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_ar_bits_cache                 (_tl2axi4_auto_out_ar_bits_cache),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_ar_bits_prot                  (_tl2axi4_auto_out_ar_bits_prot),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_ar_bits_qos                   (_tl2axi4_auto_out_ar_bits_qos),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_ar_bits_echo_tl_state_size    (_tl2axi4_auto_out_ar_bits_echo_tl_state_size),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_ar_bits_echo_tl_state_source  (_tl2axi4_auto_out_ar_bits_echo_tl_state_source),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_r_ready                       (_tl2axi4_auto_out_r_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_in_r_valid                       (_axi4frag_1_auto_in_r_valid),
    .auto_in_r_bits_data                   (_axi4frag_1_auto_in_r_bits_data),
    .auto_in_r_bits_resp                   (_axi4frag_1_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_tl_state_size     (_axi4frag_1_auto_in_r_bits_echo_tl_state_size),
    .auto_in_r_bits_echo_tl_state_source   (_axi4frag_1_auto_in_r_bits_echo_tl_state_source),
    .auto_in_r_bits_last                   (_axi4frag_1_auto_in_r_bits_last),
    .auto_out_aw_ready                     (_axi4index_auto_in_aw_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_out_aw_valid                     (_axi4frag_1_auto_out_aw_valid),
    .auto_out_aw_bits_id                   (_axi4frag_1_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                 (_axi4frag_1_auto_out_aw_bits_addr),
    .auto_out_aw_bits_size                 (_axi4frag_1_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst                (_axi4frag_1_auto_out_aw_bits_burst),
    .auto_out_aw_bits_lock                 (_axi4frag_1_auto_out_aw_bits_lock),
    .auto_out_aw_bits_cache                (_axi4frag_1_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot                 (_axi4frag_1_auto_out_aw_bits_prot),
    .auto_out_aw_bits_qos                  (_axi4frag_1_auto_out_aw_bits_qos),
    .auto_out_aw_bits_echo_tl_state_size   (_axi4frag_1_auto_out_aw_bits_echo_tl_state_size),
    .auto_out_aw_bits_echo_tl_state_source (_axi4frag_1_auto_out_aw_bits_echo_tl_state_source),
    .auto_out_aw_bits_echo_real_last       (_axi4frag_1_auto_out_aw_bits_echo_real_last),
    .auto_out_w_ready                      (_axi4index_auto_in_w_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_out_w_valid                      (_axi4frag_1_auto_out_w_valid),
    .auto_out_w_bits_data                  (_axi4frag_1_auto_out_w_bits_data),
    .auto_out_w_bits_strb                  (_axi4frag_1_auto_out_w_bits_strb),
    .auto_out_w_bits_last                  (_axi4frag_1_auto_out_w_bits_last),
    .auto_out_b_ready                      (_axi4frag_1_auto_out_b_ready),
    .auto_out_b_valid                      (_axi4index_auto_in_b_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_out_b_bits_resp                  (_axi4index_auto_in_b_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_out_b_bits_echo_tl_state_size    (_axi4index_auto_in_b_bits_echo_tl_state_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_out_b_bits_echo_tl_state_source  (_axi4index_auto_in_b_bits_echo_tl_state_source),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_out_b_bits_echo_real_last        (_axi4index_auto_in_b_bits_echo_real_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_out_ar_ready                     (_axi4index_auto_in_ar_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_out_ar_valid                     (_axi4frag_1_auto_out_ar_valid),
    .auto_out_ar_bits_id                   (_axi4frag_1_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                 (_axi4frag_1_auto_out_ar_bits_addr),
    .auto_out_ar_bits_size                 (_axi4frag_1_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst                (_axi4frag_1_auto_out_ar_bits_burst),
    .auto_out_ar_bits_lock                 (_axi4frag_1_auto_out_ar_bits_lock),
    .auto_out_ar_bits_cache                (_axi4frag_1_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot                 (_axi4frag_1_auto_out_ar_bits_prot),
    .auto_out_ar_bits_qos                  (_axi4frag_1_auto_out_ar_bits_qos),
    .auto_out_ar_bits_echo_tl_state_size   (_axi4frag_1_auto_out_ar_bits_echo_tl_state_size),
    .auto_out_ar_bits_echo_tl_state_source (_axi4frag_1_auto_out_ar_bits_echo_tl_state_source),
    .auto_out_ar_bits_echo_real_last       (_axi4frag_1_auto_out_ar_bits_echo_real_last),
    .auto_out_r_ready                      (_axi4frag_1_auto_out_r_ready),
    .auto_out_r_valid                      (_axi4index_auto_in_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_out_r_bits_data                  (_axi4index_auto_in_r_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_out_r_bits_resp                  (_axi4index_auto_in_r_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_out_r_bits_echo_tl_state_size    (_axi4index_auto_in_r_bits_echo_tl_state_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_out_r_bits_echo_tl_state_source  (_axi4index_auto_in_r_bits_echo_tl_state_source),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_out_r_bits_echo_real_last        (_axi4index_auto_in_r_bits_echo_real_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
    .auto_out_r_bits_last                  (_axi4index_auto_in_r_bits_last)	// @[generators/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:108:31]
  );	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  TLToAXI4 tl2axi4 (	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .clock                                    (clock),
    .reset                                    (reset),
    .auto_in_a_ready                          (_tl2axi4_auto_in_a_ready),
    .auto_in_a_valid                          (_shrinker_auto_anon_out_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_in_a_bits_opcode                    (_shrinker_auto_anon_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_in_a_bits_param                     (_shrinker_auto_anon_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_in_a_bits_size                      (_shrinker_auto_anon_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_in_a_bits_source                    (_shrinker_auto_anon_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_in_a_bits_address                   (_shrinker_auto_anon_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_in_a_bits_user_amba_prot_bufferable (_shrinker_auto_anon_out_a_bits_user_amba_prot_bufferable),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_in_a_bits_user_amba_prot_modifiable (_shrinker_auto_anon_out_a_bits_user_amba_prot_modifiable),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_in_a_bits_user_amba_prot_readalloc  (_shrinker_auto_anon_out_a_bits_user_amba_prot_readalloc),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_in_a_bits_user_amba_prot_writealloc (_shrinker_auto_anon_out_a_bits_user_amba_prot_writealloc),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_in_a_bits_user_amba_prot_privileged (_shrinker_auto_anon_out_a_bits_user_amba_prot_privileged),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_in_a_bits_user_amba_prot_secure     (_shrinker_auto_anon_out_a_bits_user_amba_prot_secure),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_in_a_bits_user_amba_prot_fetch      (_shrinker_auto_anon_out_a_bits_user_amba_prot_fetch),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_in_a_bits_mask                      (_shrinker_auto_anon_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_in_a_bits_data                      (_shrinker_auto_anon_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_in_a_bits_corrupt                   (_shrinker_auto_anon_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_in_d_ready                          (_shrinker_auto_anon_out_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .auto_in_d_valid                          (_tl2axi4_auto_in_d_valid),
    .auto_in_d_bits_opcode                    (_tl2axi4_auto_in_d_bits_opcode),
    .auto_in_d_bits_size                      (_tl2axi4_auto_in_d_bits_size),
    .auto_in_d_bits_source                    (_tl2axi4_auto_in_d_bits_source),
    .auto_in_d_bits_denied                    (_tl2axi4_auto_in_d_bits_denied),
    .auto_in_d_bits_data                      (_tl2axi4_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt                   (_tl2axi4_auto_in_d_bits_corrupt),
    .auto_out_aw_ready                        (_axi4frag_1_auto_in_aw_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_out_aw_valid                        (_tl2axi4_auto_out_aw_valid),
    .auto_out_aw_bits_id                      (_tl2axi4_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                    (_tl2axi4_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len                     (_tl2axi4_auto_out_aw_bits_len),
    .auto_out_aw_bits_size                    (_tl2axi4_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst                   (_tl2axi4_auto_out_aw_bits_burst),
    .auto_out_aw_bits_lock                    (_tl2axi4_auto_out_aw_bits_lock),
    .auto_out_aw_bits_cache                   (_tl2axi4_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot                    (_tl2axi4_auto_out_aw_bits_prot),
    .auto_out_aw_bits_qos                     (_tl2axi4_auto_out_aw_bits_qos),
    .auto_out_aw_bits_echo_tl_state_size      (_tl2axi4_auto_out_aw_bits_echo_tl_state_size),
    .auto_out_aw_bits_echo_tl_state_source    (_tl2axi4_auto_out_aw_bits_echo_tl_state_source),
    .auto_out_w_ready                         (_axi4frag_1_auto_in_w_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_out_w_valid                         (_tl2axi4_auto_out_w_valid),
    .auto_out_w_bits_data                     (_tl2axi4_auto_out_w_bits_data),
    .auto_out_w_bits_strb                     (_tl2axi4_auto_out_w_bits_strb),
    .auto_out_w_bits_last                     (_tl2axi4_auto_out_w_bits_last),
    .auto_out_b_ready                         (_tl2axi4_auto_out_b_ready),
    .auto_out_b_valid                         (_axi4frag_1_auto_in_b_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_out_b_bits_resp                     (_axi4frag_1_auto_in_b_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_out_b_bits_echo_tl_state_size       (_axi4frag_1_auto_in_b_bits_echo_tl_state_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_out_b_bits_echo_tl_state_source     (_axi4frag_1_auto_in_b_bits_echo_tl_state_source),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_out_ar_ready                        (_axi4frag_1_auto_in_ar_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_out_ar_valid                        (_tl2axi4_auto_out_ar_valid),
    .auto_out_ar_bits_id                      (_tl2axi4_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                    (_tl2axi4_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len                     (_tl2axi4_auto_out_ar_bits_len),
    .auto_out_ar_bits_size                    (_tl2axi4_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst                   (_tl2axi4_auto_out_ar_bits_burst),
    .auto_out_ar_bits_lock                    (_tl2axi4_auto_out_ar_bits_lock),
    .auto_out_ar_bits_cache                   (_tl2axi4_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot                    (_tl2axi4_auto_out_ar_bits_prot),
    .auto_out_ar_bits_qos                     (_tl2axi4_auto_out_ar_bits_qos),
    .auto_out_ar_bits_echo_tl_state_size      (_tl2axi4_auto_out_ar_bits_echo_tl_state_size),
    .auto_out_ar_bits_echo_tl_state_source    (_tl2axi4_auto_out_ar_bits_echo_tl_state_source),
    .auto_out_r_ready                         (_tl2axi4_auto_out_r_ready),
    .auto_out_r_valid                         (_axi4frag_1_auto_in_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_out_r_bits_data                     (_axi4frag_1_auto_in_r_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_out_r_bits_resp                     (_axi4frag_1_auto_in_r_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_out_r_bits_echo_tl_state_size       (_axi4frag_1_auto_in_r_bits_echo_tl_state_size),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_out_r_bits_echo_tl_state_source     (_axi4frag_1_auto_in_r_bits_echo_tl_state_source),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .auto_out_r_bits_last                     (_axi4frag_1_auto_in_r_bits_last)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
  );	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  TLSourceShrinker_1 shrinker (	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
    .clock                                          (clock),
    .reset                                          (reset),
    .auto_anon_in_a_ready                           (_shrinker_auto_anon_in_a_ready),
    .auto_anon_in_a_valid                           (_xbar_auto_anon_out_1_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .auto_anon_in_a_bits_opcode                     (_xbar_auto_anon_out_1_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .auto_anon_in_a_bits_param                      (_xbar_auto_anon_out_1_a_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .auto_anon_in_a_bits_size                       (_xbar_auto_anon_out_1_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .auto_anon_in_a_bits_source                     (_xbar_auto_anon_out_1_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .auto_anon_in_a_bits_address                    (_xbar_auto_anon_out_1_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .auto_anon_in_a_bits_user_amba_prot_bufferable  (_xbar_auto_anon_out_1_a_bits_user_amba_prot_bufferable),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .auto_anon_in_a_bits_user_amba_prot_modifiable  (_xbar_auto_anon_out_1_a_bits_user_amba_prot_modifiable),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .auto_anon_in_a_bits_user_amba_prot_readalloc   (_xbar_auto_anon_out_1_a_bits_user_amba_prot_readalloc),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .auto_anon_in_a_bits_user_amba_prot_writealloc  (_xbar_auto_anon_out_1_a_bits_user_amba_prot_writealloc),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .auto_anon_in_a_bits_user_amba_prot_privileged  (_xbar_auto_anon_out_1_a_bits_user_amba_prot_privileged),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .auto_anon_in_a_bits_user_amba_prot_secure      (_xbar_auto_anon_out_1_a_bits_user_amba_prot_secure),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .auto_anon_in_a_bits_user_amba_prot_fetch       (_xbar_auto_anon_out_1_a_bits_user_amba_prot_fetch),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .auto_anon_in_a_bits_mask                       (_xbar_auto_anon_out_1_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .auto_anon_in_a_bits_data                       (_xbar_auto_anon_out_1_a_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .auto_anon_in_a_bits_corrupt                    (_xbar_auto_anon_out_1_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .auto_anon_in_d_ready                           (_xbar_auto_anon_out_1_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .auto_anon_in_d_valid                           (_shrinker_auto_anon_in_d_valid),
    .auto_anon_in_d_bits_opcode                     (_shrinker_auto_anon_in_d_bits_opcode),
    .auto_anon_in_d_bits_size                       (_shrinker_auto_anon_in_d_bits_size),
    .auto_anon_in_d_bits_source                     (_shrinker_auto_anon_in_d_bits_source),
    .auto_anon_in_d_bits_denied                     (_shrinker_auto_anon_in_d_bits_denied),
    .auto_anon_in_d_bits_data                       (_shrinker_auto_anon_in_d_bits_data),
    .auto_anon_in_d_bits_corrupt                    (_shrinker_auto_anon_in_d_bits_corrupt),
    .auto_anon_out_a_ready                          (_tl2axi4_auto_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_anon_out_a_valid                          (_shrinker_auto_anon_out_a_valid),
    .auto_anon_out_a_bits_opcode                    (_shrinker_auto_anon_out_a_bits_opcode),
    .auto_anon_out_a_bits_param                     (_shrinker_auto_anon_out_a_bits_param),
    .auto_anon_out_a_bits_size                      (_shrinker_auto_anon_out_a_bits_size),
    .auto_anon_out_a_bits_source                    (_shrinker_auto_anon_out_a_bits_source),
    .auto_anon_out_a_bits_address                   (_shrinker_auto_anon_out_a_bits_address),
    .auto_anon_out_a_bits_user_amba_prot_bufferable (_shrinker_auto_anon_out_a_bits_user_amba_prot_bufferable),
    .auto_anon_out_a_bits_user_amba_prot_modifiable (_shrinker_auto_anon_out_a_bits_user_amba_prot_modifiable),
    .auto_anon_out_a_bits_user_amba_prot_readalloc  (_shrinker_auto_anon_out_a_bits_user_amba_prot_readalloc),
    .auto_anon_out_a_bits_user_amba_prot_writealloc (_shrinker_auto_anon_out_a_bits_user_amba_prot_writealloc),
    .auto_anon_out_a_bits_user_amba_prot_privileged (_shrinker_auto_anon_out_a_bits_user_amba_prot_privileged),
    .auto_anon_out_a_bits_user_amba_prot_secure     (_shrinker_auto_anon_out_a_bits_user_amba_prot_secure),
    .auto_anon_out_a_bits_user_amba_prot_fetch      (_shrinker_auto_anon_out_a_bits_user_amba_prot_fetch),
    .auto_anon_out_a_bits_mask                      (_shrinker_auto_anon_out_a_bits_mask),
    .auto_anon_out_a_bits_data                      (_shrinker_auto_anon_out_a_bits_data),
    .auto_anon_out_a_bits_corrupt                   (_shrinker_auto_anon_out_a_bits_corrupt),
    .auto_anon_out_d_ready                          (_shrinker_auto_anon_out_d_ready),
    .auto_anon_out_d_valid                          (_tl2axi4_auto_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_anon_out_d_bits_opcode                    (_tl2axi4_auto_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_anon_out_d_bits_size                      (_tl2axi4_auto_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_anon_out_d_bits_source                    (_tl2axi4_auto_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_anon_out_d_bits_denied                    (_tl2axi4_auto_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_anon_out_d_bits_data                      (_tl2axi4_auto_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
    .auto_anon_out_d_bits_corrupt                   (_tl2axi4_auto_in_d_bits_corrupt)	// @[generators/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:301:29]
  );	// @[generators/rocket-chip/src/main/scala/tilelink/SourceShrinker.scala:95:30]
  TLMonitor_35 monitor (	// @[generators/rocket-chip/src/main/scala/tilelink/Nodes.scala:27:25]
    .clock                (clock),
    .reset                (reset),
    .io_in_a_valid        (_xbar_auto_anon_out_0_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .io_in_a_bits_opcode  (_xbar_auto_anon_out_0_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .io_in_a_bits_param   (_xbar_auto_anon_out_0_a_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .io_in_a_bits_size    (_xbar_auto_anon_out_0_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .io_in_a_bits_source  (_xbar_auto_anon_out_0_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .io_in_a_bits_address (_xbar_auto_anon_out_0_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .io_in_a_bits_mask    (_xbar_auto_anon_out_0_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
    .io_in_a_bits_corrupt (_xbar_auto_anon_out_0_a_bits_corrupt)	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:346:26]
  );	// @[generators/rocket-chip/src/main/scala/tilelink/Nodes.scala:27:25]
  ServCoreBlackbox #(
    .AW_B(32),
    .ID_WIDTH(0),
    .MEMFILE_B(""),
    .MEMSIZE_B(8192),
    .RESET_STRATEGY_B("MINI"),
    .SIM_B(1),
    .USER_WIDTH(0),
    .WITH_CSR_B(1)
  ) core (	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
    .clk          (clock),
    .rst          (reset),
    .i_timer_irq  (_intXbar_auto_anon_out_1),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
    .i_awaddr     ({1'h0, _axi4buf_auto_out_aw_bits_addr}),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29, generators/serv/src/main/scala/ServTile.scala:363:21]
    .i_awvalid    (_axi4buf_auto_out_aw_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .o_awready    (_core_o_awready),
    .i_aw_len     (8'h0),
    .i_aw_size    (3'h0),
    .i_aw_burst   (2'h0),
    .i_aw_lock    (1'h0),
    .i_aw_cache   (4'h0),
    .i_aw_prot    (3'h0),
    .i_aw_qos     (4'h0),
    .i_aw_region  (4'h0),
    .i_aw_atop    (6'h0),
    .i_araddr     ({1'h0, _axi4buf_auto_out_ar_bits_addr}),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29, generators/serv/src/main/scala/ServTile.scala:397:21]
    .i_arvalid    (_axi4buf_auto_out_ar_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .o_arready    (_core_o_arready),
    .i_ar_len     (8'h0),
    .i_ar_size    (4'h0),
    .i_ar_burst   (2'h0),
    .i_ar_lock    (1'h0),
    .i_ar_cache   (4'h0),
    .i_ar_prot    (3'h0),
    .i_ar_qos     (4'h0),
    .i_ar_region  (4'h0),
    .i_wdata      (_axi4buf_auto_out_w_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .i_wstrb      (_axi4buf_auto_out_w_bits_strb),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .i_wvalid     (_axi4buf_auto_out_w_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .o_wready     (_core_o_wready),
    .i_w_last     (1'h0),
    .i_bready     (_axi4buf_auto_out_b_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .o_bresp      (_core_o_bresp),
    .o_bvalid     (_core_o_bvalid),
    .i_rready     (_axi4buf_auto_out_r_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:68:29]
    .o_rdata      (_core_o_rdata),
    .o_rresp      (_core_o_rresp),
    .o_rlast      (_core_o_rlast),
    .o_rvalid     (_core_o_rvalid),
    .i_awmready   (_axi4frag_auto_in_aw_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .o_awmaddr    (_core_o_awmaddr),
    .o_awmvalid   (_core_o_awmvalid),
    .o_awm_len    (_core_o_awm_len),
    .o_awm_size   (_core_o_awm_size),
    .o_awm_burst  (_core_o_awm_burst),
    .o_awm_lock   (_core_o_awm_lock),
    .o_awm_cache  (_core_o_awm_cache),
    .o_awm_prot   (_core_o_awm_prot),
    .o_awm_qos    (_core_o_awm_qos),
    .o_awm_region (_core_o_awm_region),
    .o_awm_atop   (_core_o_awm_atop),
    .i_armready   (_axi4frag_auto_in_ar_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .o_armaddr    (_core_o_armaddr),
    .o_armvalid   (_core_o_armvalid),
    .o_arm_len    (_core_o_arm_len),
    .o_arm_size   (_core_o_arm_size),
    .o_arm_burst  (_core_o_arm_burst),
    .o_arm_lock   (_core_o_arm_lock),
    .o_arm_cache  (_core_o_arm_cache),
    .o_arm_prot   (_core_o_arm_prot),
    .o_arm_qos    (_core_o_arm_qos),
    .o_arm_region (_core_o_arm_region),
    .i_wmready    (_axi4frag_auto_in_w_ready),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .o_wmdata     (_core_o_wmdata),
    .o_wmstrb     (_core_o_wmstrb),
    .o_wmvalid    (_core_o_wmvalid),
    .o_wm_last    (_core_o_wm_last),
    .i_bmresp     (_axi4frag_auto_in_b_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .i_bmvalid    (_axi4frag_auto_in_b_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .o_bmready    (_core_o_bmready),
    .i_rmdata     (_axi4frag_auto_in_r_bits_data),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .i_rmresp     (_axi4frag_auto_in_r_bits_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .i_rmlast     (_axi4frag_auto_in_r_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .i_rmvalid    (_axi4frag_auto_in_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:224:30]
    .o_rmready    (_core_o_rmready)
  );	// @[generators/serv/src/main/scala/ServTile.scala:277:20]
endmodule

