
---------- Begin Simulation Statistics ----------
final_tick                                  336589500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63549                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715296                       # Number of bytes of host memory used
host_op_rate                                    70043                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    30.34                       # Real time elapsed on the host
host_tick_rate                               11092399                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1928326                       # Number of instructions simulated
sim_ops                                       2125388                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000337                       # Number of seconds simulated
sim_ticks                                   336589500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.773669                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  86530                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups               95325                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect             4455                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           178034                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              3490                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           3650                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses             160                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 228829                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                  14943                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.cpu0.cc_regfile_reads                  4005587                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  662312                       # number of cc regfile writes
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts             3043                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                    203412                       # Number of branches committed
system.cpu0.commit.bw_lim_events                26940                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2418                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          39066                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts             1000001                       # Number of instructions committed
system.cpu0.commit.committedOps               1102176                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples       631315                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.745842                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.139747                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       228707     36.23%     36.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       163014     25.82%     62.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        73990     11.72%     73.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        62140      9.84%     83.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        31316      4.96%     88.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        19139      3.03%     91.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        14200      2.25%     93.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        11869      1.88%     95.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        26940      4.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       631315                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               12300                       # Number of function calls committed.
system.cpu0.commit.int_insts                   898573                       # Number of committed integer instructions.
system.cpu0.commit.loads                       216946                       # Number of loads committed
system.cpu0.commit.membars                       1198                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          703959     63.87%     63.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3467      0.31%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.18% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         216946     19.68%     83.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        177804     16.13%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1102176                       # Class of committed instruction
system.cpu0.commit.refs                        394750                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                    1000001                       # Number of Instructions Simulated
system.cpu0.committedOps                      1102176                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.673179                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.673179                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles               130592                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1412                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved               85465                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts               1166493                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                   51084                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                   412686                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                  3097                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                23630                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                40311                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                     228829                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   276661                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                       619698                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                  252                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          426                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                       1122986                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 119                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                   9018                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.339922                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles             12971                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches            104963                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.668181                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples            637770                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.937459                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.189873                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  125463     19.67%     19.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   96278     15.10%     34.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  108712     17.05%     51.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  307317     48.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              637770                       # Number of instructions fetched each cycle (Total)
system.cpu0.idleCycles                          35410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts                3087                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                  205563                       # Number of branches executed
system.cpu0.iew.exec_nop                           38                       # number of nop insts executed
system.cpu0.iew.exec_rate                    1.672758                       # Inst execution rate
system.cpu0.iew.exec_refs                      405291                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    178717                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                   3699                       # Number of cycles IEW is blocking
system.cpu0.iew.iewBranchMispredictRate      1.501729                       # Percentage of branch mispredicts
system.cpu0.iew.iewBranchPercentage         18.254953                       # Percentage of branches executed
system.cpu0.iew.iewDispLoadInsts               226884                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1244                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              181145                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts            1146657                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts               226574                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             6413                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts              1126067                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 2514                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                  3097                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                 2518                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          173                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           19430                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2306                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads         9934                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         3334                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            39                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         3075                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect            12                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                   989077                       # num instructions consuming a value
system.cpu0.iew.wb_count                      1119776                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.592938                       # average fanout of values written-back
system.cpu0.iew.wb_producers                   586461                       # num instructions producing a value
system.cpu0.iew.wb_rate                      1.663412                       # insts written-back per cycle
system.cpu0.iew.wb_sent                       1120551                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                 1147874                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 573813                       # number of integer regfile writes
system.cpu0.ipc                              1.485488                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.485488                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               721882     63.74%     63.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3468      0.31%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   9      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                2      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 4      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              228200     20.15%     84.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             178919     15.80%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               1132484                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     365720                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.322936                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 193765     52.98%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 98071     26.82%     79.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                73884     20.20%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses               1498204                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads           3272981                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses      1119776                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes          1191070                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                   1144171                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                  1132484                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               2448                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          44417                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued             4527                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved            30                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined       100830                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples       637770                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.775693                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.168451                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             132176     20.72%     20.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              96661     15.16%     35.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             219577     34.43%     70.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             161903     25.39%     95.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              26305      4.12%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               1148      0.18%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         637770                       # Number of insts issued each cycle
system.cpu0.iq.rate                          1.682290                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            16479                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           11583                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads              226884                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             181145                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                 430613                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  4789                       # number of misc regfile writes
system.cpu0.numCycles                          673180                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.rename.BlockCycles                  13557                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps              1224842                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                    76                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                   85221                       # Number of cycles rename is idle
system.cpu0.rename.ROBFullEvents                10966                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups              5079073                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts               1151433                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands            1286510                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                   417631                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                 44961                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                  3097                       # Number of cycles rename is squashing
system.cpu0.rename.SquashedInsts                 6417                       # Number of squashed instructions processed by rename
system.cpu0.rename.UnblockCycles                76984                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   61643                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.int_rename_lookups         1197668                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         41280                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1255                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                    73609                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1250                       # count of temporary serializing insts renamed
system.cpu0.rename.vec_rename_lookups            1342                       # Number of vector rename lookups
system.cpu0.rob.rob_reads                     1745305                       # The number of ROB reads
system.cpu0.rob.rob_writes                    2288967                       # The number of ROB writes
system.cpu0.timesIdled                            308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.vec_regfile_reads                    1270                       # number of vector regfile reads
system.cpu0.vec_regfile_writes                   1234                       # number of vector regfile writes
system.cpu0.workload.numSyscalls                   23                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.710204                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                  80313                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups               88538                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             4205                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted           165413                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              3240                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           3400                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             160                       # Number of indirect misses.
system.cpu1.branchPred.lookups                 212673                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                  13893                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.cpu1.cc_regfile_reads                  3719444                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  615002                       # number of cc regfile writes
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts             2876                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    188848                       # Number of branches committed
system.cpu1.commit.bw_lim_events                25048                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2250                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts          36739                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts              928325                       # Number of instructions committed
system.cpu1.commit.committedOps               1023212                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples       632547                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.617606                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.110272                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       259010     40.95%     40.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       151208     23.90%     64.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        68505     10.83%     75.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        57689      9.12%     84.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        29063      4.59%     89.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        17877      2.83%     92.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        13123      2.07%     94.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11024      1.74%     96.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        25048      3.96%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       632547                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11422                       # Number of function calls committed.
system.cpu1.commit.int_insts                   834203                       # Number of committed integer instructions.
system.cpu1.commit.loads                       201380                       # Number of loads committed
system.cpu1.commit.membars                       1114                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          653549     63.87%     63.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           3215      0.31%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         201380     19.68%     83.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        165068     16.13%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          1023212                       # Class of committed instruction
system.cpu1.commit.refs                        366448                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                     928325                       # Number of Instructions Simulated
system.cpu1.committedOps                      1023212                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.725156                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.725156                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles               166691                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1329                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved               79329                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               1083724                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                   48020                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                   383812                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                  2930                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                22210                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                37172                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                     212673                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   257142                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                       620884                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  249                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          451                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       1043757                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 176                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           67                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                   8518                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.315923                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles             12788                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches             97446                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.550487                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples            638625                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.798470                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.250921                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  162533     25.45%     25.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   89381     14.00%     39.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  100966     15.81%     55.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  285745     44.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              638625                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                          34555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                2919                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                  190872                       # Number of branches executed
system.cpu1.iew.exec_nop                           35                       # number of nop insts executed
system.cpu1.iew.exec_rate                    1.553304                       # Inst execution rate
system.cpu1.iew.exec_refs                      376323                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    165938                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                   3433                       # Number of cycles IEW is blocking
system.cpu1.iew.iewBranchMispredictRate      1.529297                       # Percentage of branch mispredicts
system.cpu1.iew.iewBranchPercentage         18.253857                       # Percentage of branches executed
system.cpu1.iew.iewDispLoadInsts               210731                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1161                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              168239                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            1065048                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts               210385                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             6042                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              1045653                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                10931                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                  2930                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                10935                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked          159                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           18024                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2140                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads         9349                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores         3167                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            39                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect         2907                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect            12                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                   918632                       # num instructions consuming a value
system.cpu1.iew.wb_count                      1039773                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.592900                       # average fanout of values written-back
system.cpu1.iew.wb_producers                   544657                       # num instructions producing a value
system.cpu1.iew.wb_rate                      1.544569                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       1040507                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 1065892                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 532895                       # number of integer regfile writes
system.cpu1.ipc                              1.379015                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.379015                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               670406     63.75%     63.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3216      0.31%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   9      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                2      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 4      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              211922     20.15%     84.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             166139     15.80%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               1051698                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     339592                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.322899                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 179888     52.97%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 91035     26.81%     79.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                68669     20.22%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               1391290                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads           3085842                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      1039773                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          1106834                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   1062732                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  1051698                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2281                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined          41787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             4232                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved            31                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined        94897                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples       638625                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.646816                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.216449                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             169270     26.51%     26.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              89632     14.04%     40.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             203706     31.90%     72.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             150477     23.56%     96.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              24477      3.83%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               1063      0.17%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         638625                       # Number of insts issued each cycle
system.cpu1.iq.rate                          1.562283                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            15293                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           10744                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads              210731                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             168239                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 399838                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  4453                       # number of misc regfile writes
system.cpu1.numCycles                          673180                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.rename.BlockCycles                  21216                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              1137102                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                    71                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                   79742                       # Number of cycles rename is idle
system.cpu1.rename.ROBFullEvents                10201                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              4717943                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               1069563                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            1195159                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                   388121                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 78086                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                  2930                       # Number of cycles rename is squashing
system.cpu1.rename.SquashedInsts                 6014                       # Number of squashed instructions processed by rename
system.cpu1.rename.UnblockCycles               107686                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                   58022                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups         1112507                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         38930                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1172                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                    67957                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1167                       # count of temporary serializing insts renamed
system.cpu1.rename.vec_rename_lookups            1258                       # Number of vector rename lookups
system.cpu1.rob.rob_reads                     1667138                       # The number of ROB reads
system.cpu1.rob.rob_writes                    2125996                       # The number of ROB writes
system.cpu1.timesIdled                            312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.vec_regfile_reads                    1186                       # number of vector regfile reads
system.cpu1.vec_regfile_writes                   1150                       # number of vector regfile writes
system.cpu1.workload.numSyscalls                   23                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            18848                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               18848                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  3888                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           32                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4967                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           36                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         2233                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           44                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         7125                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             44                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4507                       # Transaction distribution
system.membus.trans_dist::ReadExReq               460                       # Transaction distribution
system.membus.trans_dist::ReadExResp              460                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4507                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       317888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  317888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4967                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4967    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4967                       # Request fanout histogram
system.membus.respLayer1.occupancy           25937034                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             6526662                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.pwrStateResidencyTicks::ON      336589500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       276139                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          276139                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       276139                       # number of overall hits
system.cpu0.icache.overall_hits::total         276139                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          521                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           521                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          521                       # number of overall misses
system.cpu0.icache.overall_misses::total          521                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     36194993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     36194993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     36194993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     36194993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       276660                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       276660                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       276660                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       276660                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001883                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001883                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001883                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001883                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69472.155470                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69472.155470                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69472.155470                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69472.155470                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        11517                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              113                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   101.920354                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    27.500000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           99                       # number of writebacks
system.cpu0.icache.writebacks::total               99                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          108                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          108                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          108                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          108                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          413                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          413                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          413                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          413                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     30313995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     30313995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     30313995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     30313995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001493                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001493                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001493                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001493                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73399.503632                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73399.503632                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73399.503632                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73399.503632                       # average overall mshr miss latency
system.cpu0.icache.replacements                    99                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       276139                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         276139                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          521                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          521                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     36194993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     36194993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       276660                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       276660                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001883                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001883                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69472.155470                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69472.155470                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          108                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          108                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          413                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          413                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     30313995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     30313995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001493                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001493                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73399.503632                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73399.503632                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          301.720214                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             276552                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              413                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           669.617433                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   301.720214                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.589297                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.589297                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          314                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.613281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           553733                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          553733                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       361533                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          361533                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       361555                       # number of overall hits
system.cpu0.dcache.overall_hits::total         361555                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data         8230                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          8230                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data         8244                       # number of overall misses
system.cpu0.dcache.overall_misses::total         8244                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data    141572499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    141572499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data    141572499                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    141572499                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       369763                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       369763                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       369799                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       369799                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.022258                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022258                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.022293                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022293                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 17202.004739                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 17202.004739                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17172.792213                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17172.792213                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5320                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            177                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    30.056497                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         1084                       # number of writebacks
system.cpu0.dcache.writebacks::total             1084                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         6134                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6134                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         6134                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6134                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         2096                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         2096                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         2106                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         2106                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data     41786000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     41786000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data     42669500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     42669500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.005668                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005668                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.005695                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005695                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19936.068702                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19936.068702                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20260.921178                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20260.921178                       # average overall mshr miss latency
system.cpu0.dcache.replacements                  1084                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       200971                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         200971                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data          885                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          885                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data     25096000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     25096000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       201856                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       201856                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.004384                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004384                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28357.062147                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28357.062147                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          437                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          437                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data          448                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          448                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data     15504500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     15504500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.002219                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002219                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 34608.258929                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34608.258929                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       160562                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        160562                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         7345                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         7345                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    116476499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    116476499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       167907                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       167907                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043744                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043744                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 15857.930429                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15857.930429                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         5697                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5697                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1648                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1648                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     26281500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     26281500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.009815                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.009815                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 15947.512136                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15947.512136                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           22                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           22                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           14                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.388889                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.388889                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           10                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data       883500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       883500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data        88350                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        88350                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1199                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1199                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       319000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       319000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.003325                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.003325                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data        79750                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        79750                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       140000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       140000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001663                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001663                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        70000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        70000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1197                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1197                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1197                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1197                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          695.096062                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             366059                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             2108                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           173.652277                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           214500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   695.096062                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.678805                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.678805                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          561                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           746506                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          746506                       # Number of data accesses
system.cpu1.pwrStateResidencyTicks::ON      336589500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       256623                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          256623                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       256623                       # number of overall hits
system.cpu1.icache.overall_hits::total         256623                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          518                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           518                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          518                       # number of overall misses
system.cpu1.icache.overall_misses::total          518                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     36654993                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     36654993                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     36654993                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     36654993                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       257141                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       257141                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       257141                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       257141                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002014                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002014                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002014                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002014                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70762.534749                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70762.534749                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70762.534749                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70762.534749                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        11100                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          535                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              110                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   100.909091                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets   267.500000                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           99                       # number of writebacks
system.cpu1.icache.writebacks::total               99                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          106                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          106                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          412                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          412                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          412                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          412                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     29537495                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     29537495                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     29537495                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     29537495                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001602                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001602                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001602                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001602                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71692.949029                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71692.949029                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71692.949029                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71692.949029                       # average overall mshr miss latency
system.cpu1.icache.replacements                    99                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       256623                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         256623                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          518                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          518                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     36654993                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     36654993                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       257141                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       257141                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002014                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002014                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70762.534749                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70762.534749                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          106                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          412                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          412                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     29537495                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     29537495                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001602                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001602                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71692.949029                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71692.949029                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          300.842492                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             257035                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              412                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           623.871359                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   300.842492                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.587583                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.587583                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          313                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.611328                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           514694                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          514694                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       335773                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          335773                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       335795                       # number of overall hits
system.cpu1.dcache.overall_hits::total         335795                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data         7554                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7554                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data         7568                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7568                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data    209212999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    209212999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data    209212999                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    209212999                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data       343327                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       343327                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data       343363                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       343363                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.022002                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022002                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.022041                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022041                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 27695.657797                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27695.657797                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 27644.423758                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27644.423758                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         4170                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            163                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    25.582822                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks          943                       # number of writebacks
system.cpu1.dcache.writebacks::total              943                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         5599                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5599                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         5599                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5599                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data         1955                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1955                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data         1965                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1965                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     63268000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     63268000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     64079500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     64079500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.005694                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005694                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.005723                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005723                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 32362.148338                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32362.148338                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 32610.432570                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32610.432570                       # average overall mshr miss latency
system.cpu1.dcache.replacements                   943                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       186605                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         186605                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data          838                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          838                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data     36645500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     36645500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       187443                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       187443                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.004471                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004471                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 43729.713604                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43729.713604                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          416                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          416                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          422                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          422                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data     27636500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     27636500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.002251                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002251                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 65489.336493                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65489.336493                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       149168                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        149168                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data         6716                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         6716                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    172567499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    172567499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       155884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       155884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.043083                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.043083                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 25694.981983                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25694.981983                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         5183                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5183                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         1533                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1533                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data     35631500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     35631500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.009834                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.009834                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 23242.987606                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23242.987606                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           22                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           22                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           14                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.388889                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.388889                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           10                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data       811500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       811500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data        81150                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        81150                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1115                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1115                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       313000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       313000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003575                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003575                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        78250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        78250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data            2                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       154000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       154000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.001787                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.001787                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        77000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1113                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1113                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1113                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1113                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          706.387188                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             339990                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1967                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           172.846975                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           229500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   706.387188                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.689831                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.689831                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          477                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          486                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           693157                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          693157                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                  21                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                1794                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  21                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                1291                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3127                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                 21                       # number of overall hits
system.l2.overall_hits::.cpu0.data               1794                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 21                       # number of overall hits
system.l2.overall_hits::.cpu1.data               1291                       # number of overall hits
system.l2.overall_hits::total                    3127                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               392                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data               314                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               391                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data               676                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1773                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              392                       # number of overall misses
system.l2.overall_misses::.cpu0.data              314                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              391                       # number of overall misses
system.l2.overall_misses::.cpu1.data              676                       # number of overall misses
system.l2.overall_misses::total                  1773                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     29757500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data     27862500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     28983000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data     52777500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        139380500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     29757500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data     27862500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     28983000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data     52777500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       139380500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             413                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data            2108                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             412                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data            1967                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4900                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            413                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data           2108                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            412                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data           1967                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4900                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.949153                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.148956                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.949029                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.343671                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.361837                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.949153                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.148956                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.949029                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.343671                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.361837                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 75911.989796                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88734.076433                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 74125.319693                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 78073.224852                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78612.803158                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 75911.989796                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88734.076433                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 74125.319693                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 78073.224852                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78612.803158                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      3076                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_hits::.cpu0.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst          391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data          309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data          670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1760                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data          309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data          670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         3251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5011                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     27390000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data     25712500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     26623500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data     48386000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    128112000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     27390000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data     25712500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     26623500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data     48386000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    226272085                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    354384085                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.946731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.146584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.946602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.340620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.359184                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.946731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.146584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.946602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.340620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.022653                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70051.150895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83211.974110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 68265.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 72217.910448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72790.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70051.150895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83211.974110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 68265.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 72217.910448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69600.764380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70721.230293                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1843                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1843                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1843                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1843                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          346                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              346                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          346                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          346                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         3251                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3251                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    226272085                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    226272085                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69600.764380                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69600.764380                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1500                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1224                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2724                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            150                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data            311                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 461                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     14159500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data     25428500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      39588000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1650                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data         1535                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.090909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.202606                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.144741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94396.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 81763.665595                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85874.186551                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data          150                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data          310                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            460                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     13259500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data     23558000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     36817500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.090909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.201954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.144427                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88396.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75993.548387                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80038.043478                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst            21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst            21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          392                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              783                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     29757500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     28983000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58740500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          412                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            825                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.949153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.949029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.949091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 75911.989796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 74125.319693                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75019.795658                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          390                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          781                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     27390000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     26623500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54013500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.946731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.946602                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.946667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70051.150895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 68265.384615                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69159.411012                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          294                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           67                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               361                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data          365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             529                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     13703000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data     27349000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     41052000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data          458                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data          432                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           890                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.358079                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.844907                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.594382                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83554.878049                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 74928.767123                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77603.024575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data          360                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          519                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     12453000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data     24828000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     37281000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.347162                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.583146                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78320.754717                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 68966.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71832.369942                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   815.132967                       # Cycle average of tags in use
system.l2.tags.total_refs                        8523                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5395                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.579796                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2576000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     705.049801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   110.083167                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.021516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.003359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.024876                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           131                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1023                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          985                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003998                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.065216                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     62107                       # Number of tag accesses
system.l2.tags.data_accesses                    62107                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         25024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data         19776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         24960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data         42880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       205248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             317888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        25024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        24960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49984                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu0.inst            391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data            309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data            670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         3207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4967                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         74345754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         58754061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         74155611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        127395537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    609787293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             944438255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     74345754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     74155611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        148501364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        74345754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        58754061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        74155611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       127395537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    609787293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            944438255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu0.inst::samples       391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples       309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      3207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000728500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9120                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4967                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4967                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     94457249                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   24835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               187588499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19016.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37766.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4024                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4967                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    337.876333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   200.576543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.139321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          306     32.62%     32.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          243     25.91%     58.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           70      7.46%     65.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           50      5.33%     71.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           50      5.33%     76.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           34      3.62%     80.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           66      7.04%     87.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      2.67%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           94     10.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          938                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 317888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  317888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       944.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    944.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     336414506                       # Total gap between requests
system.mem_ctrls.avgGap                      67729.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        25024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data        19776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        24960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data        42880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       205248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu0.inst 74345753.506868153811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 58754060.955555655062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 74155610.914778977633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 127395536.699748516083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 609787292.829990267754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          391                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data          309                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data          670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         3207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     12853500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     14118667                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     12120000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data     23424380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    125071952                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32873.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45691.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31076.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34961.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     38999.67                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3305820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1745700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            15550920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        148756890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          3981600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          199770450                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        593.513612                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      9138853                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     11180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    316270647                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3427200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1814010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19913460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        151606320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1582080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          204772590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.374860                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      2867533                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     11180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    322541967                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    336589500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1715                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1843                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          382                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             4858                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3185                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3185                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           825                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          890                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         5300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          923                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         4877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 12025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       204288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        32704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       186240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 456000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4858                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             9758                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009018                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.094540                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   9670     99.10%     99.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     88      0.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               9758                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5787500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           2952995                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            618499                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3164495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            619999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
