{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668463039810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668463039810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 18:57:19 2022 " "Processing started: Mon Nov 14 18:57:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668463039810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1668463039810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto2_PSD -c projeto2_PSD " "Command: quartus_sta projeto2_PSD -c projeto2_PSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1668463039811 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1668463039875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1668463039981 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1668463039981 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668463040084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668463040084 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1668463040771 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto2_PSD.sdc " "Synopsys Design Constraints File file not found: 'projeto2_PSD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1668463040798 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1668463040799 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_FPGA CLK_FPGA " "create_clock -period 1.000 -name CLK_FPGA CLK_FPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668463040800 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668463040800 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RST_DEB RST_DEB " "create_clock -period 1.000 -name RST_DEB RST_DEB" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668463040800 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668463040800 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|out_key~2  from: dataa  to: combout " "Cell: inst3\|out_key~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668463040801 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668463040801 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1668463040801 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668463040802 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1668463040803 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668463040809 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668463040824 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668463040824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.327 " "Worst-case setup slack is -4.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.327             -41.809 RST_DEB  " "   -4.327             -41.809 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.206             -27.402 CLK  " "   -3.206             -27.402 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.021             -53.077 CLK_FPGA  " "   -3.021             -53.077 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668463040825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.736 " "Worst-case hold slack is -0.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.736              -5.152 CLK  " "   -0.736              -5.152 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 RST_DEB  " "    0.405               0.000 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 CLK_FPGA  " "    0.461               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668463040827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.232 " "Worst-case recovery slack is -2.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.232             -35.193 CLK_FPGA  " "   -2.232             -35.193 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668463040828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.759 " "Worst-case removal slack is 1.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.759               0.000 CLK_FPGA  " "    1.759               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668463040829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.130 CLK_FPGA  " "   -3.000             -26.130 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.135 CLK  " "   -3.000             -17.135 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.135 RST_DEB  " "   -3.000             -17.135 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463040830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668463040830 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668463040906 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668463040934 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668463041306 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|out_key~2  from: dataa  to: combout " "Cell: inst3\|out_key~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668463041337 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668463041337 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668463041338 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668463041344 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668463041344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.891 " "Worst-case setup slack is -3.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.891             -37.703 RST_DEB  " "   -3.891             -37.703 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.832             -24.267 CLK  " "   -2.832             -24.267 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.740             -48.034 CLK_FPGA  " "   -2.740             -48.034 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668463041346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.724 " "Worst-case hold slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.068 CLK  " "   -0.724              -5.068 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 RST_DEB  " "    0.355               0.000 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLK_FPGA  " "    0.402               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668463041350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.918 " "Worst-case recovery slack is -1.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.918             -30.551 CLK_FPGA  " "   -1.918             -30.551 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668463041354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.729 " "Worst-case removal slack is 1.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.729               0.000 CLK_FPGA  " "    1.729               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668463041357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.130 CLK_FPGA  " "   -3.000             -26.130 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.135 CLK  " "   -3.000             -17.135 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.135 RST_DEB  " "   -3.000             -17.135 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668463041360 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668463041457 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|out_key~2  from: dataa  to: combout " "Cell: inst3\|out_key~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668463041528 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668463041528 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668463041529 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668463041531 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668463041531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.654 " "Worst-case setup slack is -1.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.654             -15.743 RST_DEB  " "   -1.654             -15.743 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.490             -24.549 CLK_FPGA  " "   -1.490             -24.549 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.066              -8.021 CLK  " "   -1.066              -8.021 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668463041535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.425 " "Worst-case hold slack is -0.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.425              -2.975 CLK  " "   -0.425              -2.975 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 CLK_FPGA  " "    0.039               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 RST_DEB  " "    0.183               0.000 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668463041541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.320 " "Worst-case recovery slack is -1.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.320             -21.256 CLK_FPGA  " "   -1.320             -21.256 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668463041545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.693 " "Worst-case removal slack is 0.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 CLK_FPGA  " "    0.693               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668463041550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.969 CLK_FPGA  " "   -3.000             -21.969 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.291 CLK  " "   -3.000             -18.291 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.112 RST_DEB  " "   -3.000             -16.112 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668463041554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668463041554 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668463042060 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668463042061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "952 " "Peak virtual memory: 952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668463042127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 18:57:22 2022 " "Processing ended: Mon Nov 14 18:57:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668463042127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668463042127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668463042127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668463042127 ""}
