

================================================================
== Vivado HLS Report for 'multiply_accumulate'
================================================================
* Date:           Tue Apr  3 14:51:57 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        exact_dot_product
* Solution:       base
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.18|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    412|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     580|    132|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      9|
|Register         |        4|      -|     821|     97|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      1|    1401|    650|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|   ~0  |       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |neural_network_adbkb_U1  |neural_network_adbkb  |        0|      0|  580|  132|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  580|  132|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |neural_network_mucud_U2  |neural_network_mucud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |op2_assign_fu_124_p2             |     +    |      0|  0|   15|           4|           7|
    |r_V_1_fu_106_p2                  |     +    |      0|  0|   15|           6|           6|
    |agg_result_V_assign_s_fu_115_p2  |     -    |      0|  0|   30|           1|          23|
    |result_V_2_fu_150_p3             |  select  |      0|  0|   23|           1|          23|
    |r_V_2_fu_163_p2                  |    shl   |      0|  0|  321|          97|          97|
    |exact_s_fu_144_p2                |    xor   |      0|  0|    8|           1|           1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Total                            |          |      0|  0|  412|         110|         157|
    +---------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|  128|        256|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|  128|        256|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |CompleteRegister_m_c_1_reg_193        |  128|   0|  128|          0|
    |CompleteRegister_m_cr_V_read_int_reg  |  128|   0|  128|          0|
    |agg_result_V_assign_s_reg_223         |   23|   0|   23|          0|
    |ap_ce_reg                             |    1|   0|    1|          0|
    |ap_return_int_reg                     |  128|   0|  128|          0|
    |in1_V_int_reg                         |   16|   0|   16|          0|
    |in1_V_read_reg_188                    |   16|   0|   16|          0|
    |in2_V_int_reg                         |   16|   0|   16|          0|
    |in2_V_read_reg_183                    |   16|   0|   16|          0|
    |op2_assign_reg_228                    |    7|   0|    7|          0|
    |r_V_1_reg_208                         |    6|   0|    6|          0|
    |r_V_2_reg_233                         |   97|   0|   97|          0|
    |r_V_reg_213                           |   22|   0|   22|          0|
    |result_V_reg_218                      |   22|   0|   23|          1|
    |CompleteRegister_m_c_1_reg_193        |    3|   1|  128|          0|
    |in1_V_read_reg_188                    |   64|  32|   16|          0|
    |in2_V_read_reg_183                    |   64|  32|   16|          0|
    |r_V_1_reg_208                         |   64|  32|    6|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  821|  97|  793|          1|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |      multiply_accumulate     | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |      multiply_accumulate     | return value |
|ap_return                     | out |  128| ap_ctrl_hs |      multiply_accumulate     | return value |
|ap_ce                         |  in |    1| ap_ctrl_hs |      multiply_accumulate     | return value |
|CompleteRegister_m_cr_V_read  |  in |  128|   ap_none  | CompleteRegister_m_cr_V_read |    scalar    |
|in1_V                         |  in |   16|   ap_none  |             in1_V            |    scalar    |
|in2_V                         |  in |   16|   ap_none  |             in2_V            |    scalar    |
+------------------------------+-----+-----+------------+------------------------------+--------------+

