#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Jun  3 13:50:41 2025
# Process ID: 1314166
# Current directory: /home/jonathan/Documents/Vivado_files/IC_project/riscv/scriptsForSim
# Command line: vivado -mode batch -source launchProject.tcl
# Log file: /home/jonathan/Documents/Vivado_files/IC_project/riscv/scriptsForSim/vivado.log
# Journal file: /home/jonathan/Documents/Vivado_files/IC_project/riscv/scriptsForSim/vivado.jou
# Running On        :jonathan-ThinkPad-E16-Gen-1
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.2 LTS
# Processor Detail  :AMD Ryzen 7 7730U with Radeon Graphics
# CPU Frequency     :2169.012 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :15521 MB
# Swap memory       :4294 MB
# Total Virtual     :19816 MB
# Available Virtual :13966 MB
#-----------------------------------------------------------
source launchProject.tcl
# start_gui
# open_project ../risc-v.xpr
ERROR: [Coretcl 2-1982] Project file does not exist. Please provide a project file with .xpr extension. Provided: ../risc-v.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/jonathan/Documents/Vivado_files/risc-v/risc-v.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 7925.246 ; gain = 305.055 ; free physical = 4721 ; free virtual = 12420
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jonathan/Documents/Vivado_files/risc-v/risc-v.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'/home/jonathan/Documents/Vivado_files/risc-v/risc-v.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jonathan/Documents/Vivado_files/risc-v/risc-v.sim/sim_1/behav/xsim/instruction_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jonathan/Documents/Vivado_files/risc-v/risc-v.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/common.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/ALU_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/Decompression.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decompression
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/Forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/branch_evaluation_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_evaluation_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/instruction_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/datamem_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/decode_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/execute_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/fetch_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/hazard_detection_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/mem_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/program_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jonathan/Documents/Vivado_files/risc-v/risc-v.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'id_if_reg' is not declared [/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/cpu.sv:90]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'/home/jonathan/Documents/Vivado_files/risc-v/risc-v.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/jonathan/Documents/Vivado_files/risc-v/risc-v.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 7958.266 ; gain = 0.000 ; free physical = 4734 ; free virtual = 12387
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jonathan/Documents/Vivado_files/risc-v/risc-v.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'/home/jonathan/Documents/Vivado_files/risc-v/risc-v.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jonathan/Documents/Vivado_files/risc-v/risc-v.sim/sim_1/behav/xsim/instruction_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jonathan/Documents/Vivado_files/risc-v/risc-v.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/common.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/ALU_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/Decompression.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decompression
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/Forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/branch_evaluation_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_evaluation_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/instruction_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/datamem_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/decode_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/execute_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/fetch_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/hazard_detection_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/mem_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/program_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jonathan/Documents/Vivado_files/risc-v/risc-v.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/instruction_pkg.sv" Line 1. Module instruction_pkg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/instruction_pkg.sv" Line 1. Module instruction_pkg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/common.sv" Line 1. Module $unit_common_sv_3331152659 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/common.sv" Line 1. Module $unit_common_sv_3331152659 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sim_1/new/top_tb.sv" Line 10. Module top_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/new/top_module.sv" Line 23. Module top_module has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/cpu.sv" Line 6. Module cpu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jonathan/Documents/Vivado_files/IC_project/riscv/risc-v.srcs/sources_1/imports/design/program_memory.sv" Line 4. Module program_memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jonathan/Documents/Vivado_files/risc-v/risc-v.gen/sources_1/ip/ila_program_mem_0/ila_program_mem_0_sim_netlist.v" Line 16. Module ila_program_mem_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jonathan/Documents/Vivado_files/risc-v/risc-v.gen/sources_1/ip/ila_program_mem_0/ila_program_mem_0_sim_netlist.v" Line 10736. Module ila_program_mem_0_ila_v6_2_15_ila has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/GND.v" Line 24. Module GND has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT1.v" Line 27. Module LUT1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/LUT1.v" Line 62. Module x_lut1_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jonathan/Documents/Vivado_files/risc-v/risc-v.gen/sources_1/ip/ila_program_mem_0/ila_program_mem_0_sim_netlist.v" Line 10736. Module ila_program_mem_0_ila_v6_2_15_ila_core has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/GND.v" Line 24. Module GND has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 27. Module FDRE_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.common
Compiling package xil_defaultlib.instruction_pkg
Compiling package xil_defaultlib.$unit_common_sv_3331152659
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.SRLC16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.CFGLUT5_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.ila_program_mem_0
Compiling module xil_defaultlib.program_memory
Compiling module xil_defaultlib.uart_decoder
Compiling module xil_defaultlib.fetch_stage
Compiling module xil_defaultlib.ila_registers
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Decompression
Compiling module xil_defaultlib.decode_stage
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.ila_data_mem
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.datamem_interface
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.branch_evaluation_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.uart_default
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
execute_script: Time (s): cpu = 00:01:37 ; elapsed = 00:00:31 . Memory (MB): peak = 8066.496 ; gain = 0.000 ; free physical = 4475 ; free virtual = 12208
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jonathan/Documents/Vivado_files/risc-v/risc-v.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {/home/jonathan/Documents/Vivado_files/risc-v/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/jonathan/Documents/Vivado_files/risc-v/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:45 ; elapsed = 00:00:37 . Memory (MB): peak = 8120.148 ; gain = 53.652 ; free physical = 4444 ; free virtual = 12176
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  3 13:53:48 2025...
