#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000093cda0 .scope module, "main" "main" 2 7;
 .timescale 0 0;
v0000000000c177d0_0 .net "A_O", 31 0, L_0000000000c665c0;  1 drivers
v0000000000c15cf0_0 .net "C", 0 0, v0000000000c16010_0;  1 drivers
v0000000000c17af0_0 .net "C_U_out", 6 0, L_0000000000c66f20;  1 drivers
RS_0000000000bb8748 .resolv tri, v0000000000c05100_0, v0000000000c080e0_0;
v0000000000c15a70_0 .net8 "DO", 31 0, RS_0000000000bb8748;  2 drivers
v0000000000c163d0_0 .net "Data_RAM_Out", 31 0, v0000000000c08e00_0;  1 drivers
v0000000000c15d90_0 .net "EX_ALU_OP", 3 0, v0000000000b60f70_0;  1 drivers
v0000000000c168d0_0 .net "EX_Bit11_0", 31 0, v0000000000b61470_0;  1 drivers
v0000000000c16a10_0 .net "EX_Bit15_12", 3 0, v0000000000b61650_0;  1 drivers
v0000000000c17410_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000ae0fb0;  1 drivers
v0000000000c17370_0 .net "EX_RF_Enable", 0 0, v0000000000b5fe90_0;  1 drivers
v0000000000c16ab0_0 .net "EX_Shift_imm", 0 0, v0000000000b60110_0;  1 drivers
v0000000000c174b0_0 .net "EX_addresing_modes", 7 0, v0000000000b607f0_0;  1 drivers
v0000000000c16f10_0 .net "EX_load_instr", 0 0, v0000000000b60390_0;  1 drivers
v0000000000c17c30_0 .net "EX_mem_read_write", 0 0, v0000000000b604d0_0;  1 drivers
v0000000000c17910_0 .net "EX_mem_size", 0 0, v0000000000b60890_0;  1 drivers
v0000000000c17050_0 .net "ID_B_instr", 0 0, L_0000000000c66160;  1 drivers
v0000000000c16970_0 .net "ID_Bit11_0", 11 0, v0000000000c042a0_0;  1 drivers
v0000000000c15930_0 .net "ID_Bit15_12", 3 0, v0000000000c04520_0;  1 drivers
v0000000000c16510_0 .net "ID_Bit19_16", 3 0, v0000000000c05060_0;  1 drivers
v0000000000c15e30_0 .net "ID_Bit23_0", 23 0, v0000000000c04160_0;  1 drivers
v0000000000c16650_0 .net "ID_Bit31_28", 3 0, v0000000000c047a0_0;  1 drivers
v0000000000c17690_0 .net "ID_Bit3_0", 3 0, v0000000000c04de0_0;  1 drivers
v0000000000c15bb0_0 .net "ID_CU", 6 0, L_0000000000ae0c30;  1 drivers
o0000000000bb81a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000c16290_0 .net "ID_addresing_modes", 7 0, o0000000000bb81a8;  0 drivers
v0000000000c16b50_0 .net "ID_mem_read_write", 0 0, L_0000000000c660c0;  1 drivers
o0000000000bb8208 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c16fb0_0 .net "ID_mem_size", 0 0, o0000000000bb8208;  0 drivers
o0000000000bb8778 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c179b0_0 .net "IF_ID_Load", 0 0, o0000000000bb8778;  0 drivers
v0000000000c170f0_0 .net "IF_ID_load", 0 0, v0000000000c08a40_0;  1 drivers
v0000000000c15c50_0 .net "MEM_A_O", 31 0, v0000000000b6ffc0_0;  1 drivers
v0000000000c17b90_0 .net "MEM_Bit15_12", 3 0, v0000000000b702e0_0;  1 drivers
v0000000000c166f0_0 .net "MEM_MUX3", 31 0, v0000000000b70420_0;  1 drivers
v0000000000c17cd0_0 .net "MEM_RF_Enable", 0 0, v0000000000b60cf0_0;  1 drivers
o0000000000bba848 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c15ed0_0 .net "MEM_load", 0 0, o0000000000bba848;  0 drivers
v0000000000c15f70_0 .net "MEM_load_instr", 0 0, v0000000000b611f0_0;  1 drivers
v0000000000c160b0_0 .net "MEM_mem_read_write", 0 0, v0000000000b615b0_0;  1 drivers
v0000000000c16470_0 .net "MEM_mem_size", 0 0, v0000000000b5fcb0_0;  1 drivers
v0000000000c16bf0_0 .net "MUX1_signal", 1 0, v0000000000c09580_0;  1 drivers
v0000000000c16150_0 .net "MUX2_signal", 1 0, v0000000000c08180_0;  1 drivers
v0000000000c17eb0_0 .net "MUX3_signal", 1 0, v0000000000c08f40_0;  1 drivers
v0000000000c161f0_0 .net "MUXControlUnit_signal", 0 0, v0000000000c085e0_0;  1 drivers
v0000000000c16330_0 .net "M_O", 31 0, L_0000000000ae0370;  1 drivers
o0000000000bba488 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000000000c17190_0 .net "NOP_S", 6 0, o0000000000bba488;  0 drivers
v0000000000c165b0_0 .net "Next_PC", 31 0, v0000000000c039e0_0;  1 drivers
v0000000000c17230_0 .net "PA", 31 0, v0000000000c14940_0;  1 drivers
v0000000000c16790_0 .net "PB", 31 0, v0000000000c12500_0;  1 drivers
v0000000000c16830_0 .net "PC4", 31 0, L_0000000000c67380;  1 drivers
v0000000000c19670_0 .net "PCI", 31 0, L_0000000000b6b140;  1 drivers
v0000000000c19710_0 .net "PCO", 31 0, L_0000000000ae0840;  1 drivers
v0000000000c18950_0 .net "PC_RF_ld", 0 0, v0000000000c09260_0;  1 drivers
v0000000000c18630_0 .net "PCin", 31 0, L_0000000000ae0f40;  1 drivers
v0000000000c18770_0 .net "PD", 31 0, v0000000000c11b00_0;  1 drivers
v0000000000c18bd0_0 .net "PW", 31 0, L_0000000000ae00d0;  1 drivers
o0000000000bbc2e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c184f0_0 .net "RFLd", 0 0, o0000000000bbc2e8;  0 drivers
v0000000000c18b30_0 .var "Reset", 0 0;
L_0000000000c1b858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000c181d0_0 .net "S", 0 0, L_0000000000c1b858;  1 drivers
o0000000000bbca68 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000c18810_0 .net "SD", 3 0, o0000000000bbca68;  0 drivers
v0000000000c19490_0 .net "SEx4_out", 31 0, L_0000000000ae04c0;  1 drivers
v0000000000c18090_0 .net "SSE_out", 31 0, v0000000000c16e70_0;  1 drivers
o0000000000bb9eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c183b0_0 .net "Size", 0 0, o0000000000bb9eb8;  0 drivers
v0000000000c190d0_0 .net "TA", 31 0, L_0000000000c67240;  1 drivers
v0000000000c18a90_0 .net "WB_A_O", 31 0, v0000000000c040c0_0;  1 drivers
v0000000000c18d10_0 .net "WB_Bit15_12", 3 0, v0000000000c03f80_0;  1 drivers
o0000000000bbc288 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000c18130_0 .net "WB_Bit15_12_out", 3 0, o0000000000bbc288;  0 drivers
v0000000000c18450_0 .net "WB_Data_RAM_Out", 31 0, v0000000000c04e80_0;  1 drivers
v0000000000c192b0_0 .net "WB_RF_Enable", 0 0, v0000000000c048e0_0;  1 drivers
v0000000000c189f0_0 .net "WB_load_instr", 0 0, v0000000000c05380_0;  1 drivers
v0000000000c18e50_0 .net "asserted", 0 0, L_0000000000c66660;  1 drivers
v0000000000c188b0_0 .net "cc_alu_1", 3 0, L_0000000000c18310;  1 drivers
v0000000000c18c70_0 .net "cc_alu_2", 3 0, L_0000000000c66e80;  1 drivers
v0000000000c18ef0_0 .net "cc_main_alu_out", 3 0, L_0000000000c66840;  1 drivers
v0000000000c18db0_0 .net "cc_out", 3 0, v0000000000c04200_0;  1 drivers
v0000000000c18270_0 .net "choose_ta_r_nop", 0 0, v0000000000b716e0_0;  1 drivers
v0000000000c18590_0 .var "clk", 0 0;
v0000000000c186d0_0 .net "mux_out_1", 31 0, L_0000000000ae07d0;  1 drivers
v0000000000c19530_0 .net "mux_out_1_A", 31 0, v0000000000c03ee0_0;  1 drivers
v0000000000c18f90_0 .net "mux_out_2", 31 0, L_0000000000ae05a0;  1 drivers
v0000000000c19210_0 .net "mux_out_2_B", 31 0, v0000000000c04b60_0;  1 drivers
v0000000000c19030_0 .net "mux_out_3", 31 0, L_0000000000ae0b50;  1 drivers
v0000000000c19170_0 .net "mux_out_3_C", 31 0, v0000000000c04020_0;  1 drivers
E_0000000000b8ebb0 .event edge, v0000000000b70240_0;
S_000000000093cf30 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 426, 2 802 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
v0000000000b70880_0 .net "asserted", 0 0, L_0000000000c66660;  alias, 1 drivers
v0000000000b70b00_0 .var/i "assrt", 31 0;
v0000000000b71a00_0 .var/i "c", 31 0;
v0000000000b707e0_0 .net "cc_in", 3 0, v0000000000c04200_0;  alias, 1 drivers
v0000000000b71960_0 .net "instr_condition", 3 0, v0000000000c047a0_0;  alias, 1 drivers
v0000000000b704c0_0 .var/i "n", 31 0;
v0000000000b70ba0_0 .var/i "v", 31 0;
v0000000000b70380_0 .var/i "z", 31 0;
E_0000000000b8f8f0/0 .event edge, v0000000000b707e0_0, v0000000000b71960_0, v0000000000b70380_0, v0000000000b71a00_0;
E_0000000000b8f8f0/1 .event edge, v0000000000b704c0_0, v0000000000b70ba0_0;
E_0000000000b8f8f0 .event/or E_0000000000b8f8f0/0, E_0000000000b8f8f0/1;
L_0000000000c66660 .part v0000000000b70b00_0, 0, 1;
S_000000000093d0c0 .scope module, "Condition_Handler" "Condition_Handler" 2 438, 2 958 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000b71640_0 .net "asserted", 0 0, L_0000000000c66660;  alias, 1 drivers
v0000000000b70060_0 .net "b_instr", 0 0, L_0000000000c66160;  alias, 1 drivers
v0000000000b716e0_0 .var "choose_ta_r_nop", 0 0;
E_0000000000b8f970 .event edge, v0000000000b70880_0, v0000000000b70060_0;
S_0000000000bad0a0 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 452, 2 1075 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_Enable";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
v0000000000b71aa0_0 .net "A_O", 31 0, L_0000000000c665c0;  alias, 1 drivers
v0000000000b71b40_0 .net "EX_Bit15_12", 3 0, v0000000000b61650_0;  alias, 1 drivers
v0000000000b71be0_0 .net "EX_RF_Enable", 0 0, v0000000000b5fe90_0;  alias, 1 drivers
v0000000000b70100_0 .net "EX_load_instr", 0 0, v0000000000b60390_0;  alias, 1 drivers
v0000000000b70240_0 .net "EX_mem_read_write", 0 0, v0000000000c18590_0;  1 drivers
v0000000000b71dc0_0 .net "EX_mem_size", 0 0, v0000000000b604d0_0;  alias, 1 drivers
v0000000000b6ffc0_0 .var "MEM_A_O", 31 0;
v0000000000b702e0_0 .var "MEM_Bit15_12", 3 0;
v0000000000b70420_0 .var "MEM_MUX3", 31 0;
v0000000000b60cf0_0 .var "MEM_RF_Enable", 0 0;
v0000000000b611f0_0 .var "MEM_load_instr", 0 0;
v0000000000b615b0_0 .var "MEM_mem_read_write", 0 0;
v0000000000b5fcb0_0 .var "MEM_mem_size", 0 0;
v0000000000b616f0_0 .net "cc_main_alu_out", 3 0, L_0000000000c66840;  alias, 1 drivers
v0000000000b61330_0 .net "clk", 0 0, v0000000000b60890_0;  alias, 1 drivers
v0000000000b5fd50_0 .net "mux_out_3_C", 31 0, v0000000000c04020_0;  alias, 1 drivers
E_0000000000b8f9b0 .event posedge, v0000000000b61330_0;
S_000000000093f690 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 344, 2 1033 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 7 "ID_CU";
    .port_info 17 /INPUT 12 "ID_Bit11_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "ID_mem_size";
    .port_info 20 /INPUT 1 "ID_mem_read_write";
    .port_info 21 /INPUT 1 "clk";
v0000000000b60f70_0 .var "EX_ALU_OP", 3 0;
v0000000000b61470_0 .var "EX_Bit11_0", 31 0;
v0000000000b61650_0 .var "EX_Bit15_12", 3 0;
v0000000000b5fe90_0 .var "EX_RF_instr", 0 0;
v0000000000b60110_0 .var "EX_Shift_imm", 0 0;
v0000000000b607f0_0 .var "EX_addresing_modes", 7 0;
v0000000000b60390_0 .var "EX_load_instr", 0 0;
v0000000000b604d0_0 .var "EX_mem_read_write", 0 0;
v0000000000b60890_0 .var "EX_mem_size", 0 0;
v0000000000b46f70_0 .net "ID_Bit11_0", 11 0, v0000000000c042a0_0;  alias, 1 drivers
v0000000000b45530_0 .net "ID_Bit15_12", 3 0, v0000000000c04520_0;  alias, 1 drivers
v0000000000993430_0 .net "ID_CU", 6 0, L_0000000000c66f20;  alias, 1 drivers
v0000000000993610_0 .net "ID_addresing_modes", 7 0, o0000000000bb81a8;  alias, 0 drivers
v0000000000c05240_0 .net "ID_mem_read_write", 0 0, L_0000000000c660c0;  alias, 1 drivers
v0000000000c03800_0 .net "ID_mem_size", 0 0, o0000000000bb8208;  alias, 0 drivers
v0000000000c04c00_0 .net "clk", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c04ca0_0 .net "mux_out_1", 31 0, L_0000000000ae07d0;  alias, 1 drivers
v0000000000c03ee0_0 .var "mux_out_1_A", 31 0;
v0000000000c04a20_0 .net "mux_out_2", 31 0, L_0000000000ae05a0;  alias, 1 drivers
v0000000000c04b60_0 .var "mux_out_2_B", 31 0;
v0000000000c052e0_0 .net "mux_out_3", 31 0, L_0000000000ae0b50;  alias, 1 drivers
v0000000000c04020_0 .var "mux_out_3_C", 31 0;
E_0000000000b8eeb0 .event posedge, v0000000000b70240_0;
S_000000000093f820 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 149, 2 971 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 12 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
v0000000000c04480_0 .net8 "DataOut", 31 0, RS_0000000000bb8748;  alias, 2 drivers
v0000000000c05560_0 .net "Hazard_Unit_Ld", 0 0, o0000000000bb8778;  alias, 0 drivers
v0000000000c042a0_0 .var "ID_Bit11_0", 11 0;
v0000000000c04520_0 .var "ID_Bit15_12", 3 0;
v0000000000c05060_0 .var "ID_Bit19_16", 3 0;
v0000000000c04160_0 .var "ID_Bit23_0", 23 0;
v0000000000c05100_0 .var "ID_Bit31_0", 31 0;
v0000000000c047a0_0 .var "ID_Bit31_28", 3 0;
v0000000000c04de0_0 .var "ID_Bit3_0", 3 0;
v0000000000c039e0_0 .var "ID_Next_PC", 31 0;
v0000000000c03d00_0 .net "PC4", 31 0, L_0000000000c67380;  alias, 1 drivers
v0000000000c04340_0 .net "Reset", 0 0, v0000000000c18b30_0;  1 drivers
v0000000000c043e0_0 .net "clk", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c045c0_0 .net "nop", 0 0, v0000000000b716e0_0;  alias, 1 drivers
S_00000000009372d0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 507, 2 1099 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
v0000000000c04660_0 .net "MEM_RF_Enable", 0 0, v0000000000b60cf0_0;  alias, 1 drivers
v0000000000c04d40_0 .net "MEM_load_instr", 0 0, v0000000000b611f0_0;  alias, 1 drivers
v0000000000c048e0_0 .var "WB_RF_Enable", 0 0;
v0000000000c05380_0 .var "WB_load_instr", 0 0;
v0000000000c04fc0_0 .net "alu_out", 31 0, v0000000000b6ffc0_0;  alias, 1 drivers
v0000000000c03b20_0 .net "bit15_12", 3 0, v0000000000b702e0_0;  alias, 1 drivers
v0000000000c04700_0 .net "clk", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c04840_0 .net "data_r_out", 31 0, v0000000000c08e00_0;  alias, 1 drivers
v0000000000c040c0_0 .var "wb_alu_out", 31 0;
v0000000000c03f80_0 .var "wb_bit15_12", 3 0;
v0000000000c04e80_0 .var "wb_data_r_out", 31 0;
S_0000000000937460 .scope module, "Status_register" "Status_register" 2 174, 2 760 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000c03a80_0 .net "S", 0 0, L_0000000000c1b858;  alias, 1 drivers
v0000000000c051a0_0 .net "cc_in", 3 0, L_0000000000c66840;  alias, 1 drivers
v0000000000c04200_0 .var "cc_out", 3 0;
v0000000000c04980_0 .net "clk", 0 0, v0000000000c18590_0;  alias, 1 drivers
S_00000000009375f0 .scope module, "alu_1" "alu" 2 130, 3 4 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c04ac0_0 .net "A", 31 0, L_0000000000ae0840;  alias, 1 drivers
v0000000000c04f20_0 .net "Alu_Out", 3 0, L_0000000000c18310;  alias, 1 drivers
L_0000000000c1b8a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000c05420_0 .net "B", 31 0, L_0000000000c1b8a0;  1 drivers
L_0000000000c1b930 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c054c0_0 .net "Cin", 0 0, L_0000000000c1b930;  1 drivers
L_0000000000c1b8e8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c05600_0 .net "OPS", 3 0, L_0000000000c1b8e8;  1 drivers
v0000000000c056a0_0 .var "OPS_result", 32 0;
v0000000000c03c60_0 .net "S", 31 0, L_0000000000c67380;  alias, 1 drivers
v0000000000c038a0_0 .net *"_ivl_11", 0 0, L_0000000000c195d0;  1 drivers
v0000000000c03940_0 .net *"_ivl_16", 0 0, L_0000000000c67060;  1 drivers
v0000000000c03bc0_0 .net *"_ivl_3", 0 0, L_0000000000c19350;  1 drivers
v0000000000c03da0_0 .net *"_ivl_7", 0 0, L_0000000000c193f0;  1 drivers
v0000000000c03e40_0 .var/i "ol", 31 0;
v0000000000c06ad0_0 .var/i "tc", 31 0;
v0000000000c058b0_0 .var/i "tn", 31 0;
v0000000000c05ef0_0 .var/i "tv", 31 0;
v0000000000c06670_0 .var/i "tz", 31 0;
E_0000000000b8ee70/0 .event edge, v0000000000c05600_0, v0000000000c04ac0_0, v0000000000c05420_0, v0000000000c054c0_0;
E_0000000000b8ee70/1 .event edge, v0000000000c056a0_0, v0000000000c03e40_0;
E_0000000000b8ee70 .event/or E_0000000000b8ee70/0, E_0000000000b8ee70/1;
L_0000000000c19350 .part v0000000000c058b0_0, 0, 1;
L_0000000000c193f0 .part v0000000000c06670_0, 0, 1;
L_0000000000c195d0 .part v0000000000c06ad0_0, 0, 1;
L_0000000000c18310 .concat8 [ 1 1 1 1], L_0000000000c67060, L_0000000000c195d0, L_0000000000c193f0, L_0000000000c19350;
L_0000000000c67060 .part v0000000000c05ef0_0, 0, 1;
L_0000000000c67380 .part v0000000000c056a0_0, 0, 32;
S_00000000009712d0 .scope module, "alu_2" "alu" 2 199, 3 4 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c060d0_0 .net "A", 31 0, L_0000000000ae04c0;  alias, 1 drivers
v0000000000c06170_0 .net "Alu_Out", 3 0, L_0000000000c66e80;  alias, 1 drivers
v0000000000c06a30_0 .net "B", 31 0, v0000000000c039e0_0;  alias, 1 drivers
L_0000000000c1b9c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c06030_0 .net "Cin", 0 0, L_0000000000c1b9c0;  1 drivers
L_0000000000c1b978 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c06850_0 .net "OPS", 3 0, L_0000000000c1b978;  1 drivers
v0000000000c071b0_0 .var "OPS_result", 32 0;
v0000000000c06b70_0 .net "S", 31 0, L_0000000000c67240;  alias, 1 drivers
v0000000000c07110_0 .net *"_ivl_11", 0 0, L_0000000000c67420;  1 drivers
v0000000000c06df0_0 .net *"_ivl_16", 0 0, L_0000000000c67740;  1 drivers
v0000000000c06cb0_0 .net *"_ivl_3", 0 0, L_0000000000c66a20;  1 drivers
v0000000000c06fd0_0 .net *"_ivl_7", 0 0, L_0000000000c66ac0;  1 drivers
v0000000000c06530_0 .var/i "ol", 31 0;
v0000000000c05950_0 .var/i "tc", 31 0;
v0000000000c06f30_0 .var/i "tn", 31 0;
v0000000000c06e90_0 .var/i "tv", 31 0;
v0000000000c074d0_0 .var/i "tz", 31 0;
E_0000000000b8eab0/0 .event edge, v0000000000c06850_0, v0000000000c060d0_0, v0000000000c039e0_0, v0000000000c06030_0;
E_0000000000b8eab0/1 .event edge, v0000000000c071b0_0, v0000000000c06530_0;
E_0000000000b8eab0 .event/or E_0000000000b8eab0/0, E_0000000000b8eab0/1;
L_0000000000c66a20 .part v0000000000c06f30_0, 0, 1;
L_0000000000c66ac0 .part v0000000000c074d0_0, 0, 1;
L_0000000000c67420 .part v0000000000c05950_0, 0, 1;
L_0000000000c66e80 .concat8 [ 1 1 1 1], L_0000000000c67740, L_0000000000c67420, L_0000000000c66ac0, L_0000000000c66a20;
L_0000000000c67740 .part v0000000000c06e90_0, 0, 1;
L_0000000000c67240 .part v0000000000c071b0_0, 0, 32;
S_0000000000971460 .scope module, "alu_main" "alu" 2 387, 3 4 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c062b0_0 .net "A", 31 0, v0000000000c03ee0_0;  alias, 1 drivers
v0000000000c06c10_0 .net "Alu_Out", 3 0, L_0000000000c66840;  alias, 1 drivers
v0000000000c068f0_0 .net "B", 31 0, L_0000000000ae0fb0;  alias, 1 drivers
v0000000000c06490_0 .net "Cin", 0 0, v0000000000c16010_0;  alias, 1 drivers
v0000000000c059f0_0 .net "OPS", 3 0, v0000000000b60f70_0;  alias, 1 drivers
v0000000000c06d50_0 .var "OPS_result", 32 0;
v0000000000c05f90_0 .net "S", 31 0, L_0000000000c665c0;  alias, 1 drivers
v0000000000c063f0_0 .net *"_ivl_11", 0 0, L_0000000000c66520;  1 drivers
v0000000000c05d10_0 .net *"_ivl_16", 0 0, L_0000000000c66480;  1 drivers
v0000000000c07070_0 .net *"_ivl_3", 0 0, L_0000000000c66340;  1 drivers
v0000000000c07250_0 .net *"_ivl_7", 0 0, L_0000000000c662a0;  1 drivers
v0000000000c06350_0 .var/i "ol", 31 0;
v0000000000c072f0_0 .var/i "tc", 31 0;
v0000000000c05810_0 .var/i "tn", 31 0;
v0000000000c07390_0 .var/i "tv", 31 0;
v0000000000c07430_0 .var/i "tz", 31 0;
E_0000000000b90070/0 .event edge, v0000000000b60f70_0, v0000000000c03ee0_0, v0000000000c068f0_0, v0000000000c06490_0;
E_0000000000b90070/1 .event edge, v0000000000c06d50_0, v0000000000c06350_0;
E_0000000000b90070 .event/or E_0000000000b90070/0, E_0000000000b90070/1;
L_0000000000c66340 .part v0000000000c05810_0, 0, 1;
L_0000000000c662a0 .part v0000000000c07430_0, 0, 1;
L_0000000000c66520 .part v0000000000c072f0_0, 0, 1;
L_0000000000c66840 .concat8 [ 1 1 1 1], L_0000000000c66480, L_0000000000c66520, L_0000000000c662a0, L_0000000000c66340;
L_0000000000c66480 .part v0000000000c07390_0, 0, 1;
L_0000000000c665c0 .part v0000000000c06d50_0, 0, 32;
S_00000000009715f0 .scope module, "control_unit" "control_unit" 2 302, 2 605 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 7 "C_U_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 32 "A";
v0000000000c065d0_0 .net8 "A", 31 0, RS_0000000000bb8748;  alias, 2 drivers
v0000000000c06210_0 .net "C_U_out", 6 0, L_0000000000c66f20;  alias, 1 drivers
v0000000000c06990_0 .net "ID_B_instr", 0 0, L_0000000000c66160;  alias, 1 drivers
v0000000000c05db0_0 .net "MemReadWrite", 0 0, L_0000000000c660c0;  alias, 1 drivers
v0000000000c06710_0 .net *"_ivl_11", 0 0, L_0000000000c66de0;  1 drivers
v0000000000c05b30_0 .net *"_ivl_18", 3 0, v0000000000c07610_0;  1 drivers
v0000000000c067b0_0 .net *"_ivl_3", 0 0, L_0000000000c676a0;  1 drivers
v0000000000c07570_0 .net *"_ivl_7", 0 0, L_0000000000c667a0;  1 drivers
v0000000000c07610_0 .var "alu_op", 3 0;
v0000000000c076b0_0 .var/i "b_bl", 31 0;
v0000000000c05a90_0 .var/i "b_instr", 31 0;
v0000000000c05bd0_0 .net "clk", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c05c70_0 .var/i "condAsserted", 31 0;
v0000000000c05e50_0 .var "instr", 2 0;
v0000000000c07e60_0 .var/i "l", 31 0;
v0000000000c08540_0 .var/i "l_instr", 31 0;
v0000000000c08ae0_0 .var/i "m_rw", 31 0;
v0000000000c08b80_0 .var/i "r_sr_off", 31 0;
v0000000000c094e0_0 .var/i "rf_instr", 31 0;
v0000000000c07d20_0 .var/i "s_imm", 31 0;
v0000000000c08220_0 .var/i "u", 31 0;
E_0000000000b8ec70/0 .event edge, v0000000000c04480_0, v0000000000c05e50_0, v0000000000c07e60_0, v0000000000c08220_0;
E_0000000000b8ec70/1 .event edge, v0000000000c08b80_0, v0000000000c076b0_0;
E_0000000000b8ec70 .event/or E_0000000000b8ec70/0, E_0000000000b8ec70/1;
L_0000000000c676a0 .part v0000000000c07d20_0, 0, 1;
L_0000000000c667a0 .part v0000000000c094e0_0, 0, 1;
L_0000000000c66de0 .part v0000000000c08540_0, 0, 1;
L_0000000000c66160 .part v0000000000c05a90_0, 0, 1;
L_0000000000c66f20 .concat8 [ 1 1 4 1], L_0000000000c667a0, L_0000000000c66de0, v0000000000c07610_0, L_0000000000c676a0;
L_0000000000c660c0 .part v0000000000c08ae0_0, 0, 1;
S_000000000098e4f0 .scope module, "data_ram" "data_ram256x8" 2 479, 2 1144 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000c07dc0_0 .net "Address", 31 0, v0000000000b6ffc0_0;  alias, 1 drivers
v0000000000c082c0_0 .net "DataIn", 31 0, v0000000000b70420_0;  alias, 1 drivers
v0000000000c08e00_0 .var "DataOut", 31 0;
v0000000000c08c20 .array "Mem", 255 0, 7 0;
v0000000000c08ea0_0 .net "ReadWrite", 0 0, v0000000000b615b0_0;  alias, 1 drivers
v0000000000c08860_0 .net "Size", 0 0, o0000000000bb9eb8;  alias, 0 drivers
E_0000000000b90370/0 .event edge, v0000000000c08860_0, v0000000000b70420_0, v0000000000b6ffc0_0, v0000000000b615b0_0;
E_0000000000b90370/1 .event edge, v0000000000c04840_0;
E_0000000000b90370 .event/or E_0000000000b90370/0, E_0000000000b90370/1;
S_000000000098e680 .scope module, "h_u" "hazard_unit" 2 550, 2 1288 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 4 "EX_Bit15_12";
    .port_info 11 /INPUT 4 "MEM_Bit15_12";
    .port_info 12 /INPUT 4 "WB_Bit15_12";
    .port_info 13 /INPUT 4 "ID_Bit3_0";
    .port_info 14 /INPUT 4 "ID_Bit19_16";
v0000000000c08400_0 .net "EX_Bit15_12", 3 0, v0000000000b61650_0;  alias, 1 drivers
v0000000000c09080_0 .net "EX_RF_Enable", 0 0, v0000000000b5fe90_0;  alias, 1 drivers
v0000000000c084a0_0 .net "EX_load_instr", 0 0, v0000000000b60390_0;  alias, 1 drivers
v0000000000c07f00_0 .net "ID_Bit19_16", 3 0, v0000000000c05060_0;  alias, 1 drivers
v0000000000c07fa0_0 .net "ID_Bit3_0", 3 0, v0000000000c04de0_0;  alias, 1 drivers
v0000000000c08a40_0 .var "IF_ID_load", 0 0;
v0000000000c08cc0_0 .net "MEM_Bit15_12", 3 0, v0000000000b702e0_0;  alias, 1 drivers
v0000000000c09620_0 .net "MEM_RF_Enable", 0 0, v0000000000b60cf0_0;  alias, 1 drivers
v0000000000c09580_0 .var "MUX1_signal", 1 0;
v0000000000c08180_0 .var "MUX2_signal", 1 0;
v0000000000c08f40_0 .var "MUX3_signal", 1 0;
v0000000000c085e0_0 .var "MUXControlUnit_signal", 0 0;
v0000000000c09260_0 .var "PC_RF_load", 0 0;
v0000000000c096c0_0 .net "WB_Bit15_12", 3 0, v0000000000c03f80_0;  alias, 1 drivers
v0000000000c07aa0_0 .net "WB_RF_Enable", 0 0, v0000000000c048e0_0;  alias, 1 drivers
E_0000000000b8fe30 .event edge, v0000000000b70100_0, v0000000000c05060_0, v0000000000b71b40_0, v0000000000c04de0_0;
S_000000000092fd10 .scope module, "inst_ram" "inst_ram256x8" 2 119, 2 1119 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 1 "Reset";
v0000000000c08900_0 .net "Address", 31 0, L_0000000000ae0840;  alias, 1 drivers
v0000000000c080e0_0 .var "DataOut", 31 0;
v0000000000c09120 .array "Mem", 255 0, 7 0;
v0000000000c08040_0 .net "Reset", 0 0, v0000000000c18b30_0;  alias, 1 drivers
E_0000000000b90630 .event edge, v0000000000c04340_0, v0000000000c04ac0_0, v0000000000c04480_0;
S_000000000092fea0 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 317, 2 1209 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 7 "NOP_S";
    .port_info 2 /INPUT 1 "HF_U";
    .port_info 3 /OUTPUT 7 "MUX_Out";
L_0000000000ae0c30 .functor BUFZ 7, v0000000000c07c80_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000000000c091c0_0 .net "C_U", 6 0, L_0000000000c66f20;  alias, 1 drivers
v0000000000c08720_0 .net "HF_U", 0 0, v0000000000c085e0_0;  alias, 1 drivers
v0000000000c08d60_0 .net "MUX_Out", 6 0, L_0000000000ae0c30;  alias, 1 drivers
v0000000000c07960_0 .net "NOP_S", 6 0, o0000000000bba488;  alias, 0 drivers
v0000000000c07c80_0 .var "salida", 6 0;
E_0000000000b900b0 .event edge, v0000000000c085e0_0, v0000000000993430_0;
S_0000000000930030 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 108, 2 1235 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b6b140 .functor BUFZ 32, v0000000000c07820_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c08fe0_0 .net "A", 31 0, L_0000000000c67380;  alias, 1 drivers
v0000000000c089a0_0 .net "B", 31 0, L_0000000000c67240;  alias, 1 drivers
v0000000000c09300_0 .net "MUX_Out", 31 0, L_0000000000b6b140;  alias, 1 drivers
v0000000000c07820_0 .var "salida", 31 0;
v0000000000c078c0_0 .net "sig", 0 0, v0000000000b716e0_0;  alias, 1 drivers
E_0000000000b907b0 .event edge, v0000000000b716e0_0, v0000000000c03d00_0, v0000000000c06b70_0;
S_0000000000bb4b30 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 414, 2 1235 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000ae0fb0 .functor BUFZ 32, v0000000000c08680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c08360_0 .net "A", 31 0, v0000000000c04b60_0;  alias, 1 drivers
v0000000000c087c0_0 .net "B", 31 0, v0000000000c16e70_0;  alias, 1 drivers
v0000000000c093a0_0 .net "MUX_Out", 31 0, L_0000000000ae0fb0;  alias, 1 drivers
v0000000000c08680_0 .var "salida", 31 0;
v0000000000c09440_0 .net "sig", 0 0, v0000000000b60110_0;  alias, 1 drivers
E_0000000000b8fd70 .event edge, v0000000000b60110_0, v0000000000c04b60_0, v0000000000c087c0_0;
S_0000000000bb49a0 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 493, 2 1235 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000ae0370 .functor BUFZ 32, v0000000000c0c740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c07a00_0 .net "A", 31 0, v0000000000c08e00_0;  alias, 1 drivers
v0000000000c07b40_0 .net "B", 31 0, v0000000000b6ffc0_0;  alias, 1 drivers
v0000000000c07be0_0 .net "MUX_Out", 31 0, L_0000000000ae0370;  alias, 1 drivers
v0000000000c0c740_0 .var "salida", 31 0;
v0000000000c0bc00_0 .net "sig", 0 0, o0000000000bba848;  alias, 0 drivers
E_0000000000b907f0 .event edge, v0000000000c0bc00_0, v0000000000c04840_0, v0000000000b6ffc0_0;
S_0000000000bb5300 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 530, 2 1235 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000ae00d0 .functor BUFZ 32, v0000000000c0ba20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c0d500_0 .net "A", 31 0, v0000000000c04e80_0;  alias, 1 drivers
v0000000000c0c9c0_0 .net "B", 31 0, v0000000000c040c0_0;  alias, 1 drivers
v0000000000c0c880_0 .net "MUX_Out", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c0ba20_0 .var "salida", 31 0;
v0000000000c0ce20_0 .net "sig", 0 0, v0000000000c05380_0;  alias, 1 drivers
E_0000000000b90970 .event edge, v0000000000c05380_0, v0000000000c04e80_0, v0000000000c040c0_0;
S_0000000000bb4e50 .scope module, "mux_2x1_stages_5" "mux_2x1_Stages" 2 212, 2 1235 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000ae0f40 .functor BUFZ 32, v0000000000c0d000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c0c920_0 .net "A", 31 0, L_0000000000c67380;  alias, 1 drivers
v0000000000c0c420_0 .net "B", 31 0, L_0000000000c67240;  alias, 1 drivers
v0000000000c0b8e0_0 .net "MUX_Out", 31 0, L_0000000000ae0f40;  alias, 1 drivers
v0000000000c0d000_0 .var "salida", 31 0;
v0000000000c0c4c0_0 .net "sig", 0 0, v0000000000b716e0_0;  alias, 1 drivers
S_0000000000bb5490 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 254, 2 1184 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000ae07d0 .functor BUFZ 32, v0000000000c0cce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c0c2e0_0 .net "A_O", 31 0, L_0000000000c665c0;  alias, 1 drivers
v0000000000c0c560_0 .net "HF_U", 1 0, v0000000000c09580_0;  alias, 1 drivers
v0000000000c0d0a0_0 .net "MUX_Out", 31 0, L_0000000000ae07d0;  alias, 1 drivers
v0000000000c0cb00_0 .net "M_O", 31 0, L_0000000000ae0370;  alias, 1 drivers
v0000000000c0d140_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c0d1e0_0 .net "X", 31 0, v0000000000c14940_0;  alias, 1 drivers
v0000000000c0cce0_0 .var "salida", 31 0;
E_0000000000b8fcf0/0 .event edge, v0000000000c09580_0, v0000000000c0d1e0_0, v0000000000b71aa0_0, v0000000000c07be0_0;
E_0000000000b8fcf0/1 .event edge, v0000000000c0c880_0;
E_0000000000b8fcf0 .event/or E_0000000000b8fcf0/0, E_0000000000b8fcf0/1;
S_0000000000bb4680 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 269, 2 1184 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000ae05a0 .functor BUFZ 32, v0000000000c0cc40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c0cec0_0 .net "A_O", 31 0, L_0000000000c665c0;  alias, 1 drivers
v0000000000c0b980_0 .net "HF_U", 1 0, v0000000000c08180_0;  alias, 1 drivers
v0000000000c0c1a0_0 .net "MUX_Out", 31 0, L_0000000000ae05a0;  alias, 1 drivers
v0000000000c0ca60_0 .net "M_O", 31 0, L_0000000000ae0370;  alias, 1 drivers
v0000000000c0c380_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c0bac0_0 .net "X", 31 0, v0000000000c12500_0;  alias, 1 drivers
v0000000000c0cc40_0 .var "salida", 31 0;
E_0000000000b90030/0 .event edge, v0000000000c08180_0, v0000000000c0bac0_0, v0000000000b71aa0_0, v0000000000c07be0_0;
E_0000000000b90030/1 .event edge, v0000000000c0c880_0;
E_0000000000b90030 .event/or E_0000000000b90030/0, E_0000000000b90030/1;
S_0000000000bb4810 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 283, 2 1184 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000ae0b50 .functor BUFZ 32, v0000000000c0d320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c0bfc0_0 .net "A_O", 31 0, L_0000000000c665c0;  alias, 1 drivers
v0000000000c0c060_0 .net "HF_U", 1 0, v0000000000c08f40_0;  alias, 1 drivers
v0000000000c0c100_0 .net "MUX_Out", 31 0, L_0000000000ae0b50;  alias, 1 drivers
v0000000000c0bca0_0 .net "M_O", 31 0, L_0000000000ae0370;  alias, 1 drivers
v0000000000c0c240_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c0c600_0 .net "X", 31 0, v0000000000c11b00_0;  alias, 1 drivers
v0000000000c0d320_0 .var "salida", 31 0;
E_0000000000b904b0/0 .event edge, v0000000000c08f40_0, v0000000000c0c600_0, v0000000000b71aa0_0, v0000000000c07be0_0;
E_0000000000b904b0/1 .event edge, v0000000000c0c880_0;
E_0000000000b904b0 .event/or E_0000000000b904b0/0, E_0000000000b904b0/1;
S_0000000000bb4cc0 .scope module, "register_file_1" "register_file" 2 231, 4 9 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "PCLd";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RST";
L_0000000000ae0840 .functor BUFZ 32, v0000000000c0fd60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c12e60_0 .net "C", 3 0, o0000000000bbc288;  alias, 0 drivers
v0000000000c12be0_0 .net "CLK", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c120a0_0 .net "E", 15 0, v0000000000c141c0_0;  1 drivers
v0000000000c11ba0_0 .net "MO", 31 0, v0000000000c153e0_0;  1 drivers
v0000000000c123c0_0 .net "PA", 31 0, v0000000000c14940_0;  alias, 1 drivers
v0000000000c11880_0 .net "PB", 31 0, v0000000000c12500_0;  alias, 1 drivers
v0000000000c13540_0 .net "PCLd", 0 0, v0000000000c09260_0;  alias, 1 drivers
v0000000000c13d60_0 .net "PCin", 31 0, L_0000000000b6b140;  alias, 1 drivers
v0000000000c13fe0_0 .net "PCout", 31 0, L_0000000000ae0840;  alias, 1 drivers
v0000000000c12780_0 .net "PD", 31 0, v0000000000c11b00_0;  alias, 1 drivers
v0000000000c126e0_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c13400_0 .net "Q0", 31 0, v0000000000c0c6a0_0;  1 drivers
v0000000000c13b80_0 .net "Q1", 31 0, v0000000000c0d3c0_0;  1 drivers
v0000000000c125a0_0 .net "Q10", 31 0, v0000000000c0bf20_0;  1 drivers
v0000000000c134a0_0 .net "Q11", 31 0, v0000000000c0d640_0;  1 drivers
v0000000000c11c40_0 .net "Q12", 31 0, v0000000000c11200_0;  1 drivers
v0000000000c11ce0_0 .net "Q13", 31 0, v0000000000c11700_0;  1 drivers
v0000000000c12f00_0 .net "Q14", 31 0, v0000000000c0f900_0;  1 drivers
v0000000000c12820_0 .net "Q15", 31 0, v0000000000c0fd60_0;  1 drivers
v0000000000c12140_0 .net "Q2", 31 0, v0000000000c10e40_0;  1 drivers
v0000000000c12a00_0 .net "Q3", 31 0, v0000000000c0f9a0_0;  1 drivers
v0000000000c12aa0_0 .net "Q4", 31 0, v0000000000c10620_0;  1 drivers
v0000000000c13ae0_0 .net "Q5", 31 0, v0000000000c10f80_0;  1 drivers
v0000000000c11d80_0 .net "Q6", 31 0, v0000000000c11160_0;  1 drivers
v0000000000c11ec0_0 .net "Q7", 31 0, v0000000000c110c0_0;  1 drivers
v0000000000c12b40_0 .net "Q8", 31 0, v0000000000c0ff40_0;  1 drivers
v0000000000c12c80_0 .net "Q9", 31 0, v0000000000c106c0_0;  1 drivers
v0000000000c12fa0_0 .net "RFLd", 0 0, o0000000000bbc2e8;  alias, 0 drivers
v0000000000c11f60_0 .net "RST", 0 0, v0000000000c18b30_0;  alias, 1 drivers
v0000000000c12000_0 .net "SA", 3 0, v0000000000c05060_0;  alias, 1 drivers
v0000000000c135e0_0 .net "SB", 3 0, v0000000000c04de0_0;  alias, 1 drivers
v0000000000c13680_0 .net "SD", 3 0, o0000000000bbca68;  alias, 0 drivers
L_0000000000c668e0 .part v0000000000c141c0_0, 0, 1;
L_0000000000c672e0 .part v0000000000c141c0_0, 1, 1;
L_0000000000c66b60 .part v0000000000c141c0_0, 2, 1;
L_0000000000c66700 .part v0000000000c141c0_0, 3, 1;
L_0000000000c66200 .part v0000000000c141c0_0, 4, 1;
L_0000000000c663e0 .part v0000000000c141c0_0, 5, 1;
L_0000000000c66980 .part v0000000000c141c0_0, 6, 1;
L_0000000000c66c00 .part v0000000000c141c0_0, 7, 1;
L_0000000000c671a0 .part v0000000000c141c0_0, 8, 1;
L_0000000000c66fc0 .part v0000000000c141c0_0, 9, 1;
L_0000000000c67100 .part v0000000000c141c0_0, 10, 1;
L_0000000000c66ca0 .part v0000000000c141c0_0, 11, 1;
L_0000000000c674c0 .part v0000000000c141c0_0, 12, 1;
L_0000000000c67560 .part v0000000000c141c0_0, 13, 1;
L_0000000000c67600 .part v0000000000c141c0_0, 14, 1;
L_0000000000c66d40 .part v0000000000c141c0_0, 15, 1;
S_0000000000bb4fe0 .scope module, "R0" "register" 4 36, 4 139 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c0bd40_0 .net "CLK", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c0cba0_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c0c6a0_0 .var "Q", 31 0;
v0000000000c0c7e0_0 .net "RFLd", 0 0, L_0000000000c668e0;  1 drivers
S_0000000000bb5170 .scope module, "R1" "register" 4 37, 4 139 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c0d280_0 .net "CLK", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c0bb60_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c0d3c0_0 .var "Q", 31 0;
v0000000000c0bde0_0 .net "RFLd", 0 0, L_0000000000c672e0;  1 drivers
S_0000000000c0f150 .scope module, "R10" "register" 4 46, 4 139 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c0cd80_0 .net "CLK", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c0be80_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c0bf20_0 .var "Q", 31 0;
v0000000000c0cf60_0 .net "RFLd", 0 0, L_0000000000c67100;  1 drivers
S_0000000000c0f600 .scope module, "R11" "register" 4 47, 4 139 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c0d460_0 .net "CLK", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c0d5a0_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c0d640_0 .var "Q", 31 0;
v0000000000c0b840_0 .net "RFLd", 0 0, L_0000000000c66ca0;  1 drivers
S_0000000000c0de90 .scope module, "R12" "register" 4 48, 4 139 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c0d6e0_0 .net "CLK", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c10580_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c11200_0 .var "Q", 31 0;
v0000000000c10b20_0 .net "RFLd", 0 0, L_0000000000c674c0;  1 drivers
S_0000000000c0e340 .scope module, "R13" "register" 4 49, 4 139 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c11520_0 .net "CLK", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c10d00_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c11700_0 .var "Q", 31 0;
v0000000000c0fcc0_0 .net "RFLd", 0 0, L_0000000000c67560;  1 drivers
S_0000000000c0efc0 .scope module, "R14" "register" 4 50, 4 139 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c10760_0 .net "CLK", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c112a0_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c0f900_0 .var "Q", 31 0;
v0000000000c10c60_0 .net "RFLd", 0 0, L_0000000000c67600;  1 drivers
S_0000000000c0e4d0 .scope module, "R15" "PCregister" 4 51, 4 154 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /INPUT 1 "RFLd";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
v0000000000c10800_0 .net "CLK", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c11340_0 .net "PCin", 31 0, L_0000000000b6b140;  alias, 1 drivers
v0000000000c10da0_0 .net "PW", 31 0, v0000000000c153e0_0;  alias, 1 drivers
v0000000000c0fd60_0 .var "Q", 31 0;
v0000000000c10300_0 .net "RFLd", 0 0, L_0000000000c66d40;  1 drivers
v0000000000c10080_0 .net "RST", 0 0, v0000000000c18b30_0;  alias, 1 drivers
E_0000000000b90730 .event posedge, v0000000000c04340_0;
S_0000000000c0eb10 .scope module, "R2" "register" 4 38, 4 139 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c113e0_0 .net "CLK", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c11480_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c10e40_0 .var "Q", 31 0;
v0000000000c10bc0_0 .net "RFLd", 0 0, L_0000000000c66b60;  1 drivers
S_0000000000c0db70 .scope module, "R3" "register" 4 39, 4 139 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c108a0_0 .net "CLK", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c10ee0_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c0f9a0_0 .var "Q", 31 0;
v0000000000c101c0_0 .net "RFLd", 0 0, L_0000000000c66700;  1 drivers
S_0000000000c0e660 .scope module, "R4" "register" 4 40, 4 139 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c0fa40_0 .net "CLK", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c0fc20_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c10620_0 .var "Q", 31 0;
v0000000000c115c0_0 .net "RFLd", 0 0, L_0000000000c66200;  1 drivers
S_0000000000c0f2e0 .scope module, "R5" "register" 4 41, 4 139 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c0ffe0_0 .net "CLK", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c0f860_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c10f80_0 .var "Q", 31 0;
v0000000000c109e0_0 .net "RFLd", 0 0, L_0000000000c663e0;  1 drivers
S_0000000000c0e7f0 .scope module, "R6" "register" 4 42, 4 139 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c11660_0 .net "CLK", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c0fae0_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c11160_0 .var "Q", 31 0;
v0000000000c103a0_0 .net "RFLd", 0 0, L_0000000000c66980;  1 drivers
S_0000000000c0f470 .scope module, "R7" "register" 4 43, 4 139 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c11020_0 .net "CLK", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c0fb80_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c110c0_0 .var "Q", 31 0;
v0000000000c0fe00_0 .net "RFLd", 0 0, L_0000000000c66c00;  1 drivers
S_0000000000c0e1b0 .scope module, "R8" "register" 4 44, 4 139 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c0fea0_0 .net "CLK", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c10260_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c0ff40_0 .var "Q", 31 0;
v0000000000c10440_0 .net "RFLd", 0 0, L_0000000000c671a0;  1 drivers
S_0000000000c0e980 .scope module, "R9" "register" 4 45, 4 139 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c10120_0 .net "CLK", 0 0, v0000000000c18590_0;  alias, 1 drivers
v0000000000c104e0_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
v0000000000c106c0_0 .var "Q", 31 0;
v0000000000c10a80_0 .net "RFLd", 0 0, L_0000000000c66fc0;  1 drivers
S_0000000000c0eca0 .scope module, "bc" "binary_decoder" 4 22, 4 56 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000c10940_0 .net "C", 3 0, o0000000000bbc288;  alias, 0 drivers
v0000000000c141c0_0 .var "E", 15 0;
v0000000000c15660_0 .net "Ld", 0 0, o0000000000bbc2e8;  alias, 0 drivers
E_0000000000b909b0 .event edge, v0000000000c15660_0, v0000000000c10940_0;
S_0000000000c0ee30 .scope module, "muxA" "multiplexer" 4 25, 4 88 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c15160_0 .net "I0", 31 0, v0000000000c0c6a0_0;  alias, 1 drivers
v0000000000c14120_0 .net "I1", 31 0, v0000000000c0d3c0_0;  alias, 1 drivers
v0000000000c14620_0 .net "I10", 31 0, v0000000000c0bf20_0;  alias, 1 drivers
v0000000000c14760_0 .net "I11", 31 0, v0000000000c0d640_0;  alias, 1 drivers
v0000000000c14800_0 .net "I12", 31 0, v0000000000c11200_0;  alias, 1 drivers
v0000000000c14260_0 .net "I13", 31 0, v0000000000c11700_0;  alias, 1 drivers
v0000000000c14f80_0 .net "I14", 31 0, v0000000000c0f900_0;  alias, 1 drivers
v0000000000c15700_0 .net "I15", 31 0, v0000000000c0fd60_0;  alias, 1 drivers
v0000000000c14da0_0 .net "I2", 31 0, v0000000000c10e40_0;  alias, 1 drivers
v0000000000c14c60_0 .net "I3", 31 0, v0000000000c0f9a0_0;  alias, 1 drivers
v0000000000c14300_0 .net "I4", 31 0, v0000000000c10620_0;  alias, 1 drivers
v0000000000c15020_0 .net "I5", 31 0, v0000000000c10f80_0;  alias, 1 drivers
v0000000000c148a0_0 .net "I6", 31 0, v0000000000c11160_0;  alias, 1 drivers
v0000000000c150c0_0 .net "I7", 31 0, v0000000000c110c0_0;  alias, 1 drivers
v0000000000c14d00_0 .net "I8", 31 0, v0000000000c0ff40_0;  alias, 1 drivers
v0000000000c14b20_0 .net "I9", 31 0, v0000000000c106c0_0;  alias, 1 drivers
v0000000000c14940_0 .var "P", 31 0;
v0000000000c15200_0 .net "S", 3 0, v0000000000c05060_0;  alias, 1 drivers
E_0000000000b90130/0 .event edge, v0000000000c0fd60_0, v0000000000c0f900_0, v0000000000c11700_0, v0000000000c11200_0;
E_0000000000b90130/1 .event edge, v0000000000c0d640_0, v0000000000c0bf20_0, v0000000000c106c0_0, v0000000000c0ff40_0;
E_0000000000b90130/2 .event edge, v0000000000c110c0_0, v0000000000c11160_0, v0000000000c10f80_0, v0000000000c10620_0;
E_0000000000b90130/3 .event edge, v0000000000c0f9a0_0, v0000000000c10e40_0, v0000000000c0d3c0_0, v0000000000c0c6a0_0;
E_0000000000b90130/4 .event edge, v0000000000c05060_0;
E_0000000000b90130 .event/or E_0000000000b90130/0, E_0000000000b90130/1, E_0000000000b90130/2, E_0000000000b90130/3, E_0000000000b90130/4;
S_0000000000c0d850 .scope module, "muxB" "multiplexer" 4 26, 4 88 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c144e0_0 .net "I0", 31 0, v0000000000c0c6a0_0;  alias, 1 drivers
v0000000000c14e40_0 .net "I1", 31 0, v0000000000c0d3c0_0;  alias, 1 drivers
v0000000000c14ee0_0 .net "I10", 31 0, v0000000000c0bf20_0;  alias, 1 drivers
v0000000000c152a0_0 .net "I11", 31 0, v0000000000c0d640_0;  alias, 1 drivers
v0000000000c15340_0 .net "I12", 31 0, v0000000000c11200_0;  alias, 1 drivers
v0000000000c15480_0 .net "I13", 31 0, v0000000000c11700_0;  alias, 1 drivers
v0000000000c15520_0 .net "I14", 31 0, v0000000000c0f900_0;  alias, 1 drivers
v0000000000c14080_0 .net "I15", 31 0, v0000000000c0fd60_0;  alias, 1 drivers
v0000000000c146c0_0 .net "I2", 31 0, v0000000000c10e40_0;  alias, 1 drivers
v0000000000c155c0_0 .net "I3", 31 0, v0000000000c0f9a0_0;  alias, 1 drivers
v0000000000c14440_0 .net "I4", 31 0, v0000000000c10620_0;  alias, 1 drivers
v0000000000c14580_0 .net "I5", 31 0, v0000000000c10f80_0;  alias, 1 drivers
v0000000000c149e0_0 .net "I6", 31 0, v0000000000c11160_0;  alias, 1 drivers
v0000000000c14a80_0 .net "I7", 31 0, v0000000000c110c0_0;  alias, 1 drivers
v0000000000c14bc0_0 .net "I8", 31 0, v0000000000c0ff40_0;  alias, 1 drivers
v0000000000c12460_0 .net "I9", 31 0, v0000000000c106c0_0;  alias, 1 drivers
v0000000000c12500_0 .var "P", 31 0;
v0000000000c119c0_0 .net "S", 3 0, v0000000000c04de0_0;  alias, 1 drivers
E_0000000000b8fdb0/0 .event edge, v0000000000c0fd60_0, v0000000000c0f900_0, v0000000000c11700_0, v0000000000c11200_0;
E_0000000000b8fdb0/1 .event edge, v0000000000c0d640_0, v0000000000c0bf20_0, v0000000000c106c0_0, v0000000000c0ff40_0;
E_0000000000b8fdb0/2 .event edge, v0000000000c110c0_0, v0000000000c11160_0, v0000000000c10f80_0, v0000000000c10620_0;
E_0000000000b8fdb0/3 .event edge, v0000000000c0f9a0_0, v0000000000c10e40_0, v0000000000c0d3c0_0, v0000000000c0c6a0_0;
E_0000000000b8fdb0/4 .event edge, v0000000000c04de0_0;
E_0000000000b8fdb0 .event/or E_0000000000b8fdb0/0, E_0000000000b8fdb0/1, E_0000000000b8fdb0/2, E_0000000000b8fdb0/3, E_0000000000b8fdb0/4;
S_0000000000c0d9e0 .scope module, "muxD" "multiplexer" 4 27, 4 88 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c11a60_0 .net "I0", 31 0, v0000000000c0c6a0_0;  alias, 1 drivers
v0000000000c11e20_0 .net "I1", 31 0, v0000000000c0d3c0_0;  alias, 1 drivers
v0000000000c12640_0 .net "I10", 31 0, v0000000000c0bf20_0;  alias, 1 drivers
v0000000000c12320_0 .net "I11", 31 0, v0000000000c0d640_0;  alias, 1 drivers
v0000000000c12dc0_0 .net "I12", 31 0, v0000000000c11200_0;  alias, 1 drivers
v0000000000c137c0_0 .net "I13", 31 0, v0000000000c11700_0;  alias, 1 drivers
v0000000000c13360_0 .net "I14", 31 0, v0000000000c0f900_0;  alias, 1 drivers
v0000000000c130e0_0 .net "I15", 31 0, v0000000000c0fd60_0;  alias, 1 drivers
v0000000000c12280_0 .net "I2", 31 0, v0000000000c10e40_0;  alias, 1 drivers
v0000000000c13c20_0 .net "I3", 31 0, v0000000000c0f9a0_0;  alias, 1 drivers
v0000000000c13900_0 .net "I4", 31 0, v0000000000c10620_0;  alias, 1 drivers
v0000000000c13040_0 .net "I5", 31 0, v0000000000c10f80_0;  alias, 1 drivers
v0000000000c128c0_0 .net "I6", 31 0, v0000000000c11160_0;  alias, 1 drivers
v0000000000c13720_0 .net "I7", 31 0, v0000000000c110c0_0;  alias, 1 drivers
v0000000000c11920_0 .net "I8", 31 0, v0000000000c0ff40_0;  alias, 1 drivers
v0000000000c12d20_0 .net "I9", 31 0, v0000000000c106c0_0;  alias, 1 drivers
v0000000000c11b00_0 .var "P", 31 0;
v0000000000c13180_0 .net "S", 3 0, o0000000000bbca68;  alias, 0 drivers
E_0000000000b8ff70/0 .event edge, v0000000000c0fd60_0, v0000000000c0f900_0, v0000000000c11700_0, v0000000000c11200_0;
E_0000000000b8ff70/1 .event edge, v0000000000c0d640_0, v0000000000c0bf20_0, v0000000000c106c0_0, v0000000000c0ff40_0;
E_0000000000b8ff70/2 .event edge, v0000000000c110c0_0, v0000000000c11160_0, v0000000000c10f80_0, v0000000000c10620_0;
E_0000000000b8ff70/3 .event edge, v0000000000c0f9a0_0, v0000000000c10e40_0, v0000000000c0d3c0_0, v0000000000c0c6a0_0;
E_0000000000b8ff70/4 .event edge, v0000000000c13180_0;
E_0000000000b8ff70 .event/or E_0000000000b8ff70/0, E_0000000000b8ff70/1, E_0000000000b8ff70/2, E_0000000000b8ff70/3, E_0000000000b8ff70/4;
S_0000000000c0dd00 .scope module, "r15mux" "twoToOneMultiplexer" 4 32, 4 119 0, S_0000000000bb4cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PCLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000c153e0_0 .var "MO", 31 0;
v0000000000c12960_0 .net "PC", 31 0, L_0000000000b6b140;  alias, 1 drivers
v0000000000c13220_0 .net "PCLd", 0 0, v0000000000c09260_0;  alias, 1 drivers
v0000000000c13f40_0 .net "PW", 31 0, L_0000000000ae00d0;  alias, 1 drivers
E_0000000000b90170 .event edge, v0000000000c09260_0, v0000000000c09300_0, v0000000000c0c880_0;
S_0000000000c0e020 .scope module, "se" "SExtender" 2 188, 2 1255 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000ae04c0 .functor BUFZ 32, v0000000000c13e00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c13860_0 .var/i "i", 31 0;
v0000000000c139a0_0 .net "in", 23 0, v0000000000c04160_0;  alias, 1 drivers
v0000000000c13a40_0 .var "in1", 31 0;
v0000000000c13cc0_0 .net/s "out1", 31 0, L_0000000000ae04c0;  alias, 1 drivers
v0000000000c13e00_0 .var/s "result", 31 0;
v0000000000c121e0_0 .var/s "shift_result", 31 0;
v0000000000c16d30_0 .var/s "temp_reg", 31 0;
v0000000000c15b10_0 .var/s "twoscomp", 31 0;
E_0000000000b8fe70/0 .event edge, v0000000000c04160_0, v0000000000c13a40_0, v0000000000c15b10_0, v0000000000c16d30_0;
E_0000000000b8fe70/1 .event edge, v0000000000c121e0_0;
E_0000000000b8fe70 .event/or E_0000000000b8fe70/0, E_0000000000b8fe70/1;
S_0000000000c1a060 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 401, 5 1 0, S_000000000093cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000c16dd0_0 .net "A", 31 0, v0000000000c04b60_0;  alias, 1 drivers
v0000000000c17a50_0 .net "B", 31 0, v0000000000b61470_0;  alias, 1 drivers
v0000000000c16010_0 .var "C", 0 0;
v0000000000c17730_0 .var "by_imm_shift", 1 0;
v0000000000c17550_0 .var/i "i", 31 0;
v0000000000c17ff0_0 .var/i "num_of_rot", 31 0;
v0000000000c16c90_0 .var "relleno", 0 0;
v0000000000c159d0_0 .var "rm", 31 0;
v0000000000c17870_0 .var "rm1", 31 0;
v0000000000c175f0_0 .var "shift", 1 0;
v0000000000c16e70_0 .var "shift_result", 31 0;
v0000000000c17f50_0 .var "shifter_op", 2 0;
v0000000000c17d70_0 .var "tc", 0 0;
v0000000000c172d0_0 .var "temp_reg", 31 0;
v0000000000c15890_0 .var "temp_reg1", 31 0;
v0000000000c17e10_0 .var "temp_reg2", 31 0;
E_0000000000b8fef0/0 .event edge, v0000000000b61470_0, v0000000000c17f50_0, v0000000000c04b60_0, v0000000000c06490_0;
E_0000000000b8fef0/1 .event edge, v0000000000c17730_0, v0000000000c17ff0_0, v0000000000c172d0_0, v0000000000c17d70_0;
E_0000000000b8fef0/2 .event edge, v0000000000c16c90_0, v0000000000c175f0_0, v0000000000c15890_0, v0000000000c159d0_0;
E_0000000000b8fef0/3 .event edge, v0000000000c17e10_0, v0000000000c17870_0;
E_0000000000b8fef0 .event/or E_0000000000b8fef0/0, E_0000000000b8fef0/1, E_0000000000b8fef0/2, E_0000000000b8fef0/3;
    .scope S_0000000000930030;
T_0 ;
    %wait E_0000000000b907b0;
    %load/vec4 v0000000000c078c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0000000000c08fe0_0;
    %store/vec4 v0000000000c07820_0, 0, 32;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0000000000c089a0_0;
    %store/vec4 v0000000000c07820_0, 0, 32;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000092fd10;
T_1 ;
    %wait E_0000000000b90630;
    %load/vec4 v0000000000c08040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c080e0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000c08900_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000000000c08900_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c09120, 4;
    %load/vec4 v0000000000c08900_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c09120, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c08900_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c09120, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c08900_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c09120, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c080e0_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %ix/getv 4, v0000000000c08900_0;
    %load/vec4a v0000000000c09120, 4;
    %pad/u 32;
    %store/vec4 v0000000000c080e0_0, 0, 32;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000009375f0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c058b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c06670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c06ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c05ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c03e40_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_00000000009375f0;
T_3 ;
    %wait E_0000000000b8ee70;
    %load/vec4 v0000000000c05600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.0 ;
    %load/vec4 v0000000000c04ac0_0;
    %pad/u 33;
    %load/vec4 v0000000000c05420_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c056a0_0, 0, 33;
    %jmp T_3.16;
T_3.1 ;
    %load/vec4 v0000000000c04ac0_0;
    %pad/u 33;
    %load/vec4 v0000000000c05420_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c056a0_0, 0, 33;
    %jmp T_3.16;
T_3.2 ;
    %load/vec4 v0000000000c04ac0_0;
    %pad/u 33;
    %load/vec4 v0000000000c05420_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c056a0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c03e40_0, 0, 32;
    %jmp T_3.16;
T_3.3 ;
    %load/vec4 v0000000000c05420_0;
    %pad/u 33;
    %load/vec4 v0000000000c04ac0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c056a0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c03e40_0, 0, 32;
    %jmp T_3.16;
T_3.4 ;
    %load/vec4 v0000000000c04ac0_0;
    %pad/u 33;
    %load/vec4 v0000000000c05420_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c056a0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c03e40_0, 0, 32;
    %jmp T_3.16;
T_3.5 ;
    %load/vec4 v0000000000c04ac0_0;
    %pad/u 33;
    %load/vec4 v0000000000c05420_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c054c0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c056a0_0, 0, 33;
    %jmp T_3.16;
T_3.6 ;
    %load/vec4 v0000000000c04ac0_0;
    %pad/u 33;
    %load/vec4 v0000000000c05420_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c054c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c056a0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c03e40_0, 0, 32;
    %jmp T_3.16;
T_3.7 ;
    %load/vec4 v0000000000c05420_0;
    %pad/u 33;
    %load/vec4 v0000000000c04ac0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c054c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c056a0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c03e40_0, 0, 32;
    %jmp T_3.16;
T_3.8 ;
    %load/vec4 v0000000000c04ac0_0;
    %pad/u 33;
    %load/vec4 v0000000000c05420_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c056a0_0, 0, 33;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0000000000c04ac0_0;
    %pad/u 33;
    %load/vec4 v0000000000c05420_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c056a0_0, 0, 33;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0000000000c04ac0_0;
    %pad/u 33;
    %load/vec4 v0000000000c05420_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c056a0_0, 0, 33;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0000000000c04ac0_0;
    %pad/u 33;
    %load/vec4 v0000000000c05420_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c056a0_0, 0, 33;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0000000000c04ac0_0;
    %pad/u 33;
    %load/vec4 v0000000000c05420_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c056a0_0, 0, 33;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v0000000000c05420_0;
    %pad/u 33;
    %store/vec4 v0000000000c056a0_0, 0, 33;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v0000000000c04ac0_0;
    %pad/u 33;
    %load/vec4 v0000000000c05420_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c056a0_0, 0, 33;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0000000000c05420_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c056a0_0, 0, 33;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c056a0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %store/vec4 v0000000000c06670_0, 0, 32;
    %load/vec4 v0000000000c056a0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %store/vec4 v0000000000c058b0_0, 0, 32;
    %load/vec4 v0000000000c056a0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c06ad0_0, 0, 32;
    %load/vec4 v0000000000c03e40_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.21, 4;
    %load/vec4 v0000000000c04ac0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c05420_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_3.23, 4;
    %load/vec4 v0000000000c056a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c05420_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_3.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c05ef0_0, 0, 32;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c05ef0_0, 0, 32;
T_3.26 ;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c05ef0_0, 0, 32;
T_3.24 ;
T_3.21 ;
    %load/vec4 v0000000000c03e40_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.27, 4;
    %load/vec4 v0000000000c05420_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c04ac0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_3.29, 4;
    %load/vec4 v0000000000c056a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c04ac0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_3.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c05ef0_0, 0, 32;
    %jmp T_3.32;
T_3.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c05ef0_0, 0, 32;
T_3.32 ;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c05ef0_0, 0, 32;
T_3.30 ;
T_3.27 ;
    %load/vec4 v0000000000c03e40_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.33, 4;
    %load/vec4 v0000000000c04ac0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c05420_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_3.35, 4;
    %load/vec4 v0000000000c04ac0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c056a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_3.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c05ef0_0, 0, 32;
    %jmp T_3.38;
T_3.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c05ef0_0, 0, 32;
T_3.38 ;
    %jmp T_3.36;
T_3.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c05ef0_0, 0, 32;
T_3.36 ;
T_3.33 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000093f820;
T_4 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000c04340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c05100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c039e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c04de0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c047a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c05060_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c04520_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000000000c04160_0, 0, 24;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000000c042a0_0, 0, 12;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000c05560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000000c04480_0;
    %store/vec4 v0000000000c05100_0, 0, 32;
    %load/vec4 v0000000000c03d00_0;
    %store/vec4 v0000000000c039e0_0, 0, 32;
    %load/vec4 v0000000000c04480_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000000000c04de0_0, 0, 4;
    %load/vec4 v0000000000c04480_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0000000000c047a0_0, 0, 4;
    %load/vec4 v0000000000c04480_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0000000000c05060_0, 0, 4;
    %load/vec4 v0000000000c04480_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0000000000c04520_0, 0, 4;
    %load/vec4 v0000000000c04480_0;
    %parti/s 24, 0, 2;
    %store/vec4 v0000000000c04160_0, 0, 24;
    %load/vec4 v0000000000c04480_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0000000000c042a0_0, 0, 12;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c05100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c039e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c04de0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c047a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c05060_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c04520_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000000000c04160_0, 0, 24;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000000c042a0_0, 0, 12;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000937460;
T_5 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000c03a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000000c051a0_0;
    %assign/vec4 v0000000000c04200_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000c0e020;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c13860_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000000000c0e020;
T_7 ;
    %wait E_0000000000b8fe70;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000c139a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c13a40_0, 0, 32;
    %load/vec4 v0000000000c13a40_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c15b10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c13860_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000000000c13860_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0000000000c15b10_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000c16d30_0, 0, 32;
    %load/vec4 v0000000000c13860_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c13860_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v0000000000c16d30_0;
    %store/vec4 v0000000000c121e0_0, 0, 32;
    %load/vec4 v0000000000c121e0_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000c13e00_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000009712d0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c06f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c074d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c05950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c06e90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c06530_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_00000000009712d0;
T_9 ;
    %wait E_0000000000b8eab0;
    %load/vec4 v0000000000c06850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %jmp T_9.16;
T_9.0 ;
    %load/vec4 v0000000000c060d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c06a30_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c071b0_0, 0, 33;
    %jmp T_9.16;
T_9.1 ;
    %load/vec4 v0000000000c060d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c06a30_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c071b0_0, 0, 33;
    %jmp T_9.16;
T_9.2 ;
    %load/vec4 v0000000000c060d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c06a30_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c071b0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c06530_0, 0, 32;
    %jmp T_9.16;
T_9.3 ;
    %load/vec4 v0000000000c06a30_0;
    %pad/u 33;
    %load/vec4 v0000000000c060d0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c071b0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c06530_0, 0, 32;
    %jmp T_9.16;
T_9.4 ;
    %load/vec4 v0000000000c060d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c06a30_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c071b0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c06530_0, 0, 32;
    %jmp T_9.16;
T_9.5 ;
    %load/vec4 v0000000000c060d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c06a30_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c06030_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c071b0_0, 0, 33;
    %jmp T_9.16;
T_9.6 ;
    %load/vec4 v0000000000c060d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c06a30_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c06030_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c071b0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c06530_0, 0, 32;
    %jmp T_9.16;
T_9.7 ;
    %load/vec4 v0000000000c06a30_0;
    %pad/u 33;
    %load/vec4 v0000000000c060d0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c06030_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c071b0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c06530_0, 0, 32;
    %jmp T_9.16;
T_9.8 ;
    %load/vec4 v0000000000c060d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c06a30_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c071b0_0, 0, 33;
    %jmp T_9.16;
T_9.9 ;
    %load/vec4 v0000000000c060d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c06a30_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c071b0_0, 0, 33;
    %jmp T_9.16;
T_9.10 ;
    %load/vec4 v0000000000c060d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c06a30_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c071b0_0, 0, 33;
    %jmp T_9.16;
T_9.11 ;
    %load/vec4 v0000000000c060d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c06a30_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c071b0_0, 0, 33;
    %jmp T_9.16;
T_9.12 ;
    %load/vec4 v0000000000c060d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c06a30_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c071b0_0, 0, 33;
    %jmp T_9.16;
T_9.13 ;
    %load/vec4 v0000000000c06a30_0;
    %pad/u 33;
    %store/vec4 v0000000000c071b0_0, 0, 33;
    %jmp T_9.16;
T_9.14 ;
    %load/vec4 v0000000000c060d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c06a30_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c071b0_0, 0, 33;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0000000000c06a30_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c071b0_0, 0, 33;
    %jmp T_9.16;
T_9.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c071b0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_9.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.18, 8;
T_9.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.18, 8;
 ; End of false expr.
    %blend;
T_9.18;
    %store/vec4 v0000000000c074d0_0, 0, 32;
    %load/vec4 v0000000000c071b0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_9.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.20, 8;
T_9.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.20, 8;
 ; End of false expr.
    %blend;
T_9.20;
    %store/vec4 v0000000000c06f30_0, 0, 32;
    %load/vec4 v0000000000c071b0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c05950_0, 0, 32;
    %load/vec4 v0000000000c06530_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.21, 4;
    %load/vec4 v0000000000c060d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c06a30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.23, 4;
    %load/vec4 v0000000000c071b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c06a30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c06e90_0, 0, 32;
    %jmp T_9.26;
T_9.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c06e90_0, 0, 32;
T_9.26 ;
    %jmp T_9.24;
T_9.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c06e90_0, 0, 32;
T_9.24 ;
T_9.21 ;
    %load/vec4 v0000000000c06530_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.27, 4;
    %load/vec4 v0000000000c06a30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c060d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.29, 4;
    %load/vec4 v0000000000c071b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c060d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c06e90_0, 0, 32;
    %jmp T_9.32;
T_9.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c06e90_0, 0, 32;
T_9.32 ;
    %jmp T_9.30;
T_9.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c06e90_0, 0, 32;
T_9.30 ;
T_9.27 ;
    %load/vec4 v0000000000c06530_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.33, 4;
    %load/vec4 v0000000000c060d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c06a30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.35, 4;
    %load/vec4 v0000000000c060d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c071b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c06e90_0, 0, 32;
    %jmp T_9.38;
T_9.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c06e90_0, 0, 32;
T_9.38 ;
    %jmp T_9.36;
T_9.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c06e90_0, 0, 32;
T_9.36 ;
T_9.33 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000bb4e50;
T_10 ;
    %wait E_0000000000b907b0;
    %load/vec4 v0000000000c0c4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0000000000c0c920_0;
    %store/vec4 v0000000000c0d000_0, 0, 32;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0000000000c0c420_0;
    %store/vec4 v0000000000c0d000_0, 0, 32;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000c0eca0;
T_11 ;
    %wait E_0000000000b909b0;
    %load/vec4 v0000000000c15660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000000000c10940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %jmp T_11.18;
T_11.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000c141c0_0, 0;
    %jmp T_11.18;
T_11.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000c141c0_0, 0;
    %jmp T_11.18;
T_11.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000c141c0_0, 0;
    %jmp T_11.18;
T_11.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000c141c0_0, 0;
    %jmp T_11.18;
T_11.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000c141c0_0, 0;
    %jmp T_11.18;
T_11.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000c141c0_0, 0;
    %jmp T_11.18;
T_11.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000c141c0_0, 0;
    %jmp T_11.18;
T_11.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000c141c0_0, 0;
    %jmp T_11.18;
T_11.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000c141c0_0, 0;
    %jmp T_11.18;
T_11.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000c141c0_0, 0;
    %jmp T_11.18;
T_11.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000c141c0_0, 0;
    %jmp T_11.18;
T_11.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000c141c0_0, 0;
    %jmp T_11.18;
T_11.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000c141c0_0, 0;
    %jmp T_11.18;
T_11.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000c141c0_0, 0;
    %jmp T_11.18;
T_11.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000c141c0_0, 0;
    %jmp T_11.18;
T_11.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000c141c0_0, 0;
    %jmp T_11.18;
T_11.18 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000c141c0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000c0ee30;
T_12 ;
    %wait E_0000000000b90130;
    %load/vec4 v0000000000c15200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000c15160_0;
    %assign/vec4 v0000000000c14940_0, 0;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000c14120_0;
    %assign/vec4 v0000000000c14940_0, 0;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000c14da0_0;
    %assign/vec4 v0000000000c14940_0, 0;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000c14c60_0;
    %assign/vec4 v0000000000c14940_0, 0;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000c14300_0;
    %assign/vec4 v0000000000c14940_0, 0;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000c15020_0;
    %assign/vec4 v0000000000c14940_0, 0;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000c148a0_0;
    %assign/vec4 v0000000000c14940_0, 0;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000c150c0_0;
    %assign/vec4 v0000000000c14940_0, 0;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000c14d00_0;
    %assign/vec4 v0000000000c14940_0, 0;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000c14b20_0;
    %assign/vec4 v0000000000c14940_0, 0;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000c14620_0;
    %assign/vec4 v0000000000c14940_0, 0;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000c14760_0;
    %assign/vec4 v0000000000c14940_0, 0;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000c14800_0;
    %assign/vec4 v0000000000c14940_0, 0;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000c14260_0;
    %assign/vec4 v0000000000c14940_0, 0;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000c14f80_0;
    %assign/vec4 v0000000000c14940_0, 0;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000c15700_0;
    %assign/vec4 v0000000000c14940_0, 0;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000c0d850;
T_13 ;
    %wait E_0000000000b8fdb0;
    %load/vec4 v0000000000c119c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000c144e0_0;
    %assign/vec4 v0000000000c12500_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000c14e40_0;
    %assign/vec4 v0000000000c12500_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000c146c0_0;
    %assign/vec4 v0000000000c12500_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000c155c0_0;
    %assign/vec4 v0000000000c12500_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000c14440_0;
    %assign/vec4 v0000000000c12500_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000c14580_0;
    %assign/vec4 v0000000000c12500_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000c149e0_0;
    %assign/vec4 v0000000000c12500_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000c14a80_0;
    %assign/vec4 v0000000000c12500_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000c14bc0_0;
    %assign/vec4 v0000000000c12500_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000c12460_0;
    %assign/vec4 v0000000000c12500_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000c14ee0_0;
    %assign/vec4 v0000000000c12500_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000c152a0_0;
    %assign/vec4 v0000000000c12500_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000c15340_0;
    %assign/vec4 v0000000000c12500_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000c15480_0;
    %assign/vec4 v0000000000c12500_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000c15520_0;
    %assign/vec4 v0000000000c12500_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000c14080_0;
    %assign/vec4 v0000000000c12500_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000c0d9e0;
T_14 ;
    %wait E_0000000000b8ff70;
    %load/vec4 v0000000000c13180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000c11a60_0;
    %assign/vec4 v0000000000c11b00_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000c11e20_0;
    %assign/vec4 v0000000000c11b00_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000c12280_0;
    %assign/vec4 v0000000000c11b00_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000c13c20_0;
    %assign/vec4 v0000000000c11b00_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000c13900_0;
    %assign/vec4 v0000000000c11b00_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000c13040_0;
    %assign/vec4 v0000000000c11b00_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000c128c0_0;
    %assign/vec4 v0000000000c11b00_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000c13720_0;
    %assign/vec4 v0000000000c11b00_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000c11920_0;
    %assign/vec4 v0000000000c11b00_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000c12d20_0;
    %assign/vec4 v0000000000c11b00_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000c12640_0;
    %assign/vec4 v0000000000c11b00_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000c12320_0;
    %assign/vec4 v0000000000c11b00_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000c12dc0_0;
    %assign/vec4 v0000000000c11b00_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000c137c0_0;
    %assign/vec4 v0000000000c11b00_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000c13360_0;
    %assign/vec4 v0000000000c11b00_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000c130e0_0;
    %assign/vec4 v0000000000c11b00_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000c0dd00;
T_15 ;
    %wait E_0000000000b90170;
    %load/vec4 v0000000000c13220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000000000c13f40_0;
    %assign/vec4 v0000000000c153e0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000000c12960_0;
    %assign/vec4 v0000000000c153e0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000bb4fe0;
T_16 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000c0c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000000000c0cba0_0;
    %assign/vec4 v0000000000c0c6a0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000000bb5170;
T_17 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000c0bde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000c0bb60_0;
    %assign/vec4 v0000000000c0d3c0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000c0eb10;
T_18 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000c10bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000c11480_0;
    %assign/vec4 v0000000000c10e40_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000c0db70;
T_19 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000c101c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000000000c10ee0_0;
    %assign/vec4 v0000000000c0f9a0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000c0e660;
T_20 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000c115c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000000000c0fc20_0;
    %assign/vec4 v0000000000c10620_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000c0f2e0;
T_21 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000c109e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000000000c0f860_0;
    %assign/vec4 v0000000000c10f80_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000c0e7f0;
T_22 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000c103a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000000000c0fae0_0;
    %assign/vec4 v0000000000c11160_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000c0f470;
T_23 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000c0fe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000000000c0fb80_0;
    %assign/vec4 v0000000000c110c0_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000c0e1b0;
T_24 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000c10440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0000000000c10260_0;
    %assign/vec4 v0000000000c0ff40_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000c0e980;
T_25 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000c10a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000000000c104e0_0;
    %assign/vec4 v0000000000c106c0_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000c0f150;
T_26 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000c0cf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000000000c0be80_0;
    %assign/vec4 v0000000000c0bf20_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000c0f600;
T_27 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000c0b840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0000000000c0d5a0_0;
    %assign/vec4 v0000000000c0d640_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000c0de90;
T_28 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000c10b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0000000000c10580_0;
    %assign/vec4 v0000000000c11200_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000c0e340;
T_29 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000c0fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0000000000c10d00_0;
    %assign/vec4 v0000000000c11700_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000c0efc0;
T_30 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000c10c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000000000c112a0_0;
    %assign/vec4 v0000000000c0f900_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000c0e4d0;
T_31 ;
    %wait E_0000000000b90730;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c0fd60_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000c0e4d0;
T_32 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000c11340_0;
    %assign/vec4 v0000000000c0fd60_0, 0;
    %load/vec4 v0000000000c10300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000000000c10da0_0;
    %assign/vec4 v0000000000c0fd60_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000bb5490;
T_33 ;
    %wait E_0000000000b8fcf0;
    %load/vec4 v0000000000c0c560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000000c0d1e0_0;
    %store/vec4 v0000000000c0cce0_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000000c0c2e0_0;
    %store/vec4 v0000000000c0cce0_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000000c0cb00_0;
    %store/vec4 v0000000000c0cce0_0, 0, 32;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000000000c0d140_0;
    %store/vec4 v0000000000c0cce0_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000bb4680;
T_34 ;
    %wait E_0000000000b90030;
    %load/vec4 v0000000000c0b980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000c0bac0_0;
    %store/vec4 v0000000000c0cc40_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000c0cec0_0;
    %store/vec4 v0000000000c0cc40_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000c0ca60_0;
    %store/vec4 v0000000000c0cc40_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000c0c380_0;
    %store/vec4 v0000000000c0cc40_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000bb4810;
T_35 ;
    %wait E_0000000000b904b0;
    %load/vec4 v0000000000c0c060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000c0c600_0;
    %store/vec4 v0000000000c0d320_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000c0bfc0_0;
    %store/vec4 v0000000000c0d320_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000c0bca0_0;
    %store/vec4 v0000000000c0d320_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000c0c240_0;
    %store/vec4 v0000000000c0d320_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_00000000009715f0;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c07d20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c094e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c08540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c05a90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c08ae0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c07610_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c076b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c08b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c08220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c07e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c05c70_0, 0, 32;
    %end;
    .thread T_36;
    .scope S_00000000009715f0;
T_37 ;
    %wait E_0000000000b8ec70;
    %load/vec4 v0000000000c065d0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c05e50_0, 0, 3;
    %load/vec4 v0000000000c05e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %jmp T_37.5;
T_37.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c07d20_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c094e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c08540_0, 0, 32;
    %load/vec4 v0000000000c065d0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c07610_0, 0, 4;
    %jmp T_37.5;
T_37.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c07d20_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c094e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c08540_0, 0, 32;
    %load/vec4 v0000000000c065d0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c07610_0, 0, 4;
    %jmp T_37.5;
T_37.2 ;
    %load/vec4 v0000000000c065d0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %store/vec4 v0000000000c08220_0, 0, 32;
    %load/vec4 v0000000000c065d0_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000000c07e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c07d20_0, 0, 32;
    %load/vec4 v0000000000c07e60_0;
    %store/vec4 v0000000000c08540_0, 0, 32;
    %load/vec4 v0000000000c07e60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c094e0_0, 0, 32;
    %jmp T_37.7;
T_37.6 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c094e0_0, 0, 32;
T_37.7 ;
    %load/vec4 v0000000000c08220_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.8, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c07610_0, 0, 4;
    %jmp T_37.9;
T_37.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c07610_0, 0, 4;
T_37.9 ;
    %jmp T_37.5;
T_37.3 ;
    %load/vec4 v0000000000c065d0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %store/vec4 v0000000000c08220_0, 0, 32;
    %load/vec4 v0000000000c065d0_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000000c07e60_0, 0, 32;
    %load/vec4 v0000000000c08220_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c07610_0, 0, 4;
    %jmp T_37.11;
T_37.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c07610_0, 0, 4;
T_37.11 ;
    %load/vec4 v0000000000c07e60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.12, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c094e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c08ae0_0, 0, 32;
    %jmp T_37.13;
T_37.12 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c094e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c08ae0_0, 0, 32;
T_37.13 ;
    %load/vec4 v0000000000c065d0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_37.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c08b80_0, 0, 32;
    %jmp T_37.15;
T_37.14 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c08b80_0, 0, 32;
T_37.15 ;
    %load/vec4 v0000000000c08b80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.16, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c07d20_0, 0, 32;
    %load/vec4 v0000000000c07e60_0;
    %store/vec4 v0000000000c08540_0, 0, 32;
    %jmp T_37.17;
T_37.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c07d20_0, 0, 32;
    %load/vec4 v0000000000c07e60_0;
    %store/vec4 v0000000000c08540_0, 0, 32;
T_37.17 ;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0000000000c065d0_0;
    %parti/s 1, 24, 6;
    %pad/u 32;
    %store/vec4 v0000000000c076b0_0, 0, 32;
    %load/vec4 v0000000000c076b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.18, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c07d20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c094e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c08540_0, 0, 32;
    %jmp T_37.19;
T_37.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c07d20_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c094e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c08540_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c07610_0, 0, 4;
T_37.19 ;
    %jmp T_37.5;
T_37.5 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_000000000092fea0;
T_38 ;
    %wait E_0000000000b900b0;
    %load/vec4 v0000000000c08720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %jmp T_38.2;
T_38.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000c07c80_0, 0, 7;
    %jmp T_38.2;
T_38.1 ;
    %load/vec4 v0000000000c091c0_0;
    %store/vec4 v0000000000c07c80_0, 0, 7;
    %jmp T_38.2;
T_38.2 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000000000093f690;
T_39 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000993430_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0000000000b60110_0, 0, 1;
    %load/vec4 v0000000000993430_0;
    %parti/s 4, 2, 3;
    %store/vec4 v0000000000b60f70_0, 0, 4;
    %load/vec4 v0000000000993430_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000000b60390_0, 0, 1;
    %load/vec4 v0000000000993430_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000b5fe90_0, 0, 1;
    %load/vec4 v0000000000c03800_0;
    %store/vec4 v0000000000b60890_0, 0, 1;
    %load/vec4 v0000000000c05240_0;
    %store/vec4 v0000000000b604d0_0, 0, 1;
    %load/vec4 v0000000000c04ca0_0;
    %store/vec4 v0000000000c03ee0_0, 0, 32;
    %load/vec4 v0000000000c04a20_0;
    %store/vec4 v0000000000c04b60_0, 0, 32;
    %load/vec4 v0000000000c052e0_0;
    %store/vec4 v0000000000c04020_0, 0, 32;
    %load/vec4 v0000000000b45530_0;
    %store/vec4 v0000000000b61650_0, 0, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000b46f70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000b61470_0, 0, 32;
    %load/vec4 v0000000000993610_0;
    %store/vec4 v0000000000b607f0_0, 0, 8;
    %jmp T_39;
    .thread T_39;
    .scope S_0000000000971460;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c05810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c07430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c072f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c07390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c06350_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_0000000000971460;
T_41 ;
    %wait E_0000000000b90070;
    %load/vec4 v0000000000c059f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_41.15, 6;
    %jmp T_41.16;
T_41.0 ;
    %load/vec4 v0000000000c062b0_0;
    %pad/u 33;
    %load/vec4 v0000000000c068f0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c06d50_0, 0, 33;
    %jmp T_41.16;
T_41.1 ;
    %load/vec4 v0000000000c062b0_0;
    %pad/u 33;
    %load/vec4 v0000000000c068f0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c06d50_0, 0, 33;
    %jmp T_41.16;
T_41.2 ;
    %load/vec4 v0000000000c062b0_0;
    %pad/u 33;
    %load/vec4 v0000000000c068f0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c06d50_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c06350_0, 0, 32;
    %jmp T_41.16;
T_41.3 ;
    %load/vec4 v0000000000c068f0_0;
    %pad/u 33;
    %load/vec4 v0000000000c062b0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c06d50_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c06350_0, 0, 32;
    %jmp T_41.16;
T_41.4 ;
    %load/vec4 v0000000000c062b0_0;
    %pad/u 33;
    %load/vec4 v0000000000c068f0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c06d50_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c06350_0, 0, 32;
    %jmp T_41.16;
T_41.5 ;
    %load/vec4 v0000000000c062b0_0;
    %pad/u 33;
    %load/vec4 v0000000000c068f0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c06490_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c06d50_0, 0, 33;
    %jmp T_41.16;
T_41.6 ;
    %load/vec4 v0000000000c062b0_0;
    %pad/u 33;
    %load/vec4 v0000000000c068f0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c06490_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c06d50_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c06350_0, 0, 32;
    %jmp T_41.16;
T_41.7 ;
    %load/vec4 v0000000000c068f0_0;
    %pad/u 33;
    %load/vec4 v0000000000c062b0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c06490_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c06d50_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c06350_0, 0, 32;
    %jmp T_41.16;
T_41.8 ;
    %load/vec4 v0000000000c062b0_0;
    %pad/u 33;
    %load/vec4 v0000000000c068f0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c06d50_0, 0, 33;
    %jmp T_41.16;
T_41.9 ;
    %load/vec4 v0000000000c062b0_0;
    %pad/u 33;
    %load/vec4 v0000000000c068f0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c06d50_0, 0, 33;
    %jmp T_41.16;
T_41.10 ;
    %load/vec4 v0000000000c062b0_0;
    %pad/u 33;
    %load/vec4 v0000000000c068f0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c06d50_0, 0, 33;
    %jmp T_41.16;
T_41.11 ;
    %load/vec4 v0000000000c062b0_0;
    %pad/u 33;
    %load/vec4 v0000000000c068f0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c06d50_0, 0, 33;
    %jmp T_41.16;
T_41.12 ;
    %load/vec4 v0000000000c062b0_0;
    %pad/u 33;
    %load/vec4 v0000000000c068f0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c06d50_0, 0, 33;
    %jmp T_41.16;
T_41.13 ;
    %load/vec4 v0000000000c068f0_0;
    %pad/u 33;
    %store/vec4 v0000000000c06d50_0, 0, 33;
    %jmp T_41.16;
T_41.14 ;
    %load/vec4 v0000000000c062b0_0;
    %pad/u 33;
    %load/vec4 v0000000000c068f0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c06d50_0, 0, 33;
    %jmp T_41.16;
T_41.15 ;
    %load/vec4 v0000000000c068f0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c06d50_0, 0, 33;
    %jmp T_41.16;
T_41.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c06d50_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_41.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.18, 8;
T_41.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.18, 8;
 ; End of false expr.
    %blend;
T_41.18;
    %store/vec4 v0000000000c07430_0, 0, 32;
    %load/vec4 v0000000000c06d50_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_41.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.20, 8;
T_41.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.20, 8;
 ; End of false expr.
    %blend;
T_41.20;
    %store/vec4 v0000000000c05810_0, 0, 32;
    %load/vec4 v0000000000c06d50_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c072f0_0, 0, 32;
    %load/vec4 v0000000000c06350_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.21, 4;
    %load/vec4 v0000000000c062b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c068f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.23, 4;
    %load/vec4 v0000000000c06d50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c068f0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c07390_0, 0, 32;
    %jmp T_41.26;
T_41.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c07390_0, 0, 32;
T_41.26 ;
    %jmp T_41.24;
T_41.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c07390_0, 0, 32;
T_41.24 ;
T_41.21 ;
    %load/vec4 v0000000000c06350_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_41.27, 4;
    %load/vec4 v0000000000c068f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c062b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.29, 4;
    %load/vec4 v0000000000c06d50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c062b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c07390_0, 0, 32;
    %jmp T_41.32;
T_41.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c07390_0, 0, 32;
T_41.32 ;
    %jmp T_41.30;
T_41.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c07390_0, 0, 32;
T_41.30 ;
T_41.27 ;
    %load/vec4 v0000000000c06350_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_41.33, 4;
    %load/vec4 v0000000000c062b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c068f0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.35, 4;
    %load/vec4 v0000000000c062b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c06d50_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c07390_0, 0, 32;
    %jmp T_41.38;
T_41.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c07390_0, 0, 32;
T_41.38 ;
    %jmp T_41.36;
T_41.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c07390_0, 0, 32;
T_41.36 ;
T_41.33 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000c1a060;
T_42 ;
    %wait E_0000000000b8fef0;
    %load/vec4 v0000000000c17a50_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c17f50_0, 0, 3;
    %load/vec4 v0000000000c17a50_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c17730_0, 0, 2;
    %load/vec4 v0000000000c17f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %jmp T_42.4;
T_42.0 ;
    %load/vec4 v0000000000c16dd0_0;
    %store/vec4 v0000000000c172d0_0, 0, 32;
    %load/vec4 v0000000000c17a50_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000c17ff0_0, 0, 32;
    %load/vec4 v0000000000c16010_0;
    %store/vec4 v0000000000c17d70_0, 0, 1;
    %load/vec4 v0000000000c17730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %jmp T_42.9;
T_42.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
T_42.10 ;
    %load/vec4 v0000000000c17550_0;
    %load/vec4 v0000000000c17ff0_0;
    %cmp/s;
    %jmp/0xz T_42.11, 5;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c17d70_0, 0, 1;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c172d0_0, 0, 32;
    %load/vec4 v0000000000c17550_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
    %jmp T_42.10;
T_42.11 ;
    %load/vec4 v0000000000c17d70_0;
    %store/vec4 v0000000000c16010_0, 0, 1;
    %load/vec4 v0000000000c172d0_0;
    %store/vec4 v0000000000c16e70_0, 0, 32;
    %jmp T_42.9;
T_42.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
T_42.12 ;
    %load/vec4 v0000000000c17550_0;
    %load/vec4 v0000000000c17ff0_0;
    %cmp/s;
    %jmp/0xz T_42.13, 5;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c17d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c172d0_0, 0, 32;
    %load/vec4 v0000000000c17550_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
    %jmp T_42.12;
T_42.13 ;
    %load/vec4 v0000000000c17d70_0;
    %store/vec4 v0000000000c16010_0, 0, 1;
    %load/vec4 v0000000000c172d0_0;
    %store/vec4 v0000000000c16e70_0, 0, 32;
    %jmp T_42.9;
T_42.7 ;
    %load/vec4 v0000000000c16dd0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c16c90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
T_42.14 ;
    %load/vec4 v0000000000c17550_0;
    %load/vec4 v0000000000c17ff0_0;
    %cmp/s;
    %jmp/0xz T_42.15, 5;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c17d70_0, 0, 1;
    %load/vec4 v0000000000c16c90_0;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c172d0_0, 0, 32;
    %load/vec4 v0000000000c17550_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
    %jmp T_42.14;
T_42.15 ;
    %load/vec4 v0000000000c17d70_0;
    %store/vec4 v0000000000c16010_0, 0, 1;
    %load/vec4 v0000000000c172d0_0;
    %store/vec4 v0000000000c16e70_0, 0, 32;
    %jmp T_42.9;
T_42.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
T_42.16 ;
    %load/vec4 v0000000000c17550_0;
    %load/vec4 v0000000000c17ff0_0;
    %cmp/s;
    %jmp/0xz T_42.17, 5;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c17d70_0, 0, 1;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c172d0_0, 0, 32;
    %load/vec4 v0000000000c17550_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
    %jmp T_42.16;
T_42.17 ;
    %load/vec4 v0000000000c17d70_0;
    %store/vec4 v0000000000c16010_0, 0, 1;
    %load/vec4 v0000000000c172d0_0;
    %store/vec4 v0000000000c16e70_0, 0, 32;
    %jmp T_42.9;
T_42.9 ;
    %pop/vec4 1;
    %jmp T_42.4;
T_42.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000c17a50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c172d0_0, 0, 32;
    %load/vec4 v0000000000c17a50_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000c17ff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
T_42.18 ;
    %load/vec4 v0000000000c17550_0;
    %load/vec4 v0000000000c17ff0_0;
    %cmp/s;
    %jmp/0xz T_42.19, 5;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c172d0_0, 0, 32;
    %load/vec4 v0000000000c17550_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
    %jmp T_42.18;
T_42.19 ;
    %load/vec4 v0000000000c172d0_0;
    %store/vec4 v0000000000c16e70_0, 0, 32;
    %jmp T_42.4;
T_42.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000c17a50_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c16e70_0, 0, 32;
    %jmp T_42.4;
T_42.3 ;
    %load/vec4 v0000000000c17a50_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_42.20, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c17a50_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c16e70_0, 0, 32;
    %jmp T_42.21;
T_42.20 ;
    %load/vec4 v0000000000c17a50_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c175f0_0, 0, 2;
    %load/vec4 v0000000000c175f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.25, 6;
    %jmp T_42.26;
T_42.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
T_42.27 ;
    %load/vec4 v0000000000c17550_0;
    %load/vec4 v0000000000c17ff0_0;
    %cmp/s;
    %jmp/0xz T_42.28, 5;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c17d70_0, 0, 1;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c172d0_0, 0, 32;
    %load/vec4 v0000000000c17550_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
    %jmp T_42.27;
T_42.28 ;
    %load/vec4 v0000000000c17d70_0;
    %store/vec4 v0000000000c16010_0, 0, 1;
    %load/vec4 v0000000000c172d0_0;
    %store/vec4 v0000000000c16e70_0, 0, 32;
    %jmp T_42.26;
T_42.23 ;
    %load/vec4 v0000000000c17ff0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.29, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c172d0_0, 0, 32;
    %jmp T_42.30;
T_42.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
T_42.31 ;
    %load/vec4 v0000000000c17550_0;
    %load/vec4 v0000000000c17ff0_0;
    %cmp/s;
    %jmp/0xz T_42.32, 5;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c17d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c172d0_0, 0, 32;
    %load/vec4 v0000000000c17550_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
    %jmp T_42.31;
T_42.32 ;
T_42.30 ;
    %load/vec4 v0000000000c17d70_0;
    %store/vec4 v0000000000c16010_0, 0, 1;
    %load/vec4 v0000000000c172d0_0;
    %store/vec4 v0000000000c16e70_0, 0, 32;
    %jmp T_42.26;
T_42.24 ;
    %load/vec4 v0000000000c17ff0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.33, 4;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.35, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c172d0_0, 0, 32;
    %jmp T_42.36;
T_42.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c172d0_0, 0, 32;
T_42.36 ;
    %jmp T_42.34;
T_42.33 ;
    %load/vec4 v0000000000c16dd0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c16c90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
T_42.37 ;
    %load/vec4 v0000000000c17550_0;
    %load/vec4 v0000000000c17ff0_0;
    %cmp/s;
    %jmp/0xz T_42.38, 5;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c17d70_0, 0, 1;
    %load/vec4 v0000000000c16c90_0;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c172d0_0, 0, 32;
    %load/vec4 v0000000000c17550_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
    %jmp T_42.37;
T_42.38 ;
T_42.34 ;
    %load/vec4 v0000000000c17d70_0;
    %store/vec4 v0000000000c16010_0, 0, 1;
    %load/vec4 v0000000000c172d0_0;
    %store/vec4 v0000000000c16e70_0, 0, 32;
    %jmp T_42.26;
T_42.25 ;
    %load/vec4 v0000000000c17ff0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.39, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
T_42.41 ;
    %load/vec4 v0000000000c17550_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_42.42, 5;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c17d70_0, 0, 1;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c15890_0, 0, 32;
    %load/vec4 v0000000000c17550_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
    %jmp T_42.41;
T_42.42 ;
    %load/vec4 v0000000000c15890_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c17d70_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c17a50_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c159d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
T_42.43 ;
    %load/vec4 v0000000000c17550_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_42.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c159d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c17e10_0, 0, 32;
    %load/vec4 v0000000000c17550_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
    %jmp T_42.43;
T_42.44 ;
    %load/vec4 v0000000000c17e10_0;
    %store/vec4 v0000000000c17870_0, 0, 32;
    %load/vec4 v0000000000c17d70_0;
    %load/vec4 v0000000000c17870_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %pad/u 32;
    %store/vec4 v0000000000c172d0_0, 0, 32;
    %jmp T_42.40;
T_42.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
T_42.45 ;
    %load/vec4 v0000000000c17550_0;
    %load/vec4 v0000000000c17ff0_0;
    %cmp/s;
    %jmp/0xz T_42.46, 5;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c17d70_0, 0, 1;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c172d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c172d0_0, 0, 32;
    %load/vec4 v0000000000c17550_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c17550_0, 0, 32;
    %jmp T_42.45;
T_42.46 ;
T_42.40 ;
    %load/vec4 v0000000000c17d70_0;
    %store/vec4 v0000000000c16010_0, 0, 1;
    %load/vec4 v0000000000c172d0_0;
    %store/vec4 v0000000000c16e70_0, 0, 32;
    %jmp T_42.26;
T_42.26 ;
    %pop/vec4 1;
T_42.21 ;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000bb4b30;
T_43 ;
    %wait E_0000000000b8fd70;
    %load/vec4 v0000000000c09440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %jmp T_43.2;
T_43.0 ;
    %load/vec4 v0000000000c08360_0;
    %store/vec4 v0000000000c08680_0, 0, 32;
    %jmp T_43.2;
T_43.1 ;
    %load/vec4 v0000000000c087c0_0;
    %store/vec4 v0000000000c08680_0, 0, 32;
    %jmp T_43.2;
T_43.2 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_000000000093cf30;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b704c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b70380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b71a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b70ba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_000000000093cf30;
T_45 ;
    %wait E_0000000000b8f8f0;
    %load/vec4 v0000000000b707e0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000b704c0_0, 0, 32;
    %load/vec4 v0000000000b707e0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000b70380_0, 0, 32;
    %load/vec4 v0000000000b707e0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000b71a00_0, 0, 32;
    %load/vec4 v0000000000b707e0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000b70ba0_0, 0, 32;
    %load/vec4 v0000000000b71960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_45.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_45.15, 6;
    %jmp T_45.16;
T_45.0 ;
    %load/vec4 v0000000000b70380_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.17, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
    %jmp T_45.18;
T_45.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
T_45.18 ;
    %jmp T_45.16;
T_45.1 ;
    %load/vec4 v0000000000b70380_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.19, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
    %jmp T_45.20;
T_45.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
T_45.20 ;
    %jmp T_45.16;
T_45.2 ;
    %load/vec4 v0000000000b71a00_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.21, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
    %jmp T_45.22;
T_45.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
T_45.22 ;
    %jmp T_45.16;
T_45.3 ;
    %load/vec4 v0000000000b71a00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.23, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
    %jmp T_45.24;
T_45.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
T_45.24 ;
    %jmp T_45.16;
T_45.4 ;
    %load/vec4 v0000000000b704c0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
    %jmp T_45.26;
T_45.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
T_45.26 ;
    %jmp T_45.16;
T_45.5 ;
    %load/vec4 v0000000000b704c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.27, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
    %jmp T_45.28;
T_45.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
T_45.28 ;
    %jmp T_45.16;
T_45.6 ;
    %load/vec4 v0000000000b70ba0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.29, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
    %jmp T_45.30;
T_45.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
T_45.30 ;
    %jmp T_45.16;
T_45.7 ;
    %load/vec4 v0000000000b70ba0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
    %jmp T_45.32;
T_45.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
T_45.32 ;
    %jmp T_45.16;
T_45.8 ;
    %load/vec4 v0000000000b71a00_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b70380_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.33, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
    %jmp T_45.34;
T_45.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
T_45.34 ;
    %jmp T_45.16;
T_45.9 ;
    %load/vec4 v0000000000b71a00_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b70380_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_45.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
    %jmp T_45.36;
T_45.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
T_45.36 ;
    %jmp T_45.16;
T_45.10 ;
    %load/vec4 v0000000000b70ba0_0;
    %load/vec4 v0000000000b704c0_0;
    %cmp/e;
    %jmp/0xz  T_45.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
    %jmp T_45.38;
T_45.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
T_45.38 ;
    %jmp T_45.16;
T_45.11 ;
    %load/vec4 v0000000000b70ba0_0;
    %load/vec4 v0000000000b704c0_0;
    %cmp/ne;
    %jmp/0xz  T_45.39, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
    %jmp T_45.40;
T_45.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
T_45.40 ;
    %jmp T_45.16;
T_45.12 ;
    %load/vec4 v0000000000b70380_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b704c0_0;
    %load/vec4 v0000000000b70ba0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_45.41, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
    %jmp T_45.42;
T_45.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
T_45.42 ;
    %jmp T_45.16;
T_45.13 ;
    %load/vec4 v0000000000b70380_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b704c0_0;
    %load/vec4 v0000000000b70ba0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_45.43, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
    %jmp T_45.44;
T_45.43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
T_45.44 ;
    %jmp T_45.16;
T_45.14 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
    %jmp T_45.16;
T_45.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b70b00_0, 0, 32;
    %jmp T_45.16;
T_45.16 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000000000093d0c0;
T_46 ;
    %wait E_0000000000b8f970;
    %load/vec4 v0000000000b71640_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b70060_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b716e0_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b716e0_0, 0, 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000bad0a0;
T_47 ;
    %wait E_0000000000b8f9b0;
    %load/vec4 v0000000000b71aa0_0;
    %store/vec4 v0000000000b6ffc0_0, 0, 32;
    %load/vec4 v0000000000b5fd50_0;
    %store/vec4 v0000000000b70420_0, 0, 32;
    %load/vec4 v0000000000b71b40_0;
    %store/vec4 v0000000000b702e0_0, 0, 4;
    %load/vec4 v0000000000b70100_0;
    %store/vec4 v0000000000b611f0_0, 0, 1;
    %load/vec4 v0000000000b71be0_0;
    %store/vec4 v0000000000b60cf0_0, 0, 1;
    %load/vec4 v0000000000b70240_0;
    %store/vec4 v0000000000b615b0_0, 0, 1;
    %load/vec4 v0000000000b71dc0_0;
    %store/vec4 v0000000000b5fcb0_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_000000000098e4f0;
T_48 ;
    %wait E_0000000000b90370;
    %load/vec4 v0000000000c08860_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_48.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_48.1, 4;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000c08ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.3, 8;
    %load/vec4 v0000000000c082c0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c07dc0_0;
    %store/vec4a v0000000000c08c20, 4, 0;
    %jmp T_48.4;
T_48.3 ;
    %ix/getv 4, v0000000000c07dc0_0;
    %load/vec4a v0000000000c08c20, 4;
    %pad/u 32;
    %store/vec4 v0000000000c08e00_0, 0, 32;
T_48.4 ;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000c08ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.5, 8;
    %load/vec4 v0000000000c082c0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000c07dc0_0;
    %store/vec4a v0000000000c08c20, 4, 0;
    %load/vec4 v0000000000c082c0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000c07dc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c08c20, 4, 0;
    %load/vec4 v0000000000c082c0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000c07dc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c08c20, 4, 0;
    %load/vec4 v0000000000c082c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000c07dc0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c08c20, 4, 0;
    %jmp T_48.6;
T_48.5 ;
    %load/vec4 v0000000000c07dc0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c08c20, 4;
    %load/vec4 v0000000000c07dc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c08c20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c07dc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c08c20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c07dc0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c08c20, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c08e00_0, 0, 32;
T_48.6 ;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000bb49a0;
T_49 ;
    %wait E_0000000000b907f0;
    %load/vec4 v0000000000c0bc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000c07a00_0;
    %store/vec4 v0000000000c0c740_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000c07b40_0;
    %store/vec4 v0000000000c0c740_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_00000000009372d0;
T_50 ;
    %wait E_0000000000b8eeb0;
    %load/vec4 v0000000000c04fc0_0;
    %store/vec4 v0000000000c040c0_0, 0, 32;
    %load/vec4 v0000000000c04840_0;
    %store/vec4 v0000000000c04e80_0, 0, 32;
    %load/vec4 v0000000000c03b20_0;
    %store/vec4 v0000000000c03f80_0, 0, 4;
    %load/vec4 v0000000000c04d40_0;
    %store/vec4 v0000000000c05380_0, 0, 1;
    %load/vec4 v0000000000c04660_0;
    %store/vec4 v0000000000c048e0_0, 0, 1;
    %jmp T_50;
    .thread T_50;
    .scope S_0000000000bb5300;
T_51 ;
    %wait E_0000000000b90970;
    %load/vec4 v0000000000c0ce20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %jmp T_51.2;
T_51.0 ;
    %load/vec4 v0000000000c0d500_0;
    %store/vec4 v0000000000c0ba20_0, 0, 32;
    %jmp T_51.2;
T_51.1 ;
    %load/vec4 v0000000000c0c9c0_0;
    %store/vec4 v0000000000c0ba20_0, 0, 32;
    %jmp T_51.2;
T_51.2 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_000000000098e680;
T_52 ;
    %wait E_0000000000b8fe30;
    %load/vec4 v0000000000c084a0_0;
    %load/vec4 v0000000000c07f00_0;
    %load/vec4 v0000000000c08400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c07fa0_0;
    %load/vec4 v0000000000c08400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c08a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c09260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c085e0_0, 0, 1;
T_52.0 ;
    %load/vec4 v0000000000c084a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c085e0_0, 0, 1;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c085e0_0, 0, 1;
T_52.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c08a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c09260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c085e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c09580_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c08180_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c08f40_0, 0, 2;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_000000000093cda0;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c18590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c18b30_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_000000000093cda0;
T_54 ;
    %vpi_call 2 80 "$display", "\012\012                    ------------------ID State-------------------            ------------------EX State------------------           --------MEM State------          -------WB State-------       -------Instruction-------" {0 0 0};
    %vpi_call 2 81 "$display", "         PC      B_instr | shift_imm |   alu  | load | R F | mem_r_w           shift_imm | alu  | load | R F | mem_r_w                load | R F | mem_r_w                load | R F              " {0 0 0};
    %end;
    .thread T_54;
    .scope S_000000000093cda0;
T_55 ;
    %wait E_0000000000b8ebb0;
    %vpi_call 2 90 "$display", "%d           %b   |     %b     |  %b  |  %b   |  %b  |  %b                       %b  | %b |   %b  |  %b  | %b                         %b |  %b  | %b                         %b |  %b             %b", v0000000000c19710_0, v0000000000c17050_0, &PV<v0000000000c17af0_0, 6, 1>, &PV<v0000000000c17af0_0, 2, 4>, &PV<v0000000000c17af0_0, 1, 1>, &PV<v0000000000c17af0_0, 0, 1>, v0000000000c16b50_0, v0000000000c16ab0_0, v0000000000c15d90_0, v0000000000c16f10_0, v0000000000c17370_0, v0000000000c17c30_0, v0000000000c15f70_0, v0000000000c17cd0_0, v0000000000c160b0_0, v0000000000c189f0_0, v0000000000c192b0_0, v0000000000c15a70_0 {0 0 0};
    %load/vec4 v0000000000c18590_0;
    %inv;
    %store/vec4 v0000000000c18590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c18b30_0, 0, 1;
    %jmp T_55;
    .thread T_55, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ppu.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
