{"kind":"symbol","primaryContentSections":[{"declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"logicVector32"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"SignalType","preciseIdentifier":"s:11VHDLParsing10SignalTypeO"}]}],"kind":"declarations"}],"sections":[],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/utilities\/vhdlparsing\/signaltype\/logicvector32"]}],"schemaVersion":{"patch":0,"major":0,"minor":3},"abstract":[{"type":"text","text":"A 32-bit "},{"code":"std_logic_vector","type":"codeVoice"},{"type":"text","text":"."}],"identifier":{"url":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/logicVector32","interfaceLanguage":"swift"},"hierarchy":{"paths":[["doc:\/\/Utilities\/documentation\/Utilities","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType"]]},"metadata":{"extendedModule":"VHDLParsing","externalID":"s:11VHDLParsing10SignalTypeO9UtilitiesE13logicVector32ACvpZ","symbolKind":"property","role":"symbol","modules":[{"relatedModules":["VHDLParsing"],"name":"Utilities"}],"title":"logicVector32","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"logicVector32"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType"}],"roleHeading":"Type Property"},"references":{"doc://Utilities/documentation/Utilities":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities","kind":"symbol","title":"Utilities","abstract":[],"type":"topic","url":"\/documentation\/utilities","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType/logicVector32":{"url":"\/documentation\/utilities\/vhdlparsing\/signaltype\/logicvector32","kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/logicVector32","title":"logicVector32","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"logicVector32","kind":"identifier"},{"text":": ","kind":"text"},{"text":"SignalType","preciseIdentifier":"s:11VHDLParsing10SignalTypeO","kind":"typeIdentifier"}],"role":"symbol","abstract":[{"text":"A 32-bit ","type":"text"},{"code":"std_logic_vector","type":"codeVoice"},{"text":".","type":"text"}],"type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType":{"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType","url":"\/documentation\/utilities\/vhdlparsing\/signaltype","role":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType","kind":"identifier"}],"type":"topic","abstract":[{"type":"text","text":"Add constants."}],"title":"SignalType","navigatorTitle":[{"kind":"identifier","text":"SignalType"}]},"doc://Utilities/documentation/Utilities/VHDLParsing":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing","kind":"symbol","title":"VHDLParsing","abstract":[],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing","role":"collection"}}}