

================================================================
== Vitis HLS Report for 'export_output_buffer_c1'
================================================================
* Date:           Wed Nov  1 03:32:36 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   109138|   109138|  1.091 ms|  1.091 ms|  109138|  109138|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2_fu_291  |export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2  |      139|      139|  1.390 us|  1.390 us|  139|  139|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU1_VITIS_LOOP_126_1  |    17040|    17040|       142|          -|          -|   120|        no|
        |- EXPORT                  |    92096|    92096|     23024|          -|          -|     4|        no|
        | + VITIS_LOOP_140_3       |    11505|    11505|       767|          -|          -|    15|        no|
        |  ++ VITIS_LOOP_140_3.1   |      765|      765|         3|          -|          -|   255|        no|
        | + VITIS_LOOP_140_3       |    11505|    11505|       767|          -|          -|    15|        no|
        |  ++ VITIS_LOOP_140_3.1   |      765|      765|         3|          -|          -|   255|        no|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    580|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|    1008|   1018|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    392|    -|
|Register         |        -|    -|     443|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|    1451|   1990|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+-----+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP|  FF  | LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+-----+-----+
    |grp_export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2_fu_291  |export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2  |        0|   2|  1008|  988|    0|
    |mul_7ns_19ns_25_1_1_U112                                      |mul_7ns_19ns_25_1_1                                |        0|   1|     0|    6|    0|
    |mul_7ns_19ns_25_1_1_U113                                      |mul_7ns_19ns_25_1_1                                |        0|   1|     0|    6|    0|
    |mux_2_1_32_1_1_U114                                           |mux_2_1_32_1_1                                     |        0|   0|     0|    9|    0|
    |mux_2_1_32_1_1_U115                                           |mux_2_1_32_1_1                                     |        0|   0|     0|    9|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                         |                                                   |        0|   4|  1008| 1018|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln125_1_fu_412_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln125_2_fu_330_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln125_fu_342_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln126_fu_432_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln131_fu_426_p2       |         +|   0|  0|  16|           7|           7|
    |add_ln138_fu_758_p2       |         +|   0|  0|  12|           4|           2|
    |add_ln140_1_fu_752_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln140_fu_613_p2       |         +|   0|  0|  12|           4|           1|
    |empty_102_fu_741_p2       |         +|   0|  0|  14|           7|           7|
    |empty_104_fu_778_p2       |         +|   0|  0|  15|           8|           1|
    |empty_85_fu_485_p2        |         +|   0|  0|  71|          64|          64|
    |empty_88_fu_554_p2        |         +|   0|  0|  14|           7|           7|
    |empty_90_fu_573_p2        |         +|   0|  0|  71|          64|          64|
    |empty_92_fu_602_p2        |         +|   0|  0|  14|           7|           7|
    |empty_94_fu_672_p2        |         +|   0|  0|  15|           8|           1|
    |empty_96_fu_619_p2        |         +|   0|  0|  14|           7|           7|
    |empty_98_fu_637_p2        |         +|   0|  0|  71|          64|          64|
    |tmp1_fu_490_p2            |         +|   0|  0|  14|           7|           1|
    |empty_100_fu_731_p2       |         -|   0|  0|  14|           7|           7|
    |empty_87_fu_532_p2        |         -|   0|  0|  14|           7|           7|
    |empty_fu_475_p2           |         -|   0|  0|  26|          19|          19|
    |sub_ln131_fu_386_p2       |         -|   0|  0|  16|           7|           7|
    |exitcond224_fu_772_p2     |      icmp|   0|  0|  15|           8|           2|
    |exitcond2_fu_666_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln125_fu_324_p2      |      icmp|   0|  0|  14|           7|           5|
    |icmp_ln126_fu_348_p2      |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln140_1_fu_746_p2    |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln140_fu_607_p2      |      icmp|   0|  0|  12|           4|           2|
    |or_ln138_fu_714_p2        |        or|   0|  0|   3|           3|           1|
    |select_ln125_1_fu_362_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln125_2_fu_400_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln125_fu_354_p3    |    select|   0|  0|   4|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 580|         364|         307|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                Name                               | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  125|         25|    1|         25|
    |bh_1_reg_247                                                       |    9|          2|    4|          8|
    |bh_2_reg_269                                                       |    9|          2|    4|          8|
    |bh_fu_126                                                          |    9|          2|    4|          8|
    |bout_1_fu_138                                                      |    9|          2|    4|          8|
    |bout_fu_130                                                        |    9|          2|    4|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |   20|          4|   14|         56|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |   20|          4|   14|         56|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1         |    9|          2|    1|          2|
    |grp_fu_1025_ce                                                     |    9|          2|    1|          2|
    |grp_fu_1029_ce                                                     |    9|          2|    1|          2|
    |indvar_flatten_fu_134                                              |    9|          2|    7|         14|
    |loop_index_1_reg_280                                               |    9|          2|    8|         16|
    |loop_index_reg_258                                                 |    9|          2|    8|         16|
    |m_axi_output_r_AWADDR                                              |   14|          3|   64|        192|
    |m_axi_output_r_WDATA                                               |   14|          3|   32|         96|
    |output_r_blk_n_AW                                                  |    9|          2|    1|          2|
    |output_r_blk_n_B                                                   |    9|          2|    1|          2|
    |output_r_blk_n_W                                                   |    9|          2|    1|          2|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                              |  392|         83|  181|        539|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln131_reg_871                                                          |   7|   0|    7|          0|
    |add_ln140_1_reg_992                                                        |   4|   0|    4|          0|
    |add_ln140_reg_940                                                          |   4|   0|    4|          0|
    |ap_CS_fsm                                                                  |  24|   0|   24|          0|
    |bh_1_reg_247                                                               |   4|   0|    4|          0|
    |bh_2_reg_269                                                               |   4|   0|    4|          0|
    |bh_fu_126                                                                  |   4|   0|    4|          0|
    |bitcast_ln125_reg_895                                                      |  32|   0|   32|          0|
    |bout_1_fu_138                                                              |   4|   0|    4|          0|
    |bout_fu_130                                                                |   4|   0|    4|          0|
    |empty_100_reg_979                                                          |   6|   0|    7|          1|
    |empty_102_reg_984                                                          |   7|   0|    7|          0|
    |empty_103_reg_997                                                          |   1|   0|    1|          0|
    |empty_104_reg_1005                                                         |   8|   0|    8|          0|
    |empty_85_reg_884                                                           |  64|   0|   64|          0|
    |empty_87_reg_908                                                           |   7|   0|    7|          0|
    |empty_92_reg_932                                                           |   7|   0|    7|          0|
    |empty_93_reg_951                                                           |   1|   0|    1|          0|
    |empty_94_reg_959                                                           |   8|   0|    8|          0|
    |grp_export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2_fu_291_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_134                                                      |   7|   0|    7|          0|
    |loop_index_1_reg_280                                                       |   8|   0|    8|          0|
    |loop_index_reg_258                                                         |   8|   0|    8|          0|
    |out_cast_reg_857                                                           |   6|   0|    7|          1|
    |output_r_addr_291_reg_945                                                  |  64|   0|   64|          0|
    |output_r_addr_reg_926                                                      |  64|   0|   64|          0|
    |tmp1_reg_890                                                               |   7|   0|    7|          0|
    |tmp_1_reg_900                                                              |   7|   0|   14|          7|
    |tmp_reg_974                                                                |  32|   0|   32|          0|
    |tmp_s_reg_1020                                                             |  32|   0|   32|          0|
    |trunc_ln138_reg_913                                                        |   3|   0|    3|          0|
    |zext_ln138_reg_918                                                         |   4|   0|    7|          3|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 443|   0|  455|         12|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1605_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1605_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1605_p_opcode                                               |  out|    2|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1605_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1605_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1613_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1613_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1613_p_opcode                                               |  out|    5|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1613_p_dout0                                                |   in|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1613_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|m_axi_output_r_AWVALID                                             |  out|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_AWREADY                                             |   in|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_AWADDR                                              |  out|   64|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_AWID                                                |  out|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_AWLEN                                               |  out|   32|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_AWSIZE                                              |  out|    3|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_AWBURST                                             |  out|    2|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_AWLOCK                                              |  out|    2|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_AWCACHE                                             |  out|    4|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_AWPROT                                              |  out|    3|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_AWQOS                                               |  out|    4|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_AWREGION                                            |  out|    4|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_AWUSER                                              |  out|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_WVALID                                              |  out|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_WREADY                                              |   in|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_WDATA                                               |  out|   32|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_WSTRB                                               |  out|    4|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_WLAST                                               |  out|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_WID                                                 |  out|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_WUSER                                               |  out|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_ARVALID                                             |  out|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_ARREADY                                             |   in|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_ARADDR                                              |  out|   64|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_ARID                                                |  out|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_ARLEN                                               |  out|   32|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_ARSIZE                                              |  out|    3|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_ARBURST                                             |  out|    2|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_ARLOCK                                              |  out|    2|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_ARCACHE                                             |  out|    4|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_ARPROT                                              |  out|    3|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_ARQOS                                               |  out|    4|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_ARREGION                                            |  out|    4|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_ARUSER                                              |  out|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_RVALID                                              |   in|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_RREADY                                              |  out|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_RDATA                                               |   in|   32|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_RLAST                                               |   in|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_RID                                                 |   in|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_RFIFONUM                                            |   in|    9|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_RUSER                                               |   in|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_RRESP                                               |   in|    2|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_BVALID                                              |   in|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_BREADY                                              |  out|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_BRESP                                               |   in|    2|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_BID                                                 |   in|    1|       m_axi|                                                  output_r|       pointer|
|m_axi_output_r_BUSER                                               |   in|    1|       m_axi|                                                  output_r|       pointer|
|output_ftmap                                                       |   in|   64|     ap_none|                                              output_ftmap|        scalar|
|conv1_biases_address0                                              |  out|    6|   ap_memory|                                              conv1_biases|         array|
|conv1_biases_ce0                                                   |  out|    1|   ap_memory|                                              conv1_biases|         array|
|conv1_biases_q0                                                    |   in|   32|   ap_memory|                                              conv1_biases|         array|
|out_r                                                              |   in|    6|     ap_none|                                                     out_r|        scalar|
|h                                                                  |   in|    8|     ap_none|                                                         h|        scalar|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |  out|   14|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1    |  out|   14|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d1          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  out|   14|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1  |  out|   14|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d1        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

