module test ();

  reg  clk = 0;
  wire out_clk;

  clk_div u (
      clk,
      out_clk
  );

  always #1 clk = ~clk;

  initial begin
    $display("Starting clk_div test...");
    #5000 $finish;
  end

  initial begin
    $dumpfile("clk_div.vcd");
    $dumpvars(0, test);
  end

endmodule
