Info (10281): Verilog HDL Declaration information at FSM test.sv(3): object "gameover" differs only in case from object "Gameover" in the same scope File: D:/Github/ECE385-Final/modules/FSM test.sv Line: 3
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Github/ECE385-Final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Github/ECE385-Final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Github/ECE385-Final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Github/ECE385-Final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Github/ECE385-Final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Github/ECE385-Final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Github/ECE385-Final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Github/ECE385-Final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at FSM.sv(3): object "gameover" differs only in case from object "Gameover" in the same scope File: D:/Github/ECE385-Final/modules/FSM.sv Line: 3
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: D:/Github/ECE385-Final/modules/HexDriver.sv Line: 23
