#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 22 22:46:58 2020
# Process ID: 12432
# Current directory: D:/Projects/Xilinx/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11900 D:\Projects\Xilinx\CPU\CPU.xpr
# Log file: D:/Projects/Xilinx/CPU/vivado.log
# Journal file: D:/Projects/Xilinx/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/Xilinx/CPU/CPU.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_design "pc"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
endgroup
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CE {true} CONFIG.SSET {false} CONFIG.Load {true}] [get_bd_cells c_counter_binary_0]
report_ip_
startgroup
make_bd_pins_external  [get_bd_cells c_counter_binary_0]
make_bd_intf_pins_external  [get_bd_cells c_counter_binary_0]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/pc.bd] -top
import_files -force -norecurse D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/hdl/pc_wrapper.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter.xci] -no_script -reset -force -quiet
remove_files  -fileset program_counter D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter.xci
update_compile_order -fileset sources_1
create_bd_design "block_ram"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {65536} CONFIG.Read_Width_A {16} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/block_ram.bd] -top
import_files -force -norecurse D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/hdl/block_ram_wrapper.vhd
update_compile_order -fileset sources_1
open_bd_design {D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/block_ram.bd}
startgroup
make_bd_pins_external  [get_bd_cells blk_mem_gen_0]
make_bd_intf_pins_external  [get_bd_cells blk_mem_gen_0]
endgroup
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
make_wrapper -files [get_files D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/block_ram.bd] -top
import_files -force -norecurse D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/hdl/block_ram_wrapper.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci] -no_script -reset -force -quiet
remove_files  -fileset bram D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci
update_compile_order -fileset sources_1
open_bd_design {D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/block_ram.bd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run synth_1 -name synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/pc.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/block_ram.bd]
synth_design -rtl -name rtl_1
close_design
close_design
export_ip_user_files -of_objects  [get_files D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/bram_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/bram_tb.vhd
export_ip_user_files -of_objects  [get_files D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/program_counter_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/program_counter_tb.vhd
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/pc.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/block_ram.bd]
synth_design -rtl -name rtl_1
open_bd_design {D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/block_ram.bd}
open_bd_design {D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/block_ram.bd}
current_bd_design [get_bd_designs pc]
close_bd_design [get_bd_designs pc]
close_bd_design [get_bd_designs block_ram]
close_design
