EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# +3V3
#
DEF +3V3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+3V3" 0 140 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +5V
#
DEF +5V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+5V" 0 140 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X +5V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# CONN_02X03
#
DEF CONN_02X03 P 0 1 Y N 1 F N
F0 "P" 0 200 50 H V C CNN
F1 "CONN_02X03" 0 -200 50 H V C CNN
F2 "" 0 -1200 50 H V C CNN
F3 "" 0 -1200 50 H V C CNN
$FPLIST
 Pin_Header_Straight_2X03
 Pin_Header_Angled_2X03
 Socket_Strip_Straight_2X03
 Socket_Strip_Angled_2X03
$ENDFPLIST
DRAW
S -100 -95 -50 -105 0 1 0 N
S -100 5 -50 -5 0 1 0 N
S -100 105 -50 95 0 1 0 N
S -100 150 100 -150 0 1 0 N
S 50 -95 100 -105 0 1 0 N
S 50 5 100 -5 0 1 0 N
S 50 105 100 95 0 1 0 N
X P1 1 -250 100 150 R 50 50 1 1 P
X P2 2 250 100 150 L 50 50 1 1 P
X P3 3 -250 0 150 R 50 50 1 1 P
X P4 4 250 0 150 L 50 50 1 1 P
X P5 5 -250 -100 150 R 50 50 1 1 P
X P6 6 250 -100 150 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# CONN_02X05
#
DEF CONN_02X05 P 0 1 Y N 1 F N
F0 "P" 0 300 50 H V C CNN
F1 "CONN_02X05" 0 -300 50 H V C CNN
F2 "" 0 -1200 50 H V C CNN
F3 "" 0 -1200 50 H V C CNN
$FPLIST
 Pin_Header_Straight_2X05
 Pin_Header_Angled_2X05
 Socket_Strip_Straight_2X05
 Socket_Strip_Angled_2X05
$ENDFPLIST
DRAW
S -100 -195 -50 -205 0 1 0 N
S -100 -95 -50 -105 0 1 0 N
S -100 5 -50 -5 0 1 0 N
S -100 105 -50 95 0 1 0 N
S -100 205 -50 195 0 1 0 N
S -100 250 100 -250 0 1 0 N
S 50 -195 100 -205 0 1 0 N
S 50 -95 100 -105 0 1 0 N
S 50 5 100 -5 0 1 0 N
S 50 105 100 95 0 1 0 N
S 50 205 100 195 0 1 0 N
X P1 1 -250 200 150 R 50 50 1 1 P
X P2 2 250 200 150 L 50 50 1 1 P
X P3 3 -250 100 150 R 50 50 1 1 P
X P4 4 250 100 150 L 50 50 1 1 P
X P5 5 -250 0 150 R 50 50 1 1 P
X P6 6 250 0 150 L 50 50 1 1 P
X P7 7 -250 -100 150 R 50 50 1 1 P
X P8 8 250 -100 150 L 50 50 1 1 P
X P9 9 -250 -200 150 R 50 50 1 1 P
X P10 10 250 -200 150 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# C_Small
#
DEF C_Small C 0 10 N N 1 F N
F0 "C" 10 70 50 H V L CNN
F1 "C_Small" 10 -80 50 H V L CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 C?
 C_????_*
 C_????
 SMD*_c
 Capacitor*
$ENDFPLIST
DRAW
P 2 0 1 13  -60 -20  60 -20 N
P 2 0 1 12  -60 20  60 20 N
X ~ 1 0 100 75 D 40 40 1 1 P
X ~ 2 0 -100 80 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# Crystal_Small
#
DEF Crystal_Small Y 0 40 N N 1 F N
F0 "Y" 0 100 50 H V C CNN
F1 "Crystal_Small" 0 -100 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 Crystal_
$ENDFPLIST
DRAW
S -30 -60 30 60 0 1 0 N
P 2 0 1 0  -50 -30  -50 30 N
P 2 0 1 0  50 -30  50 30 N
X 1 1 -100 0 50 R 40 40 1 1 P
X 2 2 100 0 50 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# GND
#
DEF GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 6 0 1 0  0 0  0 -50  50 -50  0 -100  -50 -50  0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# GNDA
#
DEF GNDA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "GNDA" 0 -150 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 6 0 1 0  0 0  0 -50  50 -50  0 -100  -50 -50  0 -50 N
X GNDA 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# INA21x
#
DEF INA21x U 0 40 Y Y 1 F N
F0 "U" 0 0 60 H V C CNN
F1 "INA21x" -600 200 60 H V C CNN
F2 "" 0 -50 60 H V C CNN
F3 "" 0 -50 60 H V C CNN
DRAW
P 5 0 1 0  -400 400  450 400  0 -400  -450 400  -400 400 f
X REF 1 -250 -150 200 U 50 50 1 1 I
X GND 2 -450 50 200 R 50 50 1 1 W
X V+ 3 450 50 200 L 50 50 1 1 W
X + 4 300 600 200 D 50 50 1 1 I
X _ 5 -300 600 200 D 50 50 1 1 I
X OUT 6 0 -600 200 U 50 50 1 1 I
ENDDRAW
ENDDEF
#
# INDUCTOR_SMALL
#
DEF INDUCTOR_SMALL L 0 0 N N 1 F N
F0 "L" 0 100 50 H V C CNN
F1 "INDUCTOR_SMALL" 0 -50 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
A -150 0 50 1 1799 0 1 0 N -100 0 -200 0
A -50 0 50 1 1799 0 1 0 N 0 0 -100 0
A 50 0 50 1 1799 0 1 0 N 100 0 0 0
A 150 0 50 1 1799 0 1 0 N 200 0 100 0
X 1 1 -250 0 50 R 30 30 1 1 I
X 2 2 250 0 50 L 30 30 1 1 I
ENDDRAW
ENDDEF
#
# Q_PMOS_DSG
#
DEF Q_PMOS_DSG Q 0 0 Y N 1 F N
F0 "Q" 300 50 50 H V R CNN
F1 "Q_PMOS_DSG" 650 -50 50 H V R CNN
F2 "" 200 100 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0  30 -70  100 -70 N
P 2 0 1 10  30 -50  30 -90 N
P 2 0 1 0  30 0  100 0 N
P 2 0 1 10  30 20  30 -20 N
P 2 0 1 0  30 70  100 70 N
P 2 0 1 10  30 90  30 50 N
P 2 0 1 0  100 -70  100 -100 N
P 2 0 1 0  100 -70  100 0 N
P 2 0 1 0  100 100  100 70 N
P 3 0 1 10  10 75  10 -75  10 -75 N
P 4 0 1 0  90 0  50 -15  50 15  90 0 F
X D 1 100 200 100 D 50 50 1 1 P
X S 2 100 -200 100 U 50 50 1 1 P
X G 3 -200 0 210 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# R
#
DEF R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "R" 0 0 50 V V C CNN
F2 "" -70 0 50 V V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 R_*
 Resistor_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# SD_Card
#
DEF SD_Card CON 0 40 Y Y 1 F N
F0 "CON" -650 550 50 H V C CNN
F1 "SD_Card" 600 -550 50 H V C CNN
F2 "10067847-001" 200 350 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 SD_Card_Receptacle
$ENDFPLIST
DRAW
S -350 -375 -250 -425 0 1 0 F
S -350 -275 -250 -325 0 1 0 F
S -350 -175 -250 -225 0 1 0 F
S -350 -75 -250 -125 0 1 0 F
S -350 25 -250 -25 0 1 0 F
S -350 125 -250 75 0 1 0 F
S -350 225 -250 175 0 1 0 F
S -350 325 -250 275 0 1 0 F
S -300 425 -200 375 0 1 0 F
P 6 0 1 0  -400 350  -300 450  800 450  800 -450  -400 -450  -400 350 f
P 6 0 1 0  650 450  650 500  -800 500  -800 -500  650 -500  650 -450 N
X CD/DAT3 1 -900 300 100 R 50 50 1 1 I
X CMD 2 -900 200 100 R 50 50 1 1 I
X VSS 3 -900 100 100 R 50 50 1 1 I
X VDD 4 -900 0 100 R 50 50 1 1 I
X CLK 5 -900 -100 100 R 50 50 1 1 I
X VSS 6 -900 -200 100 R 50 50 1 1 I
X DAT0 7 -900 -300 100 R 50 50 1 1 I
X DAT1 8 -900 -400 100 R 50 50 1 1 I
X DAT2 9 -900 400 100 R 50 50 1 1 I
X CARD_DETECT 10 900 200 100 L 50 50 1 1 I
X WRITE_PROTECT 11 900 100 100 L 50 50 1 1 I
X SHELL1 12 900 -100 100 L 50 50 1 1 I
X SHELL2 13 900 -200 100 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# STM32F405R
#
DEF STM32F405R U 0 40 Y Y 1 F N
F0 "U" 100 -550 50 H V C CNN
F1 "STM32F405R" 100 -450 50 H V C CNN
F2 "TQFP64" 100 -650 50 H V C CNN
F3 "" 100 -550 50 H V C CNN
$FPLIST
 LQFP64
$ENDFPLIST
DRAW
S -3300 -2100 3100 2000 0 1 0 f
X VBAT 1 1000 2300 300 D 50 50 1 1 I
X PC13 2 3400 -1500 300 L 50 50 1 1 I
X PC14/OSC32_IN 3 3400 -1600 300 L 50 50 1 1 I
X PC15/OSC32_OUT 4 3400 -1700 300 L 50 50 1 1 I
X PH0/OSC_IN 5 -3600 1100 300 R 50 50 1 1 I
X PH1/OSC_OUT 6 -3600 500 300 R 50 50 1 1 I
X NRST 7 -3600 1300 300 R 50 50 1 1 I
X PC0/OTG_HS_ULPI_STP 8 3400 -200 300 L 50 50 1 1 I
X PC1 9 3400 -300 300 L 50 50 1 1 I
X PC2/SPI2_MISO/OTG_HS_ULPI_DIR/I2S2ext_SD 10 3400 -400 300 L 50 50 1 1 I
X PA4/SPI1_NSS/SPI3_NSS/USART2_CK/OTG_HS_SOF/I2S3_WS 20 -3600 -700 300 R 50 50 1 1 I
X PB11/I2C2_SDA/USART3_RX/OTG_HS_ULPI_D4/TIM2_CH4 30 3400 500 300 L 50 50 1 1 I
X PC9/I2S_CKIN/MCO2/TIM8_CH4/SDIO_D1/I2C3_SDA/TIM3_CH4 40 3400 -1100 300 L 50 50 1 1 I
X PA15/JTDI/SPI3_NSS/I2S3_WS/TIM2_CH1_ETR/SPI1_NSS 50 -3600 -1800 300 R 50 50 1 1 I
X BOOT0 60 -3600 1500 300 R 50 50 1 1 I
X PC3/SPI2_MOSI/I2S2_SD/OTG_HS_ULPI_NXT 11 3400 -500 300 L 50 50 1 1 I
X PA5/SPI1_SCK/OTG_HS_ULPI_CK/TIM2_CH1_ETR/TIM8_CHIN 21 -3600 -800 300 R 50 50 1 1 I
X VCAP_1 31 300 -2400 300 U 50 50 1 1 I
X PA8/MCO1/USART1_CK/TIM1_CH1/I2C3_SCL/OTG_FS_SOF 41 -3600 -1100 300 R 50 50 1 1 I
X PC10/SPI3_SCK/I2S3_CK/UART4_TX/SDIO_D2/USART3_TX 51 3400 -1200 300 L 50 50 1 1 I
X PB8/TIM4_CH3/SDIO_D4/TIM10_CH1/I2C1_SCL/CAN1_RX 61 3400 800 300 L 50 50 1 1 I
X VSSA 12 -1000 -2400 300 U 50 50 1 1 I
X PA6/SPI1_MISO/TIM8_BKIN/TIM13_CH1/TIM3_CH1/TIM1_BKIN 22 -3600 -900 300 R 50 50 1 1 I
X VDD 32 -100 2300 300 D 50 50 1 1 I
X PA9/USART1_TX/TIM1_CH2/I2C3_SMBA 42 -3600 -1200 300 R 50 50 1 1 I
X PC11/UART4_RX/SPI3_MISO/SDIO_D3/USART3_RX/I2S3ext_SD 52 3400 -1300 300 L 50 50 1 1 I
X PB9/SPI2_NSS/I2S2_WS/TIM4_CH4/TIM11_CH1/SDIO_D5/I2C1_SDA/CAN1_TX 62 3400 700 300 L 50 50 1 1 I
X VDDA 13 -900 2300 300 D 50 50 1 1 I
X PA7/SPI1_MOSI/TIM8_CH1N/TIM14_CH1/TIM3_CH2/TIM1_CH1N 23 -3600 -1000 300 R 50 50 1 1 I
X PB12/SPI2_NSS/I2S2_WS/I2C2_SMBA/USART3_CK/TIM1_BKIN/CAN2_RX/OTG_HS_ULPI_D5/OTG_HS_ID 33 3400 400 300 L 50 50 1 1 I
X PA10/USART1_RX/TIM1_CH3/OTG_FS_ID 43 -3600 -1300 300 R 50 50 1 1 I
X PC12/UART5_TX/SDIO_CK/SPI3_MOSI/I2S3_SD/USART3_CK 53 3400 -1400 300 L 50 50 1 1 I
X VSS 63 -600 -2400 300 U 50 50 1 1 I
X PA0/WKUP/USART2_CTS/UART4_TX/TIM2_CH1_ETR/TIM5_CH1/TIM8_ETR 14 -3600 -300 300 R 50 50 1 1 I
X PC4 24 3400 -600 300 L 50 50 1 1 I
X PB13/SPI2_SCK/I2S2_CK/USART3_CTS/TIM1_CH1N/CAN2_TX/OTG_HS_ULPI_D6 34 3400 300 300 L 50 50 1 1 I
X PA11/USART1_CTS/CAN1_RX/TIM1_CH4_/OTG_FS_DM 44 -3600 -1400 300 R 50 50 1 1 I
X PD2/TIM3_ETR/UART5_RX/SDIO_CMD 54 -3600 100 300 R 50 50 1 1 I
X VDD 64 500 2300 300 D 50 50 1 1 I
X PA1/USART2_RTS/UART4_RX/TIM5_CH2/TIMM2_CH2 15 -3600 -400 300 R 50 50 1 1 I
X PC5 25 3400 -700 300 L 50 50 1 1 I
X PB14/SPI2_MISO/TIM1_CH2N/TIM12_CH1/OTG_HS_DM/USART3_RTS/TIM8_CH2N/I2S2ext_SD 35 3400 200 300 L 50 50 1 1 I
X PA12/USART1_RTS/CAN1_TX/TIM1_ETR/OTG_FS_DP 45 -3600 -1500 300 R 50 50 1 1 I
X PB3/JTDO/TRACESWO/SPI3_SCK/I2S3_CK/TIM2_CH2/SPI1_SCK 55 3400 1300 300 L 50 50 1 1 I
X PA2/USART2_TX/TIM5_CH3/TIM9_CH1/TIM2_CH3 16 -3600 -500 300 R 50 50 1 1 I
X PB0/TIM3_CH3/TIM8_CH2N/OTG_HS_ULPI_D1/TIM1_CH2N 26 3400 1600 300 L 50 50 1 1 I
X PB15/SPI2_MOSI/I2S2_SD/TIM1_CH3N/TIM8_CH3N/TIM12_CH2/OTG_HS_DP 36 3400 100 300 L 50 50 1 1 I
X PA13/JTMS/SWDIO 46 -3600 -1600 300 R 50 50 1 1 I
X PB4/NJTRST/SPI3_MISO/TIM3_CH1/SPI1_MISO/I2S3ext_SD 56 3400 1200 300 L 50 50 1 1 I
X PA3/USART2_RX/TIM5_CH4/TIM9_CH2/TIM2_CH4/OTG_HS_ULPI_D0 17 -3600 -600 300 R 50 50 1 1 I
X PB1/TIM3_CH4/TIM8_CH3N/OTG_HS_ULPI_D2/OTG_HS_INTN/TIM1_CH3N 27 3400 1500 300 L 50 50 1 1 I
X PC6/I2S2_MCK/TIM8_CH1/SDIO_D6/USART6_TX/TIM3_CH1 37 3400 -800 300 L 50 50 1 1 I
X VCAP_2 47 800 -2400 300 U 50 50 1 1 I
X PB5/I2C1_SMBA/CAN2_RX/OTG_HS_ULPI_D7/TIM3_CH2/SPI1_MOSI/SPI3_MOSI/I2S3_SD 57 3400 1100 300 L 50 50 1 1 I
X VSS 18 -800 -2400 300 U 50 50 1 1 I
X PB2/BOOT1 28 3400 1400 300 L 50 50 1 1 I
X PC7/I2S3_MCK/TIM8_CH2/SDIO_D7/USART6_RX/TIM3_CH2 38 3400 -900 300 L 50 50 1 1 I
X VDD 48 200 2300 300 D 50 50 1 1 I
X PB6/I2C1_SCL/TIM4_CH1/CAN2_TX/USART1_TX 58 3400 1000 300 L 50 50 1 1 I
X VDD 19 -400 2300 300 D 50 50 1 1 I
X PB10/SPI2_SCK/I2S2_CK/I2C2_SCL/USART3_TX/OTG_HS_ULPI_D3/TIM2_CH3 29 3400 600 300 L 50 50 1 1 I
X PC8/TIM8_CH3/SDIO_D0/TIM3_CH3/USART6_CK 39 3400 -1000 300 L 50 50 1 1 I
X PA14/JTCK/SWCLK 49 -3600 -1700 300 R 50 50 1 1 I
X PB7/I2C1_SDA/FSMC_NL/USART1_RX/TIM4_CH2 59 3400 900 300 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# upsat_camera
#
DEF upsat_camera U 0 40 Y Y 1 F N
F0 "U" 0 0 60 H V C CNN
F1 "upsat_camera" 0 -300 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -300 250 300 -250 0 1 0 f
ENDDRAW
ENDDEF
#
#End Library
