Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\CPEN391\DE1andLED\SysForLed.qsys --block-symbol-file --output-directory=D:\CPEN391\DE1andLED\SysForLed --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1andLED/SysForLed.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding color_0 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_0
Progress: Adding color_1 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_1
Progress: Adding color_10 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_10
Progress: Adding color_11 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_11
Progress: Adding color_2 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_2
Progress: Adding color_3 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_3
Progress: Adding color_4 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_4
Progress: Adding color_5 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_5
Progress: Adding color_6 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_6
Progress: Adding color_7 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_7
Progress: Adding color_8 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_8
Progress: Adding color_9 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_9
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 19.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 19.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding start [altera_avalon_pio 19.1]
Progress: Parameterizing module start
Progress: Adding timer_0 [altera_avalon_timer 19.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 19.1]
Progress: Parameterizing module timer_1
Progress: Adding wifi_uart0 [altera_avalon_uart 19.1]
Progress: Parameterizing module wifi_uart0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SysForLed.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\CPEN391\DE1andLED\SysForLed.qsys --synthesis=VERILOG --output-directory=D:\CPEN391\DE1andLED\SysForLed\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1andLED/SysForLed.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding color_0 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_0
Progress: Adding color_1 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_1
Progress: Adding color_10 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_10
Progress: Adding color_11 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_11
Progress: Adding color_2 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_2
Progress: Adding color_3 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_3
Progress: Adding color_4 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_4
Progress: Adding color_5 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_5
Progress: Adding color_6 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_6
Progress: Adding color_7 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_7
Progress: Adding color_8 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_8
Progress: Adding color_9 [altera_avalon_pio 19.1]
Progress: Parameterizing module color_9
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 19.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 19.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding start [altera_avalon_pio 19.1]
Progress: Parameterizing module start
Progress: Adding timer_0 [altera_avalon_timer 19.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 19.1]
Progress: Parameterizing module timer_1
Progress: Adding wifi_uart0 [altera_avalon_uart 19.1]
Progress: Parameterizing module wifi_uart0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SysForLed.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: SysForLed: Generating SysForLed "SysForLed" for QUARTUS_SYNTH
Info: color_0: Starting RTL generation for module 'SysForLed_color_0'
Info: color_0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SysForLed_color_0 --dir=C:/Users/Verdant/AppData/Local/Temp/alt9087_1514677099129634746.dir/0002_color_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/Verdant/AppData/Local/Temp/alt9087_1514677099129634746.dir/0002_color_0_gen//SysForLed_color_0_component_configuration.pl  --do_build_sim=0  ]
Info: color_0: Done RTL generation for module 'SysForLed_color_0'
Info: color_0: "SysForLed" instantiated altera_avalon_pio "color_0"
Info: jtag_uart_0: Starting RTL generation for module 'SysForLed_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SysForLed_jtag_uart_0 --dir=C:/Users/Verdant/AppData/Local/Temp/alt9087_1514677099129634746.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/Verdant/AppData/Local/Temp/alt9087_1514677099129634746.dir/0003_jtag_uart_0_gen//SysForLed_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'SysForLed_jtag_uart_0'
Info: jtag_uart_0: "SysForLed" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "SysForLed" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'SysForLed_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SysForLed_onchip_memory2_0 --dir=C:/Users/Verdant/AppData/Local/Temp/alt9087_1514677099129634746.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/Verdant/AppData/Local/Temp/alt9087_1514677099129634746.dir/0004_onchip_memory2_0_gen//SysForLed_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'SysForLed_onchip_memory2_0'
Info: onchip_memory2_0: "SysForLed" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: start: Starting RTL generation for module 'SysForLed_start'
Info: start:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SysForLed_start --dir=C:/Users/Verdant/AppData/Local/Temp/alt9087_1514677099129634746.dir/0005_start_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/Verdant/AppData/Local/Temp/alt9087_1514677099129634746.dir/0005_start_gen//SysForLed_start_component_configuration.pl  --do_build_sim=0  ]
Info: start: Done RTL generation for module 'SysForLed_start'
Info: start: "SysForLed" instantiated altera_avalon_pio "start"
Info: timer_0: Starting RTL generation for module 'SysForLed_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/19.1/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SysForLed_timer_0 --dir=C:/Users/Verdant/AppData/Local/Temp/alt9087_1514677099129634746.dir/0006_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/Verdant/AppData/Local/Temp/alt9087_1514677099129634746.dir/0006_timer_0_gen//SysForLed_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'SysForLed_timer_0'
Info: timer_0: "SysForLed" instantiated altera_avalon_timer "timer_0"
Info: wifi_uart0: Starting RTL generation for module 'SysForLed_wifi_uart0'
Info: wifi_uart0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=SysForLed_wifi_uart0 --dir=C:/Users/Verdant/AppData/Local/Temp/alt9087_1514677099129634746.dir/0007_wifi_uart0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/Verdant/AppData/Local/Temp/alt9087_1514677099129634746.dir/0007_wifi_uart0_gen//SysForLed_wifi_uart0_component_configuration.pl  --do_build_sim=0  ]
Info: wifi_uart0: Done RTL generation for module 'SysForLed_wifi_uart0'
Info: wifi_uart0: "SysForLed" instantiated altera_avalon_uart "wifi_uart0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "SysForLed" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "SysForLed" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "SysForLed" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'SysForLed_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/19.1/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=SysForLed_nios2_gen2_0_cpu --dir=C:/Users/Verdant/AppData/Local/Temp/alt9087_1514677099129634746.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/19.1/quartus/bin64/ --verilog --config=C:/Users/Verdant/AppData/Local/Temp/alt9087_1514677099129634746.dir/0010_cpu_gen//SysForLed_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.04.04 22:59:10 (*) Starting Nios II generation
Info: cpu: # 2022.04.04 22:59:10 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.04.04 22:59:10 (*)   Creating all objects for CPU
Info: cpu: # 2022.04.04 22:59:10 (*)     Testbench
Info: cpu: # 2022.04.04 22:59:10 (*)     Instruction decoding
Info: cpu: # 2022.04.04 22:59:10 (*)       Instruction fields
Info: cpu: # 2022.04.04 22:59:10 (*)       Instruction decodes
Info: cpu: # 2022.04.04 22:59:10 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2022.04.04 22:59:10 (*)       Instruction controls
Info: cpu: # 2022.04.04 22:59:10 (*)     Pipeline frontend
Info: cpu: # 2022.04.04 22:59:11 (*)     Pipeline backend
Info: cpu: # 2022.04.04 22:59:12 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.04.04 22:59:12 (*)   Creating plain-text RTL
Info: cpu: # 2022.04.04 22:59:13 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SysForLed_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file D:/CPEN391/DE1andLED/SysForLed/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/CPEN391/DE1andLED/SysForLed/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/CPEN391/DE1andLED/SysForLed/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/CPEN391/DE1andLED/SysForLed/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: SysForLed: Done "SysForLed" with 32 modules, 53 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
