Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Sun Mar  3 14:31:17 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: AudVid/audvid_clockmanager/I2S_CLK_reg/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: AudVid/i2s/I2S_WS_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/EnableDataRead_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/InitSpi/DataClk_reg/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/WorkSpi/DataClk_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spiInitClock/OutputCLK_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[9]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spi/dataClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 629 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.410        0.000                      0                 6474        0.021        0.000                      0                 6474        3.000        0.000                       0                  2145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk100                            {0.000 5.000}        10.000          100.000         
  I2S_CLK_reloj2_clk_wiz_0_0      {0.000 35.431}       70.862          14.112          
  MasterClocK_reloj1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  SD_Clock_reloj1_clk_wiz_0_0     {0.000 40.000}       80.000          12.500          
  TFT_Clock_reloj1_clk_wiz_0_0    {0.000 80.000}       160.000         6.250           
  clkfbout_reloj1_clk_wiz_0_0     {0.000 5.000}        10.000          100.000         
  clkfbout_reloj2_clk_wiz_0_0     {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                  1.410        0.000                      0                 6002        0.021        0.000                      0                 6002        3.000        0.000                       0                  1925  
  I2S_CLK_reloj2_clk_wiz_0_0           68.236        0.000                      0                   13        0.122        0.000                      0                   13       34.931        0.000                       0                    16  
  MasterClocK_reloj1_clk_wiz_0_0        8.147        0.000                      0                    8        0.160        0.000                      0                    8        3.750        0.000                       0                   145  
  SD_Clock_reloj1_clk_wiz_0_0          36.976        0.000                      0                   47        0.122        0.000                      0                   47       39.500        0.000                       0                    37  
  TFT_Clock_reloj1_clk_wiz_0_0        158.270        0.000                      0                   13        0.122        0.000                      0                   13       53.360        0.000                       0                    16  
  clkfbout_reloj1_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  
  clkfbout_reloj2_clk_wiz_0_0                                                                                                                                                      47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100                          MasterClocK_reloj1_clk_wiz_0_0        5.400        0.000                      0                  391        0.158        0.000                      0                  391  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        1.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 3.917ns (47.351%)  route 4.355ns (52.649%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.595     5.116    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X1Y9          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.570 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[3]
                         net (fo=1, routed)           1.152     8.722    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[3]
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.846 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.846    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_27
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.396 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.396    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.624 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.067    10.691    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.313    11.004 r  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.458    11.461    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.585 r  lm32_cpu/instruction_unit/icache/state[3]_i_7/O
                         net (fo=3, routed)           0.764    12.349    lm32_cpu/instruction_unit/icache/state[3]_i_7_n_1
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          0.915    13.388    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_1
    SLICE_X47Y20         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.437    14.778    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[21]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X47Y20         FDRE (Setup_fdre_C_CE)      -0.205    14.798    lm32_cpu/instruction_unit/icache/refill_address_reg[21]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -13.388    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 soc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 1.324ns (16.840%)  route 6.538ns (83.160%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.566     5.087    clk100_IBUF_BUFG
    SLICE_X32Y1          FDRE                                         r  soc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  soc_uart_rx_pending_reg/Q
                         net (fo=3, routed)           0.975     6.518    lm32_cpu/multiplier/soc_uart_rx_pending
    SLICE_X34Y2          LUT4 (Prop_lut4_I0_O)        0.124     6.642 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           0.447     7.089    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.213 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.644     7.857    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X35Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.981 r  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.476     8.457    lm32_cpu/interrupt_unit/product_reg__0[0]
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.581 r  lm32_cpu/interrupt_unit/pc_f[31]_i_6/O
                         net (fo=25, routed)          0.530     9.111    lm32_cpu/load_store_unit/dcache/branch_m_reg
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124     9.235 r  lm32_cpu/load_store_unit/dcache/valid_d_i_3/O
                         net (fo=5, routed)           1.137    10.372    lm32_cpu/instruction_unit/refill_request_reg_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.496 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=157, routed)         0.918    11.413    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/m_bypass_enable_m_reg
    SLICE_X32Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.537 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg_i_7__2/O
                         net (fo=2, routed)           1.412    12.950    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg_0[1]
    RAMB18_X1Y9          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.479    14.820    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X1Y9          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.406    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 3.917ns (47.462%)  route 4.336ns (52.538%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.595     5.116    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X1Y9          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.570 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[3]
                         net (fo=1, routed)           1.152     8.722    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[3]
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.846 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.846    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_27
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.396 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.396    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.624 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.067    10.691    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.313    11.004 r  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.458    11.461    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.585 r  lm32_cpu/instruction_unit/icache/state[3]_i_7/O
                         net (fo=3, routed)           0.764    12.349    lm32_cpu/instruction_unit/icache/state[3]_i_7_n_1
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          0.896    13.369    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_1
    SLICE_X46Y21         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.436    14.777    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[19]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X46Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.833    lm32_cpu/instruction_unit/icache/refill_address_reg[19]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -13.369    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.132ns  (logic 3.917ns (48.166%)  route 4.215ns (51.834%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.595     5.116    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X1Y9          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.570 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[3]
                         net (fo=1, routed)           1.152     8.722    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[3]
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.846 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.846    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_27
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.396 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.396    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.624 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.067    10.691    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.313    11.004 r  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.458    11.461    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.585 r  lm32_cpu/instruction_unit/icache/state[3]_i_7/O
                         net (fo=3, routed)           0.764    12.349    lm32_cpu/instruction_unit/icache/state[3]_i_7_n_1
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          0.775    13.248    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_1
    SLICE_X47Y21         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.436    14.777    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X47Y21         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[17]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X47Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.797    lm32_cpu/instruction_unit/icache/refill_address_reg[17]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.132ns  (logic 3.917ns (48.166%)  route 4.215ns (51.834%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.595     5.116    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X1Y9          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.570 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[3]
                         net (fo=1, routed)           1.152     8.722    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[3]
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.846 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.846    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_27
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.396 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.396    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.624 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.067    10.691    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.313    11.004 r  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.458    11.461    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.585 r  lm32_cpu/instruction_unit/icache/state[3]_i_7/O
                         net (fo=3, routed)           0.764    12.349    lm32_cpu/instruction_unit/icache/state[3]_i_7_n_1
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          0.775    13.248    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_1
    SLICE_X47Y21         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.436    14.777    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X47Y21         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[22]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X47Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.797    lm32_cpu/instruction_unit/icache/refill_address_reg[22]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.132ns  (logic 3.917ns (48.166%)  route 4.215ns (51.834%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.595     5.116    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X1Y9          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.570 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[3]
                         net (fo=1, routed)           1.152     8.722    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[3]
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.846 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.846    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_27
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.396 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.396    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.624 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.067    10.691    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.313    11.004 r  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.458    11.461    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.585 r  lm32_cpu/instruction_unit/icache/state[3]_i_7/O
                         net (fo=3, routed)           0.764    12.349    lm32_cpu/instruction_unit/icache/state[3]_i_7_n_1
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          0.775    13.248    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_1
    SLICE_X47Y21         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.436    14.777    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X47Y21         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[24]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X47Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.797    lm32_cpu/instruction_unit/icache/refill_address_reg[24]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.132ns  (logic 3.917ns (48.166%)  route 4.215ns (51.834%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.595     5.116    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X1Y9          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.570 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[3]
                         net (fo=1, routed)           1.152     8.722    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[3]
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.846 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.846    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_27
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.396 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.396    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.624 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.067    10.691    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.313    11.004 r  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.458    11.461    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.585 r  lm32_cpu/instruction_unit/icache/state[3]_i_7/O
                         net (fo=3, routed)           0.764    12.349    lm32_cpu/instruction_unit/icache/state[3]_i_7_n_1
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          0.775    13.248    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_1
    SLICE_X47Y21         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.436    14.777    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X47Y21         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[27]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X47Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.797    lm32_cpu/instruction_unit/icache/refill_address_reg[27]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 soc_int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        7.713ns  (logic 0.642ns (8.323%)  route 7.071ns (91.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.630     5.151    clk100_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  soc_int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  soc_int_rst_reg/Q
                         net (fo=417, routed)         3.591     9.261    lm32_cpu/instruction_unit/icache/soc_int_rst
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124     9.385 r  lm32_cpu/instruction_unit/icache/state[3]_i_1/O
                         net (fo=1057, routed)        3.480    12.864    lm32_cpu/mc_arithmetic/rst_i0
    SLICE_X56Y6          FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.453    14.794    lm32_cpu/mc_arithmetic/clk100_IBUF_BUFG
    SLICE_X56Y6          FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[12]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X56Y6          FDRE (Setup_fdre_C_R)       -0.524    14.423    lm32_cpu/mc_arithmetic/a_reg[12]
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                         -12.864    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 soc_int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        7.713ns  (logic 0.642ns (8.323%)  route 7.071ns (91.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.630     5.151    clk100_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  soc_int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  soc_int_rst_reg/Q
                         net (fo=417, routed)         3.591     9.261    lm32_cpu/instruction_unit/icache/soc_int_rst
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124     9.385 r  lm32_cpu/instruction_unit/icache/state[3]_i_1/O
                         net (fo=1057, routed)        3.480    12.864    lm32_cpu/mc_arithmetic/rst_i0
    SLICE_X56Y6          FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.453    14.794    lm32_cpu/mc_arithmetic/clk100_IBUF_BUFG
    SLICE_X56Y6          FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[13]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X56Y6          FDRE (Setup_fdre_C_R)       -0.524    14.423    lm32_cpu/mc_arithmetic/a_reg[13]
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                         -12.864    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 soc_int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        7.713ns  (logic 0.642ns (8.323%)  route 7.071ns (91.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.630     5.151    clk100_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  soc_int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  soc_int_rst_reg/Q
                         net (fo=417, routed)         3.591     9.261    lm32_cpu/instruction_unit/icache/soc_int_rst
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124     9.385 r  lm32_cpu/instruction_unit/icache/state[3]_i_1/O
                         net (fo=1057, routed)        3.480    12.864    lm32_cpu/mc_arithmetic/rst_i0
    SLICE_X56Y6          FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.453    14.794    lm32_cpu/mc_arithmetic/clk100_IBUF_BUFG
    SLICE_X56Y6          FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[14]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X56Y6          FDRE (Setup_fdre_C_R)       -0.524    14.423    lm32_cpu/mc_arithmetic/a_reg[14]
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                         -12.864    
  -------------------------------------------------------------------
                         slack                                  1.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/size_m_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/size_w_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.663%)  route 0.214ns (60.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.560     1.443    lm32_cpu/load_store_unit/clk100_IBUF_BUFG
    SLICE_X33Y12         FDRE                                         r  lm32_cpu/load_store_unit/size_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  lm32_cpu/load_store_unit/size_m_reg[0]/Q
                         net (fo=1, routed)           0.214     1.799    lm32_cpu/load_store_unit/size_m[0]
    SLICE_X36Y12         FDRE                                         r  lm32_cpu/load_store_unit/size_w_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.828     1.955    lm32_cpu/load_store_unit/clk100_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  lm32_cpu/load_store_unit/size_w_reg[0]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y12         FDRE (Hold_fdre_C_D)         0.071     1.777    lm32_cpu/load_store_unit/size_w_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/pc_m_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/pc_w_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.230%)  route 0.209ns (59.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.559     1.442    lm32_cpu/instruction_unit/clk100_IBUF_BUFG
    SLICE_X39Y15         FDRE                                         r  lm32_cpu/instruction_unit/pc_m_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  lm32_cpu/instruction_unit/pc_m_reg[16]/Q
                         net (fo=2, routed)           0.209     1.793    lm32_cpu/instruction_unit/pc_m[16]
    SLICE_X34Y16         FDRE                                         r  lm32_cpu/instruction_unit/pc_w_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.824     1.951    lm32_cpu/instruction_unit/clk100_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  lm32_cpu/instruction_unit/pc_w_reg[16]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.060     1.762    lm32_cpu/instruction_unit/pc_w_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.805    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X30Y2          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.833     1.960    storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y2          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.805    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X30Y2          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.833     1.960    storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y2          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.805    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X30Y2          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.833     1.960    storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y2          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.805    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X30Y2          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.833     1.960    storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y2          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.805    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X30Y2          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.833     1.960    storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y2          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    storage_1_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.805    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X30Y2          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.833     1.960    storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y2          RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    storage_1_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.805    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X30Y2          RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.833     1.960    storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y2          RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X30Y2          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.770    storage_1_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.805    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X30Y2          RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.833     1.960    storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y2          RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X30Y2          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.770    storage_1_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y3       lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y4       lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0      memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2      memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      mem_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      mem_2_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      mem_2_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0      mem_2_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      mem_2_reg_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y8      lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y8      lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y8      lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y8      lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y8      lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y8      lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y12     lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y12     lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y12     lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y12     lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y12     lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y12     lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I2S_CLK_reloj2_clk_wiz_0_0
  To Clock:  I2S_CLK_reloj2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       68.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.236ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/I2S_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.715ns (31.115%)  route 1.583ns (68.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 75.640 - 70.862 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.561     5.082    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  AudVid/audvid_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     6.198    AudVid/audvid_clockmanager/counter[1]
    SLICE_X32Y37         LUT3 (Prop_lut3_I2_O)        0.296     6.494 r  AudVid/audvid_clockmanager/I2S_CLK_i_1/O
                         net (fo=2, routed)           0.886     7.380    AudVid/audvid_clockmanager/I2S_CLK_i_1_n_1
    SLICE_X44Y30         FDRE                                         r  AudVid/audvid_clockmanager/I2S_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.437    75.640    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X44Y30         FDRE                                         r  AudVid/audvid_clockmanager/I2S_CLK_reg/C
                         clock pessimism              0.188    75.828    
                         clock uncertainty           -0.145    75.683    
    SLICE_X44Y30         FDRE (Setup_fdre_C_D)       -0.067    75.616    AudVid/audvid_clockmanager/I2S_CLK_reg
  -------------------------------------------------------------------
                         required time                         75.616    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                 68.236    

Slack (MET) :             68.864ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/I2S_CLK_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.715ns (40.592%)  route 1.046ns (59.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 75.645 - 70.862 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.561     5.082    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  AudVid/audvid_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     6.198    AudVid/audvid_clockmanager/counter[1]
    SLICE_X32Y37         LUT3 (Prop_lut3_I2_O)        0.296     6.494 r  AudVid/audvid_clockmanager/I2S_CLK_i_1/O
                         net (fo=2, routed)           0.350     6.844    AudVid/audvid_clockmanager/I2S_CLK_i_1_n_1
    SLICE_X32Y38         FDRE                                         r  AudVid/audvid_clockmanager/I2S_CLK_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.442    75.645    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X32Y38         FDRE                                         r  AudVid/audvid_clockmanager/I2S_CLK_reg_lopt_replica/C
                         clock pessimism              0.275    75.920    
                         clock uncertainty           -0.145    75.775    
    SLICE_X32Y38         FDRE (Setup_fdre_C_D)       -0.067    75.708    AudVid/audvid_clockmanager/I2S_CLK_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         75.708    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                 68.864    

Slack (MET) :             68.939ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/clkout1_buf2/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.247%)  route 0.623ns (57.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 74.112 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.623     4.963    AudVid/audvid_clockmanager/cm2/seq_reg1[7]
    BUFGCTRL_X0Y9        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/CE0
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/I0
                         clock pessimism              0.095    74.206    
                         clock uncertainty           -0.145    74.061    
    BUFGCTRL_X0Y9        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    73.902    AudVid/audvid_clockmanager/cm2/clkout1_buf2
  -------------------------------------------------------------------
                         required time                         73.902    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                 68.939    

Slack (MET) :             69.324ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.743ns (51.602%)  route 0.697ns (48.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 75.644 - 70.862 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.561     5.082    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  AudVid/audvid_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     6.198    AudVid/audvid_clockmanager/counter[1]
    SLICE_X32Y37         LUT3 (Prop_lut3_I1_O)        0.324     6.522 r  AudVid/audvid_clockmanager/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.522    AudVid/audvid_clockmanager/counter[2]_i_1_n_1
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.441    75.644    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[2]/C
                         clock pessimism              0.300    75.944    
                         clock uncertainty           -0.145    75.799    
    SLICE_X32Y37         FDRE (Setup_fdre_C_D)        0.047    75.846    AudVid/audvid_clockmanager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         75.846    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                 69.324    

Slack (MET) :             69.359ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.743ns (51.863%)  route 0.690ns (48.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 75.644 - 70.862 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.561     5.082    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  AudVid/audvid_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.690     6.191    AudVid/audvid_clockmanager/counter[1]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.324     6.515 r  AudVid/audvid_clockmanager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.515    AudVid/audvid_clockmanager/counter[1]_i_1_n_1
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.441    75.644    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/C
                         clock pessimism              0.300    75.944    
                         clock uncertainty           -0.145    75.799    
    SLICE_X32Y37         FDRE (Setup_fdre_C_D)        0.075    75.874    AudVid/audvid_clockmanager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         75.874    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                 69.359    

Slack (MET) :             69.496ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.580ns (46.336%)  route 0.672ns (53.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 75.644 - 70.862 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.561     5.082    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  AudVid/audvid_clockmanager/counter_reg[0]/Q
                         net (fo=4, routed)           0.672     6.210    AudVid/audvid_clockmanager/counter[0]
    SLICE_X32Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.334 r  AudVid/audvid_clockmanager/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.334    AudVid/audvid_clockmanager/counter[0]_i_1_n_1
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.441    75.644    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[0]/C
                         clock pessimism              0.300    75.944    
                         clock uncertainty           -0.145    75.799    
    SLICE_X32Y37         FDRE (Setup_fdre_C_D)        0.031    75.830    AudVid/audvid_clockmanager/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         75.830    
                         arrival time                          -6.334    
  -------------------------------------------------------------------
                         slack                                 69.496    

Slack (MET) :             69.546ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.486     4.789    AudVid/audvid_clockmanager/cm2/seq_reg1[2]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.265    74.335    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         74.335    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 69.546    

Slack (MET) :             69.549ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.483     4.785    AudVid/audvid_clockmanager/cm2/seq_reg1[4]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.266    74.334    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         74.334    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 69.549    

Slack (MET) :             69.580ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.641     4.980    AudVid/audvid_clockmanager/cm2/seq_reg1[5]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.040    74.560    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         74.560    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                 69.580    

Slack (MET) :             69.582ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.575     5.096    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.636     4.975    AudVid/audvid_clockmanager/cm2/seq_reg1[3]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.457    75.660    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.043    74.557    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         74.557    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                 69.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.227    AudVid/audvid_clockmanager/cm2/seq_reg1[0]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.075     1.105    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.213    AudVid/audvid_clockmanager/cm2/seq_reg1[6]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)        -0.006     1.024    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.277    AudVid/audvid_clockmanager/cm2/seq_reg1[1]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.017     1.047    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486     0.858    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.560     1.443    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  AudVid/audvid_clockmanager/counter_reg[2]/Q
                         net (fo=2, routed)           0.173     1.757    AudVid/audvid_clockmanager/counter[2]
    SLICE_X32Y37         LUT3 (Prop_lut3_I2_O)        0.042     1.799 r  AudVid/audvid_clockmanager/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    AudVid/audvid_clockmanager/counter[2]_i_1_n_1
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.828     1.955    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[2]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    AudVid/audvid_clockmanager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.232     1.402    AudVid/audvid_clockmanager/cm2/seq_reg1[5]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.078     1.108    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.232     1.402    AudVid/audvid_clockmanager/cm2/seq_reg1[3]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.076     1.106    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.167     1.325    AudVid/audvid_clockmanager/cm2/seq_reg1[4]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)        -0.006     1.024    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.170     1.328    AudVid/audvid_clockmanager/cm2/seq_reg1[2]
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y43         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)        -0.006     1.024    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.838%)  route 0.236ns (56.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486     0.858    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.560     1.443    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  AudVid/audvid_clockmanager/counter_reg[0]/Q
                         net (fo=4, routed)           0.236     1.820    AudVid/audvid_clockmanager/counter[0]
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.043     1.863 r  AudVid/audvid_clockmanager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.863    AudVid/audvid_clockmanager/counter[1]_i_1_n_1
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.828     1.955    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.107     1.550    AudVid/audvid_clockmanager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.105%)  route 0.236ns (55.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486     0.858    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.560     1.443    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  AudVid/audvid_clockmanager/counter_reg[0]/Q
                         net (fo=4, routed)           0.236     1.820    AudVid/audvid_clockmanager/counter[0]
    SLICE_X32Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.865 r  AudVid/audvid_clockmanager/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    AudVid/audvid_clockmanager/counter[0]_i_1_n_1
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.817     1.944    AudVid/audvid_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.828     1.955    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X32Y37         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[0]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.092     1.535    AudVid/audvid_clockmanager/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I2S_CLK_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 35.431 }
Period(ns):         70.862
Sources:            { AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         70.862      68.706     BUFGCTRL_X0Y9    AudVid/audvid_clockmanager/cm2/clkout1_buf2/I0
Min Period        n/a     BUFH/I              n/a            2.155         70.862      68.706     BUFHCE_X0Y3      AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         70.862      69.613     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X44Y30     AudVid/audvid_clockmanager/I2S_CLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X32Y38     AudVid/audvid_clockmanager/I2S_CLK_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       70.862      142.498    MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y38     AudVid/audvid_clockmanager/I2S_CLK_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X44Y30     AudVid/audvid_clockmanager/I2S_CLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X44Y30     AudVid/audvid_clockmanager/I2S_CLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y37     AudVid/audvid_clockmanager/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y37     AudVid/audvid_clockmanager/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y37     AudVid/audvid_clockmanager/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y37     AudVid/audvid_clockmanager/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y37     AudVid/audvid_clockmanager/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y37     AudVid/audvid_clockmanager/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y38     AudVid/audvid_clockmanager/I2S_CLK_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X44Y30     AudVid/audvid_clockmanager/I2S_CLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y43     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MasterClocK_reloj1_clk_wiz_0_0
  To Clock:  MasterClocK_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.147ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/clkout1_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.518ns (48.136%)  route 0.558ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     4.401 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.558     4.960    AudVid/audvid_clockmanager/cm1/seq_reg1[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/I0
                         clock pessimism              0.096    13.346    
                         clock uncertainty           -0.080    13.266    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    13.107    AudVid/audvid_clockmanager/cm1/clkout1_buf1
  -------------------------------------------------------------------
                         required time                         13.107    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  8.147    

Slack (MET) :             8.616ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.478ns (44.090%)  route 0.606ns (55.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 13.626 - 10.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478     4.361 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.606     4.968    AudVid/audvid_clockmanager/cm1/seq_reg1[2]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.158    12.821    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    12.902 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.724    13.626    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/C
                         clock pessimism              0.258    13.883    
                         clock uncertainty           -0.080    13.804    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.220    13.584    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.584    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  8.616    

Slack (MET) :             8.626ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.478ns (44.350%)  route 0.600ns (55.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 13.626 - 10.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478     4.361 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.600     4.961    AudVid/audvid_clockmanager/cm1/seq_reg1[4]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.158    12.821    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    12.902 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.724    13.626    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/C
                         clock pessimism              0.258    13.883    
                         clock uncertainty           -0.080    13.804    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.217    13.587    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         13.587    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  8.626    

Slack (MET) :             8.749ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.518ns (44.703%)  route 0.641ns (55.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 13.626 - 10.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     4.401 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.641     5.042    AudVid/audvid_clockmanager/cm1/seq_reg1[5]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.158    12.821    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    12.902 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.724    13.626    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/C
                         clock pessimism              0.258    13.883    
                         clock uncertainty           -0.080    13.804    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.013    13.791    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         13.791    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  8.749    

Slack (MET) :             8.859ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 13.626 - 10.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478     4.361 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382     4.744    AudVid/audvid_clockmanager/cm1/seq_reg1[1]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.158    12.821    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    12.902 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.724    13.626    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/C
                         clock pessimism              0.258    13.883    
                         clock uncertainty           -0.080    13.804    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.201    13.603    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.603    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                  8.859    

Slack (MET) :             8.870ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 13.626 - 10.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     4.401 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.519     4.921    AudVid/audvid_clockmanager/cm1/seq_reg1[3]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.158    12.821    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    12.902 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.724    13.626    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/C
                         clock pessimism              0.258    13.883    
                         clock uncertainty           -0.080    13.804    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.013    13.791    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.791    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  8.870    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.478ns (73.261%)  route 0.174ns (26.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 13.626 - 10.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478     4.361 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.174     4.536    AudVid/audvid_clockmanager/cm1/seq_reg1[6]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.158    12.821    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    12.902 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.724    13.626    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/C
                         clock pessimism              0.258    13.883    
                         clock uncertainty           -0.080    13.804    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.219    13.585    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.197ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 13.626 - 10.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     4.401 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.190     4.591    AudVid/audvid_clockmanager/cm1/seq_reg1[0]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.158    12.821    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    12.902 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.724    13.626    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/C
                         clock pessimism              0.258    13.883    
                         clock uncertainty           -0.080    13.804    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.016    13.788    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  9.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.194 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.250    AudVid/audvid_clockmanager/cm1/seq_reg1[0]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060     1.090    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148     1.178 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.233    AudVid/audvid_clockmanager/cm1/seq_reg1[6]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023     1.053    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148     1.178 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.297    AudVid/audvid_clockmanager/cm1/seq_reg1[1]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.000     1.030    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.194 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.170     1.364    AudVid/audvid_clockmanager/cm1/seq_reg1[3]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064     1.094    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.440%)  route 0.232ns (58.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.194 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.232     1.425    AudVid/audvid_clockmanager/cm1/seq_reg1[5]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064     1.094    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/clkout1_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.373%)  route 0.214ns (56.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.194 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.214     1.408    AudVid/audvid_clockmanager/cm1/seq_reg1[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/I0
                         clock pessimism             -0.197     0.902    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.061    AudVid/audvid_clockmanager/cm1/clkout1_buf1
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.384%)  route 0.228ns (60.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148     1.178 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.228     1.405    AudVid/audvid_clockmanager/cm1/seq_reg1[4]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023     1.053    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.627%)  route 0.235ns (61.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148     1.178 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.235     1.413    AudVid/audvid_clockmanager/cm1/seq_reg1[2]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.022     1.052    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.361    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MasterClocK_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    AudVid/audvid_clockmanager/cm1/clkout1_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y26     AudVid/SD_InputAddress_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y28     AudVid/SD_InputAddress_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y28     AudVid/SD_InputAddress_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y29     AudVid/SD_InputAddress_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y29     AudVid/SD_InputAddress_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y29     AudVid/SD_InputAddress_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y29     AudVid/SD_InputAddress_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y24     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y24     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y24     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y24     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y23     AudVid/TilesPositionsRegister_reg_0_63_3_3/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y23     AudVid/TilesPositionsRegister_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y23     AudVid/TilesPositionsRegister_reg_0_63_4_4/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y23     AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y22     AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y22     AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y21     AudVid/TilesPositionsRegister_reg_192_255_3_3/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y21     AudVid/TilesPositionsRegister_reg_192_255_3_3/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y21     AudVid/TilesPositionsRegister_reg_192_255_4_4/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y21     AudVid/TilesPositionsRegister_reg_192_255_4_4/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y22     AudVid/TilesPositionsRegister_reg_64_127_3_3/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y22     AudVid/TilesPositionsRegister_reg_64_127_3_3/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y22     AudVid/TilesPositionsRegister_reg_64_127_4_4/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y22     AudVid/TilesPositionsRegister_reg_64_127_4_4/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y24     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y24     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SD_Clock_reloj1_clk_wiz_0_0
  To Clock:  SD_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.976ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/Data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.664ns  (logic 0.721ns (27.065%)  route 1.943ns (72.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 84.774 - 80.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 45.077 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.556    45.077    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X37Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.422    45.499 r  AudVid/sd_spi/WorkSpi/count_reg[2]/Q
                         net (fo=11, routed)          1.287    46.786    AudVid/sd_spi/WorkSpi/count_reg_n_1_[2]
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.299    47.085 r  AudVid/sd_spi/WorkSpi/Data[0]_i_1__0/O
                         net (fo=9, routed)           0.656    47.741    AudVid/sd_spi/WorkSpi/Data[0]_i_1__0_n_1
    SLICE_X40Y27         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.433    84.774    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X40Y27         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[0]/C
                         clock pessimism              0.260    85.034    
                         clock uncertainty           -0.112    84.922    
    SLICE_X40Y27         FDRE (Setup_fdre_C_CE)      -0.205    84.717    AudVid/sd_spi/WorkSpi/Data_reg[0]
  -------------------------------------------------------------------
                         required time                         84.717    
                         arrival time                         -47.741    
  -------------------------------------------------------------------
                         slack                                 36.976    

Slack (MET) :             37.238ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/Data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.408ns  (logic 0.721ns (29.946%)  route 1.687ns (70.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 84.780 - 80.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 45.077 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.556    45.077    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X37Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.422    45.499 r  AudVid/sd_spi/WorkSpi/count_reg[2]/Q
                         net (fo=11, routed)          1.285    46.784    AudVid/sd_spi/WorkSpi/count_reg_n_1_[2]
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.299    47.083 r  AudVid/sd_spi/WorkSpi/Data[3]_i_1__0/O
                         net (fo=1, routed)           0.402    47.485    AudVid/sd_spi/WorkSpi/Data[3]_i_1__0_n_1
    SLICE_X40Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.439    84.780    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X40Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[3]/C
                         clock pessimism              0.260    85.040    
                         clock uncertainty           -0.112    84.928    
    SLICE_X40Y32         FDRE (Setup_fdre_C_CE)      -0.205    84.723    AudVid/sd_spi/WorkSpi/Data_reg[3]
  -------------------------------------------------------------------
                         required time                         84.723    
                         arrival time                         -47.485    
  -------------------------------------------------------------------
                         slack                                 37.238    

Slack (MET) :             37.308ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/Data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.338ns  (logic 0.721ns (30.834%)  route 1.617ns (69.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 84.780 - 80.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 45.077 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.556    45.077    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X37Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.422    45.499 r  AudVid/sd_spi/WorkSpi/count_reg[2]/Q
                         net (fo=11, routed)          1.286    46.785    AudVid/sd_spi/WorkSpi/count_reg_n_1_[2]
    SLICE_X41Y31         LUT3 (Prop_lut3_I0_O)        0.299    47.084 r  AudVid/sd_spi/WorkSpi/Data[2]_i_1__0/O
                         net (fo=1, routed)           0.332    47.416    AudVid/sd_spi/WorkSpi/Data[2]_i_1__0_n_1
    SLICE_X41Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.439    84.780    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X41Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[2]/C
                         clock pessimism              0.260    85.040    
                         clock uncertainty           -0.112    84.928    
    SLICE_X41Y32         FDRE (Setup_fdre_C_CE)      -0.205    84.723    AudVid/sd_spi/WorkSpi/Data_reg[2]
  -------------------------------------------------------------------
                         required time                         84.723    
                         arrival time                         -47.416    
  -------------------------------------------------------------------
                         slack                                 37.308    

Slack (MET) :             37.326ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.333ns  (logic 0.721ns (30.902%)  route 1.612ns (69.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 84.778 - 80.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 45.077 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.556    45.077    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X37Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.422    45.499 r  AudVid/sd_spi/WorkSpi/count_reg[2]/Q
                         net (fo=11, routed)          1.000    46.499    AudVid/sd_spi/WorkSpi/count_reg_n_1_[2]
    SLICE_X39Y32         LUT3 (Prop_lut3_I0_O)        0.299    46.798 r  AudVid/sd_spi/WorkSpi/Data[1]_i_1__0/O
                         net (fo=1, routed)           0.612    47.410    AudVid/sd_spi/WorkSpi/Data[1]_i_1__0_n_1
    SLICE_X39Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.437    84.778    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X39Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[1]/C
                         clock pessimism              0.275    85.053    
                         clock uncertainty           -0.112    84.941    
    SLICE_X39Y32         FDRE (Setup_fdre_C_CE)      -0.205    84.736    AudVid/sd_spi/WorkSpi/Data_reg[1]
  -------------------------------------------------------------------
                         required time                         84.736    
                         arrival time                         -47.410    
  -------------------------------------------------------------------
                         slack                                 37.326    

Slack (MET) :             37.361ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.319ns  (logic 0.721ns (31.090%)  route 1.598ns (68.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 84.778 - 80.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 45.077 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.556    45.077    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X37Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.422    45.499 f  AudVid/sd_spi/WorkSpi/count_reg[2]/Q
                         net (fo=11, routed)          1.118    46.617    AudVid/sd_spi/WorkSpi/count_reg_n_1_[2]
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.299    46.916 r  AudVid/sd_spi/WorkSpi/Data[4]_i_1__0/O
                         net (fo=1, routed)           0.480    47.396    AudVid/sd_spi/WorkSpi/Data[4]_i_1__0_n_1
    SLICE_X42Y31         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.437    84.778    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X42Y31         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[4]/C
                         clock pessimism              0.260    85.038    
                         clock uncertainty           -0.112    84.926    
    SLICE_X42Y31         FDRE (Setup_fdre_C_CE)      -0.169    84.757    AudVid/sd_spi/WorkSpi/Data_reg[4]
  -------------------------------------------------------------------
                         required time                         84.757    
                         arrival time                         -47.396    
  -------------------------------------------------------------------
                         slack                                 37.361    

Slack (MET) :             37.388ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/Data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.259ns  (logic 0.718ns (31.789%)  route 1.541ns (68.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 84.781 - 80.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 45.077 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.556    45.077    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X37Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.422    45.499 f  AudVid/sd_spi/WorkSpi/count_reg[1]/Q
                         net (fo=13, routed)          1.026    46.526    AudVid/sd_spi/WorkSpi/count_reg_n_1_[1]
    SLICE_X40Y32         LUT3 (Prop_lut3_I2_O)        0.296    46.822 r  AudVid/sd_spi/WorkSpi/Data[7]_i_1__0/O
                         net (fo=1, routed)           0.514    47.336    AudVid/sd_spi/WorkSpi/Data[7]_i_1__0_n_1
    SLICE_X40Y33         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.440    84.781    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X40Y33         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[7]/C
                         clock pessimism              0.260    85.041    
                         clock uncertainty           -0.112    84.929    
    SLICE_X40Y33         FDRE (Setup_fdre_C_CE)      -0.205    84.724    AudVid/sd_spi/WorkSpi/Data_reg[7]
  -------------------------------------------------------------------
                         required time                         84.724    
                         arrival time                         -47.336    
  -------------------------------------------------------------------
                         slack                                 37.388    

Slack (MET) :             37.514ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/Data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.182ns  (logic 0.583ns (26.724%)  route 1.599ns (73.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 84.778 - 80.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 45.077 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.556    45.077    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X37Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.459    45.536 r  AudVid/sd_spi/WorkSpi/count_reg[0]/Q
                         net (fo=14, routed)          1.030    46.567    AudVid/sd_spi/WorkSpi/count_reg_n_1_[0]
    SLICE_X38Y32         LUT3 (Prop_lut3_I1_O)        0.124    46.691 r  AudVid/sd_spi/WorkSpi/Data[6]_i_1__0/O
                         net (fo=1, routed)           0.568    47.259    AudVid/sd_spi/WorkSpi/Data[6]_i_1__0_n_1
    SLICE_X38Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.437    84.778    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X38Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[6]/C
                         clock pessimism              0.275    85.053    
                         clock uncertainty           -0.112    84.941    
    SLICE_X38Y32         FDRE (Setup_fdre_C_CE)      -0.169    84.772    AudVid/sd_spi/WorkSpi/Data_reg[6]
  -------------------------------------------------------------------
                         required time                         84.772    
                         arrival time                         -47.259    
  -------------------------------------------------------------------
                         slack                                 37.514    

Slack (MET) :             37.598ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.084ns  (logic 0.721ns (34.601%)  route 1.363ns (65.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 84.780 - 80.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 45.077 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    45.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.556    45.077    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X37Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.422    45.499 f  AudVid/sd_spi/WorkSpi/count_reg[2]/Q
                         net (fo=11, routed)          1.040    46.539    AudVid/sd_spi/WorkSpi/count_reg_n_1_[2]
    SLICE_X41Y32         LUT3 (Prop_lut3_I0_O)        0.299    46.838 r  AudVid/sd_spi/WorkSpi/Data[5]_i_1__0/O
                         net (fo=1, routed)           0.323    47.161    AudVid/sd_spi/WorkSpi/Data[5]_i_1__0_n_1
    SLICE_X42Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    84.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.439    84.780    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X42Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[5]/C
                         clock pessimism              0.260    85.040    
                         clock uncertainty           -0.112    84.928    
    SLICE_X42Y32         FDRE (Setup_fdre_C_CE)      -0.169    84.759    AudVid/sd_spi/WorkSpi/Data_reg[5]
  -------------------------------------------------------------------
                         required time                         84.759    
                         arrival time                         -47.161    
  -------------------------------------------------------------------
                         slack                                 37.598    

Slack (MET) :             38.822ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/Data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/InputData_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.518ns (51.637%)  route 0.485ns (48.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 44.777 - 40.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.556     5.077    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X38Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  AudVid/sd_spi/WorkSpi/Data_reg[6]/Q
                         net (fo=1, routed)           0.485     6.080    AudVid/sd_spi/WorkSpi/Data_reg_n_1_[6]
    SLICE_X42Y30         FDRE                                         r  AudVid/sd_spi/WorkSpi/InputData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    44.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    41.663 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    43.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.341 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.436    44.777    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X42Y30         FDRE                                         r  AudVid/sd_spi/WorkSpi/InputData_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.260    45.037    
                         clock uncertainty           -0.112    44.925    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)       -0.023    44.902    AudVid/sd_spi/WorkSpi/InputData_reg[6]
  -------------------------------------------------------------------
                         required time                         44.902    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                 38.822    

Slack (MET) :             38.826ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/Data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/InputData_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.456ns (47.580%)  route 0.502ns (52.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 44.777 - 40.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.556     5.077    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X39Y32         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  AudVid/sd_spi/WorkSpi/Data_reg[1]/Q
                         net (fo=1, routed)           0.502     6.036    AudVid/sd_spi/WorkSpi/Data_reg_n_1_[1]
    SLICE_X43Y30         FDRE                                         r  AudVid/sd_spi/WorkSpi/InputData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    44.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    41.663 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    43.250    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.341 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.436    44.777    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X43Y30         FDRE                                         r  AudVid/sd_spi/WorkSpi/InputData_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.260    45.037    
                         clock uncertainty           -0.112    44.925    
    SLICE_X43Y30         FDRE (Setup_fdre_C_D)       -0.064    44.861    AudVid/sd_spi/WorkSpi/InputData_reg[1]
  -------------------------------------------------------------------
                         required time                         44.861    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                 38.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056     1.228    AudVid/audvid_clockmanager/cm1/seq_reg2[0]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075     1.106    AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.214    AudVid/audvid_clockmanager/cm1/seq_reg2[6]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006     1.025    AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/OutputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.226ns (60.551%)  route 0.147ns (39.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.559     1.442    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y36         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  AudVid/sd_spi/spiInitClock/counter_reg[4]/Q
                         net (fo=3, routed)           0.147     1.717    AudVid/sd_spi/spiInitClock/counter_reg__0[4]
    SLICE_X34Y36         LUT5 (Prop_lut5_I0_O)        0.098     1.815 r  AudVid/sd_spi/spiInitClock/OutputCLK_i_1/O
                         net (fo=1, routed)           0.000     1.815    AudVid/sd_spi/spiInitClock/OutputCLK_i_1_n_1
    SLICE_X34Y36         FDRE                                         r  AudVid/sd_spi/spiInitClock/OutputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.826     1.953    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X34Y36         FDRE                                         r  AudVid/sd_spi/spiInitClock/OutputCLK_reg/C
                         clock pessimism             -0.478     1.475    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.120     1.595    AudVid/sd_spi/spiInitClock/OutputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119     1.278    AudVid/audvid_clockmanager/cm1/seq_reg2[1]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.017     1.048    AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232     1.403    AudVid/audvid_clockmanager/cm1/seq_reg2[3]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[4]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.076     1.107    AudVid/audvid_clockmanager/cm1/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.535%)  route 0.235ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.235     1.406    AudVid/audvid_clockmanager/cm1/seq_reg2[5]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[6]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.078     1.109    AudVid/audvid_clockmanager/cm1/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.170     1.329    AudVid/audvid_clockmanager/cm1/seq_reg2[2]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[3]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006     1.025    AudVid/audvid_clockmanager/cm1/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.231ns (55.484%)  route 0.185ns (44.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.559     1.442    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y36         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  AudVid/sd_spi/spiInitClock/counter_reg[2]/Q
                         net (fo=5, routed)           0.185     1.755    AudVid/sd_spi/spiInitClock/counter_reg__0[2]
    SLICE_X33Y36         LUT5 (Prop_lut5_I1_O)        0.103     1.858 r  AudVid/sd_spi/spiInitClock/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.858    AudVid/sd_spi/spiInitClock/p_0_in[4]
    SLICE_X33Y36         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.827     1.954    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y36         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[4]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.107     1.549    AudVid/sd_spi/spiInitClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.227ns (55.053%)  route 0.185ns (44.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.559     1.442    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y36         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  AudVid/sd_spi/spiInitClock/counter_reg[2]/Q
                         net (fo=5, routed)           0.185     1.755    AudVid/sd_spi/spiInitClock/counter_reg__0[2]
    SLICE_X33Y36         LUT4 (Prop_lut4_I3_O)        0.099     1.854 r  AudVid/sd_spi/spiInitClock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.854    AudVid/sd_spi/spiInitClock/p_0_in[3]
    SLICE_X33Y36         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.827     1.954    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y36         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.092     1.534    AudVid/sd_spi/spiInitClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/clkout2_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.401%)  route 0.217ns (60.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.217     1.388    AudVid/audvid_clockmanager/cm1/seq_reg2[7]
    BUFGCTRL_X0Y8        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y8        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/I0
                         clock pessimism             -0.197     0.902    
    BUFGCTRL_X0Y8        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.061    AudVid/audvid_clockmanager/cm1/clkout2_buf1
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SD_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y8    AudVid/audvid_clockmanager/cm1/clkout2_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         80.000      77.845     BUFHCE_X0Y1      AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X41Y32     AudVid/sd_spi/WorkSpi/Data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X40Y32     AudVid/sd_spi/WorkSpi/Data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y31     AudVid/sd_spi/WorkSpi/Data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y32     AudVid/sd_spi/WorkSpi/Data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X40Y33     AudVid/sd_spi/WorkSpi/Data_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y36     AudVid/sd_spi/spiInitClock/OutputCLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X33Y36     AudVid/sd_spi/spiInitClock/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X33Y36     AudVid/sd_spi/spiInitClock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X33Y36     AudVid/sd_spi/spiInitClock/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X33Y36     AudVid/sd_spi/spiInitClock/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X43Y30     AudVid/sd_spi/WorkSpi/InputData_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X43Y30     AudVid/sd_spi/WorkSpi/InputData_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  TFT_Clock_reloj1_clk_wiz_0_0
  To Clock:  TFT_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      158.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             158.270ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.688ns  (logic 0.648ns (38.390%)  route 1.040ns (61.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 244.783 - 240.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 85.081 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    85.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.560    85.081    AudVid/tft_spi/spi/CLK
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.524    85.605 r  AudVid/tft_spi/spi/count_reg[3]/Q
                         net (fo=3, routed)           1.040    86.645    AudVid/tft_spi/spi/Q[3]
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.124    86.769 r  AudVid/tft_spi/spi/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    86.769    AudVid/tft_spi/spi/p_0_in__2[3]
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   244.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.442   244.783    AudVid/tft_spi/spi/CLK
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.298   245.081    
                         clock uncertainty           -0.126   244.955    
    SLICE_X46Y34         FDRE (Setup_fdre_C_D)        0.084   245.039    AudVid/tft_spi/spi/count_reg[3]
  -------------------------------------------------------------------
                         required time                        245.039    
                         arrival time                         -86.769    
  -------------------------------------------------------------------
                         slack                                158.270    

Slack (MET) :             158.283ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/dataClk_reg/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.714ns  (logic 0.674ns (39.325%)  route 1.040ns (60.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 244.783 - 240.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 85.081 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    85.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.560    85.081    AudVid/tft_spi/spi/CLK
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.524    85.605 r  AudVid/tft_spi/spi/count_reg[3]/Q
                         net (fo=3, routed)           1.040    86.645    AudVid/tft_spi/spi/Q[3]
    SLICE_X46Y34         LUT5 (Prop_lut5_I4_O)        0.150    86.795 r  AudVid/tft_spi/spi/dataClk_i_1/O
                         net (fo=1, routed)           0.000    86.795    AudVid/tft_spi/spi/dataClk_i_1_n_1
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   244.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.442   244.783    AudVid/tft_spi/spi/CLK
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/C  (IS_INVERTED)
                         clock pessimism              0.298   245.081    
                         clock uncertainty           -0.126   244.955    
    SLICE_X46Y34         FDRE (Setup_fdre_C_D)        0.123   245.078    AudVid/tft_spi/spi/dataClk_reg
  -------------------------------------------------------------------
                         required time                        245.078    
                         arrival time                         -86.795    
  -------------------------------------------------------------------
                         slack                                158.283    

Slack (MET) :             158.320ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/clkout3_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 163.250 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.401     4.740    AudVid/audvid_clockmanager/cm1/seq_reg3[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout3_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   164.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   163.250    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout3_buf1/I0
                         clock pessimism              0.096   163.346    
                         clock uncertainty           -0.126   163.219    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159   163.060    AudVid/audvid_clockmanager/cm1/clkout3_buf1
  -------------------------------------------------------------------
                         required time                        163.060    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                158.320    

Slack (MET) :             158.472ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.525ns  (logic 0.809ns (53.048%)  route 0.716ns (46.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 244.783 - 240.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 85.081 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    85.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.560    85.081    AudVid/tft_spi/spi/CLK
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.484    85.565 r  AudVid/tft_spi/spi/count_reg[2]/Q
                         net (fo=5, routed)           0.716    86.281    AudVid/tft_spi/spi/Q[2]
    SLICE_X46Y34         LUT3 (Prop_lut3_I0_O)        0.325    86.606 r  AudVid/tft_spi/spi/count[2]_i_1__2/O
                         net (fo=1, routed)           0.000    86.606    AudVid/tft_spi/spi/p_0_in__2[2]
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   244.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.442   244.783    AudVid/tft_spi/spi/CLK
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.298   245.081    
                         clock uncertainty           -0.126   244.955    
    SLICE_X46Y34         FDRE (Setup_fdre_C_D)        0.123   245.078    AudVid/tft_spi/spi/count_reg[2]
  -------------------------------------------------------------------
                         required time                        245.078    
                         arrival time                         -86.606    
  -------------------------------------------------------------------
                         slack                                158.472    

Slack (MET) :             158.582ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.606     4.909    AudVid/audvid_clockmanager/cm1/seq_reg3[4]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   164.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.266   163.491    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                        163.491    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                158.582    

Slack (MET) :             158.583ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.845%)  route 0.607ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.607     4.909    AudVid/audvid_clockmanager/cm1/seq_reg3[2]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   164.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.265   163.492    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                        163.492    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                158.583    

Slack (MET) :             158.619ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.317ns  (logic 0.583ns (44.284%)  route 0.734ns (55.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 244.783 - 240.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 85.081 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    85.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.560    85.081    AudVid/tft_spi/spi/CLK
    SLICE_X47Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.459    85.540 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.734    86.274    AudVid/tft_spi/spi/Q[0]
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.124    86.398 r  AudVid/tft_spi/spi/count[1]_i_1__2/O
                         net (fo=1, routed)           0.000    86.398    AudVid/tft_spi/spi/p_0_in__2[1]
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   244.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.442   244.783    AudVid/tft_spi/spi/CLK
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.276   245.059    
                         clock uncertainty           -0.126   244.933    
    SLICE_X46Y34         FDRE (Setup_fdre_C_D)        0.084   245.017    AudVid/tft_spi/spi/count_reg[1]
  -------------------------------------------------------------------
                         required time                        245.017    
                         arrival time                         -86.398    
  -------------------------------------------------------------------
                         slack                                158.619    

Slack (MET) :             158.725ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.456ns (41.131%)  route 0.653ns (58.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.653     4.992    AudVid/audvid_clockmanager/cm1/seq_reg3[5]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   164.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040   163.717    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                        163.717    
                         arrival time                          -4.992    
  -------------------------------------------------------------------
                         slack                                158.725    

Slack (MET) :             158.739ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574     5.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.636     4.975    AudVid/audvid_clockmanager/cm1/seq_reg3[3]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   164.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043   163.714    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                        163.714    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                158.739    

Slack (MET) :             158.781ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.125ns  (logic 0.583ns (51.839%)  route 0.542ns (48.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 244.783 - 240.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 85.081 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.574    85.095    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.560    85.081    AudVid/tft_spi/spi/CLK
    SLICE_X47Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.459    85.540 f  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.542    86.082    AudVid/tft_spi/spi/Q[0]
    SLICE_X47Y34         LUT1 (Prop_lut1_I0_O)        0.124    86.206 r  AudVid/tft_spi/spi/count[0]_i_1__2/O
                         net (fo=1, routed)           0.000    86.206    AudVid/tft_spi/spi/count[0]_i_1__2_n_1
    SLICE_X47Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455   244.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.442   244.783    AudVid/tft_spi/spi/CLK
    SLICE_X47Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.298   245.081    
                         clock uncertainty           -0.126   244.955    
    SLICE_X47Y34         FDRE (Setup_fdre_C_D)        0.032   244.987    AudVid/tft_spi/spi/count_reg[0]
  -------------------------------------------------------------------
                         required time                        244.987    
                         arrival time                         -86.206    
  -------------------------------------------------------------------
                         slack                                158.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056     1.227    AudVid/audvid_clockmanager/cm1/seq_reg3[0]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075     1.105    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055     1.213    AudVid/audvid_clockmanager/cm1/seq_reg3[6]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006     1.024    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119     1.277    AudVid/audvid_clockmanager/cm1/seq_reg3[1]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017     1.047    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/clkout3_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.161     1.332    AudVid/audvid_clockmanager/cm1/seq_reg3[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout3_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout3_buf1/I0
                         clock pessimism             -0.197     0.902    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.061    AudVid/audvid_clockmanager/cm1/clkout3_buf1
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/dataClk_reg/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.425ns  (logic 0.213ns (50.105%)  route 0.212ns (49.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 81.955 - 80.000 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 81.443 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549    81.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.560    81.443    AudVid/tft_spi/spi/CLK
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.167    81.610 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=6, routed)           0.212    81.822    AudVid/tft_spi/spi/Q[1]
    SLICE_X46Y34         LUT5 (Prop_lut5_I3_O)        0.046    81.868 r  AudVid/tft_spi/spi/dataClk_i_1/O
                         net (fo=1, routed)           0.000    81.868    AudVid/tft_spi/spi/dataClk_i_1_n_1
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816    81.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.828    81.955    AudVid/tft_spi/spi/CLK
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.512    81.443    
    SLICE_X46Y34         FDRE (Hold_fdre_C_D)         0.135    81.578    AudVid/tft_spi/spi/dataClk_reg
  -------------------------------------------------------------------
                         required time                        -81.578    
                         arrival time                          81.868    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.232     1.402    AudVid/audvid_clockmanager/cm1/seq_reg3[3]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076     1.106    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.535%)  route 0.235ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549     1.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.235     1.405    AudVid/audvid_clockmanager/cm1/seq_reg3[5]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.078     1.108    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.396ns  (logic 0.191ns (48.276%)  route 0.205ns (51.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 81.955 - 80.000 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 81.443 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549    81.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.560    81.443    AudVid/tft_spi/spi/CLK
    SLICE_X47Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.146    81.589 f  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.205    81.794    AudVid/tft_spi/spi/Q[0]
    SLICE_X47Y34         LUT1 (Prop_lut1_I0_O)        0.045    81.839 r  AudVid/tft_spi/spi/count[0]_i_1__2/O
                         net (fo=1, routed)           0.000    81.839    AudVid/tft_spi/spi/count[0]_i_1__2_n_1
    SLICE_X47Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816    81.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.828    81.955    AudVid/tft_spi/spi/CLK
    SLICE_X47Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.512    81.443    
    SLICE_X47Y34         FDRE (Hold_fdre_C_D)         0.098    81.541    AudVid/tft_spi/spi/count_reg[0]
  -------------------------------------------------------------------
                         required time                        -81.541    
                         arrival time                          81.839    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.424ns  (logic 0.212ns (49.988%)  route 0.212ns (50.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 81.955 - 80.000 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 81.443 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549    81.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.560    81.443    AudVid/tft_spi/spi/CLK
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.167    81.610 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=6, routed)           0.212    81.822    AudVid/tft_spi/spi/Q[1]
    SLICE_X46Y34         LUT4 (Prop_lut4_I1_O)        0.045    81.867 r  AudVid/tft_spi/spi/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    81.867    AudVid/tft_spi/spi/p_0_in__2[3]
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816    81.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.828    81.955    AudVid/tft_spi/spi/CLK
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.512    81.443    
    SLICE_X46Y34         FDRE (Hold_fdre_C_D)         0.125    81.568    AudVid/tft_spi/spi/count_reg[3]
  -------------------------------------------------------------------
                         required time                        -81.568    
                         arrival time                          81.867    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.455ns  (logic 0.212ns (46.583%)  route 0.243ns (53.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 81.955 - 80.000 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 81.443 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.549    81.432    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.560    81.443    AudVid/tft_spi/spi/CLK
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.167    81.610 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=6, routed)           0.243    81.853    AudVid/tft_spi/spi/Q[1]
    SLICE_X46Y34         LUT3 (Prop_lut3_I2_O)        0.045    81.898 r  AudVid/tft_spi/spi/count[2]_i_1__2/O
                         net (fo=1, routed)           0.000    81.898    AudVid/tft_spi/spi/p_0_in__2[2]
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816    81.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.828    81.955    AudVid/tft_spi/spi/CLK
    SLICE_X46Y34         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.512    81.443    
    SLICE_X46Y34         FDRE (Hold_fdre_C_D)         0.135    81.578    AudVid/tft_spi/spi/count_reg[2]
  -------------------------------------------------------------------
                         required time                        -81.578    
                         arrival time                          81.898    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TFT_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         160.000     157.845    BUFGCTRL_X0Y1    AudVid/audvid_clockmanager/cm1/clkout3_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         160.000     157.845    BUFHCE_X0Y2      AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         160.000     158.751    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       160.000     53.360     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X47Y34     AudVid/tft_spi/spi/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X46Y34     AudVid/tft_spi/spi/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X46Y34     AudVid/tft_spi/spi/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X46Y34     AudVid/tft_spi/spi/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X46Y34     AudVid/tft_spi/spi/dataClk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj1_clk_wiz_0_0
  To Clock:  clkfbout_reloj1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y10   AudVid/audvid_clockmanager/cm1/clkf_buf1/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj2_clk_wiz_0_0
  To Clock:  clkfbout_reloj2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y11   AudVid/audvid_clockmanager/cm2/clkf_buf2/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  MasterClocK_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_3_3/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.419ns (10.041%)  route 3.754ns (89.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.554     5.075    clk100_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  soc_TilesControlRegisterCSR_storage_full_reg[5]/Q
                         net (fo=56, routed)          3.754     9.248    AudVid/TilesPositionsRegister_reg_192_255_3_3/A0
    SLICE_X30Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_3_3/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         1.433    14.774    AudVid/TilesPositionsRegister_reg_192_255_3_3/WCLK
    SLICE_X30Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_3_3/DP/CLK
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.194    14.761    
    SLICE_X30Y21         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.112    14.649    AudVid/TilesPositionsRegister_reg_192_255_3_3/DP
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_3_3/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.419ns (10.041%)  route 3.754ns (89.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.554     5.075    clk100_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  soc_TilesControlRegisterCSR_storage_full_reg[5]/Q
                         net (fo=56, routed)          3.754     9.248    AudVid/TilesPositionsRegister_reg_192_255_3_3/A0
    SLICE_X30Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_3_3/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         1.433    14.774    AudVid/TilesPositionsRegister_reg_192_255_3_3/WCLK
    SLICE_X30Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_3_3/SP/CLK
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.194    14.761    
    SLICE_X30Y21         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.112    14.649    AudVid/TilesPositionsRegister_reg_192_255_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_4_4/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.419ns (10.041%)  route 3.754ns (89.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.554     5.075    clk100_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  soc_TilesControlRegisterCSR_storage_full_reg[5]/Q
                         net (fo=56, routed)          3.754     9.248    AudVid/TilesPositionsRegister_reg_192_255_4_4/A0
    SLICE_X30Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_4_4/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         1.433    14.774    AudVid/TilesPositionsRegister_reg_192_255_4_4/WCLK
    SLICE_X30Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_4_4/DP/CLK
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.194    14.761    
    SLICE_X30Y21         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.112    14.649    AudVid/TilesPositionsRegister_reg_192_255_4_4/DP
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_4_4/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.419ns (10.041%)  route 3.754ns (89.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.554     5.075    clk100_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  soc_TilesControlRegisterCSR_storage_full_reg[5]/Q
                         net (fo=56, routed)          3.754     9.248    AudVid/TilesPositionsRegister_reg_192_255_4_4/A0
    SLICE_X30Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_4_4/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         1.433    14.774    AudVid/TilesPositionsRegister_reg_192_255_4_4/WCLK
    SLICE_X30Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_4_4/SP/CLK
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.194    14.761    
    SLICE_X30Y21         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.112    14.649    AudVid/TilesPositionsRegister_reg_192_255_4_4/SP
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_3_3/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.419ns (10.429%)  route 3.599ns (89.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.554     5.075    clk100_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  soc_TilesControlRegisterCSR_storage_full_reg[5]/Q
                         net (fo=56, routed)          3.599     9.093    AudVid/TilesPositionsRegister_reg_0_63_3_3/A0
    SLICE_X30Y23         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_3_3/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         1.430    14.771    AudVid/TilesPositionsRegister_reg_0_63_3_3/WCLK
    SLICE_X30Y23         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_3_3/DP/CLK
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.194    14.758    
    SLICE_X30Y23         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.112    14.646    AudVid/TilesPositionsRegister_reg_0_63_3_3/DP
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_3_3/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.419ns (10.429%)  route 3.599ns (89.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.554     5.075    clk100_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  soc_TilesControlRegisterCSR_storage_full_reg[5]/Q
                         net (fo=56, routed)          3.599     9.093    AudVid/TilesPositionsRegister_reg_0_63_3_3/A0
    SLICE_X30Y23         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_3_3/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         1.430    14.771    AudVid/TilesPositionsRegister_reg_0_63_3_3/WCLK
    SLICE_X30Y23         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_3_3/SP/CLK
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.194    14.758    
    SLICE_X30Y23         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.112    14.646    AudVid/TilesPositionsRegister_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_4_4/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.419ns (10.429%)  route 3.599ns (89.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.554     5.075    clk100_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  soc_TilesControlRegisterCSR_storage_full_reg[5]/Q
                         net (fo=56, routed)          3.599     9.093    AudVid/TilesPositionsRegister_reg_0_63_4_4/A0
    SLICE_X30Y23         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_4_4/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         1.430    14.771    AudVid/TilesPositionsRegister_reg_0_63_4_4/WCLK
    SLICE_X30Y23         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_4_4/DP/CLK
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.194    14.758    
    SLICE_X30Y23         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.112    14.646    AudVid/TilesPositionsRegister_reg_0_63_4_4/DP
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.419ns (10.429%)  route 3.599ns (89.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.554     5.075    clk100_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  soc_TilesControlRegisterCSR_storage_full_reg[5]/Q
                         net (fo=56, routed)          3.599     9.093    AudVid/TilesPositionsRegister_reg_0_63_4_4/A0
    SLICE_X30Y23         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         1.430    14.771    AudVid/TilesPositionsRegister_reg_0_63_4_4/WCLK
    SLICE_X30Y23         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/CLK
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.194    14.758    
    SLICE_X30Y23         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.112    14.646    AudVid/TilesPositionsRegister_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.456ns (11.518%)  route 3.503ns (88.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.559     5.080    clk100_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  soc_TilesControlRegisterCSR_storage_full_reg[8]/Q
                         net (fo=56, routed)          3.503     9.039    AudVid/TilesPositionsRegister_reg_192_255_0_2/ADDRD3
    SLICE_X34Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         1.432    14.773    AudVid/TilesPositionsRegister_reg_192_255_0_2/WCLK
    SLICE_X34Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.194    14.760    
    SLICE_X34Y21         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    14.678    AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.456ns (11.518%)  route 3.503ns (88.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.559     5.080    clk100_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  soc_TilesControlRegisterCSR_storage_full_reg[8]/Q
                         net (fo=56, routed)          3.503     9.039    AudVid/TilesPositionsRegister_reg_192_255_0_2/ADDRD3
    SLICE_X34Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        1.455    14.796    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         1.432    14.773    AudVid/TilesPositionsRegister_reg_192_255_0_2/WCLK
    SLICE_X34Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.194    14.760    
    SLICE_X34Y21         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    14.678    AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  5.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 soc_Track2ControlRegisterCSR_storage_full_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track2EnableLoop_reg/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.164ns (24.172%)  route 0.514ns (75.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.554     1.437    clk100_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  soc_Track2ControlRegisterCSR_storage_full_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  soc_Track2ControlRegisterCSR_storage_full_reg[3]/Q
                         net (fo=2, routed)           0.514     2.116    AudVid/Q[3]
    SLICE_X37Y21         FDRE                                         r  AudVid/WriteAudio_Track2EnableLoop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         0.820     1.947    AudVid/MasterCLK
    SLICE_X37Y21         FDRE                                         r  AudVid/WriteAudio_Track2EnableLoop_reg/C
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.194     1.897    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.061     1.958    AudVid/WriteAudio_Track2EnableLoop_reg
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 soc_Track2ControlRegisterCSR_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track2BeginAddress_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.184ns (24.876%)  route 0.556ns (75.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.555     1.438    clk100_IBUF_BUFG
    SLICE_X35Y18         FDRE                                         r  soc_Track2ControlRegisterCSR_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  soc_Track2ControlRegisterCSR_storage_full_reg[0]/Q
                         net (fo=24, routed)          0.556     2.135    AudVid/Q[0]
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.043     2.178 r  AudVid/WriteAudio_Track2BeginAddress[4]_i_1/O
                         net (fo=1, routed)           0.000     2.178    AudVid/WriteAudio_Track2BeginAddress[4]_i_1_n_1
    SLICE_X37Y26         FDRE                                         r  AudVid/WriteAudio_Track2BeginAddress_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         0.817     1.944    AudVid/MasterCLK
    SLICE_X37Y26         FDRE                                         r  AudVid/WriteAudio_Track2BeginAddress_reg[4]/C
                         clock pessimism             -0.244     1.700    
                         clock uncertainty            0.194     1.894    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.107     2.001    AudVid/WriteAudio_Track2BeginAddress_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 soc_Track2ControlRegisterCSR_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track2BeginAddress_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.079%)  route 0.556ns (74.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.555     1.438    clk100_IBUF_BUFG
    SLICE_X35Y18         FDRE                                         r  soc_Track2ControlRegisterCSR_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  soc_Track2ControlRegisterCSR_storage_full_reg[0]/Q
                         net (fo=24, routed)          0.556     2.135    AudVid/Q[0]
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.180 r  AudVid/WriteAudio_Track2BeginAddress[12]_i_1/O
                         net (fo=1, routed)           0.000     2.180    AudVid/WriteAudio_Track2BeginAddress[12]_i_1_n_1
    SLICE_X37Y26         FDRE                                         r  AudVid/WriteAudio_Track2BeginAddress_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         0.817     1.944    AudVid/MasterCLK
    SLICE_X37Y26         FDRE                                         r  AudVid/WriteAudio_Track2BeginAddress_reg[12]/C
                         clock pessimism             -0.244     1.700    
                         clock uncertainty            0.194     1.894    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.092     1.986    AudVid/WriteAudio_Track2BeginAddress_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.599%)  route 0.660ns (82.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.556     1.439    clk100_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  soc_TilesControlRegisterCSR_storage_full_reg[2]/Q
                         net (fo=6, routed)           0.660     2.240    AudVid/TilesPositionsRegister_reg_192_255_0_2/DIC
    SLICE_X34Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         0.819     1.946    AudVid/TilesPositionsRegister_reg_192_255_0_2/WCLK
    SLICE_X34Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMC/CLK
                         clock pessimism             -0.244     1.702    
                         clock uncertainty            0.194     1.896    
    SLICE_X34Y21         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.040    AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_128_191_3_3/SP/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.400%)  route 0.669ns (82.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.556     1.439    clk100_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  soc_TilesControlRegisterCSR_storage_full_reg[3]/Q
                         net (fo=11, routed)          0.669     2.249    AudVid/TilesPositionsRegister_reg_128_191_3_3/D
    SLICE_X30Y20         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_128_191_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         0.821     1.948    AudVid/TilesPositionsRegister_reg_128_191_3_3/WCLK
    SLICE_X30Y20         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_128_191_3_3/SP/CLK
                         clock pessimism             -0.244     1.704    
                         clock uncertainty            0.194     1.898    
    SLICE_X30Y20         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.042    AudVid/TilesPositionsRegister_reg_128_191_3_3/SP
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_4_4/SP/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.128ns (16.851%)  route 0.632ns (83.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.556     1.439    clk100_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  soc_TilesControlRegisterCSR_storage_full_reg[4]/Q
                         net (fo=11, routed)          0.632     2.199    AudVid/TilesPositionsRegister_reg_192_255_4_4/D
    SLICE_X30Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         0.820     1.947    AudVid/TilesPositionsRegister_reg_192_255_4_4/WCLK
    SLICE_X30Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_4_4/SP/CLK
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.194     1.897    
    SLICE_X30Y21         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     1.989    AudVid/TilesPositionsRegister_reg_192_255_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 soc_Track2ControlRegisterCSR_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track2BeginAddress_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.185ns (23.954%)  route 0.587ns (76.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.555     1.438    clk100_IBUF_BUFG
    SLICE_X35Y18         FDRE                                         r  soc_Track2ControlRegisterCSR_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  soc_Track2ControlRegisterCSR_storage_full_reg[2]/Q
                         net (fo=22, routed)          0.587     2.166    AudVid/Q[2]
    SLICE_X39Y25         LUT2 (Prop_lut2_I0_O)        0.044     2.210 r  AudVid/WriteAudio_Track2BeginAddress[2]_i_1/O
                         net (fo=1, routed)           0.000     2.210    AudVid/WriteAudio_Track2BeginAddress[2]_i_1_n_1
    SLICE_X39Y25         FDRE                                         r  AudVid/WriteAudio_Track2BeginAddress_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         0.816     1.943    AudVid/MasterCLK
    SLICE_X39Y25         FDRE                                         r  AudVid/WriteAudio_Track2BeginAddress_reg[2]/C
                         clock pessimism             -0.244     1.699    
                         clock uncertainty            0.194     1.893    
    SLICE_X39Y25         FDRE (Hold_fdre_C_D)         0.107     2.000    AudVid/WriteAudio_Track2BeginAddress_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 soc_Track1ControlRegisterCSR_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track1BeginAddress_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.207ns (26.654%)  route 0.570ns (73.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.555     1.438    clk100_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  soc_Track1ControlRegisterCSR_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     1.602 f  soc_Track1ControlRegisterCSR_storage_full_reg[0]/Q
                         net (fo=24, routed)          0.570     2.172    AudVid/soc_Track1ControlRegisterCSR_storage_full_reg[4][0]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.043     2.215 r  AudVid/WriteAudio_Track1BeginAddress[12]_i_1/O
                         net (fo=1, routed)           0.000     2.215    AudVid/WriteAudio_Track1BeginAddress[12]_i_1_n_1
    SLICE_X35Y22         FDRE                                         r  AudVid/WriteAudio_Track1BeginAddress_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         0.818     1.945    AudVid/MasterCLK
    SLICE_X35Y22         FDRE                                         r  AudVid/WriteAudio_Track1BeginAddress_reg[12]/C
                         clock pessimism             -0.244     1.701    
                         clock uncertainty            0.194     1.895    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.107     2.002    AudVid/WriteAudio_Track1BeginAddress_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 soc_Track1ControlRegisterCSR_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/WriteAudio_Track1BeginAddress_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.208ns (26.749%)  route 0.570ns (73.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.555     1.438    clk100_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  soc_Track1ControlRegisterCSR_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  soc_Track1ControlRegisterCSR_storage_full_reg[0]/Q
                         net (fo=24, routed)          0.570     2.172    AudVid/soc_Track1ControlRegisterCSR_storage_full_reg[4][0]
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.044     2.216 r  AudVid/WriteAudio_Track1BeginAddress[6]_i_1/O
                         net (fo=1, routed)           0.000     2.216    AudVid/WriteAudio_Track1BeginAddress[6]_i_1_n_1
    SLICE_X35Y22         FDRE                                         r  AudVid/WriteAudio_Track1BeginAddress_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         0.818     1.945    AudVid/MasterCLK
    SLICE_X35Y22         FDRE                                         r  AudVid/WriteAudio_Track1BeginAddress_reg[6]/C
                         clock pessimism             -0.244     1.701    
                         clock uncertainty            0.194     1.895    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.107     2.002    AudVid/WriteAudio_Track1BeginAddress_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_128_191_4_4/SP/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.128ns (16.617%)  route 0.642ns (83.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.556     1.439    clk100_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  soc_TilesControlRegisterCSR_storage_full_reg[4]/Q
                         net (fo=11, routed)          0.642     2.209    AudVid/TilesPositionsRegister_reg_128_191_4_4/D
    SLICE_X30Y20         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_128_191_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1925, routed)        0.816     1.943    AudVid/audvid_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/O
                         net (fo=134, routed)         0.821     1.948    AudVid/TilesPositionsRegister_reg_128_191_4_4/WCLK
    SLICE_X30Y20         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_128_191_4_4/SP/CLK
                         clock pessimism             -0.244     1.704    
                         clock uncertainty            0.194     1.898    
    SLICE_X30Y20         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     1.990    AudVid/TilesPositionsRegister_reg_128_191_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.220    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+
Reference | Input       | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal                    |
Clock     | Port        | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                       |
----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+
clk100    | cpu_reset   | FDRE    | -     |    -0.382 (r) | FAST    |     2.946 (r) | SLOW    |                             |
clk100    | serial_rx   | FDRE    | -     |     0.948 (r) | FAST    |     0.534 (r) | SLOW    |                             |
clk100    | SD_SPI_MISO | FDRE    | -     |     0.330 (r) | FAST    |     2.055 (r) | SLOW    | SD_Clock_reloj1_clk_wiz_0_0 |
----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+


Output Ports Clock-to-out

----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+
Reference | Output       | IO Reg     | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                       |
Clock     | Port         | Type       | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                          |
----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+
clk100    | serial_tx    | FDSE       | -     |     13.412 (r) | SLOW    |      4.286 (r) | FAST    |                                |
clk100    | DAC_I2S_CLK  | FDRE       | -     |     14.231 (r) | SLOW    |      4.030 (r) | FAST    | I2S_CLK_reloj2_clk_wiz_0_0     |
clk100    | TFT_RS       | FDRE       | -     |     14.698 (r) | SLOW    |      4.286 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_CS   | FDRE       | -     |     13.184 (r) | SLOW    |      3.982 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_MOSI | FDRE       | -     |     18.368 (r) | SLOW    |      4.882 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | SD_SPI_CLK   | FDRE       | -     |     12.997 (r) | SLOW    |      3.412 (r) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | SD_SPI_CLK   | MMCME2_ADV | -     |     12.057 (f) | SLOW    |      3.412 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | SD_SPI_MOSI  | FDRE       | -     |     14.253 (f) | SLOW    |      4.095 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | TFT_SPI_CLK  | MMCME2_ADV | -     |     10.193 (r) | SLOW    |      2.600 (r) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
clk100    | TFT_SPI_CLK  | MMCME2_ADV | -     |     10.193 (f) | SLOW    |      2.600 (f) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
clk100    | TFT_SPI_MOSI | FDRE       | -     |     16.038 (f) | SLOW    |      4.407 (f) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         8.590 | SLOW    |         1.178 | SLOW    |         3.024 | SLOW    |         3.100 | SLOW    |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



