{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607385831346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607385831352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 19:03:51 2020 " "Processing started: Mon Dec 07 19:03:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607385831352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607385831352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_basket -c control_basket " "Command: quartus_map --read_settings_files=on --write_settings_files=off control_basket -c control_basket" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607385831353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607385831718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod_min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mod_min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mod_min-structural " "Found design unit 1: counter_mod_min-structural" {  } { { "counter_mod_min.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/counter_mod_min.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607385839995 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_mod_min " "Found entity 1: counter_mod_min" {  } { { "counter_mod_min.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/counter_mod_min.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607385839995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607385839995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mod_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mod_seg-structural " "Found design unit 1: counter_mod_seg-structural" {  } { { "counter_mod_seg.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/counter_mod_seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607385839997 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_mod_seg " "Found entity 1: counter_mod_seg" {  } { { "counter_mod_seg.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/counter_mod_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607385839997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607385839997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod_seg_lan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mod_seg_lan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mod_seg_lan-structural " "Found design unit 1: counter_mod_seg_lan-structural" {  } { { "counter_mod_seg_lan.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/counter_mod_seg_lan.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607385839998 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_mod_seg_lan " "Found entity 1: counter_mod_seg_lan" {  } { { "counter_mod_seg_lan.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/counter_mod_seg_lan.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607385839998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607385839998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_freq-structural " "Found design unit 1: divisor_freq-structural" {  } { { "divisor_freq.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/divisor_freq.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607385840000 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_freq " "Found entity 1: divisor_freq" {  } { { "divisor_freq.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/divisor_freq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607385840000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607385840000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj_p-structural " "Found design unit 1: reloj_p-structural" {  } { { "reloj_p.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/reloj_p.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607385840002 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj_p " "Found entity 1: reloj_p" {  } { { "reloj_p.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/reloj_p.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607385840002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607385840002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj_l-structural " "Found design unit 1: reloj_l-structural" {  } { { "reloj_l.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/reloj_l.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607385840004 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj_l " "Found entity 1: reloj_l" {  } { { "reloj_l.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/reloj_l.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607385840004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607385840004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-structural " "Found design unit 1: fsm-structural" {  } { { "fsm.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/fsm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607385840006 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607385840006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607385840006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components " "Found design unit 1: my_components" {  } { { "my_components.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/my_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607385840008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607385840008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_basket.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_basket.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_basket-structural " "Found design unit 1: control_basket-structural" {  } { { "control_basket.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/control_basket.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607385840010 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_basket " "Found entity 1: control_basket" {  } { { "control_basket.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/control_basket.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607385840010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607385840010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_periodos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_periodos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_periodos-structural " "Found design unit 1: contador_periodos-structural" {  } { { "contador_periodos.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/contador_periodos.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607385840012 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_periodos " "Found entity 1: contador_periodos" {  } { { "contador_periodos.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/contador_periodos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607385840012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607385840012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_basket " "Elaborating entity \"control_basket\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607385840045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_p reloj_p:contad_control_p " "Elaborating entity \"reloj_p\" for hierarchy \"reloj_p:contad_control_p\"" {  } { { "control_basket.vhd" "contad_control_p" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/control_basket.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607385840047 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "visualizador_q_minutos reloj_p.vhd(23) " "Verilog HDL or VHDL warning at reloj_p.vhd(23): object \"visualizador_q_minutos\" assigned a value but never read" {  } { { "reloj_p.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/reloj_p.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607385840047 "|control_basket|reloj_p:contad_control_p"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "visualizador_q_segundos reloj_p.vhd(24) " "Verilog HDL or VHDL warning at reloj_p.vhd(24): object \"visualizador_q_segundos\" assigned a value but never read" {  } { { "reloj_p.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/reloj_p.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607385840047 "|control_basket|reloj_p:contad_control_p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mod_min reloj_p:contad_control_p\|counter_mod_min:contador_minutos " "Elaborating entity \"counter_mod_min\" for hierarchy \"reloj_p:contad_control_p\|counter_mod_min:contador_minutos\"" {  } { { "reloj_p.vhd" "contador_minutos" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/reloj_p.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607385840048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mod_seg reloj_p:contad_control_p\|counter_mod_seg:contador_segundos " "Elaborating entity \"counter_mod_seg\" for hierarchy \"reloj_p:contad_control_p\|counter_mod_seg:contador_segundos\"" {  } { { "reloj_p.vhd" "contador_segundos" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/reloj_p.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607385840049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_freq reloj_p:contad_control_p\|divisor_freq:div_frec " "Elaborating entity \"divisor_freq\" for hierarchy \"reloj_p:contad_control_p\|divisor_freq:div_frec\"" {  } { { "reloj_p.vhd" "div_frec" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/reloj_p.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607385840051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_l reloj_l:contad_control_l " "Elaborating entity \"reloj_l\" for hierarchy \"reloj_l:contad_control_l\"" {  } { { "control_basket.vhd" "contad_control_l" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/control_basket.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607385840052 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "visualizador_q_segundos2 reloj_l.vhd(24) " "Verilog HDL or VHDL warning at reloj_l.vhd(24): object \"visualizador_q_segundos2\" assigned a value but never read" {  } { { "reloj_l.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/reloj_l.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607385840053 "|control_basket|reloj_l:contad_control_l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mod_seg_lan reloj_l:contad_control_l\|counter_mod_seg_lan:contador_segundos " "Elaborating entity \"counter_mod_seg_lan\" for hierarchy \"reloj_l:contad_control_l\|counter_mod_seg_lan:contador_segundos\"" {  } { { "reloj_l.vhd" "contador_segundos" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/reloj_l.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607385840053 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n counter_mod_seg_lan.vhd(25) " "VHDL Process Statement warning at counter_mod_seg_lan.vhd(25): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_mod_seg_lan.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/counter_mod_seg_lan.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607385840055 "|control_basket|reloj_l:contad_control_l|counter_mod_seg_lan:contador_segundos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:maquina_estado " "Elaborating entity \"fsm\" for hierarchy \"fsm:maquina_estado\"" {  } { { "control_basket.vhd" "maquina_estado" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/control_basket.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607385840073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_periodos contador_periodos:cuenta_periodo " "Elaborating entity \"contador_periodos\" for hierarchy \"contador_periodos:cuenta_periodo\"" {  } { { "control_basket.vhd" "cuenta_periodo" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/control_basket.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607385840075 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "contador_periodos.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/contador_periodos.vhd" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1607385840501 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1607385840501 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dpmin_dec\[1\] GND " "Pin \"dpmin_dec\[1\]\" is stuck at GND" {  } { { "control_basket.vhd" "" { Text "C:/temp/1IEE04/H4413/LAB10a/EX/control_basket.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607385840533 "|control_basket|dpmin_dec[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607385840533 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607385840581 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607385841179 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607385841179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607385841268 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607385841268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607385841268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607385841268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4975 " "Peak virtual memory: 4975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607385841344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 07 19:04:01 2020 " "Processing ended: Mon Dec 07 19:04:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607385841344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607385841344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607385841344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607385841344 ""}
