SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily kintex7
SET_PREFERENCE device xc7k325t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ffg900
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
SET_PREFERENCE subworkingdirectory /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PARAMETER component_name design_1_mig_1_0
SET_PREFERENCE compnamestatus 1
SET_PARAMETER component_name design_1_mig_1_0
SET_PARAMETER xml_input_file /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
SET_PARAMETER data_dir_path /export/scratch/opt/XilinxVivado/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.1
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.1
SET_CORE_PATH /export/scratch/opt/XilinxVivado/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1
SET_CORE_DATASHEET /export/scratch/opt/XilinxVivado/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1/data/docs/ds176_7series_MIS.pdf
