Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Framework.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Framework.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Framework"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : Framework
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Regs.v" into library work
Parsing module <Regs>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\REG32.v" into library work
Parsing module <REG32>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\MUX4T1_5.v" into library work
Parsing module <MUX4T1_5>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\MUX4T1_32.v" into library work
Parsing module <MUX4T1_32>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Ext_32.v" into library work
Parsing module <Ext_32>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\MDPath.vf" into library work
Parsing module <MDPath>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\MCtrl_IO.v" into library work
Parsing module <MCtrl>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Seg7_Dev_IO.v" into library work
Parsing module <Seg7_Dev>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\PIO_IO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Multi_8CH32_IO.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\MIO_BUS_IO.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\MCPU.v" into library work
Parsing module <MCPU>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\GPIO_IO.v" into library work
Parsing module <GPIO>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Display_IO.v" into library work
Parsing module <Display>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Counter_3_IO.v" into library work
Parsing module <Counter>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Framework.v" into library work
Parsing module <Framework>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Framework>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Framework.v" Line 116: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Framework.v" Line 125: Assignment to Ai ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Framework.v" Line 126: Assignment to Bi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Framework.v" Line 127: Assignment to blink ignored, since the identifier is never used

Elaborating module <clk_div>.

Elaborating module <Multi_8CH32>.
WARNING:HDLCompiler:1499 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Multi_8CH32_IO.v" Line 21: Empty module <Multi_8CH32> remains a black box.

Elaborating module <Display>.
WARNING:HDLCompiler:1499 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Display_IO.v" Line 21: Empty module <Display> remains a black box.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <GPIO>.
WARNING:HDLCompiler:1499 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\GPIO_IO.v" Line 21: Empty module <GPIO> remains a black box.

Elaborating module <MIO_BUS>.
WARNING:HDLCompiler:1499 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\MIO_BUS_IO.v" Line 21: Empty module <MIO_BUS> remains a black box.

Elaborating module <Counter>.
WARNING:HDLCompiler:1127 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Counter_3_IO.v" Line 43: Assignment to M2 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Counter_3_IO.v" Line 36: Net <counter1[32]> does not have a driver.

Elaborating module <PIO>.
WARNING:HDLCompiler:1499 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\PIO_IO.v" Line 21: Empty module <PIO> remains a black box.

Elaborating module <Seg7_Dev>.
WARNING:HDLCompiler:1499 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Seg7_Dev_IO.v" Line 21: Empty module <Seg7_Dev> remains a black box.

Elaborating module <MCPU>.

Elaborating module <MCtrl>.
WARNING:HDLCompiler:1499 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\MCtrl_IO.v" Line 21: Empty module <MCtrl> remains a black box.

Elaborating module <MDPath>.

Elaborating module <Regs>.

Elaborating module <MUX4T1_5>.

Elaborating module <MUX4T1_32>.

Elaborating module <REG32>.

Elaborating module <Ext_32>.

Elaborating module <alu>.
WARNING:HDLCompiler:413 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\alu.v" Line 54: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\alu.v" Line 55: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <MUX2T1_32>.

Elaborating module <AND2>.

Elaborating module <OR2>.

Elaborating module <VCC>.

Elaborating module <GND>.
WARNING:HDLCompiler:552 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\MDPath.vf" Line 103: Input port I2[4] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\MDPath.vf" Line 109: Input port I2[31] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\MDPath.vf" Line 140: Input port I3[31] is not connected on this instance

Elaborating module <INV>.
WARNING:HDLCompiler:1127 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Framework.v" Line 246: Assignment to State ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Framework.v" Line 83: Net <rst> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Framework>.
    Related source file is "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Framework.v".
INFO:Xst:3210 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Framework.v" line 106: Output port <pulse_out> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Framework.v" line 120: Output port <Ai> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Framework.v" line 120: Output port <Bi> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Framework.v" line 120: Output port <blink> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Framework.v" line 174: Output port <GPIOf0> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Framework.v" line 220: Output port <counter_set> of the instance <XLXI_26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Framework.v" line 220: Output port <GPIOf0> of the instance <XLXI_26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Framework.v" line 235: Output port <state> of the instance <XLXI_30> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Framework.v" line 235: Output port <CPU_MIO> of the instance <XLXI_30> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Framework> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_4_o_add_0_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <Counter>.
    Related source file is "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Counter_3_IO.v".
WARNING:Xst:647 - Input <clk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <counter1<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <counter2<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 24-bit register for signal <counter_Ctrl>.
    Found 33-bit register for signal <counter0>.
    Found 32-bit register for signal <counter0_Lock>.
    Found 1-bit register for signal <sq0>.
    Found 1-bit register for signal <M0>.
    Found 1-bit register for signal <clr0>.
    Found 33-bit subtractor for signal <counter0[32]_GND_10_o_sub_26_OUT> created at line 77.
    Found 33-bit 4-to-1 multiplexer for signal <counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <n0017> created at line 76
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Counter> synthesized.

Synthesizing Unit <MCPU>.
    Related source file is "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\MCPU.v".
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <MCPU> synthesized.

Synthesizing Unit <MDPath>.
    Related source file is "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\MDPath.vf".
WARNING:Xst:2898 - Port 'I2', unconnected in block instance 'XLXI_2', is tied to GND.
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'XLXI_2', is tied to GND.
WARNING:Xst:2898 - Port 'I2', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'XLXI_10', is tied to GND.
    Summary:
	no macro.
Unit <MDPath> synthesized.

Synthesizing Unit <Regs>.
    Related source file is "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Regs.v".
    Found 992-bit register for signal <n0051[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 30.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 31.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <Regs> synthesized.

Synthesizing Unit <MUX4T1_5>.
    Related source file is "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\MUX4T1_5.v".
    Found 5-bit 3-to-1 multiplexer for signal <o> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_5> synthesized.

Synthesizing Unit <MUX4T1_32>.
    Related source file is "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\MUX4T1_32.v".
    Found 32-bit 4-to-1 multiplexer for signal <o> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_32> synthesized.

Synthesizing Unit <REG32>.
    Related source file is "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\REG32.v".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32> synthesized.

Synthesizing Unit <Ext_32>.
    Related source file is "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\Ext_32.v".
    Summary:
	no macro.
Unit <Ext_32> synthesized.

Synthesizing Unit <alu>.
    Related source file is "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\alu.v".
        one = 32'b00000000000000000000000000000001
        zero_0 = 32'b00000000000000000000000000000000
    Found 32-bit subtractor for signal <res_sub> created at line 35.
    Found 32-bit adder for signal <res_add> created at line 34.
    Found 32-bit 8-to-1 multiplexer for signal <res> created at line 42.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_7_o> created at line 37
    Found 32-bit comparator greater for signal <res[31]_B[31]_LessThan_15_o> created at line 55
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "C:\Users\Jerry Chang\Desktop\COD\Exp10\OExp10-MDP\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 33-bit subtractor                                     : 1
# Registers                                            : 12
 1-bit register                                        : 3
 24-bit register                                       : 1
 32-bit register                                       : 6
 33-bit register                                       : 1
 992-bit register                                      : 1
# Comparators                                          : 3
 1-bit comparator not equal                            : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 59
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 4
 33-bit 4-to-1 multiplexer                             : 1
 5-bit 3-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <SEnter_2_32.ngc>.
Reading core <Display.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <MIO_BUS.ngc>.
Reading core <Multi_8CH32.ngc>.
Reading core <GPIO.ngc>.
Reading core <PIO.ngc>.
Reading core <Seg7_Dev.ngc>.
Reading core <MCtrl.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <XLXI_2>.
Loading core <SEnter_2_32> for timing and area information for instance <XLXI_5>.
Loading core <Display> for timing and area information for instance <XLXI_6>.
Loading core <RAM_B> for timing and area information for instance <XLXI_13>.
Loading core <MIO_BUS> for timing and area information for instance <XLXI_21>.
Loading core <Multi_8CH32> for timing and area information for instance <XLXI_4>.
Loading core <GPIO> for timing and area information for instance <XLXI_17>.
Loading core <PIO> for timing and area information for instance <XLXI_26>.
Loading core <Seg7_Dev> for timing and area information for instance <XLXI_27>.
Loading core <MCtrl> for timing and area information for instance <XLXI_1>.
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <XLXI_22>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <XLXI_22>.

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <Counter>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit addsub                                         : 1
 33-bit subtractor                                     : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1190
 Flip-Flops                                            : 1190
# Comparators                                          : 3
 1-bit comparator not equal                            : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 122
 1-bit 2-to-1 multiplexer                              : 66
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 2
 33-bit 4-to-1 multiplexer                             : 1
 5-bit 3-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <REG32> ...

Optimizing unit <Framework> ...

Optimizing unit <Counter> ...

Optimizing unit <MDPath> ...

Optimizing unit <alu> ...

Optimizing unit <Regs> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Framework, actual ratio is 3.
INFO:Xst:2260 - The FF/Latch <P7SEG/sh_clk> in Unit <XLXI_6> is equivalent to the following FF/Latch : <P7SEG/sh_clk_1> 
INFO:Xst:2260 - The FF/Latch <P7SEG/S_0> in Unit <XLXI_6> is equivalent to the following FF/Latch : <P7SEG/S_0_1> 
INFO:Xst:2260 - The FF/Latch <P7SEG/sh_clk> in Unit <XLXI_6> is equivalent to the following FF/Latch : <P7SEG/sh_clk_1> 
INFO:Xst:2260 - The FF/Latch <P7SEG/S_0> in Unit <XLXI_6> is equivalent to the following FF/Latch : <P7SEG/S_0_1> 
FlipFlop XLXI_30/XLXI_3/XLXI_4/Q_19 has been replicated 1 time(s)
FlipFlop XLXI_30/XLXI_3/XLXI_4/Q_20 has been replicated 1 time(s)
FlipFlop XLXI_30/XLXI_3/XLXI_4/Q_25 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1225
 Flip-Flops                                            : 1225

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Framework.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3821
#      AND2                        : 16
#      AND2B1                      : 1
#      AND3                        : 99
#      AND4                        : 81
#      GND                         : 5
#      INV                         : 101
#      LUT1                        : 97
#      LUT2                        : 40
#      LUT3                        : 187
#      LUT4                        : 248
#      LUT5                        : 394
#      LUT6                        : 1970
#      MUXCY                       : 226
#      MUXF7                       : 56
#      OR2                         : 66
#      OR3                         : 27
#      OR4                         : 36
#      VCC                         : 5
#      XORCY                       : 166
# FlipFlops/Latches                : 1631
#      FD                          : 192
#      FDC                         : 72
#      FDCE                        : 1093
#      FDCE_1                      : 22
#      FDE                         : 114
#      FDE_1                       : 101
#      FDPE_1                      : 6
#      FDR                         : 2
#      FDRE                        : 29
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 58
#      IBUF                        : 21
#      OBUF                        : 37
# Logical                          : 1
#      NAND2                       : 1

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            1631  out of  202800     0%  
 Number of Slice LUTs:                 3037  out of  101400     2%  
    Number used as Logic:              3037  out of  101400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4259
   Number with an unused Flip Flop:    2628  out of   4259    61%  
   Number with an unused LUT:          1222  out of   4259    28%  
   Number of fully used LUT-FF pairs:   409  out of   4259     9%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of    400    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    325     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)          | Load  |
-----------------------------------+--------------------------------+-------+
clk_100mhz                         | BUFGP                          | 195   |
XLXI_3/clkdiv_6                    | BUFG                           | 35    |
Clk_CPU(XLXI_3/Mmux_Clk_CPU11:O)   | BUFG(*)(XLXI_22/counter_Ctrl_2)| 1293  |
XLXI_2/clk1                        | BUFG                           | 41    |
XLXI_5/push(XLXI_5/push1:O)        | NONE(*)(XLXI_5/state_0)        | 3     |
XLXI_6/P7SEG/sh_clk                | BUFG                           | 65    |
-----------------------------------+--------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                              | Load  |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
XLXI_13/N1(XLXI_13/XST_GND:G)      | NONE(XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.813ns (Maximum Frequency: 113.473MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 8.440ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 2.195ns (frequency: 455.633MHz)
  Total number of paths / destination ports: 6161 / 256
-------------------------------------------------------------------------
Delay:               2.195ns (Levels of Logic = 8)
  Source:            XLXI_2/sw_temp_2 (FF)
  Destination:       XLXI_2/SW_OK_0 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: XLXI_2/sw_temp_2 to XLXI_2/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.236   0.495  sw_temp_2 (sw_temp<2>)
     LUT6:I3->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.195ns (0.800ns logic, 1.395ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/clkdiv_6'
  Clock period: 2.221ns (frequency: 450.288MHz)
  Total number of paths / destination ports: 788 / 36
-------------------------------------------------------------------------
Delay:               2.221ns (Levels of Logic = 35)
  Source:            XLXI_22/counter0_0 (FF)
  Destination:       XLXI_22/counter0_32 (FF)
  Source Clock:      XLXI_3/clkdiv_6 rising
  Destination Clock: XLXI_3/clkdiv_6 rising

  Data Path: XLXI_22/counter0_0 to XLXI_22/counter0_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.367  XLXI_22/counter0_0 (XLXI_22/counter0_0)
     LUT1:I0->O            1   0.043   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<0>_rt (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.238   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<0> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<1> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<2> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<3> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<4> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<5> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<6> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<7> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<8> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<9> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<10> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<11> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<12> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<13> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<14> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<15> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<16> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<17> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<18> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<19> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<20> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<21> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<22> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<23> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<24> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<25> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<26> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<27> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<28> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<29> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<29>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<30> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<30>)
     MUXCY:CI->O           0   0.013   0.000  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<31> (XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_cy<31>)
     XORCY:CI->O           1   0.262   0.613  XLXI_22/Msub_counter0[32]_GND_10_o_sub_26_OUT_xor<32> (XLXI_22/counter0[32]_GND_10_o_sub_26_OUT<32>)
     LUT6:I0->O            1   0.043   0.000  XLXI_22/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT262 (XLXI_22/counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT<32>)
     FDC:D                    -0.000          XLXI_22/counter0_32
    ----------------------------------------
    Total                      2.221ns (1.240ns logic, 0.980ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_CPU'
  Clock period: 8.813ns (frequency: 113.473MHz)
  Total number of paths / destination ports: 24290220 / 2497
-------------------------------------------------------------------------
Delay:               8.813ns (Levels of Logic = 31)
  Source:            XLXI_30/XLXI_1/Q_3 (FF)
  Destination:       XLXI_30/XLXI_3/XLXI_17/Q_31 (FF)
  Source Clock:      Clk_CPU rising
  Destination Clock: Clk_CPU rising

  Data Path: XLXI_30/XLXI_1/Q_3 to XLXI_30/XLXI_3/XLXI_17/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.236   0.590  Q_3 (state_out<3>)
     LUT3:I0->O           35   0.043   0.535  Mram__n013761 (ALUSrcB<0>)
     end scope: 'XLXI_30/XLXI_1:ALUSrcB<0>'
     LUT3:I1->O            1   0.043   0.522  XLXI_30/XLXI_3/XLXI_1/Mmux_rdata_B110_SW0 (N99)
     LUT6:I2->O            8   0.043   0.561  XLXI_30/XLXI_3/XLXI_9/Mmux_o110 (XLXI_30/XLXI_3/XLXN_54<0>)
     LUT4:I0->O            1   0.043   0.000  XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_lut<0> (XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<0> (XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<1> (XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<2> (XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<3> (XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<4> (XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<5> (XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<5>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<6> (XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<6>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<7> (XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<7>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<8> (XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<8>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<9> (XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<9>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<10> (XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<10>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<11> (XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<11>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<12> (XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<12>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<13> (XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<13>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<14> (XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<14>)
     MUXCY:CI->O           2   0.150   0.355  XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<15> (XLXI_30/XLXI_3/XLXI_7/Mcompar_A[31]_B[31]_LessThan_7_o_cy<15>)
     LUT6:I5->O            1   0.043   0.000  XLXI_30/XLXI_3/XLXI_7/Mmux_res7_rs_lut<0> (XLXI_30/XLXI_3/XLXI_7/Mmux_res7_rs_lut<0>)
     MUXCY:S->O            1   0.238   0.000  XLXI_30/XLXI_3/XLXI_7/Mmux_res7_rs_cy<0> (XLXI_30/XLXI_3/XLXI_7/Mmux_res7_rs_cy<0>)
     XORCY:CI->O           5   0.262   0.636  XLXI_30/XLXI_3/XLXI_7/Mmux_res7_rs_xor<1> (XLXI_30/XLXI_3/res<1>)
     LUT6:I0->O            1   0.043   0.350  XLXI_30/XLXI_3/XLXI_7/res[31]_GND_21_o_equal_12_o<31>1 (XLXI_30/XLXI_3/XLXI_7/res[31]_GND_21_o_equal_12_o<31>)
     LUT5:I4->O            1   0.043   0.350  XLXI_30/XLXI_3/XLXI_7/res[31]_GND_21_o_equal_12_o<31>2 (XLXI_30/XLXI_3/XLXI_7/res[31]_GND_21_o_equal_12_o<31>1)
     LUT6:I5->O            1   0.043   0.613  XLXI_30/XLXI_3/XLXI_7/res[31]_GND_21_o_equal_12_o<31>7 (XLXI_30/XLXN_25)
     AND2:I0->O            1   0.043   0.613  XLXI_30/XLXI_3/XLXI_13 (XLXI_30/XLXI_3/XLXN_17)
     AND2:I0->O            1   0.043   0.613  XLXI_30/XLXI_3/XLXI_14 (XLXI_30/XLXI_3/XLXN_18)
     OR2:I0->O             1   0.043   0.613  XLXI_30/XLXI_3/XLXI_16 (XLXI_30/XLXI_3/XLXN_16)
     AND2:I0->O           32   0.043   0.469  XLXI_30/XLXI_3/XLXI_15 (XLXI_30/XLXI_3/XLXN_25)
     FDCE:CE                   0.161          XLXI_30/XLXI_3/XLXI_17/Q_0
    ----------------------------------------
    Total                      8.813ns (1.991ns logic, 6.822ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            XLXI_2/counter_8 (FF)
  Destination:       XLXI_2/Key_x_0 (FF)
  Source Clock:      XLXI_2/clk1 rising
  Destination Clock: XLXI_2/clk1 rising

  Data Path: XLXI_2/counter_8 to XLXI_2/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            XLXI_5/state_0 (FF)
  Destination:       XLXI_5/state_0 (FF)
  Source Clock:      XLXI_5/push rising
  Destination Clock: XLXI_5/push rising

  Data Path: XLXI_5/state_0 to XLXI_5/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_6/P7SEG/sh_clk'
  Clock period: 0.700ns (frequency: 1428.469MHz)
  Total number of paths / destination ports: 128 / 65
-------------------------------------------------------------------------
Delay:               0.700ns (Levels of Logic = 1)
  Source:            XLXI_6/P7SEG/Q_63 (FF)
  Destination:       XLXI_6/P7SEG/Q_62 (FF)
  Source Clock:      XLXI_6/P7SEG/sh_clk falling
  Destination Clock: XLXI_6/P7SEG/sh_clk falling

  Data Path: XLXI_6/P7SEG/Q_63 to XLXI_6/P7SEG/Q_62
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.240   0.417  P7SEG/Q_63 (P7SEG/Q<63>)
     LUT5:I3->O            1   0.043   0.000  P7SEG/mux12312 (P7SEG/S1_GND_13_o_wide_mux_1_OUT<62>)
     FDE_1:D                  -0.000          P7SEG/Q_62
    ----------------------------------------
    Total                      0.700ns (0.283ns logic, 0.417ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.089ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       XLXI_2/SW_OK_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<2> to XLXI_2/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.625  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'XLXI_2:SW<2>'
     LUT6:I0->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.089ns (0.563ns logic, 1.525ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_2/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            K_COL<3> (PAD)
  Destination:       XLXI_2/Key_x_1 (FF)
  Destination Clock: XLXI_2/clk1 rising

  Data Path: K_COL<3> to XLXI_2/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  K_COL_3_IBUF (K_COL_3_IBUF)
     begin scope: 'XLXI_2:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 4851 / 16
-------------------------------------------------------------------------
Offset:              5.453ns (Levels of Logic = 15)
  Source:            XLXI_2/SW_OK_5 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: XLXI_2/SW_OK_5 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            100   0.236   0.547  SW_OK_5 (SW_OK<5>)
     end scope: 'XLXI_2:SW_OK<5>'
     begin scope: 'XLXI_21:SW<5>'
     LUT6:I4->O            3   0.043   0.534  Mmux_Cpu_data4bus281 (Cpu_data4bus<5>)
     end scope: 'XLXI_21:Cpu_data4bus<5>'
     begin scope: 'XLXI_4:data6<5>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_327 (MUX1_DispData/Mmux_o_327)
     MUXF7:I1->O          15   0.178   0.483  MUX1_DispData/Mmux_o_2_f7_26 (Disp_num<5>)
     end scope: 'XLXI_4:Disp_num<5>'
     begin scope: 'XLXI_27:Hexs<5>'
     LUT6:I4->O            1   0.043   0.000  M2/Mmux_Hexo_41 (M2/Mmux_Hexo_41)
     MUXF7:I0->O          11   0.176   0.395  M2/Mmux_Hexo_2_f7_0 (Hex<1>)
     INV:I->O              8   0.054   0.642  M1/XLXI_3 (M1/XLXN_62)
     AND3:I1->O            1   0.043   0.613  M1/XLXI_35 (M1/XLXN_172)
     OR3:I0->O             1   0.043   0.603  M1/XLXI_36 (M1/XLXN_212)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_51 (SEG_TXT<4>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o5 (SEGMENT<4>)
     end scope: 'XLXI_27:SEGMENT<4>'
     OBUF:I->O                 0.000          SEGMENT_4_OBUF (SEGMENT<4>)
    ----------------------------------------
    Total                      5.453ns (0.945ns logic, 4.508ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            XLXI_2/Key_x_4 (FF)
  Destination:       K_ROW<4> (PAD)
  Source Clock:      XLXI_2/clk1 rising

  Data Path: XLXI_2/Key_x_4 to K_ROW<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'XLXI_2:Key_x<4>'
     OBUF:I->O                 0.000          K_ROW_4_OBUF (K_ROW<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_CPU'
  Total number of paths / destination ports: 126353 / 19
-------------------------------------------------------------------------
Offset:              8.440ns (Levels of Logic = 19)
  Source:            XLXI_30/XLXI_1/Q_1 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      Clk_CPU rising

  Data Path: XLXI_30/XLXI_1/Q_1 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.236   0.628  Q_1 (state_out<1>)
     LUT4:I0->O            1   0.043   0.339  Mram__n0137151 (MemRead)
     end scope: 'XLXI_30/XLXI_1:MemRead'
     INV:I->O              1   0.317   0.603  XLXI_30/XLXI_4 (XLXI_30/XLXN_30)
     AND2:I1->O            7   0.053   0.647  XLXI_30/XLXI_5 (XLXN_269)
     begin scope: 'XLXI_21:mem_w'
     LUT6:I0->O           32   0.043   0.733  _n00591 (_n0059)
     LUT6:I1->O            3   0.043   0.534  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'XLXI_21:Cpu_data4bus<24>'
     begin scope: 'XLXI_4:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'XLXI_4:Disp_num<24>'
     begin scope: 'XLXI_27:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'XLXI_27:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      8.440ns (1.403ns logic, 7.037ns route)
                                       (16.6% logic, 83.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_3/clkdiv_6'
  Total number of paths / destination ports: 1463 / 8
-------------------------------------------------------------------------
Offset:              5.573ns (Levels of Logic = 14)
  Source:            XLXI_22/counter0_24 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      XLXI_3/clkdiv_6 rising

  Data Path: XLXI_22/counter0_24 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.539  XLXI_22/counter0_24 (XLXI_22/counter0_24)
     begin scope: 'XLXI_21:counter_out<24>'
     LUT6:I2->O            3   0.043   0.534  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'XLXI_21:Cpu_data4bus<24>'
     begin scope: 'XLXI_4:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'XLXI_4:Disp_num<24>'
     begin scope: 'XLXI_27:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'XLXI_27:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.573ns (0.947ns logic, 4.626ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_6/P7SEG/sh_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.584ns (Levels of Logic = 2)
  Source:            XLXI_6/P7SEG/Q_0 (FF)
  Destination:       SEGDT (PAD)
  Source Clock:      XLXI_6/P7SEG/sh_clk falling

  Data Path: XLXI_6/P7SEG/Q_0 to SEGDT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.240   0.344  P7SEG/Q_0 (segsout)
     end scope: 'XLXI_6:segsout'
     OBUF:I->O                 0.000          SEGDT_OBUF (SEGDT)
    ----------------------------------------
    Total                      0.584ns (0.240ns logic, 0.344ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_CPU
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    8.813|         |    3.940|         |
XLXI_3/clkdiv_6|    0.824|         |    1.292|         |
clk_100mhz     |    1.499|         |    1.620|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_2/clk1    |    2.152|         |         |         |
clk_100mhz     |    1.292|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/clkdiv_6
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |    2.133|         |         |
XLXI_3/clkdiv_6|    2.221|         |         |         |
clk_100mhz     |    1.620|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_2/clk1    |    0.818|         |         |         |
XLXI_5/push    |    1.069|         |         |         |
clk_100mhz     |    1.340|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_6/P7SEG/sh_clk
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
Clk_CPU            |         |         |    7.948|         |
XLXI_3/clkdiv_6    |         |         |    5.081|         |
XLXI_6/P7SEG/sh_clk|         |         |    0.700|         |
clk_100mhz         |         |         |    5.080|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
Clk_CPU            |    3.463|         |         |         |
XLXI_2/clk1        |    1.100|         |         |         |
XLXI_5/push        |    1.928|         |         |         |
XLXI_6/P7SEG/sh_clk|         |    2.068|         |         |
clk_100mhz         |    2.195|         |         |         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.44 secs
 
--> 

Total memory usage is 427812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   78 (   0 filtered)
Number of infos    :   15 (   0 filtered)

