analyze -format vhdl { orgate.vhd shiftleft_26bit.vhd concatenation.vhd mux.vhd mux_5bit.vhd buffer_e.vhd rom.vhd adder.vhd regfile.vhd sign_extension_16bit.vhd shiftleft_32bit.vhd andgate.vhd branch_check.vhd mux4.vhd alu.vhd ram.vhd hazard_unit.vhd control.vhd reg1.vhd reg2.vhd reg3.vhd reg4.vhd shiftextend.vhd shiftlui.vhd processor.vhd }
Running PRESTO HDLC
Compiling Entity Declaration ORGATE
Compiling Architecture BEHAVIORAL of ORGATE
Compiling Entity Declaration SHIFTLEFT_26BIT
Compiling Architecture BEHAVIOR of SHIFTLEFT_26BIT
Compiling Entity Declaration CONCATENATION
Compiling Architecture BEHAVIOR of CONCATENATION
Compiling Entity Declaration MUX
Compiling Architecture BEHAVIOR of MUX
Compiling Entity Declaration MUX_5BIT
Compiling Architecture BEHAVIOR of MUX_5BIT
Compiling Entity Declaration BUFFER_E
Compiling Architecture BEHAVIOR of BUFFER_E
Compiling Entity Declaration ROM
Compiling Architecture BEHAVIOR of ROM
Compiling Entity Declaration ADDER
Compiling Architecture LOGIC of ADDER
Compiling Entity Declaration REGFILE
Compiling Architecture BEHAVIOR of REGFILE
Compiling Entity Declaration SIGN_EXTENSION_16BIT
Compiling Architecture BEHAVIORAL of SIGN_EXTENSION_16BIT
Compiling Entity Declaration SHIFTLEFT_32BIT
Compiling Architecture BEHAVIOR of SHIFTLEFT_32BIT
Compiling Entity Declaration ANDGATE
Compiling Architecture BEHAVIORAL of ANDGATE
Compiling Entity Declaration BRANCH_CHECK
Compiling Architecture BEHAVIOR of BRANCH_CHECK
Compiling Entity Declaration MUX4
Compiling Architecture LOGIC of MUX4
Compiling Entity Declaration ALU
Compiling Architecture BEHAVIOR of ALU
Compiling Entity Declaration RAM
Compiling Architecture BEHAVIOR of RAM
Compiling Entity Declaration HAZARD_UNIT
Compiling Architecture BEHAVIOR of HAZARD_UNIT
Compiling Entity Declaration CONTROL
Compiling Architecture BEHAVIOR of CONTROL
Compiling Entity Declaration REG1
Compiling Architecture BEHAVIOR of REG1
Compiling Entity Declaration REG2
Compiling Architecture BEHAVIOR of REG2
Compiling Entity Declaration REG3
Compiling Architecture BEHAVIOR of REG3
Compiling Entity Declaration REG4
Compiling Architecture BEHAVIOR of REG4
Compiling Entity Declaration SHIFTEXTEND
Compiling Architecture LOGIC of SHIFTEXTEND
Compiling Entity Declaration SHIFTLUI
Compiling Architecture LOGIC of SHIFTLUI
Compiling Entity Declaration PROCESSOR
Compiling Architecture BEHAVIOR of PROCESSOR
Presto compilation completed successfully.
Loading db file '/users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db'
Loading db file '/users/ugrad2/2012/spring/pooriam/libraries/saed32sram_tt1p05vn40c.db'
Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/dw_foundation.sldb'
1
1
