<div>

<h1 align="center"> Joshua's Github </h1>
<p align="center">

</p>  


---  




### About Me
- Name: Joshua Gabriel Dela Rosa 

- Based: Seoul, South Korea

- [Electrical and Electronics Engineering @ Yonsei](https://ee.yonsei.ac.kr)
  - Integrated Ms/PhD Degree '24   
  - Specializing in VLSI-Computer and Electrical Power Engineering
  - Receipient of Global Leaders Fellowship Scholarship

- Currently Researching for [Computer Architecture and Systems Lab (CASL) @ Yonsei](https://casl.yonsei.ac.kr)
  - Supervised by Professor William Jinho Song
  - GPU Microarchitecture for Deep Learning and Quantum Commputing Team

- [Resume](https://github.com/dsa-shua/dsa-shua/blob/main/Resume%202024-02.pdf)

- Yonsei University BS EEE '19 

<br/>



---


### Some Projects

<p align="center">

</p>  

- [Systolic Array implemented on FPGA](https://github.com/dsa-shua/FPGA-SystolicArray)

- [FPGA Based Arcade Game](https://github.com/dsa-shua/kimochi-penguin)

- [xv6-riscv OS Projects](https://github.com/dsa-shua/xv6-riscv-projects)

- [Ransom Ware :>](https://github.com/dsa-shua/omoshiroii-software)

---

### Researches
- [Capstone Project] Harmonizing Grid Frequency: Investigating the Optimal Mix of Grid-Forming and Grid-Following Inverters in High Penetration Grids 
- [Communication Networks] Asynchronous VPPM VLC Algorithm

###  Recent Personal Projects
- FPGA BASED Systolic Arrays (Planned for 2023-Winter)
  - Output Stationary, Weight Stationary Implementations
  - Scalable Systolic Array
  - Implemented in PL, interfaced by PS


### Boards
- Raspberry Pi 4B
- Arduino Uno
- Arduino Nano
- ESP32
- Raspberry Pico
- Xilinx PYNQ-Z2 FPGA Development Board
- [NEW] Tang Nano 9k RISCV FPGA Development Board

### Software
- Xilinx Vivado, Xilinx Vitis
- GPGPU-Sim
- Accel-Sim
- Chipyard
- LTSpice, PSPice, HSpice
- Logism
- MATLAB
- PowerWorld
- PSCAD
  


</div>
