Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9e02036927004c218b6dc16b841ccceb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SevenSegmentFourDigits_behav xil_defaultlib.SevenSegmentFourDigits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/tomjamf/Lab5/Lab5.srcs/sources_1/new/Lab5.v:33]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/tomjamf/Lab5/Lab5.srcs/sources_1/new/Lab5.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
