wb_dma_ch_pri_enc/wire_pri27_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_sel/always_5/stmt_1/expr_1 -0.755476 -0.269781 0.012350 -1.617821 2.122888 3.644261 0.511187 -1.152778 -3.302635 -3.214894 -0.560610 -0.091726 1.236523 -1.350664 -1.772124 -1.899822 -2.481122 -0.826899 -0.845667 -0.218499
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -1.911844 0.234696 -0.901318 1.907308 -0.951524 -0.212740 -2.362778 -0.922467 -2.968357 -0.435910 0.389656 2.241917 -2.233773 -2.029786 -2.982788 2.763796 1.234328 2.829082 1.247006 1.255939
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_ch_rf/assign_1_ch_adr0 -2.788445 -3.604190 -1.848584 2.311066 -3.457153 -1.195515 -0.166972 0.980143 1.036360 -1.705122 3.605789 -0.490554 1.225220 2.501527 1.492813 1.596786 -0.569332 1.392364 1.430993 -0.874385
wb_dma_ch_rf/reg_ch_busy -2.132205 0.038324 -1.528708 2.179863 1.941276 1.897278 3.607807 -2.425174 0.086882 -1.217283 3.327672 1.422138 0.618159 2.441313 2.168816 1.815318 1.283612 -2.159496 -0.318794 2.909960
wb_dma_wb_slv/always_5 3.478219 -1.405815 1.337941 2.909596 0.857317 0.017459 1.339045 1.415138 -2.737487 0.839991 1.286955 2.544776 0.337584 2.277017 2.714068 -2.537737 -1.574800 0.621028 0.796145 -2.559219
wb_dma_wb_slv/always_4 1.712781 -1.863124 -0.402553 1.636597 0.815272 -2.577314 -0.045786 3.624581 -4.089446 4.715124 -0.772926 -0.898947 1.761980 1.020006 0.702054 -3.205752 0.330701 -0.858606 3.089064 -6.951024
wb_dma_wb_slv/always_3 -0.642316 2.268085 0.612187 0.593069 -0.898606 -2.782252 -4.010514 2.998271 -1.610400 4.399745 0.813584 2.067993 3.951286 -0.672821 -2.384006 1.598202 1.690914 1.523218 1.145140 1.700822
wb_dma_wb_slv/always_1 -1.610761 -1.377406 3.981699 0.725455 -1.629055 -0.306734 -0.082010 0.105945 -5.527598 3.336136 0.798494 1.077268 3.645696 0.777995 -0.951598 -4.176465 2.942199 -1.963030 5.413896 -4.119590
wb_dma_ch_sel/always_44/case_1/cond -1.736981 -4.169019 -1.684842 2.297539 -2.753907 -2.154992 -0.810442 1.174134 0.945646 0.378591 3.717898 -0.754424 -0.932278 0.671890 -0.077128 1.875793 0.144190 2.714395 1.621364 -2.658596
wb_dma_rf/wire_ch0_csr 1.281303 -0.136308 3.530278 -1.232625 2.841356 2.750922 -2.186825 -2.594456 0.378623 -0.240830 -0.655073 -0.471050 6.376386 0.646477 4.653931 -3.295181 0.452629 -3.591026 0.919168 1.486847
wb_dma_de/wire_done 1.253220 -0.025992 -0.520734 0.218477 2.486117 1.928796 -2.082236 -1.374326 -2.710627 -0.913865 -3.056239 1.816226 0.597631 -1.802366 1.767274 -0.354167 -0.528734 0.445502 0.107558 1.646266
wb_dma_ch_pri_enc/wire_pri11_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 1.662170 0.904594 1.506430 -0.451037 4.337294 2.047417 -1.705057 -1.429729 1.257502 -3.169372 1.681238 2.784230 -0.764603 -0.385621 1.754602 -0.324943 0.704827 -0.396934 0.560225 4.705463
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.890516 -0.698406 -1.448157 2.189946 2.070401 0.747589 -2.945042 1.119270 0.533535 -0.696301 2.051645 2.464204 -1.539158 -1.791632 -0.128424 3.156966 0.676263 2.199893 0.565447 2.645773
wb_dma_de/always_13/stmt_1 -0.653354 -0.274483 -1.029151 -1.318457 0.788161 3.412161 -1.126937 -0.405004 -2.202559 -1.107082 -2.865528 0.110583 2.994494 -2.353969 -1.089609 0.167986 -1.541088 -0.042279 -1.409848 1.292420
wb_dma_de/always_4/if_1 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma_ch_arb/input_req 0.970504 2.350109 -1.206445 1.939397 1.546530 -3.790844 -5.055984 -0.285669 -1.998695 1.724809 -0.650526 1.313875 -1.662746 -2.993548 1.098013 2.202354 0.700213 2.374294 0.263129 2.518947
wb_dma_wb_mast/input_mast_din 2.674945 -3.516799 0.191848 -2.603964 1.655822 1.826933 -2.355477 0.618644 2.403588 1.216730 -1.383329 0.455367 0.432416 1.407778 1.372340 -1.434541 0.453239 0.566804 2.585127 -1.068515
wb_dma_ch_pri_enc/wire_pri20_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_ch_rf/always_26/if_1/if_1 1.494616 1.351871 1.492011 -0.049916 -0.367690 3.559703 0.860601 0.817073 -2.506120 1.193042 -3.353519 1.965765 3.453367 -2.832126 -1.347841 0.188392 -1.377067 -0.245761 -3.257377 1.810162
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -0.311876 -3.632666 -0.751564 0.815187 -1.827338 2.197745 2.298802 0.374436 1.450833 -0.916725 -0.486001 -0.366467 -2.146703 1.551639 0.298331 0.442525 0.291992 -0.451088 1.851436 -3.051182
wb_dma_ch_sel/assign_145_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 0.635944 -1.656104 -0.386842 0.217313 0.771717 2.954489 1.486200 0.053985 -0.110367 -1.864515 1.177452 -0.366261 -1.399529 1.252669 -0.006439 -0.701245 -2.713930 -1.580159 1.381923 -2.968408
wb_dma_ch_sel/wire_ch_sel -2.985790 2.156090 -1.174367 1.653780 2.239933 -2.134756 -1.578572 -1.844450 -4.246463 -0.462511 1.677929 0.328042 3.792385 -2.174073 1.510566 0.294603 1.563066 0.133256 -1.491044 4.094293
wb_dma_rf/inst_u19 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_rf/inst_u18 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_rf/inst_u17 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_rf/inst_u16 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_rf/inst_u15 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_rf/inst_u14 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_rf/inst_u13 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_rf/inst_u12 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_rf/inst_u11 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_rf/inst_u10 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -0.702724 1.906304 0.703684 3.330573 -0.668168 -1.654986 -0.432641 4.403139 0.148751 -5.902912 -2.233120 1.849789 1.179441 0.398224 3.520473 -0.812585 1.073335 -1.930785 2.352119 0.142357
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 0.215120 -0.402574 -4.517638 1.873520 -0.138713 0.388430 -2.969710 3.488311 0.319369 0.032119 -3.046973 -1.765731 -0.357422 -0.988310 0.377533 2.700484 -3.187509 -0.292082 1.617868 -4.148905
wb_dma/input_wb1_ack_i 0.960511 1.767353 1.266757 1.027567 -0.655342 0.417916 -0.654146 -1.607966 -1.451157 -0.095268 -1.129413 1.924037 -2.045143 0.499488 0.985598 -0.364061 -0.678495 -0.196986 2.159068 -0.772117
wb_dma/wire_slv0_we 0.280724 2.614491 0.957441 0.568532 0.558025 -3.303558 -1.995194 2.505955 -2.651826 3.423311 0.042184 2.262512 4.113554 -1.212055 -0.637270 0.078764 1.753852 1.531775 -1.497679 3.208104
wb_dma_ch_rf/reg_ch_sz_inf 0.034181 -1.839338 -0.875672 0.545465 0.700527 3.173348 3.483047 -0.778708 0.484303 -1.897753 -0.162509 0.655171 0.648941 1.756716 1.690870 -0.059362 -0.636290 -0.963384 -1.206746 0.485649
wb_dma_ch_rf -1.167553 1.965511 0.391669 0.751262 0.095838 -2.232744 0.313405 1.983206 -3.062171 0.240583 1.095577 -0.570416 4.404653 -0.999476 -0.624046 -1.318098 -0.169955 0.235626 -2.855746 1.180623
wb_dma_ch_sel/wire_gnt_p1_d -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 0.471623 -0.603055 -3.451093 -0.466249 5.875542 0.742921 0.281420 1.284158 -1.594165 0.500603 -0.107632 0.838033 0.624044 -1.277956 -0.669285 0.176550 1.369448 1.847116 -1.965114 1.584231
wb_dma_ch_sel/input_ch1_txsz 1.308153 -2.387480 1.196455 -2.439703 0.217216 4.109462 -1.107674 -0.907100 -0.123682 0.881336 -2.788933 1.358690 -1.061001 0.116305 -2.173641 -0.868590 0.779063 -0.048737 3.235063 -1.843117
wb_dma/wire_ch3_txsz 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_ch_sel/assign_7_pri2 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_ch_pri_enc/inst_u30 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma/assign_3_dma_nd 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_ch_rf/assign_6_pointer -0.649368 -2.226882 -1.464209 3.093282 1.522786 -0.251555 -0.831406 3.829931 0.199424 -0.345777 -1.208772 -1.521643 -1.723845 -4.722661 0.488656 1.479292 4.099109 -1.305424 1.863614 -2.468773
wb_dma_ch_pri_enc/always_2/if_1/cond -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond -1.394169 -1.620708 -3.625378 1.309043 -0.365063 2.583091 -1.352581 1.319421 0.566529 0.710418 -2.342450 -0.164660 0.032103 -2.115271 -0.538698 4.116291 0.472776 -0.309772 1.235293 -0.319303
wb_dma_ch_sel/input_ch0_txsz 1.400362 -1.841503 -2.506673 -0.959163 3.210945 2.469177 0.926090 0.802863 -1.297748 0.733244 -2.797635 0.125894 2.144111 -0.334255 1.010622 -0.864584 -0.677558 0.605736 -1.786891 -0.196629
wb_dma_ch_sel/always_2 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_ch_sel/always_3 2.337176 -1.222474 -2.066042 0.193797 3.605822 -0.192311 -4.133645 1.359231 -0.452801 0.452411 -0.849006 1.704313 0.101596 -2.135414 0.918191 0.951692 0.398271 3.437883 -0.511392 2.246589
wb_dma_rf/input_de_txsz_we 3.050201 -2.499606 -1.096216 -0.937038 3.818317 2.555135 1.112074 -0.661943 0.562924 1.170748 -2.693775 1.098396 0.327014 1.149287 3.324703 -1.289069 0.866974 -0.263167 -0.129477 0.194024
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_ch_sel/assign_145_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_de/always_3/if_1/if_1/cond 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_rf/always_1/case_1 -1.566407 -2.295860 3.408126 1.640918 -0.908692 0.632830 3.660643 3.021408 1.730603 -3.628110 2.943125 1.839931 -1.017046 0.022849 1.085920 -0.681559 1.251165 -1.709922 1.620452 -1.302700
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.178764 -0.500930 -0.595662 2.288445 0.725463 3.753399 3.302333 1.327726 -1.730111 0.085976 1.569177 1.367987 0.168235 1.592483 -0.262437 0.764243 -1.818582 -3.545544 1.985623 -2.493790
wb_dma_ch_sel/assign_99_valid/expr_1 -0.268633 0.456081 -1.960052 2.391097 0.508170 -2.554915 -0.207949 2.645068 -3.579523 -0.702844 1.788876 -0.461256 3.514510 -0.627981 0.691888 -0.723031 -2.693941 2.216103 -3.337674 -0.255879
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_wb_slv/reg_slv_adr -1.610761 -1.377406 3.981699 0.725455 -1.629055 -0.306734 -0.082010 0.105945 -5.527598 3.336136 0.798494 1.077268 3.645696 0.777995 -0.951598 -4.176465 2.942199 -1.963030 5.413896 -4.119590
wb_dma_ch_sel/assign_8_pri2 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 0.034181 -1.839338 -0.875672 0.545465 0.700527 3.173348 3.483047 -0.778708 0.484303 -1.897753 -0.162509 0.655171 0.648941 1.756716 1.690870 -0.059362 -0.636290 -0.963384 -1.206746 0.485649
wb_dma_wb_mast/wire_wb_cyc_o -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 0.438366 -2.394709 -1.458111 0.787941 -1.570747 1.279527 0.823180 1.559070 2.129674 1.482039 0.237842 1.226309 -2.167536 1.491912 -1.635469 2.734258 1.099975 1.637109 0.979582 -0.518214
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma/wire_paused 0.635944 -1.656104 -0.386842 0.217313 0.771717 2.954489 1.486200 0.053985 -0.110367 -1.864515 1.177452 -0.366261 -1.399529 1.252669 -0.006439 -0.701245 -2.713930 -1.580159 1.381923 -2.968408
wb_dma_ch_rf/always_8/stmt_1/expr_1 -2.132205 0.038324 -1.528708 2.179863 1.941276 1.897278 3.607807 -2.425174 0.086882 -1.217283 3.327672 1.422138 0.618159 2.441313 2.168816 1.815318 1.283612 -2.159496 -0.318794 2.909960
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_de/assign_67_dma_done_all 1.744415 -1.721967 -2.114181 -0.143996 2.622434 1.136253 -1.400298 0.011825 -0.393997 -0.364185 -2.591225 0.540780 1.566654 -0.663735 3.150998 -0.163526 -0.655073 1.183598 -1.227380 1.457406
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -0.185397 2.366939 -0.233014 -0.793439 3.090734 -2.710361 -4.413679 -1.014619 -2.857784 -2.158237 1.676892 -1.219820 0.634565 -2.381941 0.911996 -1.710749 -2.524636 0.445210 -0.343390 0.857687
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -0.884056 -1.292213 -2.908452 2.082192 -0.053905 -0.739121 -3.049604 1.196743 -1.771553 0.471779 0.318143 1.552191 -0.885110 -2.151614 -1.814154 3.341786 0.838736 4.034563 0.050940 1.163289
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -1.911844 0.234696 -0.901318 1.907308 -0.951524 -0.212740 -2.362778 -0.922467 -2.968357 -0.435910 0.389656 2.241917 -2.233773 -2.029786 -2.982788 2.763796 1.234328 2.829082 1.247006 1.255939
wb_dma_ch_arb/always_2/block_1/case_1/if_1 2.553861 0.186455 -0.842084 2.936525 0.733883 -3.589195 -3.146349 1.563549 -2.592271 1.883413 0.154098 1.743039 -0.450892 -1.445748 1.203905 0.427578 -0.120528 4.386581 -1.196142 0.607194
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_ch_sel/always_39/case_1/stmt_4 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_ch_pri_enc/wire_pri14_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/always_39/case_1/stmt_1 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_rf/wire_ch6_csr 0.443300 0.597460 -0.664212 -0.675094 0.656897 -1.751398 -3.345275 0.425447 -1.272831 -0.801755 -2.101488 -1.052292 2.899738 -2.130894 1.449022 -1.057245 -1.114812 1.699574 -2.025421 1.493184
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 1.841078 -2.461380 0.991326 2.018820 0.799885 0.627356 0.254869 -0.287722 -2.746186 -0.006132 -0.019125 2.308559 1.043702 2.272525 3.908733 -2.702587 -0.397012 0.049972 2.436018 -1.741963
wb_dma_wb_if/input_wb_we_i 2.631583 0.569975 2.418421 1.225009 -4.002519 1.127576 -1.448283 0.967076 -1.444815 -0.955120 -2.876957 2.069860 1.549381 3.317881 2.564843 -1.973735 -3.959474 -1.583402 3.382993 -3.103262
wb_dma_ch_sel/assign_141_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.892041 -2.357759 1.778060 0.715651 0.207900 -1.227670 -3.573139 -1.966092 0.085684 -1.721814 1.874448 1.735885 0.546020 1.261005 4.277247 -1.930496 -0.472491 2.673965 1.199110 2.235701
wb_dma_ch_sel_checker -0.000798 -2.141697 -1.421494 0.672016 -0.932734 1.569008 -0.290241 1.403874 -1.376911 1.645616 -1.678414 0.484647 -0.055205 -0.236717 -1.546633 0.873376 0.211432 0.693238 1.763945 -2.820915
wb_dma_ch_rf/reg_ch_dis 1.607502 1.129374 -0.089069 -0.244814 1.406549 2.944885 -0.608953 0.151615 -3.383830 0.425192 -3.955827 0.734730 3.894465 -3.006318 0.372442 -0.640426 -2.148978 -0.416898 -2.915443 1.409747
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 -0.197526 -0.247836 -2.531859 2.237495 1.426949 1.748063 -2.621455 2.622227 1.055333 0.617524 -0.107056 0.848430 -0.466394 -3.120346 -0.619787 4.301877 1.130093 -0.458688 1.539946 0.858994
wb_dma_rf/wire_ch0_am1 -0.471970 -1.526369 1.451570 0.899509 -1.799301 3.564701 1.674910 1.960637 0.196839 -1.313980 2.908453 1.757648 1.659840 -0.271112 -3.204796 1.037546 -0.915474 0.480508 -0.948345 0.554398
wb_dma_ch_rf/wire_pointer_we 0.438366 -2.394709 -1.458111 0.787941 -1.570747 1.279527 0.823180 1.559070 2.129674 1.482039 0.237842 1.226309 -2.167536 1.491912 -1.635469 2.734258 1.099975 1.637109 0.979582 -0.518214
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_wb_slv/always_3/stmt_1 -0.642316 2.268085 0.612187 0.593069 -0.898606 -2.782252 -4.010514 2.998271 -1.610400 4.399745 0.813584 2.067993 3.951286 -0.672821 -2.384006 1.598202 1.690914 1.523218 1.145140 1.700822
wb_dma_ch_rf/always_2/if_1/if_1 -0.197526 -0.247836 -2.531859 2.237495 1.426949 1.748063 -2.621455 2.622227 1.055333 0.617524 -0.107056 0.848430 -0.466394 -3.120346 -0.619787 4.301877 1.130093 -0.458688 1.539946 0.858994
wb_dma_pri_enc_sub/assign_1_pri_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_ch_sel/input_ch0_adr1 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_wb_slv/assign_4 1.123062 -1.050671 -0.096901 1.197226 0.786721 -0.813580 -0.574440 -0.752344 2.617675 1.485245 4.442780 1.325408 -3.123261 3.942054 1.923553 0.816144 0.490317 0.908206 3.860631 -2.412411
wb_dma_wb_mast/input_wb_data_i 1.110811 -2.343160 -2.183690 -1.271086 0.750339 0.776481 -3.183907 1.126607 2.213483 2.651411 -4.048973 -0.117484 0.058671 -1.004338 2.199449 1.637259 1.528971 -0.409989 3.000716 -0.542279
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -0.884056 -1.292213 -2.908452 2.082192 -0.053905 -0.739121 -3.049604 1.196743 -1.771553 0.471779 0.318143 1.552191 -0.885110 -2.151614 -1.814154 3.341786 0.838736 4.034563 0.050940 1.163289
wb_dma_de/wire_adr1_cnt_next1 2.333557 -1.890870 3.015557 -0.315545 0.701452 2.017421 -3.274731 1.997260 2.727726 -1.658463 4.303895 1.551254 0.398196 -0.761597 -1.649891 -0.496187 0.067918 1.449762 1.328345 1.308764
wb_dma_ch_sel/inst_u2 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_sel/inst_u1 1.717292 -0.389471 -0.415616 1.276700 0.925805 -2.625208 -5.693461 2.266105 0.338857 1.465008 1.753425 0.804812 1.649394 -3.734406 0.441054 1.911216 0.901008 3.630598 -1.249593 3.377818
wb_dma_ch_sel/inst_u0 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma/wire_adr0 -1.736981 -4.169019 -1.684842 2.297539 -2.753907 -2.154992 -0.810442 1.174134 0.945646 0.378591 3.717898 -0.754424 -0.932278 0.671890 -0.077128 1.875793 0.144190 2.714395 1.621364 -2.658596
wb_dma/wire_adr1 2.459657 0.840015 0.238012 3.053665 1.729508 -0.291433 0.544998 3.016658 -0.268830 0.970112 3.394043 2.324029 -2.152683 -0.492084 -1.383114 1.418659 -0.103482 1.034431 -0.342145 -0.371759
wb_dma_ch_sel/assign_131_req_p0/expr_1 2.078995 1.053596 -1.277521 3.610693 1.707941 -3.764438 -0.612505 0.412150 -3.354833 1.106095 0.074089 1.524526 0.160141 -0.890266 2.979825 -0.087147 -0.136201 3.351623 -3.090600 1.672850
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_ch_rf/assign_18_pointer_we 0.438366 -2.394709 -1.458111 0.787941 -1.570747 1.279527 0.823180 1.559070 2.129674 1.482039 0.237842 1.226309 -2.167536 1.491912 -1.635469 2.734258 1.099975 1.637109 0.979582 -0.518214
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_ch_sel/wire_req_p0 2.017023 1.189695 -2.004022 1.962493 2.461008 -3.578964 -4.596060 0.685109 0.337746 2.265132 0.528297 0.822339 -1.102706 -2.891674 2.334142 2.843258 0.853660 2.612849 -1.014282 3.252101
wb_dma_ch_sel/wire_req_p1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma/wire_ndnr 2.337176 -1.222474 -2.066042 0.193797 3.605822 -0.192311 -4.133645 1.359231 -0.452801 0.452411 -0.849006 1.704313 0.101596 -2.135414 0.918191 0.951692 0.398271 3.437883 -0.511392 2.246589
wb_dma_de/reg_mast0_drdy_r 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -2.788445 -3.604190 -1.848584 2.311066 -3.457153 -1.195515 -0.166972 0.980143 1.036360 -1.705122 3.605789 -0.490554 1.225220 2.501527 1.492813 1.596786 -0.569332 1.392364 1.430993 -0.874385
wb_dma_ch_rf/assign_23_ch_csr_dewe 2.009140 -2.418916 -1.922778 -0.780219 1.165221 0.184989 -4.901124 0.948326 1.404646 2.015942 -4.405411 -0.283358 1.881374 -1.314762 4.026612 0.585321 0.414885 0.578752 1.912672 0.232892
wb_dma_rf/wire_pointer2 -0.000798 -2.141697 -1.421494 0.672016 -0.932734 1.569008 -0.290241 1.403874 -1.376911 1.645616 -1.678414 0.484647 -0.055205 -0.236717 -1.546633 0.873376 0.211432 0.693238 1.763945 -2.820915
wb_dma_rf/wire_pointer3 -1.394169 -1.620708 -3.625378 1.309043 -0.365063 2.583091 -1.352581 1.319421 0.566529 0.710418 -2.342450 -0.164660 0.032103 -2.115271 -0.538698 4.116291 0.472776 -0.309772 1.235293 -0.319303
wb_dma_rf/wire_pointer0 -0.341716 -1.977642 -1.636191 2.935226 2.617853 -1.549093 0.608310 2.898947 -1.377017 -1.228495 -0.962786 -0.783104 -3.903145 -4.109854 0.415986 0.357463 4.310166 0.094403 0.950523 -2.264935
wb_dma_rf/wire_pointer1 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_rf/wire_sw_pointer0 -0.680598 -1.398293 1.176223 1.602134 -1.830689 3.161551 2.282361 0.970186 -0.178969 -0.173469 2.073730 2.347175 -0.060009 0.143339 -2.762407 1.567077 0.345466 0.354773 0.231849 -0.079321
wb_dma_de/always_21/stmt_1 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 1.522718 -1.450932 -3.077027 -1.066146 5.367283 0.524508 -2.530202 2.545390 -2.360680 1.979996 -0.514962 1.273934 0.580996 -1.994259 -2.278828 -0.220636 0.839955 3.708922 -0.457629 0.047548
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 1.137806 -2.238066 -0.626529 1.245940 0.431683 2.389355 1.778932 0.380001 -2.798145 0.835744 -2.617896 0.986460 2.575905 1.383304 2.399874 -1.724703 -0.398199 -1.247288 0.992887 -2.581185
wb_dma_ch_arb/input_advance 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_de/always_7/stmt_1 2.554092 -1.651066 -1.080132 -0.911553 3.477648 1.709151 -0.374487 -1.038516 1.479535 -1.322686 -0.903477 0.821082 0.685351 0.642655 3.829076 -0.728199 -0.931825 0.830163 -1.727465 2.654763
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_de/always_3/if_1/cond 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 1.892041 -2.357759 1.778060 0.715651 0.207900 -1.227670 -3.573139 -1.966092 0.085684 -1.721814 1.874448 1.735885 0.546020 1.261005 4.277247 -1.930496 -0.472491 2.673965 1.199110 2.235701
wb_dma_ch_sel/assign_101_valid -0.268633 0.456081 -1.960052 2.391097 0.508170 -2.554915 -0.207949 2.645068 -3.579523 -0.702844 1.788876 -0.461256 3.514510 -0.627981 0.691888 -0.723031 -2.693941 2.216103 -3.337674 -0.255879
wb_dma_ch_sel/assign_98_valid -0.268633 0.456081 -1.960052 2.391097 0.508170 -2.554915 -0.207949 2.645068 -3.579523 -0.702844 1.788876 -0.461256 3.514510 -0.627981 0.691888 -0.723031 -2.693941 2.216103 -3.337674 -0.255879
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_rf/wire_ch7_csr 0.443300 0.597460 -0.664212 -0.675094 0.656897 -1.751398 -3.345275 0.425447 -1.272831 -0.801755 -2.101488 -1.052292 2.899738 -2.130894 1.449022 -1.057245 -1.114812 1.699574 -2.025421 1.493184
wb_dma_ch_sel/reg_csr 0.422766 -2.046737 1.433954 -0.256418 -1.014639 0.514523 -4.388097 -1.608605 0.705283 -1.641426 -4.148259 -1.412374 4.063034 -0.707357 5.553452 -2.417109 1.004514 -1.078435 2.294440 0.502393
wb_dma_de/reg_next_state 0.533192 3.995416 0.576548 -0.631728 5.049446 -0.569261 -2.632051 -0.528099 -3.491149 -1.792225 -0.737621 -0.113954 2.915355 -2.610568 2.535720 -2.340823 -1.926746 -3.096293 -0.520202 2.075311
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond -1.959822 -1.158351 -1.985891 3.302547 0.462781 -0.861262 -4.065067 4.603682 0.523862 -0.958644 -1.627650 -0.655063 4.307882 -1.924681 4.903654 1.128345 2.224872 -2.884290 4.653053 -0.985698
wb_dma_de/always_11/stmt_1/expr_1 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_ch_rf/input_ptr_set 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 2.459657 0.840015 0.238012 3.053665 1.729508 -0.291433 0.544998 3.016658 -0.268830 0.970112 3.394043 2.324029 -2.152683 -0.492084 -1.383114 1.418659 -0.103482 1.034431 -0.342145 -0.371759
wb_dma_ch_sel/assign_12_pri3 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_de/assign_65_done/expr_1/expr_1 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.892041 -2.357759 1.778060 0.715651 0.207900 -1.227670 -3.573139 -1.966092 0.085684 -1.721814 1.874448 1.735885 0.546020 1.261005 4.277247 -1.930496 -0.472491 2.673965 1.199110 2.235701
assert_wb_dma_ch_sel/input_valid 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma/input_wb0_stb_i 3.478219 -1.405815 1.337941 2.909596 0.857317 0.017459 1.339045 1.415138 -2.737487 0.839991 1.286955 2.544776 0.337584 2.277017 2.714068 -2.537737 -1.574800 0.621028 0.796145 -2.559219
wb_dma/wire_ch1_csr 1.216979 -1.114068 -0.388914 -1.997373 -0.054967 0.890988 -2.032081 0.362678 -1.330010 -0.729324 -5.334898 -1.453186 5.336587 -0.614832 2.240468 -3.128962 -1.941071 1.070809 -2.065623 -0.282820
wb_dma_rf/assign_5_pause_req -2.950451 2.411291 -0.701837 2.437093 0.660859 2.680336 0.429383 -2.795171 -2.847120 -1.416975 -1.161767 0.210549 0.197123 -1.848467 1.767919 2.028435 -0.318226 -5.174023 2.302528 0.711643
wb_dma_de/always_12/stmt_1 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma_wb_if/wire_wb_ack_o 1.508493 -0.851183 -0.209738 0.686354 0.799425 2.234346 1.349598 -1.121692 1.208363 0.844864 0.171766 1.706169 -3.836886 1.800839 0.131396 1.010007 0.634870 -0.253607 2.290316 -1.537715
wb_dma_ch_rf/always_5/if_1/block_1 0.438366 -2.394709 -1.458111 0.787941 -1.570747 1.279527 0.823180 1.559070 2.129674 1.482039 0.237842 1.226309 -2.167536 1.491912 -1.635469 2.734258 1.099975 1.637109 0.979582 -0.518214
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_arb/assign_1_gnt 0.821327 1.276672 0.683484 1.298254 -0.051578 -3.013155 -6.043358 0.754466 -1.627826 0.773258 0.867887 1.300428 0.220827 -3.899852 -0.809210 1.421083 0.700164 3.356537 -0.076728 2.778140
wb_dma_rf/input_dma_err 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma/wire_wb0_addr_o 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_de/assign_73_dma_busy/expr_1 -3.576316 0.154956 -4.003713 1.583194 3.243765 2.345567 3.313634 -2.867339 -0.806039 -0.027429 1.731598 0.706763 0.469644 1.150487 1.437542 3.297033 1.884991 -2.237504 -0.390538 2.839540
wb_dma/input_dma_nd_i 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 0.034181 -1.839338 -0.875672 0.545465 0.700527 3.173348 3.483047 -0.778708 0.484303 -1.897753 -0.162509 0.655171 0.648941 1.756716 1.690870 -0.059362 -0.636290 -0.963384 -1.206746 0.485649
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 0.034181 -1.839338 -0.875672 0.545465 0.700527 3.173348 3.483047 -0.778708 0.484303 -1.897753 -0.162509 0.655171 0.648941 1.756716 1.690870 -0.059362 -0.636290 -0.963384 -1.206746 0.485649
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_de/always_14/stmt_1/expr_1/expr_1 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_sel/assign_3_pri0 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_de/always_23/block_1/stmt_8 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_ch_arb/always_2/block_1/stmt_1 0.821327 1.276672 0.683484 1.298254 -0.051578 -3.013155 -6.043358 0.754466 -1.627826 0.773258 0.867887 1.300428 0.220827 -3.899852 -0.809210 1.421083 0.700164 3.356537 -0.076728 2.778140
wb_dma_de/always_23/block_1/stmt_1 0.533192 3.995416 0.576548 -0.631728 5.049446 -0.569261 -2.632051 -0.528099 -3.491149 -1.792225 -0.737621 -0.113954 2.915355 -2.610568 2.535720 -2.340823 -1.926746 -3.096293 -0.520202 2.075311
wb_dma_de/always_23/block_1/stmt_2 1.744415 -1.721967 -2.114181 -0.143996 2.622434 1.136253 -1.400298 0.011825 -0.393997 -0.364185 -2.591225 0.540780 1.566654 -0.663735 3.150998 -0.163526 -0.655073 1.183598 -1.227380 1.457406
wb_dma_de/always_23/block_1/stmt_4 0.621642 -1.321889 -3.281825 -0.470607 2.931533 2.430430 -0.021254 1.029088 -0.021926 1.419153 -3.059096 -0.504886 2.568975 -1.788147 1.464492 1.174654 0.164161 -0.365749 -1.723195 1.008750
wb_dma_de/always_23/block_1/stmt_5 2.069851 -1.773602 -0.680841 1.856055 -0.556771 -1.477112 -3.051251 1.000707 -0.518652 1.381582 -4.876784 0.772208 0.763002 0.067250 5.972799 -0.616457 0.543124 -0.149565 3.153075 -1.521746
wb_dma_de/always_23/block_1/stmt_6 1.841078 -2.461380 0.991326 2.018820 0.799885 0.627356 0.254869 -0.287722 -2.746186 -0.006132 -0.019125 2.308559 1.043702 2.272525 3.908733 -2.702587 -0.397012 0.049972 2.436018 -1.741963
wb_dma_ch_rf/wire_ch_am1_we -0.471970 -1.526369 1.451570 0.899509 -1.799301 3.564701 1.674910 1.960637 0.196839 -1.313980 2.908453 1.757648 1.659840 -0.271112 -3.204796 1.037546 -0.915474 0.480508 -0.948345 0.554398
wb_dma_wb_mast/input_mast_go -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.947394 -1.669573 0.254269 1.122937 0.844383 2.080987 2.999248 -0.688799 -0.703049 -1.108513 0.179869 1.230609 1.014943 2.173418 2.717911 -1.452710 -0.573913 -0.867934 -0.418525 -0.202463
wb_dma_ch_sel/assign_125_de_start/expr_1 0.922524 1.179362 0.665183 -0.239119 2.714661 2.778768 1.029595 -0.292561 -4.372788 -2.086483 -0.813882 0.539882 1.727349 -1.801581 -0.642387 -2.366452 -2.967482 -1.132054 -1.979019 -0.229217
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -1.812632 -0.041891 -0.663319 2.252919 1.075941 1.912699 2.146072 -1.197013 -0.566384 -1.885127 4.768238 0.473974 -1.342481 1.717709 0.287640 1.224976 -1.060190 -2.760936 1.973159 -0.635046
wb_dma_ch_sel/assign_151_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 1.989806 -0.730406 -0.555905 -0.283176 1.855718 1.571265 -3.825341 -0.659705 -2.547469 0.499574 -3.495125 2.088391 -0.472508 -2.123750 0.214591 -0.005349 -0.338983 2.078918 1.209898 0.556664
wb_dma_wb_mast/reg_mast_dout 1.110811 -2.343160 -2.183690 -1.271086 0.750339 0.776481 -3.183907 1.126607 2.213483 2.651411 -4.048973 -0.117484 0.058671 -1.004338 2.199449 1.637259 1.528971 -0.409989 3.000716 -0.542279
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -2.788445 -3.604190 -1.848584 2.311066 -3.457153 -1.195515 -0.166972 0.980143 1.036360 -1.705122 3.605789 -0.490554 1.225220 2.501527 1.492813 1.596786 -0.569332 1.392364 1.430993 -0.874385
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_sel/assign_100_valid -0.268633 0.456081 -1.960052 2.391097 0.508170 -2.554915 -0.207949 2.645068 -3.579523 -0.702844 1.788876 -0.461256 3.514510 -0.627981 0.691888 -0.723031 -2.693941 2.216103 -3.337674 -0.255879
wb_dma_ch_sel/assign_131_req_p0 2.078995 1.053596 -1.277521 3.610693 1.707941 -3.764438 -0.612505 0.412150 -3.354833 1.106095 0.074089 1.524526 0.160141 -0.890266 2.979825 -0.087147 -0.136201 3.351623 -3.090600 1.672850
wb_dma_ch_sel/assign_135_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 2.009140 -2.418916 -1.922778 -0.780219 1.165221 0.184989 -4.901124 0.948326 1.404646 2.015942 -4.405411 -0.283358 1.881374 -1.314762 4.026612 0.585321 0.414885 0.578752 1.912672 0.232892
wb_dma_pri_enc_sub/wire_pri_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_rf/input_wb_rf_din 1.408684 -3.623704 -1.018947 0.065015 0.266155 -2.368198 1.540138 3.074181 -2.718745 2.553205 -2.585356 0.100100 3.350583 2.125680 0.879545 -3.602331 2.227140 2.175962 -0.233187 -4.328575
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.253220 -0.025992 -0.520734 0.218477 2.486117 1.928796 -2.082236 -1.374326 -2.710627 -0.913865 -3.056239 1.816226 0.597631 -1.802366 1.767274 -0.354167 -0.528734 0.445502 0.107558 1.646266
wb_dma_ch_sel/assign_157_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_sel/assign_139_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_sel/always_38/case_1 0.922524 1.179362 0.665183 -0.239119 2.714661 2.778768 1.029595 -0.292561 -4.372788 -2.086483 -0.813882 0.539882 1.727349 -1.801581 -0.642387 -2.366452 -2.967482 -1.132054 -1.979019 -0.229217
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -1.955091 1.650358 -1.962768 -0.446180 1.766540 -2.173669 -4.588711 0.032296 -2.691436 -1.070762 3.280872 -2.062900 -0.947655 -2.883840 -3.302971 0.664811 -2.458044 1.625438 0.521669 -1.265165
wb_dma/constraint_wb0_cyc_o -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma/input_wb0_addr_i -1.279074 0.922023 4.238564 0.571713 -1.503260 -0.119090 0.248911 -1.697869 -5.143991 3.951488 1.153425 1.320811 1.970534 0.935748 -0.474695 -3.878068 2.928895 -2.285974 5.860998 -4.573359
wb_dma_de/input_mast1_drdy -0.323879 0.231117 1.961389 0.806978 -1.808723 0.657453 -0.912462 -1.300005 -2.207138 -1.209770 -0.423111 1.558448 -0.310139 0.042309 -0.150823 -0.859942 -0.747548 0.120860 1.824636 -0.333158
wb_dma_ch_rf/always_19/if_1/block_1/if_1 0.034181 -1.839338 -0.875672 0.545465 0.700527 3.173348 3.483047 -0.778708 0.484303 -1.897753 -0.162509 0.655171 0.648941 1.756716 1.690870 -0.059362 -0.636290 -0.963384 -1.206746 0.485649
wb_dma_wb_if/input_wb_ack_i 2.300849 1.294394 -3.019195 -2.574485 2.310107 0.019458 -4.310857 -0.695926 -0.206277 3.015142 -5.731269 -0.563199 -1.849067 -0.390610 0.837121 0.252906 -1.837546 0.895788 2.285310 -2.635229
wb_dma_ch_sel/wire_pri_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_rf/assign_3_ch_am0 -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_rf/input_ch_sel -3.395614 -1.770305 -4.066664 -0.606999 4.204652 3.038536 0.438296 -3.343912 0.823901 1.520440 -0.160092 -0.773233 2.005358 0.533529 2.151800 2.820584 3.639926 -2.943017 1.474799 2.340727
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -4.605470 -2.753185 -3.484665 1.489180 -2.801914 -0.347191 1.451568 -0.527384 0.887599 -3.282779 1.517223 -0.334638 0.185641 3.047257 1.992958 2.548930 -0.742367 0.485814 0.914268 0.285699
wb_dma_de/always_23/block_1/case_1 0.533192 3.995416 0.576548 -0.631728 5.049446 -0.569261 -2.632051 -0.528099 -3.491149 -1.792225 -0.737621 -0.113954 2.915355 -2.610568 2.535720 -2.340823 -1.926746 -3.096293 -0.520202 2.075311
wb_dma/wire_pause_req -2.950451 2.411291 -0.701837 2.437093 0.660859 2.680336 0.429383 -2.795171 -2.847120 -1.416975 -1.161767 0.210549 0.197123 -1.848467 1.767919 2.028435 -0.318226 -5.174023 2.302528 0.711643
wb_dma_wb_if/input_mast_go -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/input_de_csr 0.314811 -2.409266 -3.079138 -0.927169 0.856818 2.342620 -2.634936 0.615683 1.693280 0.999287 -3.146424 -0.322212 -0.015820 -1.747744 -0.174389 2.668941 0.578665 1.139544 0.602577 0.400650
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_de/input_mast0_din 0.752747 -3.491325 -1.680012 -1.736983 0.607761 1.071723 -4.702765 1.082684 1.797410 1.872055 -3.198897 -0.532908 1.507886 -0.792415 1.139995 0.728890 1.438724 0.846396 2.990249 -0.807434
wb_dma_pri_enc_sub/always_3 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_pri_enc_sub/always_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/reg_adr0 -1.736981 -4.169019 -1.684842 2.297539 -2.753907 -2.154992 -0.810442 1.174134 0.945646 0.378591 3.717898 -0.754424 -0.932278 0.671890 -0.077128 1.875793 0.144190 2.714395 1.621364 -2.658596
wb_dma_ch_sel/reg_adr1 2.459657 0.840015 0.238012 3.053665 1.729508 -0.291433 0.544998 3.016658 -0.268830 0.970112 3.394043 2.324029 -2.152683 -0.492084 -1.383114 1.418659 -0.103482 1.034431 -0.342145 -0.371759
wb_dma_ch_sel/assign_1_pri0 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_ch_pri_enc/wire_pri26_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 2.438800 -2.680533 0.165546 1.312244 -0.613271 0.610640 -1.678548 1.424361 -0.794896 0.695040 0.237650 -0.683255 4.109579 -0.079226 1.535684 -0.944322 0.744159 -1.877301 1.040873 -1.505722
wb_dma/wire_ptr_set 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.253220 -0.025992 -0.520734 0.218477 2.486117 1.928796 -2.082236 -1.374326 -2.710627 -0.913865 -3.056239 1.816226 0.597631 -1.802366 1.767274 -0.354167 -0.528734 0.445502 0.107558 1.646266
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_de/reg_ptr_set -0.678556 -3.050392 -2.910311 -2.660377 2.654786 4.757796 1.055007 0.974938 -0.868358 -1.674304 0.195950 -0.523115 2.377208 -0.875349 -3.975304 0.178170 -1.400406 1.716448 -2.830657 0.202226
wb_dma/wire_dma_nd 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_rf/assign_3_csr 0.635944 -1.656104 -0.386842 0.217313 0.771717 2.954489 1.486200 0.053985 -0.110367 -1.864515 1.177452 -0.366261 -1.399529 1.252669 -0.006439 -0.701245 -2.713930 -1.580159 1.381923 -2.968408
wb_dma_rf/assign_4_dma_abort 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_sel/assign_123_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 1.892041 -2.357759 1.778060 0.715651 0.207900 -1.227670 -3.573139 -1.966092 0.085684 -1.721814 1.874448 1.735885 0.546020 1.261005 4.277247 -1.930496 -0.472491 2.673965 1.199110 2.235701
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 0.034181 -1.839338 -0.875672 0.545465 0.700527 3.173348 3.483047 -0.778708 0.484303 -1.897753 -0.162509 0.655171 0.648941 1.756716 1.690870 -0.059362 -0.636290 -0.963384 -1.206746 0.485649
wb_dma_rf/wire_ch4_csr 0.443300 0.597460 -0.664212 -0.675094 0.656897 -1.751398 -3.345275 0.425447 -1.272831 -0.801755 -2.101488 -1.052292 2.899738 -2.130894 1.449022 -1.057245 -1.114812 1.699574 -2.025421 1.493184
wb_dma_ch_rf/always_1/stmt_1/expr_1 0.034181 -1.839338 -0.875672 0.545465 0.700527 3.173348 3.483047 -0.778708 0.484303 -1.897753 -0.162509 0.655171 0.648941 1.756716 1.690870 -0.059362 -0.636290 -0.963384 -1.206746 0.485649
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -2.788445 -3.604190 -1.848584 2.311066 -3.457153 -1.195515 -0.166972 0.980143 1.036360 -1.705122 3.605789 -0.490554 1.225220 2.501527 1.492813 1.596786 -0.569332 1.392364 1.430993 -0.874385
wb_dma_ch_pri_enc/wire_pri0_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_rf/assign_10_ch_enable -1.955091 1.650358 -1.962768 -0.446180 1.766540 -2.173669 -4.588711 0.032296 -2.691436 -1.070762 3.280872 -2.062900 -0.947655 -2.883840 -3.302971 0.664811 -2.458044 1.625438 0.521669 -1.265165
wb_dma_wb_slv/reg_slv_we -0.642316 2.268085 0.612187 0.593069 -0.898606 -2.782252 -4.010514 2.998271 -1.610400 4.399745 0.813584 2.067993 3.951286 -0.672821 -2.384006 1.598202 1.690914 1.523218 1.145140 1.700822
wb_dma_de/input_txsz -0.189725 1.005773 -1.607388 -0.365265 4.690506 0.766957 -0.480108 -0.582131 -4.023016 -0.007826 -1.074781 1.753084 -0.493429 -1.882866 -1.859154 -0.480476 1.296405 1.452214 -0.508418 1.258628
wb_dma_wb_if/wire_mast_dout 1.110811 -2.343160 -2.183690 -1.271086 0.750339 0.776481 -3.183907 1.126607 2.213483 2.651411 -4.048973 -0.117484 0.058671 -1.004338 2.199449 1.637259 1.528971 -0.409989 3.000716 -0.542279
wb_dma_ch_rf/wire_ch_enable -1.955091 1.650358 -1.962768 -0.446180 1.766540 -2.173669 -4.588711 0.032296 -2.691436 -1.070762 3.280872 -2.062900 -0.947655 -2.883840 -3.302971 0.664811 -2.458044 1.625438 0.521669 -1.265165
wb_dma_rf/wire_csr_we -1.717458 1.277071 -0.878361 3.460125 -0.821305 1.288595 0.782069 0.091703 -2.419811 0.845235 -3.413779 1.171736 1.963778 -1.798498 2.674352 2.193391 1.410976 -3.391619 1.300024 0.762096
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_sel_checker/input_dma_busy -0.000798 -2.141697 -1.421494 0.672016 -0.932734 1.569008 -0.290241 1.403874 -1.376911 1.645616 -1.678414 0.484647 -0.055205 -0.236717 -1.546633 0.873376 0.211432 0.693238 1.763945 -2.820915
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/assign_9_ch_txsz -0.441486 -0.132055 -0.676531 -0.777356 4.020413 -0.620533 0.841219 0.819489 -3.911840 1.348820 -2.758668 2.766986 -0.190228 -1.053682 -2.111439 -1.782337 4.672537 2.023230 0.591584 1.240924
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_de/assign_65_done 1.253220 -0.025992 -0.520734 0.218477 2.486117 1.928796 -2.082236 -1.374326 -2.710627 -0.913865 -3.056239 1.816226 0.597631 -1.802366 1.767274 -0.354167 -0.528734 0.445502 0.107558 1.646266
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 2.725068 0.166794 1.313250 0.048254 -1.267984 3.252869 -3.433552 2.319998 -2.469460 2.143194 -2.038005 0.771730 2.159346 -3.609073 -2.806545 0.420837 -3.395150 0.353035 0.125640 -1.853954
wb_dma_de/always_2/if_1/if_1 -1.783941 -2.379469 -0.904775 0.547334 -3.597941 1.699676 -1.769739 0.586610 -0.624953 -2.202164 2.799285 -0.023570 3.332120 0.765194 -1.729039 1.219686 -2.959431 2.235851 -0.636725 0.829708
wb_dma_ch_sel/assign_154_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_sel/assign_156_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_rf/always_9/stmt_1/expr_1 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_sel/assign_112_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_de/always_23/block_1/case_1/block_8 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma_de/always_23/block_1/case_1/block_9 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma_ch_rf/assign_28_this_ptr_set -1.394169 -1.620708 -3.625378 1.309043 -0.365063 2.583091 -1.352581 1.319421 0.566529 0.710418 -2.342450 -0.164660 0.032103 -2.115271 -0.538698 4.116291 0.472776 -0.309772 1.235293 -0.319303
wb_dma_ch_rf/always_22 -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_de/always_23/block_1/case_1/block_1 1.641354 2.431750 1.544658 -0.980699 3.511434 -1.675502 -3.969432 0.676995 -3.525064 -2.656602 -1.602379 -0.001575 2.433669 -3.518605 3.008632 -3.282461 -2.832400 -1.258037 -0.691692 1.394881
wb_dma_de/always_23/block_1/case_1/block_2 -1.812632 -0.041891 -0.663319 2.252919 1.075941 1.912699 2.146072 -1.197013 -0.566384 -1.885127 4.768238 0.473974 -1.342481 1.717709 0.287640 1.224976 -1.060190 -2.760936 1.973159 -0.635046
wb_dma_de/always_23/block_1/case_1/block_3 1.344716 0.776633 2.945897 0.282572 1.232846 -1.934019 -3.903434 -0.908659 -1.669903 -2.829798 0.698012 1.345500 3.102198 -0.622453 4.674427 -3.086740 -0.875013 -0.030973 0.407995 3.078288
wb_dma_de/always_23/block_1/case_1/block_4 -1.503454 -1.417611 1.997209 -1.895953 1.268917 -0.587241 -4.624090 -1.382543 -1.354470 -4.461092 0.658888 1.157630 3.573304 -0.135927 2.720863 -3.123775 0.746414 0.441985 2.441746 3.214622
wb_dma_de/always_23/block_1/case_1/block_5 -3.321471 -0.053204 -0.380196 -1.821833 0.890640 0.669270 -2.839723 0.912909 0.211031 -4.521302 -1.996549 1.301598 2.427168 -1.371225 2.484885 0.746229 0.160535 -2.468426 2.463351 3.309491
wb_dma_de/always_23/block_1/case_1/block_7 0.766000 -1.858403 -4.414026 -1.591096 2.265816 1.980716 -2.040348 2.735559 0.180024 1.812040 -2.618407 -1.614918 0.648045 -0.854139 -2.349643 1.210708 -1.871094 1.362184 0.093094 -3.282220
wb_dma/assign_4_dma_rest -1.443581 -2.425091 -1.812249 0.116269 -0.552275 3.117802 -1.907530 0.755400 2.760691 -0.286802 0.628297 -0.791989 0.130216 -0.674061 -1.042585 3.055884 0.306265 -0.910981 2.534757 -0.721474
wb_dma_ch_rf/always_23/if_1 2.459657 0.840015 0.238012 3.053665 1.729508 -0.291433 0.544998 3.016658 -0.268830 0.970112 3.394043 2.324029 -2.152683 -0.492084 -1.383114 1.418659 -0.103482 1.034431 -0.342145 -0.371759
wb_dma_ch_sel/reg_ndr_r 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_de/assign_66_dma_done/expr_1 -0.653354 -0.274483 -1.029151 -1.318457 0.788161 3.412161 -1.126937 -0.405004 -2.202559 -1.107082 -2.865528 0.110583 2.994494 -2.353969 -1.089609 0.167986 -1.541088 -0.042279 -1.409848 1.292420
wb_dma_ch_sel/reg_req_r 0.089133 -2.395094 -3.186297 -1.404341 1.920058 3.305216 -0.861626 1.717353 0.461850 1.998345 -2.231234 -0.643013 1.128659 -1.746838 -2.232862 1.765080 0.460505 0.668093 -0.030897 -1.015666
wb_dma_ch_rf/reg_pointer_r -0.955426 -4.051700 -2.070880 1.353905 -2.601304 1.332410 2.277822 1.631279 2.407736 -0.106264 0.799485 -0.492889 -2.797730 2.300208 -1.030494 2.395018 1.242781 0.814897 1.384647 -2.408919
wb_dma_ch_sel/assign_105_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_ch_pri_enc/wire_pri5_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/always_39/case_1 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_ch_sel/always_6 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma_ch_sel/always_7 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_ch_sel/always_4 1.017509 0.550996 0.015300 0.108127 1.575801 2.299501 0.513627 0.476171 -4.033436 -1.022918 -1.647949 1.317013 3.407047 -1.514094 -0.356154 -1.488685 -2.423700 0.688963 -3.049131 1.052535
wb_dma_ch_sel/always_5 -0.755476 -0.269781 0.012350 -1.617821 2.122888 3.644261 0.511187 -1.152778 -3.302635 -3.214894 -0.560610 -0.091726 1.236523 -1.350664 -1.772124 -1.899822 -2.481122 -0.826899 -0.845667 -0.218499
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -2.985790 2.156090 -1.174367 1.653780 2.239933 -2.134756 -1.578572 -1.844450 -4.246463 -0.462511 1.677929 0.328042 3.792385 -2.174073 1.510566 0.294603 1.563066 0.133256 -1.491044 4.094293
wb_dma_ch_sel/assign_120_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_ch_sel/always_1 0.089133 -2.395094 -3.186297 -1.404341 1.920058 3.305216 -0.861626 1.717353 0.461850 1.998345 -2.231234 -0.643013 1.128659 -1.746838 -2.232862 1.765080 0.460505 0.668093 -0.030897 -1.015666
wb_dma_ch_arb/always_2/block_1/case_1/cond 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_ch_sel/always_8 -1.394169 -1.620708 -3.625378 1.309043 -0.365063 2.583091 -1.352581 1.319421 0.566529 0.710418 -2.342450 -0.164660 0.032103 -2.115271 -0.538698 4.116291 0.472776 -0.309772 1.235293 -0.319303
wb_dma_ch_sel/always_9 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma/wire_ch1_adr1 0.958781 -0.341439 0.251433 1.805397 1.134051 0.286455 -1.502427 1.326978 1.203842 -0.254213 2.988303 1.954498 -1.866235 -0.553672 -0.574367 1.847823 0.987671 0.854690 1.439641 1.059705
wb_dma_ch_rf/wire_ch_txsz -0.441486 -0.132055 -0.676531 -0.777356 4.020413 -0.620533 0.841219 0.819489 -3.911840 1.348820 -2.758668 2.766986 -0.190228 -1.053682 -2.111439 -1.782337 4.672537 2.023230 0.591584 1.240924
wb_dma_ch_sel/assign_99_valid -0.268633 0.456081 -1.960052 2.391097 0.508170 -2.554915 -0.207949 2.645068 -3.579523 -0.702844 1.788876 -0.461256 3.514510 -0.627981 0.691888 -0.723031 -2.693941 2.216103 -3.337674 -0.255879
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond 2.459657 0.840015 0.238012 3.053665 1.729508 -0.291433 0.544998 3.016658 -0.268830 0.970112 3.394043 2.324029 -2.152683 -0.492084 -1.383114 1.418659 -0.103482 1.034431 -0.342145 -0.371759
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 0.241335 1.065053 1.178407 -0.444412 1.931686 -4.577930 -5.598401 0.274263 -1.992581 1.251570 1.179922 0.500234 3.583806 -1.338563 2.343587 -1.623758 0.957970 2.107583 0.319218 1.975425
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 3.406996 0.400438 1.689904 2.176343 -1.219901 2.547285 1.736747 0.359611 -2.535104 -0.279873 -2.625714 1.819006 0.392807 0.836570 -0.402439 -1.197710 -1.245333 -0.687058 -0.630721 -2.578104
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -0.884056 -1.292213 -2.908452 2.082192 -0.053905 -0.739121 -3.049604 1.196743 -1.771553 0.471779 0.318143 1.552191 -0.885110 -2.151614 -1.814154 3.341786 0.838736 4.034563 0.050940 1.163289
wb_dma_ch_pri_enc/always_4/case_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -1.503454 -1.417611 1.997209 -1.895953 1.268917 -0.587241 -4.624090 -1.382543 -1.354470 -4.461092 0.658888 1.157630 3.573304 -0.135927 2.720863 -3.123775 0.746414 0.441985 2.441746 3.214622
wb_dma_de/always_23/block_1 0.533192 3.995416 0.576548 -0.631728 5.049446 -0.569261 -2.632051 -0.528099 -3.491149 -1.792225 -0.737621 -0.113954 2.915355 -2.610568 2.535720 -2.340823 -1.926746 -3.096293 -0.520202 2.075311
wb_dma_ch_rf/always_22/if_1 -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_de/wire_mast1_dout 2.674945 -3.516799 0.191848 -2.603964 1.655822 1.826933 -2.355477 0.618644 2.403588 1.216730 -1.383329 0.455367 0.432416 1.407778 1.372340 -1.434541 0.453239 0.566804 2.585127 -1.068515
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 0.438366 -2.394709 -1.458111 0.787941 -1.570747 1.279527 0.823180 1.559070 2.129674 1.482039 0.237842 1.226309 -2.167536 1.491912 -1.635469 2.734258 1.099975 1.637109 0.979582 -0.518214
wb_dma_de/always_8/stmt_1 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma_ch_rf/assign_18_pointer_we/expr_1 0.438366 -2.394709 -1.458111 0.787941 -1.570747 1.279527 0.823180 1.559070 2.129674 1.482039 0.237842 1.226309 -2.167536 1.491912 -1.635469 2.734258 1.099975 1.637109 0.979582 -0.518214
wb_dma_ch_rf/wire_ch_done_we 1.253220 -0.025992 -0.520734 0.218477 2.486117 1.928796 -2.082236 -1.374326 -2.710627 -0.913865 -3.056239 1.816226 0.597631 -1.802366 1.767274 -0.354167 -0.528734 0.445502 0.107558 1.646266
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_wb_slv/wire_wb_ack_o 1.508493 -0.851183 -0.209738 0.686354 0.799425 2.234346 1.349598 -1.121692 1.208363 0.844864 0.171766 1.706169 -3.836886 1.800839 0.131396 1.010007 0.634870 -0.253607 2.290316 -1.537715
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -0.884056 -1.292213 -2.908452 2.082192 -0.053905 -0.739121 -3.049604 1.196743 -1.771553 0.471779 0.318143 1.552191 -0.885110 -2.151614 -1.814154 3.341786 0.838736 4.034563 0.050940 1.163289
wb_dma_de/reg_ld_desc_sel -2.762336 -0.317296 -2.638129 2.020309 2.359546 -1.379045 -0.286821 0.918323 1.141163 -5.498314 0.505027 0.375766 1.843385 0.491774 5.995461 0.937228 0.756577 -1.400530 0.101934 3.780027
wb_dma_wb_mast/assign_2_mast_pt_out 1.508493 -0.851183 -0.209738 0.686354 0.799425 2.234346 1.349598 -1.121692 1.208363 0.844864 0.171766 1.706169 -3.836886 1.800839 0.131396 1.010007 0.634870 -0.253607 2.290316 -1.537715
wb_dma_ch_sel/input_ch0_csr 1.043916 -0.529465 3.808427 -0.898092 -0.291780 2.379370 -2.217857 -1.566644 -1.923597 -2.920939 -2.909844 -0.912637 4.741447 -2.987701 3.608376 -3.930413 -1.085616 -2.617076 -0.084486 1.213159
wb_dma/wire_dma_done_all 1.744415 -1.721967 -2.114181 -0.143996 2.622434 1.136253 -1.400298 0.011825 -0.393997 -0.364185 -2.591225 0.540780 1.566654 -0.663735 3.150998 -0.163526 -0.655073 1.183598 -1.227380 1.457406
assert_wb_dma_rf/input_ch0_am1 -0.680598 -1.398293 1.176223 1.602134 -1.830689 3.161551 2.282361 0.970186 -0.178969 -0.173469 2.073730 2.347175 -0.060009 0.143339 -2.762407 1.567077 0.345466 0.354773 0.231849 -0.079321
wb_dma_ch_arb/reg_state 0.821327 1.276672 0.683484 1.298254 -0.051578 -3.013155 -6.043358 0.754466 -1.627826 0.773258 0.867887 1.300428 0.220827 -3.899852 -0.809210 1.421083 0.700164 3.356537 -0.076728 2.778140
wb_dma_de/assign_83_wr_ack 1.253220 -0.025992 -0.520734 0.218477 2.486117 1.928796 -2.082236 -1.374326 -2.710627 -0.913865 -3.056239 1.816226 0.597631 -1.802366 1.767274 -0.354167 -0.528734 0.445502 0.107558 1.646266
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 1.344716 0.776633 2.945897 0.282572 1.232846 -1.934019 -3.903434 -0.908659 -1.669903 -2.829798 0.698012 1.345500 3.102198 -0.622453 4.674427 -3.086740 -0.875013 -0.030973 0.407995 3.078288
wb_dma_ch_sel/assign_153_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_wb_mast 4.753678 1.657889 -0.372608 -1.820031 0.990912 -0.045711 -4.743381 0.328530 -0.003564 3.695435 -3.906919 0.004857 -1.183301 -0.737440 1.132867 -0.663811 -3.287867 0.811431 1.829066 -2.776023
wb_dma_ch_sel/assign_124_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_de/always_18/stmt_1 3.608966 -1.129561 -2.630083 0.944403 1.033401 -0.542274 0.173692 3.148494 1.272320 0.938395 0.097858 -0.383357 -1.839177 1.474909 0.311602 0.447322 -3.519204 2.383157 -1.539768 -3.207661
wb_dma_ch_rf/wire_ch_csr_dewe 2.009140 -2.418916 -1.922778 -0.780219 1.165221 0.184989 -4.901124 0.948326 1.404646 2.015942 -4.405411 -0.283358 1.881374 -1.314762 4.026612 0.585321 0.414885 0.578752 1.912672 0.232892
wb_dma_ch_pri_enc/input_pri2 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_ch_pri_enc/input_pri3 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_ch_pri_enc/input_pri0 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_ch_pri_enc/input_pri1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_wb_if/input_slv_pt_in 1.508493 -0.851183 -0.209738 0.686354 0.799425 2.234346 1.349598 -1.121692 1.208363 0.844864 0.171766 1.706169 -3.836886 1.800839 0.131396 1.010007 0.634870 -0.253607 2.290316 -1.537715
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma/wire_de_adr1_we 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_ch_sel/assign_6_pri1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_rf/input_de_csr_we 2.009140 -2.418916 -1.922778 -0.780219 1.165221 0.184989 -4.901124 0.948326 1.404646 2.015942 -4.405411 -0.283358 1.881374 -1.314762 4.026612 0.585321 0.414885 0.578752 1.912672 0.232892
wb_dma_ch_sel/assign_129_req_p0/expr_1 3.577971 -0.224334 0.848774 2.156863 2.095058 -1.353937 -1.027028 -0.017832 -2.123668 -0.847636 1.082299 1.849262 1.577398 0.675817 4.621089 -2.345411 -2.349944 1.909021 -1.976070 1.418822
wb_dma_rf/wire_csr 0.635944 -1.656104 -0.386842 0.217313 0.771717 2.954489 1.486200 0.053985 -0.110367 -1.864515 1.177452 -0.366261 -1.399529 1.252669 -0.006439 -0.701245 -2.713930 -1.580159 1.381923 -2.968408
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 1.297923 -1.247332 -0.741876 -2.104196 1.681200 3.646211 -0.004769 -0.080154 -2.003939 1.446389 -3.344067 1.169120 -1.113723 -0.665389 -3.605284 -0.593972 -0.087809 1.286880 0.745345 -2.020653
wb_dma_ch_sel/always_37/if_1 -4.812934 0.929235 -2.279383 0.408753 1.924447 -1.423046 -2.564867 -2.343567 -3.650708 -0.430695 1.546740 -0.400464 3.711594 -2.144011 0.102582 1.045709 2.406119 0.287191 0.081255 3.663106
wb_dma_de/always_6/if_1/cond 2.506502 -2.536454 -1.654468 -1.169138 3.185688 3.286432 1.495245 0.866452 -1.389646 2.251699 -3.379298 0.475058 1.845881 0.554679 0.874103 -1.722951 0.017705 -0.174796 -0.288092 -2.128295
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 1.344716 0.776633 2.945897 0.282572 1.232846 -1.934019 -3.903434 -0.908659 -1.669903 -2.829798 0.698012 1.345500 3.102198 -0.622453 4.674427 -3.086740 -0.875013 -0.030973 0.407995 3.078288
wb_dma_ch_rf/always_8/stmt_1 -2.132205 0.038324 -1.528708 2.179863 1.941276 1.897278 3.607807 -2.425174 0.086882 -1.217283 3.327672 1.422138 0.618159 2.441313 2.168816 1.815318 1.283612 -2.159496 -0.318794 2.909960
wb_dma_ch_sel/assign_108_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_ch_pri_enc/wire_pri9_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_ch_sel/wire_pri2 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_ch_sel/wire_pri3 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_ch_sel/wire_pri0 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_ch_sel/wire_pri1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_de/always_4/if_1/if_1/cond/expr_1 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_rf/input_ptr_set 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_rf/always_2/if_1/if_1 -1.089794 1.789279 0.064766 3.397474 -0.629625 2.162899 0.368719 0.785137 -2.842838 -1.001574 -2.855881 0.420545 0.538982 -2.840114 1.894433 1.509014 -1.034071 -4.987178 2.133577 -1.074674
wb_dma_de/assign_77_read_hold -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_wb_slv/always_5/stmt_1 3.478219 -1.405815 1.337941 2.909596 0.857317 0.017459 1.339045 1.415138 -2.737487 0.839991 1.286955 2.544776 0.337584 2.277017 2.714068 -2.537737 -1.574800 0.621028 0.796145 -2.559219
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 1.908822 -2.565048 0.576448 0.748864 -0.137849 -1.582655 -5.069389 -1.746347 -0.669972 -1.231183 0.327932 1.246439 1.319917 0.265660 4.397914 -1.376691 -1.110067 3.749670 0.574589 2.203755
wb_dma_ch_rf/always_27/stmt_1 1.607502 1.129374 -0.089069 -0.244814 1.406549 2.944885 -0.608953 0.151615 -3.383830 0.425192 -3.955827 0.734730 3.894465 -3.006318 0.372442 -0.640426 -2.148978 -0.416898 -2.915443 1.409747
wb_dma_wb_slv/assign_2_pt_sel/expr_1 2.317954 -1.733068 4.127114 -3.232008 1.723890 0.406802 -3.449305 -4.764047 1.750443 0.203796 1.385694 1.589193 -2.628826 2.358178 0.516609 -3.001367 2.011679 1.494083 3.719363 0.424822
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma_ch_sel/wire_valid -1.955091 1.650358 -1.962768 -0.446180 1.766540 -2.173669 -4.588711 0.032296 -2.691436 -1.070762 3.280872 -2.062900 -0.947655 -2.883840 -3.302971 0.664811 -2.458044 1.625438 0.521669 -1.265165
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_de/wire_chunk_cnt_is_0_d 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_ch_sel/assign_109_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 1.417447 0.906076 1.333811 5.557918 0.590609 -0.337853 2.129730 1.110549 -3.347383 1.469103 3.601728 3.388373 0.649343 2.023832 3.196024 -0.094955 -0.312418 -2.209788 1.906220 -0.867850
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_de/assign_75_mast1_dout 2.674945 -3.516799 0.191848 -2.603964 1.655822 1.826933 -2.355477 0.618644 2.403588 1.216730 -1.383329 0.455367 0.432416 1.407778 1.372340 -1.434541 0.453239 0.566804 2.585127 -1.068515
wb_dma/constraint_csr 0.034181 -1.839338 -0.875672 0.545465 0.700527 3.173348 3.483047 -0.778708 0.484303 -1.897753 -0.162509 0.655171 0.648941 1.756716 1.690870 -0.059362 -0.636290 -0.963384 -1.206746 0.485649
wb_dma_ch_rf/always_5/if_1 0.438366 -2.394709 -1.458111 0.787941 -1.570747 1.279527 0.823180 1.559070 2.129674 1.482039 0.237842 1.226309 -2.167536 1.491912 -1.635469 2.734258 1.099975 1.637109 0.979582 -0.518214
wb_dma_ch_pri_enc/wire_pri21_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/assign_157_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_wb_mast/assign_1/expr_1 5.646178 -0.977725 4.284860 -1.653058 -0.268860 2.176289 -4.988176 2.029367 1.215572 1.227546 -0.144479 1.659943 -0.500697 -0.110227 -1.491931 -2.360492 -1.933045 0.671388 3.725192 -2.543265
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_de/reg_mast1_adr 1.625922 -2.211233 2.297886 -0.880782 -1.725323 1.471267 -2.516133 -1.098616 1.947479 -1.680152 5.586695 1.540342 0.263713 1.520593 -0.544778 0.217644 -3.502364 2.499943 -0.194399 2.214716
wb_dma_ch_pri_enc/wire_pri17_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/assign_141_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_sel/input_ch2_csr 1.216979 -1.114068 -0.388914 -1.997373 -0.054967 0.890988 -2.032081 0.362678 -1.330010 -0.729324 -5.334898 -1.453186 5.336587 -0.614832 2.240468 -3.128962 -1.941071 1.070809 -2.065623 -0.282820
wb_dma_ch_rf/assign_13_ch_txsz_we 0.471623 -0.603055 -3.451093 -0.466249 5.875542 0.742921 0.281420 1.284158 -1.594165 0.500603 -0.107632 0.838033 0.624044 -1.277956 -0.669285 0.176550 1.369448 1.847116 -1.965114 1.584231
wb_dma_ch_sel/assign_130_req_p0 3.577971 -0.224334 0.848774 2.156863 2.095058 -1.353937 -1.027028 -0.017832 -2.123668 -0.847636 1.082299 1.849262 1.577398 0.675817 4.621089 -2.345411 -2.349944 1.909021 -1.976070 1.418822
wb_dma_ch_arb/always_1/if_1/stmt_2 0.821327 1.276672 0.683484 1.298254 -0.051578 -3.013155 -6.043358 0.754466 -1.627826 0.773258 0.867887 1.300428 0.220827 -3.899852 -0.809210 1.421083 0.700164 3.356537 -0.076728 2.778140
wb_dma_ch_sel/assign_106_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.947394 -1.669573 0.254269 1.122937 0.844383 2.080987 2.999248 -0.688799 -0.703049 -1.108513 0.179869 1.230609 1.014943 2.173418 2.717911 -1.452710 -0.573913 -0.867934 -0.418525 -0.202463
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_ch_rf/always_10/if_1/if_1/block_1 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_rf/always_11/if_1/if_1 1.324746 0.179904 1.806983 2.283486 0.936407 0.850354 -2.460735 -2.117662 -2.769792 -2.536468 1.041177 3.556052 -0.921334 -0.106460 2.412621 -0.604999 -1.220242 1.037316 1.704426 2.068727
wb_dma_wb_if/wire_slv_adr -1.610761 -1.377406 3.981699 0.725455 -1.629055 -0.306734 -0.082010 0.105945 -5.527598 3.336136 0.798494 1.077268 3.645696 0.777995 -0.951598 -4.176465 2.942199 -1.963030 5.413896 -4.119590
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_ch_sel/input_ch1_csr 1.216979 -1.114068 -0.388914 -1.997373 -0.054967 0.890988 -2.032081 0.362678 -1.330010 -0.729324 -5.334898 -1.453186 5.336587 -0.614832 2.240468 -3.128962 -1.941071 1.070809 -2.065623 -0.282820
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma/wire_pt1_sel_i 3.663887 -3.713893 1.034917 -2.401602 1.232652 0.671126 -4.502988 1.202937 3.067859 1.639910 0.405358 0.547851 0.982399 0.870667 1.454628 -1.500079 0.308575 2.093093 2.438348 -0.247942
wb_dma_ch_sel/always_47/case_1/stmt_1 0.158875 -1.945461 0.151050 0.169757 -0.462319 3.074640 -0.382370 1.531915 0.509369 -2.372860 2.930623 0.510752 1.387590 -0.267624 -2.007531 0.609679 -2.402932 0.882850 -0.769734 0.225460
wb_dma/wire_pt1_sel_o -0.605641 -1.743815 1.936771 -0.334163 -2.121488 1.741829 -1.049080 -2.232668 0.012545 -2.272516 -0.161755 1.464162 -2.644500 0.071741 -1.796196 0.230595 0.375728 0.910941 2.117216 0.532057
wb_dma_ch_sel/assign_127_req_p0/expr_1 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_de/wire_dma_err 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 2.459657 0.840015 0.238012 3.053665 1.729508 -0.291433 0.544998 3.016658 -0.268830 0.970112 3.394043 2.324029 -2.152683 -0.492084 -1.383114 1.418659 -0.103482 1.034431 -0.342145 -0.371759
wb_dma_ch_sel/always_48/case_1 0.821327 1.276672 0.683484 1.298254 -0.051578 -3.013155 -6.043358 0.754466 -1.627826 0.773258 0.867887 1.300428 0.220827 -3.899852 -0.809210 1.421083 0.700164 3.356537 -0.076728 2.778140
wb_dma_ch_pri_enc/inst_u10 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
assert_wb_dma_rf/input_ch0_txsz 1.107070 -1.439432 -0.273436 1.424006 -0.226556 0.977799 2.392182 1.700115 -1.311039 3.034158 0.422736 2.858628 -0.480943 2.239388 -1.710902 0.190166 0.933785 1.389156 1.251857 -1.543247
assert_wb_dma_rf 0.310642 -1.482167 1.302889 1.502145 -1.446058 2.451063 2.921469 1.969456 -1.449642 1.750796 1.332046 3.019010 0.513367 1.016807 -3.209599 0.270741 0.583176 1.038015 0.440042 -1.298197
wb_dma_ch_rf/reg_ch_am0_r -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_ch_rf/always_4/if_1 -0.955426 -4.051700 -2.070880 1.353905 -2.601304 1.332410 2.277822 1.631279 2.407736 -0.106264 0.799485 -0.492889 -2.797730 2.300208 -1.030494 2.395018 1.242781 0.814897 1.384647 -2.408919
wb_dma_de/always_4/if_1/if_1/stmt_1 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_de/always_14/stmt_1/expr_1 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_de/wire_use_ed -1.835878 -2.250575 -1.939654 2.325153 -1.346498 -0.464948 -4.549560 2.360823 -0.061131 -0.084367 -2.305974 -1.010698 5.004769 -0.955374 6.082753 0.975596 0.078632 -2.679112 4.501365 -1.120633
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -1.812632 -0.041891 -0.663319 2.252919 1.075941 1.912699 2.146072 -1.197013 -0.566384 -1.885127 4.768238 0.473974 -1.342481 1.717709 0.287640 1.224976 -1.060190 -2.760936 1.973159 -0.635046
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_ch_sel/input_nd_i 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
assert_wb_dma_ch_sel/input_req_i 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_ch_rf/reg_ch_rl 0.034181 -1.839338 -0.875672 0.545465 0.700527 3.173348 3.483047 -0.778708 0.484303 -1.897753 -0.162509 0.655171 0.648941 1.756716 1.690870 -0.059362 -0.636290 -0.963384 -1.206746 0.485649
wb_dma_de/reg_paused 0.635944 -1.656104 -0.386842 0.217313 0.771717 2.954489 1.486200 0.053985 -0.110367 -1.864515 1.177452 -0.366261 -1.399529 1.252669 -0.006439 -0.701245 -2.713930 -1.580159 1.381923 -2.968408
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.253220 -0.025992 -0.520734 0.218477 2.486117 1.928796 -2.082236 -1.374326 -2.710627 -0.913865 -3.056239 1.816226 0.597631 -1.802366 1.767274 -0.354167 -0.528734 0.445502 0.107558 1.646266
wb_dma_wb_if/wire_mast_drdy 1.028316 0.526194 -3.259039 -0.923118 0.477693 -1.494851 -3.467754 -0.963666 -1.869450 -2.213330 -5.251917 -0.812504 -3.240489 0.644270 0.732765 -0.648609 -4.351662 2.877779 0.526737 -2.820150
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_ch_sel/assign_100_valid/expr_1 -0.268633 0.456081 -1.960052 2.391097 0.508170 -2.554915 -0.207949 2.645068 -3.579523 -0.702844 1.788876 -0.461256 3.514510 -0.627981 0.691888 -0.723031 -2.693941 2.216103 -3.337674 -0.255879
wb_dma_wb_if/inst_u1 -0.521611 1.643710 2.027260 -0.466259 0.479976 -3.041368 -3.167393 0.603296 -2.906456 2.234164 2.292672 0.691102 0.169967 -0.978946 -3.765135 -1.185801 1.926665 1.901884 1.358507 -0.388865
wb_dma_wb_if/inst_u0 4.753678 1.657889 -0.372608 -1.820031 0.990912 -0.045711 -4.743381 0.328530 -0.003564 3.695435 -3.906919 0.004857 -1.183301 -0.737440 1.132867 -0.663811 -3.287867 0.811431 1.829066 -2.776023
wb_dma_ch_sel -1.198717 2.430238 -0.759927 0.145240 2.206805 -1.187247 -1.628635 -1.167394 -2.416673 -2.303703 -0.333027 -1.492878 3.049393 -1.991095 2.397570 -1.132229 -1.461721 -1.349719 -1.890719 2.172677
wb_dma_rf/input_de_csr_we 2.009140 -2.418916 -1.922778 -0.780219 1.165221 0.184989 -4.901124 0.948326 1.404646 2.015942 -4.405411 -0.283358 1.881374 -1.314762 4.026612 0.585321 0.414885 0.578752 1.912672 0.232892
wb_dma_rf/wire_ch0_adr0 -1.398255 -4.210966 -1.059309 1.964642 -2.469838 0.184620 0.305673 1.572973 -0.040905 -2.015508 2.212058 -0.583256 3.580798 3.166695 3.075253 -1.049424 -1.638896 0.276249 1.607471 -2.332308
wb_dma_rf/wire_ch0_adr1 2.636667 -0.493038 0.152484 2.385653 0.090611 -0.049832 2.749118 2.846932 -1.623730 2.697355 1.261658 2.677303 -0.637054 1.676762 -1.261947 -0.294854 -0.351453 1.754717 -0.609220 -1.533855
wb_dma_de/always_9/stmt_1/expr_1 3.168953 -2.160787 0.148831 -1.611518 3.554323 2.382394 1.054809 -1.237323 1.597303 -1.209104 -0.182215 1.029897 0.744321 1.887467 3.549201 -2.205819 -1.103799 0.374111 -1.556417 1.860196
wb_dma_ch_sel/always_42/case_1/cond -1.326026 0.109020 -1.361504 -0.213632 0.930602 3.298754 -0.714556 -2.360230 0.081151 -1.712795 -2.735823 0.366003 -0.073168 -1.896675 0.745434 2.189459 0.439259 -1.416594 0.137813 2.528888
wb_dma_wb_slv/input_wb_cyc_i 5.644262 -2.260934 4.047894 -2.249380 2.257504 -1.016761 -1.863885 -1.983043 1.980940 1.194765 0.748733 1.834893 -2.107667 2.747883 2.454986 -4.173026 0.748775 2.431144 0.930249 0.010000
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 -0.197526 -0.247836 -2.531859 2.237495 1.426949 1.748063 -2.621455 2.622227 1.055333 0.617524 -0.107056 0.848430 -0.466394 -3.120346 -0.619787 4.301877 1.130093 -0.458688 1.539946 0.858994
wb_dma_de/reg_tsz_cnt -0.189725 1.005773 -1.607388 -0.365265 4.690506 0.766957 -0.480108 -0.582131 -4.023016 -0.007826 -1.074781 1.753084 -0.493429 -1.882866 -1.859154 -0.480476 1.296405 1.452214 -0.508418 1.258628
wb_dma_ch_sel/reg_ndr 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_de/assign_83_wr_ack/expr_1 1.253220 -0.025992 -0.520734 0.218477 2.486117 1.928796 -2.082236 -1.374326 -2.710627 -0.913865 -3.056239 1.816226 0.597631 -1.802366 1.767274 -0.354167 -0.528734 0.445502 0.107558 1.646266
wb_dma_de/reg_de_txsz_we 3.050201 -2.499606 -1.096216 -0.937038 3.818317 2.555135 1.112074 -0.661943 0.562924 1.170748 -2.693775 1.098396 0.327014 1.149287 3.324703 -1.289069 0.866974 -0.263167 -0.129477 0.194024
wb_dma_ch_rf/reg_pointer_sr 0.438366 -2.394709 -1.458111 0.787941 -1.570747 1.279527 0.823180 1.559070 2.129674 1.482039 0.237842 1.226309 -2.167536 1.491912 -1.635469 2.734258 1.099975 1.637109 0.979582 -0.518214
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_rf/input_de_adr1_we 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -1.503454 -1.417611 1.997209 -1.895953 1.268917 -0.587241 -4.624090 -1.382543 -1.354470 -4.461092 0.658888 1.157630 3.573304 -0.135927 2.720863 -3.123775 0.746414 0.441985 2.441746 3.214622
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_de/assign_71_de_csr 0.314811 -2.409266 -3.079138 -0.927169 0.856818 2.342620 -2.634936 0.615683 1.693280 0.999287 -3.146424 -0.322212 -0.015820 -1.747744 -0.174389 2.668941 0.578665 1.139544 0.602577 0.400650
wb_dma_ch_rf/reg_ch_adr0_r -2.788445 -3.604190 -1.848584 2.311066 -3.457153 -1.195515 -0.166972 0.980143 1.036360 -1.705122 3.605789 -0.490554 1.225220 2.501527 1.492813 1.596786 -0.569332 1.392364 1.430993 -0.874385
wb_dma_ch_pri_enc/input_valid -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_pri_enc/reg_pri_out1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 1.854517 -2.165087 -3.754607 -0.308874 0.854176 -0.014796 -1.111207 2.434127 1.866226 0.654517 -0.563434 -1.074579 -1.636311 1.688051 -0.083787 0.977208 -2.899698 2.195423 0.238176 -3.433781
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -1.443581 -2.425091 -1.812249 0.116269 -0.552275 3.117802 -1.907530 0.755400 2.760691 -0.286802 0.628297 -0.791989 0.130216 -0.674061 -1.042585 3.055884 0.306265 -0.910981 2.534757 -0.721474
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_ch_sel/input_req_i 0.089133 -2.395094 -3.186297 -1.404341 1.920058 3.305216 -0.861626 1.717353 0.461850 1.998345 -2.231234 -0.643013 1.128659 -1.746838 -2.232862 1.765080 0.460505 0.668093 -0.030897 -1.015666
wb_dma_rf/assign_4_dma_abort/expr_1 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_rf/always_1/case_1/stmt_8 -1.944832 -2.560708 0.360439 1.534544 -0.400107 0.618815 1.511679 2.100709 2.367858 -3.147331 2.005018 0.503999 0.370788 0.045029 1.903316 0.745368 0.851778 -0.553712 0.870774 -0.098420
wb_dma_ch_rf/wire_ptr_inv 0.890516 -0.698406 -1.448157 2.189946 2.070401 0.747589 -2.945042 1.119270 0.533535 -0.696301 2.051645 2.464204 -1.539158 -1.791632 -0.128424 3.156966 0.676263 2.199893 0.565447 2.645773
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 0.853293 -0.822505 1.827398 0.724619 -1.128846 1.111421 -0.970066 -0.557542 -2.921548 0.136719 -1.537591 1.772726 0.169711 0.595391 0.187111 -1.829590 -0.316592 -0.137453 2.945598 -2.231783
wb_dma_ch_sel/assign_138_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_rf/always_1/case_1/stmt_1 0.635944 -1.656104 -0.386842 0.217313 0.771717 2.954489 1.486200 0.053985 -0.110367 -1.864515 1.177452 -0.366261 -1.399529 1.252669 -0.006439 -0.701245 -2.713930 -1.580159 1.381923 -2.968408
wb_dma_rf/always_1/case_1/stmt_6 -0.414550 -2.342629 2.058904 2.671789 -0.089379 -0.606027 1.275147 -1.029145 0.715037 -0.017092 4.709775 2.572746 -0.514419 4.152129 2.993562 -0.040461 1.730492 -0.933824 3.449206 -0.336932
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_ch_sel/always_43/case_1 -0.189725 1.005773 -1.607388 -0.365265 4.690506 0.766957 -0.480108 -0.582131 -4.023016 -0.007826 -1.074781 1.753084 -0.493429 -1.882866 -1.859154 -0.480476 1.296405 1.452214 -0.508418 1.258628
wb_dma_ch_sel/assign_9_pri2 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_pri_enc_sub/always_1/case_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_rf/always_2/if_1 -1.089794 1.789279 0.064766 3.397474 -0.629625 2.162899 0.368719 0.785137 -2.842838 -1.001574 -2.855881 0.420545 0.538982 -2.840114 1.894433 1.509014 -1.034071 -4.987178 2.133577 -1.074674
wb_dma/wire_dma_abort 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_wb_if/input_wb_stb_i 3.478219 -1.405815 1.337941 2.909596 0.857317 0.017459 1.339045 1.415138 -2.737487 0.839991 1.286955 2.544776 0.337584 2.277017 2.714068 -2.537737 -1.574800 0.621028 0.796145 -2.559219
wb_dma_rf/input_de_txsz 2.554092 -1.651066 -1.080132 -0.911553 3.477648 1.709151 -0.374487 -1.038516 1.479535 -1.322686 -0.903477 0.821082 0.685351 0.642655 3.829076 -0.728199 -0.931825 0.830163 -1.727465 2.654763
wb_dma_ch_pri_enc/wire_pri3_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/wire_gnt_p1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_sel/wire_gnt_p0 1.717292 -0.389471 -0.415616 1.276700 0.925805 -2.625208 -5.693461 2.266105 0.338857 1.465008 1.753425 0.804812 1.649394 -3.734406 0.441054 1.911216 0.901008 3.630598 -1.249593 3.377818
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 0.635944 -1.656104 -0.386842 0.217313 0.771717 2.954489 1.486200 0.053985 -0.110367 -1.864515 1.177452 -0.366261 -1.399529 1.252669 -0.006439 -0.701245 -2.713930 -1.580159 1.381923 -2.968408
wb_dma/input_wb0_err_i 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_sel/always_44/case_1/stmt_4 -2.230918 -2.608085 -1.559257 1.450874 -3.072474 -0.278601 -1.492681 -1.251354 1.534197 -1.546769 3.146828 0.585843 -1.446254 1.256795 0.224564 3.350039 -0.597956 2.166486 1.257745 1.282291
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.034873 -4.652476 -0.193191 1.776659 -1.817905 0.162330 -0.239432 3.233128 2.564691 -0.227696 3.669713 -0.531515 1.072691 0.725417 -0.023758 0.464494 0.016973 1.615183 1.423548 -2.824325
wb_dma_wb_mast/wire_wb_data_o 2.674945 -3.516799 0.191848 -2.603964 1.655822 1.826933 -2.355477 0.618644 2.403588 1.216730 -1.383329 0.455367 0.432416 1.407778 1.372340 -1.434541 0.453239 0.566804 2.585127 -1.068515
wb_dma_de/always_6/if_1/if_1/stmt_1 1.662170 0.904594 1.506430 -0.451037 4.337294 2.047417 -1.705057 -1.429729 1.257502 -3.169372 1.681238 2.784230 -0.764603 -0.385621 1.754602 -0.324943 0.704827 -0.396934 0.560225 4.705463
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_ch_sel/always_38/case_1/cond 1.017509 0.550996 0.015300 0.108127 1.575801 2.299501 0.513627 0.476171 -4.033436 -1.022918 -1.647949 1.317013 3.407047 -1.514094 -0.356154 -1.488685 -2.423700 0.688963 -3.049131 1.052535
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 2.554092 -1.651066 -1.080132 -0.911553 3.477648 1.709151 -0.374487 -1.038516 1.479535 -1.322686 -0.903477 0.821082 0.685351 0.642655 3.829076 -0.728199 -0.931825 0.830163 -1.727465 2.654763
wb_dma_de/assign_4_use_ed -1.835878 -2.250575 -1.939654 2.325153 -1.346498 -0.464948 -4.549560 2.360823 -0.061131 -0.084367 -2.305974 -1.010698 5.004769 -0.955374 6.082753 0.975596 0.078632 -2.679112 4.501365 -1.120633
assert_wb_dma_wb_if/assert_a_wb_stb 0.084025 -3.010824 0.746629 -0.226231 -1.916428 1.003216 -1.016200 -1.239478 1.860289 -1.552364 0.574196 0.798880 -2.873871 0.625538 -1.011203 0.798767 0.349832 1.887278 1.539200 0.056681
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 1.010262 -1.286564 -1.184937 2.283796 2.463733 1.626311 0.310284 -0.640390 -2.033020 -2.432359 0.471534 1.996130 1.649603 0.456603 4.009149 -0.368288 -1.643396 0.499968 -1.177798 2.016205
wb_dma_ch_sel/assign_132_req_p0 2.078995 1.053596 -1.277521 3.610693 1.707941 -3.764438 -0.612505 0.412150 -3.354833 1.106095 0.074089 1.524526 0.160141 -0.890266 2.979825 -0.087147 -0.136201 3.351623 -3.090600 1.672850
wb_dma_ch_rf/always_25/if_1 -0.471970 -1.526369 1.451570 0.899509 -1.799301 3.564701 1.674910 1.960637 0.196839 -1.313980 2.908453 1.757648 1.659840 -0.271112 -3.204796 1.037546 -0.915474 0.480508 -0.948345 0.554398
wb_dma_de/wire_rd_ack 1.253220 -0.025992 -0.520734 0.218477 2.486117 1.928796 -2.082236 -1.374326 -2.710627 -0.913865 -3.056239 1.816226 0.597631 -1.802366 1.767274 -0.354167 -0.528734 0.445502 0.107558 1.646266
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma/wire_slv0_adr -1.420878 -2.197041 3.310471 0.813269 -0.850966 0.262650 1.660786 0.145424 -4.782272 2.836398 0.455457 0.559553 4.369653 0.859700 -0.300352 -4.047740 3.935912 -2.685922 3.820289 -3.300434
wb_dma_rf/input_dma_busy -2.132205 0.038324 -1.528708 2.179863 1.941276 1.897278 3.607807 -2.425174 0.086882 -1.217283 3.327672 1.422138 0.618159 2.441313 2.168816 1.815318 1.283612 -2.159496 -0.318794 2.909960
wb_dma_ch_sel/assign_96_valid/expr_1 0.494158 2.403143 -0.109943 3.939509 -2.476233 0.909470 -1.586190 3.791362 -3.358028 -0.193127 -2.005977 0.128019 6.050786 -1.305193 1.162536 -0.126642 -4.695798 -0.994337 -1.083724 -2.160997
wb_dma_ch_sel/always_4/stmt_1 1.017509 0.550996 0.015300 0.108127 1.575801 2.299501 0.513627 0.476171 -4.033436 -1.022918 -1.647949 1.317013 3.407047 -1.514094 -0.356154 -1.488685 -2.423700 0.688963 -3.049131 1.052535
wb_dma_rf/wire_pointer2_s 0.438366 -2.394709 -1.458111 0.787941 -1.570747 1.279527 0.823180 1.559070 2.129674 1.482039 0.237842 1.226309 -2.167536 1.491912 -1.635469 2.734258 1.099975 1.637109 0.979582 -0.518214
wb_dma_de/reg_chunk_dec 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma_de/reg_chunk_cnt_is_0_r 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma/wire_wb0_cyc_o -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -1.378030 1.818782 -1.759017 -0.423608 2.033846 -2.727661 -6.812139 -0.262870 -0.742586 0.648448 2.629303 -1.224502 1.123350 -2.677149 -0.980211 1.364082 -0.016661 1.576011 1.564190 1.122151
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 -1.529010 0.024277 -2.576472 1.156660 1.287413 -3.901468 -4.108669 -2.705059 -2.805688 0.883440 -1.880113 -0.366528 0.380823 -3.080482 2.085937 1.104287 2.850929 3.216340 -0.731240 3.269356
wb_dma_ch_rf/always_23/if_1/block_1/if_1 2.459657 0.840015 0.238012 3.053665 1.729508 -0.291433 0.544998 3.016658 -0.268830 0.970112 3.394043 2.324029 -2.152683 -0.492084 -1.383114 1.418659 -0.103482 1.034431 -0.342145 -0.371759
wb_dma_ch_rf/reg_ch_adr1_r 2.459657 0.840015 0.238012 3.053665 1.729508 -0.291433 0.544998 3.016658 -0.268830 0.970112 3.394043 2.324029 -2.152683 -0.492084 -1.383114 1.418659 -0.103482 1.034431 -0.342145 -0.371759
wb_dma/input_wb0_cyc_i 5.216288 -0.641949 2.001787 -1.252614 4.274581 0.402623 -2.531053 -0.110620 2.478821 3.584405 1.737664 1.513061 0.409627 2.675092 3.895778 -2.281579 0.681246 -0.070850 2.750311 -1.444996
wb_dma_ch_sel/always_8/stmt_1 -1.394169 -1.620708 -3.625378 1.309043 -0.365063 2.583091 -1.352581 1.319421 0.566529 0.710418 -2.342450 -0.164660 0.032103 -2.115271 -0.538698 4.116291 0.472776 -0.309772 1.235293 -0.319303
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 0.314811 -2.409266 -3.079138 -0.927169 0.856818 2.342620 -2.634936 0.615683 1.693280 0.999287 -3.146424 -0.322212 -0.015820 -1.747744 -0.174389 2.668941 0.578665 1.139544 0.602577 0.400650
wb_dma_wb_slv -0.521611 1.643710 2.027260 -0.466259 0.479976 -3.041368 -3.167393 0.603296 -2.906456 2.234164 2.292672 0.691102 0.169967 -0.978946 -3.765135 -1.185801 1.926665 1.901884 1.358507 -0.388865
wb_dma_de/inst_u0 -1.783941 -2.379469 -0.904775 0.547334 -3.597941 1.699676 -1.769739 0.586610 -0.624953 -2.202164 2.799285 -0.023570 3.332120 0.765194 -1.729039 1.219686 -2.959431 2.235851 -0.636725 0.829708
wb_dma_de/inst_u1 2.333557 -1.890870 3.015557 -0.315545 0.701452 2.017421 -3.274731 1.997260 2.727726 -1.658463 4.303895 1.551254 0.398196 -0.761597 -1.649891 -0.496187 0.067918 1.449762 1.328345 1.308764
wb_dma_pri_enc_sub/input_pri_in -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 3.050201 -2.499606 -1.096216 -0.937038 3.818317 2.555135 1.112074 -0.661943 0.562924 1.170748 -2.693775 1.098396 0.327014 1.149287 3.324703 -1.289069 0.866974 -0.263167 -0.129477 0.194024
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_ch_sel/assign_146_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_sel/assign_101_valid/expr_1 -0.268633 0.456081 -1.960052 2.391097 0.508170 -2.554915 -0.207949 2.645068 -3.579523 -0.702844 1.788876 -0.461256 3.514510 -0.627981 0.691888 -0.723031 -2.693941 2.216103 -3.337674 -0.255879
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_de/reg_de_adr1_we 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 2.725068 0.166794 1.313250 0.048254 -1.267984 3.252869 -3.433552 2.319998 -2.469460 2.143194 -2.038005 0.771730 2.159346 -3.609073 -2.806545 0.420837 -3.395150 0.353035 0.125640 -1.853954
wb_dma_ch_sel/always_46/case_1 -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_ch_rf/assign_11_ch_csr_we 0.241335 1.065053 1.178407 -0.444412 1.931686 -4.577930 -5.598401 0.274263 -1.992581 1.251570 1.179922 0.500234 3.583806 -1.338563 2.343587 -1.623758 0.957970 2.107583 0.319218 1.975425
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 1.048278 -2.386206 -2.565917 -1.626452 3.460590 4.322023 1.387451 -1.484694 2.434341 -1.312977 -2.082923 0.548817 -0.320975 0.319577 1.739419 1.260602 0.283780 -0.111222 -1.619043 2.564316
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_wb_slv/wire_rf_sel 3.157822 2.940592 0.637694 4.966076 1.997805 -1.092893 2.294542 -1.439986 -1.637750 1.395278 3.258143 2.966252 -3.752291 2.289960 4.066571 0.266175 -0.792843 -1.816878 1.297507 -0.369052
assert_wb_dma_wb_if 0.084025 -3.010824 0.746629 -0.226231 -1.916428 1.003216 -1.016200 -1.239478 1.860289 -1.552364 0.574196 0.798880 -2.873871 0.625538 -1.011203 0.798767 0.349832 1.887278 1.539200 0.056681
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma/wire_wb1s_data_o 2.674945 -3.516799 0.191848 -2.603964 1.655822 1.826933 -2.355477 0.618644 2.403588 1.216730 -1.383329 0.455367 0.432416 1.407778 1.372340 -1.434541 0.453239 0.566804 2.585127 -1.068515
wb_dma_de/wire_adr0_cnt_next1 -1.783941 -2.379469 -0.904775 0.547334 -3.597941 1.699676 -1.769739 0.586610 -0.624953 -2.202164 2.799285 -0.023570 3.332120 0.765194 -1.729039 1.219686 -2.959431 2.235851 -0.636725 0.829708
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma/wire_pt0_sel_o 3.663887 -3.713893 1.034917 -2.401602 1.232652 0.671126 -4.502988 1.202937 3.067859 1.639910 0.405358 0.547851 0.982399 0.870667 1.454628 -1.500079 0.308575 2.093093 2.438348 -0.247942
wb_dma/wire_pt0_sel_i -0.605641 -1.743815 1.936771 -0.334163 -2.121488 1.741829 -1.049080 -2.232668 0.012545 -2.272516 -0.161755 1.464162 -2.644500 0.071741 -1.796196 0.230595 0.375728 0.910941 2.117216 0.532057
wb_dma_ch_rf/always_11 1.324746 0.179904 1.806983 2.283486 0.936407 0.850354 -2.460735 -2.117662 -2.769792 -2.536468 1.041177 3.556052 -0.921334 -0.106460 2.412621 -0.604999 -1.220242 1.037316 1.704426 2.068727
wb_dma_ch_rf/always_10 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_rf/always_17 -0.189725 1.005773 -1.607388 -0.365265 4.690506 0.766957 -0.480108 -0.582131 -4.023016 -0.007826 -1.074781 1.753084 -0.493429 -1.882866 -1.859154 -0.480476 1.296405 1.452214 -0.508418 1.258628
wb_dma_ch_rf/always_19 0.034181 -1.839338 -0.875672 0.545465 0.700527 3.173348 3.483047 -0.778708 0.484303 -1.897753 -0.162509 0.655171 0.648941 1.756716 1.690870 -0.059362 -0.636290 -0.963384 -1.206746 0.485649
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_ch_sel/assign_147_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_sel/input_ch0_adr0 -0.034873 -4.652476 -0.193191 1.776659 -1.817905 0.162330 -0.239432 3.233128 2.564691 -0.227696 3.669713 -0.531515 1.072691 0.725417 -0.023758 0.464494 0.016973 1.615183 1.423548 -2.824325
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 1.193745 -1.685425 0.604263 1.816304 0.457750 0.630265 0.360852 -0.286090 -1.673547 -0.365119 0.698899 1.834269 0.433387 1.563367 2.626917 -1.339579 -0.480762 0.256543 1.353430 -0.715105
wb_dma_wb_if/wire_slv_dout 1.712781 -1.863124 -0.402553 1.636597 0.815272 -2.577314 -0.045786 3.624581 -4.089446 4.715124 -0.772926 -0.898947 1.761980 1.020006 0.702054 -3.205752 0.330701 -0.858606 3.089064 -6.951024
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 0.910662 0.114883 0.029155 -1.239331 2.725819 3.444492 1.060013 -1.376306 -2.809556 -1.213598 -2.914586 0.306196 -0.207861 -0.731011 -0.061064 -2.094697 -1.578661 -1.719471 0.273414 -1.397461
wb_dma/wire_pointer -0.197526 -0.247836 -2.531859 2.237495 1.426949 1.748063 -2.621455 2.622227 1.055333 0.617524 -0.107056 0.848430 -0.466394 -3.120346 -0.619787 4.301877 1.130093 -0.458688 1.539946 0.858994
wb_dma_de/assign_75_mast1_dout/expr_1 2.674945 -3.516799 0.191848 -2.603964 1.655822 1.826933 -2.355477 0.618644 2.403588 1.216730 -1.383329 0.455367 0.432416 1.407778 1.372340 -1.434541 0.453239 0.566804 2.585127 -1.068515
wb_dma/wire_ch3_csr 1.216979 -1.114068 -0.388914 -1.997373 -0.054967 0.890988 -2.032081 0.362678 -1.330010 -0.729324 -5.334898 -1.453186 5.336587 -0.614832 2.240468 -3.128962 -1.941071 1.070809 -2.065623 -0.282820
wb_dma_ch_rf/assign_27_ptr_inv 0.890516 -0.698406 -1.448157 2.189946 2.070401 0.747589 -2.945042 1.119270 0.533535 -0.696301 2.051645 2.464204 -1.539158 -1.791632 -0.128424 3.156966 0.676263 2.199893 0.565447 2.645773
wb_dma_de/reg_adr1_inc 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_ch_sel/input_ch6_csr 0.443300 0.597460 -0.664212 -0.675094 0.656897 -1.751398 -3.345275 0.425447 -1.272831 -0.801755 -2.101488 -1.052292 2.899738 -2.130894 1.449022 -1.057245 -1.114812 1.699574 -2.025421 1.493184
wb_dma_de/input_mast0_err 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_de/assign_68_de_txsz/expr_1 2.021531 -1.797444 -1.766135 -1.954153 4.570550 3.127112 2.144219 -0.276261 0.856319 -0.603719 -0.588862 0.305101 1.912249 1.251990 1.983144 -1.529554 -1.153223 0.324652 -2.852867 1.650506
wb_dma/wire_ch2_csr 1.216979 -1.114068 -0.388914 -1.997373 -0.054967 0.890988 -2.032081 0.362678 -1.330010 -0.729324 -5.334898 -1.453186 5.336587 -0.614832 2.240468 -3.128962 -1.941071 1.070809 -2.065623 -0.282820
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_rf/input_ndnr 2.337176 -1.222474 -2.066042 0.193797 3.605822 -0.192311 -4.133645 1.359231 -0.452801 0.452411 -0.849006 1.704313 0.101596 -2.135414 0.918191 0.951692 0.398271 3.437883 -0.511392 2.246589
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_de/always_19/stmt_1 1.625922 -2.211233 2.297886 -0.880782 -1.725323 1.471267 -2.516133 -1.098616 1.947479 -1.680152 5.586695 1.540342 0.263713 1.520593 -0.544778 0.217644 -3.502364 2.499943 -0.194399 2.214716
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.336479 -1.906359 -0.998751 1.116018 -0.222343 2.134654 1.896174 0.432186 -1.948611 0.232746 -2.471083 0.577248 2.153776 1.032464 1.677690 -0.774182 -0.297477 -1.065382 0.366922 -1.863900
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 0.585831 -1.232723 0.570438 0.442601 0.316093 0.267676 -1.287977 4.036353 -0.360748 -4.639840 -0.912095 1.398993 2.861907 0.729896 -1.759797 -1.727771 3.075548 -1.507608 2.401306 -0.269388
wb_dma_ch_sel/assign_139_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_de/assign_78_mast0_go/expr_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma/assign_6_pt1_sel_i 3.663887 -3.713893 1.034917 -2.401602 1.232652 0.671126 -4.502988 1.202937 3.067859 1.639910 0.405358 0.547851 0.982399 0.870667 1.454628 -1.500079 0.308575 2.093093 2.438348 -0.247942
wb_dma/wire_mast1_adr 1.625922 -2.211233 2.297886 -0.880782 -1.725323 1.471267 -2.516133 -1.098616 1.947479 -1.680152 5.586695 1.540342 0.263713 1.520593 -0.544778 0.217644 -3.502364 2.499943 -0.194399 2.214716
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_wb_slv/input_wb_stb_i 3.478219 -1.405815 1.337941 2.909596 0.857317 0.017459 1.339045 1.415138 -2.737487 0.839991 1.286955 2.544776 0.337584 2.277017 2.714068 -2.537737 -1.574800 0.621028 0.796145 -2.559219
wb_dma_de/reg_adr1_cnt 3.549190 -0.439098 2.310874 0.786327 1.182879 1.020762 -1.604918 3.011610 1.639207 -0.621138 4.667883 1.488324 -0.775125 -0.627982 -2.149049 -0.225082 -1.469404 1.525095 -0.342310 -0.043867
wb_dma_ch_sel/always_42/case_1/stmt_4 0.314811 -2.409266 -3.079138 -0.927169 0.856818 2.342620 -2.634936 0.615683 1.693280 0.999287 -3.146424 -0.322212 -0.015820 -1.747744 -0.174389 2.668941 0.578665 1.139544 0.602577 0.400650
wb_dma_ch_sel/always_42/case_1/stmt_2 1.344978 -1.262172 -0.449770 -1.563111 1.667404 3.496717 -1.399995 -1.562229 -0.700975 0.333636 -3.618136 1.785886 -2.169326 -1.093197 -1.320495 0.483528 0.691758 0.884171 1.598323 0.098802
wb_dma_ch_sel/always_42/case_1/stmt_3 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_ch_sel/always_42/case_1/stmt_1 0.875562 -3.976077 0.104905 -0.998133 0.040604 -0.559948 -2.984309 -1.522458 0.823661 -2.325818 -3.663216 -1.326029 4.511497 0.247685 6.956896 -3.286909 0.928008 1.176409 -0.209133 1.812229
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -0.955426 -4.051700 -2.070880 1.353905 -2.601304 1.332410 2.277822 1.631279 2.407736 -0.106264 0.799485 -0.492889 -2.797730 2.300208 -1.030494 2.395018 1.242781 0.814897 1.384647 -2.408919
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 3.579984 -3.193967 0.537686 2.051805 0.733979 -0.222814 1.125215 1.286199 1.072421 0.901197 3.272700 -0.387820 2.380364 0.193659 2.350391 -1.251706 0.659032 0.698977 -2.412409 0.510399
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 1.366702 -1.757953 1.121940 0.885904 0.170582 0.446009 -1.862945 2.626668 -0.399328 -3.870517 -0.048821 0.482308 2.799224 0.227182 -1.889167 -2.159386 3.484633 -1.143895 1.976020 -0.215074
wb_dma_ch_sel/always_3/stmt_1/expr_1 2.337176 -1.222474 -2.066042 0.193797 3.605822 -0.192311 -4.133645 1.359231 -0.452801 0.452411 -0.849006 1.704313 0.101596 -2.135414 0.918191 0.951692 0.398271 3.437883 -0.511392 2.246589
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 1.892041 -2.357759 1.778060 0.715651 0.207900 -1.227670 -3.573139 -1.966092 0.085684 -1.721814 1.874448 1.735885 0.546020 1.261005 4.277247 -1.930496 -0.472491 2.673965 1.199110 2.235701
wb_dma/wire_txsz -0.189725 1.005773 -1.607388 -0.365265 4.690506 0.766957 -0.480108 -0.582131 -4.023016 -0.007826 -1.074781 1.753084 -0.493429 -1.882866 -1.859154 -0.480476 1.296405 1.452214 -0.508418 1.258628
wb_dma_de/always_14/stmt_1 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_wb_slv/reg_rf_ack 3.478219 -1.405815 1.337941 2.909596 0.857317 0.017459 1.339045 1.415138 -2.737487 0.839991 1.286955 2.544776 0.337584 2.277017 2.714068 -2.537737 -1.574800 0.621028 0.796145 -2.559219
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 1.017509 0.550996 0.015300 0.108127 1.575801 2.299501 0.513627 0.476171 -4.033436 -1.022918 -1.647949 1.317013 3.407047 -1.514094 -0.356154 -1.488685 -2.423700 0.688963 -3.049131 1.052535
wb_dma/wire_de_csr_we 2.009140 -2.418916 -1.922778 -0.780219 1.165221 0.184989 -4.901124 0.948326 1.404646 2.015942 -4.405411 -0.283358 1.881374 -1.314762 4.026612 0.585321 0.414885 0.578752 1.912672 0.232892
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_wb_slv/assign_1_rf_sel/expr_1 3.157822 2.940592 0.637694 4.966076 1.997805 -1.092893 2.294542 -1.439986 -1.637750 1.395278 3.258143 2.966252 -3.752291 2.289960 4.066571 0.266175 -0.792843 -1.816878 1.297507 -0.369052
wb_dma/wire_ch1_txsz 1.308153 -2.387480 1.196455 -2.439703 0.217216 4.109462 -1.107674 -0.907100 -0.123682 0.881336 -2.788933 1.358690 -1.061001 0.116305 -2.173641 -0.868590 0.779063 -0.048737 3.235063 -1.843117
wb_dma_rf/inst_u9 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_rf/inst_u8 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_rf/inst_u7 0.443300 0.597460 -0.664212 -0.675094 0.656897 -1.751398 -3.345275 0.425447 -1.272831 -0.801755 -2.101488 -1.052292 2.899738 -2.130894 1.449022 -1.057245 -1.114812 1.699574 -2.025421 1.493184
wb_dma_rf/inst_u6 0.443300 0.597460 -0.664212 -0.675094 0.656897 -1.751398 -3.345275 0.425447 -1.272831 -0.801755 -2.101488 -1.052292 2.899738 -2.130894 1.449022 -1.057245 -1.114812 1.699574 -2.025421 1.493184
wb_dma_rf/inst_u5 0.443300 0.597460 -0.664212 -0.675094 0.656897 -1.751398 -3.345275 0.425447 -1.272831 -0.801755 -2.101488 -1.052292 2.899738 -2.130894 1.449022 -1.057245 -1.114812 1.699574 -2.025421 1.493184
wb_dma_rf/inst_u4 0.443300 0.597460 -0.664212 -0.675094 0.656897 -1.751398 -3.345275 0.425447 -1.272831 -0.801755 -2.101488 -1.052292 2.899738 -2.130894 1.449022 -1.057245 -1.114812 1.699574 -2.025421 1.493184
wb_dma_rf/inst_u3 0.443300 0.597460 -0.664212 -0.675094 0.656897 -1.751398 -3.345275 0.425447 -1.272831 -0.801755 -2.101488 -1.052292 2.899738 -2.130894 1.449022 -1.057245 -1.114812 1.699574 -2.025421 1.493184
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_rf/inst_u1 0.443300 0.597460 -0.664212 -0.675094 0.656897 -1.751398 -3.345275 0.425447 -1.272831 -0.801755 -2.101488 -1.052292 2.899738 -2.130894 1.449022 -1.057245 -1.114812 1.699574 -2.025421 1.493184
wb_dma_rf/inst_u0 -0.877059 1.436606 0.839280 0.195221 1.053543 -1.384118 0.064188 0.517023 -2.907506 -1.388704 0.365208 -1.442448 4.169438 -1.214709 1.377336 -2.830547 -1.212896 -1.278280 -1.912107 0.078474
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 1.344716 0.776633 2.945897 0.282572 1.232846 -1.934019 -3.903434 -0.908659 -1.669903 -2.829798 0.698012 1.345500 3.102198 -0.622453 4.674427 -3.086740 -0.875013 -0.030973 0.407995 3.078288
wb_dma_inc30r/assign_2_out 1.206135 -1.502810 3.320142 0.985921 1.339817 2.701665 -1.142471 2.964583 3.967435 -4.507915 4.766418 1.161424 1.625231 -0.271756 0.443874 -1.138720 0.779797 -0.232638 0.822126 1.813528
wb_dma/wire_mast1_din 2.674945 -3.516799 0.191848 -2.603964 1.655822 1.826933 -2.355477 0.618644 2.403588 1.216730 -1.383329 0.455367 0.432416 1.407778 1.372340 -1.434541 0.453239 0.566804 2.585127 -1.068515
wb_dma_ch_sel/assign_2_pri0 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_wb_mast/always_1/if_1/stmt_1 1.110811 -2.343160 -2.183690 -1.271086 0.750339 0.776481 -3.183907 1.126607 2.213483 2.651411 -4.048973 -0.117484 0.058671 -1.004338 2.199449 1.637259 1.528971 -0.409989 3.000716 -0.542279
wb_dma_ch_sel/always_48/case_1/cond -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_rf/input_wb_rf_we 0.280724 2.614491 0.957441 0.568532 0.558025 -3.303558 -1.995194 2.505955 -2.651826 3.423311 0.042184 2.262512 4.113554 -1.212055 -0.637270 0.078764 1.753852 1.531775 -1.497679 3.208104
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma/assign_7_pt0_sel_i -0.605641 -1.743815 1.936771 -0.334163 -2.121488 1.741829 -1.049080 -2.232668 0.012545 -2.272516 -0.161755 1.464162 -2.644500 0.071741 -1.796196 0.230595 0.375728 0.910941 2.117216 0.532057
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.890516 -0.698406 -1.448157 2.189946 2.070401 0.747589 -2.945042 1.119270 0.533535 -0.696301 2.051645 2.464204 -1.539158 -1.791632 -0.128424 3.156966 0.676263 2.199893 0.565447 2.645773
wb_dma_wb_mast/wire_mast_pt_out 1.508493 -0.851183 -0.209738 0.686354 0.799425 2.234346 1.349598 -1.121692 1.208363 0.844864 0.171766 1.706169 -3.836886 1.800839 0.131396 1.010007 0.634870 -0.253607 2.290316 -1.537715
assert_wb_dma_ch_arb/input_state 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma/wire_ch0_csr 1.562426 0.299494 2.311345 -2.309028 0.917632 3.902017 -3.081134 -2.767501 -1.403612 -0.286009 -0.998974 -0.833476 5.986083 -0.103624 1.365622 -3.294382 -1.898755 -2.050244 0.278695 2.021886
wb_dma_de/assign_69_de_adr0/expr_1 -2.788445 -3.604190 -1.848584 2.311066 -3.457153 -1.195515 -0.166972 0.980143 1.036360 -1.705122 3.605789 -0.490554 1.225220 2.501527 1.492813 1.596786 -0.569332 1.392364 1.430993 -0.874385
wb_dma_wb_slv/wire_pt_sel 2.317954 -1.733068 4.127114 -3.232008 1.723890 0.406802 -3.449305 -4.764047 1.750443 0.203796 1.385694 1.589193 -2.628826 2.358178 0.516609 -3.001367 2.011679 1.494083 3.719363 0.424822
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.902675 1.361155 -0.653382 2.581838 -0.393728 2.043267 -0.957238 -0.006640 -2.312598 -3.092073 -2.568205 -1.042585 -0.980224 -3.589737 1.608621 1.210641 -2.798327 -3.761428 1.462702 -1.653120
wb_dma_ch_sel/wire_de_start 0.922524 1.179362 0.665183 -0.239119 2.714661 2.778768 1.029595 -0.292561 -4.372788 -2.086483 -0.813882 0.539882 1.727349 -1.801581 -0.642387 -2.366452 -2.967482 -1.132054 -1.979019 -0.229217
wb_dma_wb_mast/assign_3_mast_drdy 1.028316 0.526194 -3.259039 -0.923118 0.477693 -1.494851 -3.467754 -0.963666 -1.869450 -2.213330 -5.251917 -0.812504 -3.240489 0.644270 0.732765 -0.648609 -4.351662 2.877779 0.526737 -2.820150
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 1.744415 -1.721967 -2.114181 -0.143996 2.622434 1.136253 -1.400298 0.011825 -0.393997 -0.364185 -2.591225 0.540780 1.566654 -0.663735 3.150998 -0.163526 -0.655073 1.183598 -1.227380 1.457406
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_de/always_5/stmt_1 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_de/input_mast1_err 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_de/reg_mast0_adr 3.608966 -1.129561 -2.630083 0.944403 1.033401 -0.542274 0.173692 3.148494 1.272320 0.938395 0.097858 -0.383357 -1.839177 1.474909 0.311602 0.447322 -3.519204 2.383157 -1.539768 -3.207661
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_ch_rf/assign_15_ch_am0_we -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_rf/inst_u2 -0.403721 0.872917 -2.249545 -0.263546 -0.208253 -2.940816 -4.140827 1.772744 -1.613186 0.134968 -2.770981 -1.287369 2.669171 -2.171579 -0.223822 0.622784 0.296237 3.134788 -2.420625 2.195659
wb_dma_ch_rf/wire_ch_adr1_dewe 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_ch_rf/always_17/if_1 -0.189725 1.005773 -1.607388 -0.365265 4.690506 0.766957 -0.480108 -0.582131 -4.023016 -0.007826 -1.074781 1.753084 -0.493429 -1.882866 -1.859154 -0.480476 1.296405 1.452214 -0.508418 1.258628
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_sel/always_42/case_1 0.422766 -2.046737 1.433954 -0.256418 -1.014639 0.514523 -4.388097 -1.608605 0.705283 -1.641426 -4.148259 -1.412374 4.063034 -0.707357 5.553452 -2.417109 1.004514 -1.078435 2.294440 0.502393
wb_dma_ch_sel/always_1/stmt_1/expr_1 0.089133 -2.395094 -3.186297 -1.404341 1.920058 3.305216 -0.861626 1.717353 0.461850 1.998345 -2.231234 -0.643013 1.128659 -1.746838 -2.232862 1.765080 0.460505 0.668093 -0.030897 -1.015666
wb_dma_ch_sel/always_6/stmt_1 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma_ch_rf/reg_ch_chk_sz_r 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma_ch_sel/always_3/stmt_1 2.337176 -1.222474 -2.066042 0.193797 3.605822 -0.192311 -4.133645 1.359231 -0.452801 0.452411 -0.849006 1.704313 0.101596 -2.135414 0.918191 0.951692 0.398271 3.437883 -0.511392 2.246589
wb_dma/wire_pointer2_s 0.438366 -2.394709 -1.458111 0.787941 -1.570747 1.279527 0.823180 1.559070 2.129674 1.482039 0.237842 1.226309 -2.167536 1.491912 -1.635469 2.734258 1.099975 1.637109 0.979582 -0.518214
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 0.445189 -0.088191 -0.977228 1.351673 1.340856 1.239689 0.148536 -1.990528 1.965066 -0.560950 2.684341 0.824146 -4.557673 1.716928 1.367646 1.871642 -0.040597 -0.749937 2.981699 -1.163196
wb_dma_ch_rf/input_de_txsz 2.554092 -1.651066 -1.080132 -0.911553 3.477648 1.709151 -0.374487 -1.038516 1.479535 -1.322686 -0.903477 0.821082 0.685351 0.642655 3.829076 -0.728199 -0.931825 0.830163 -1.727465 2.654763
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_wb_if/input_pt_sel_i 2.600577 -3.686812 3.905512 -3.188575 -1.246049 0.526560 -4.984939 -0.853676 1.071640 -1.086249 -0.682894 1.361714 -1.259938 0.144837 -1.271433 -2.813980 -0.061620 2.539452 3.168480 0.361103
wb_dma/wire_ch0_txsz 1.400362 -1.841503 -2.506673 -0.959163 3.210945 2.469177 0.926090 0.802863 -1.297748 0.733244 -2.797635 0.125894 2.144111 -0.334255 1.010622 -0.864584 -0.677558 0.605736 -1.786891 -0.196629
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 2.499246 -2.101097 -4.484784 -1.369162 1.248399 -1.120930 -3.207191 1.587485 0.555679 0.533901 -4.530308 -1.083472 -2.428990 0.653858 0.296558 0.375042 -2.663471 3.989497 -0.074011 -3.239685
wb_dma/wire_mast0_go -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/always_1/stmt_1 0.034181 -1.839338 -0.875672 0.545465 0.700527 3.173348 3.483047 -0.778708 0.484303 -1.897753 -0.162509 0.655171 0.648941 1.756716 1.690870 -0.059362 -0.636290 -0.963384 -1.206746 0.485649
wb_dma_ch_rf/always_10/if_1 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_sel/assign_165_req_p1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma_de/always_23/block_1/case_1/block_8/if_2 2.542270 -2.539152 -1.839549 -1.566464 2.678092 2.316155 -1.761499 -0.388446 2.349853 -0.014331 -1.616266 1.024787 -1.206982 -0.147835 0.993441 1.027220 -0.067431 2.355386 -0.597510 1.815317
wb_dma_de/always_23/block_1/case_1/block_8/if_3 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_ch_sel/always_2/stmt_1 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_ch_sel/assign_115_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -3.321471 -0.053204 -0.380196 -1.821833 0.890640 0.669270 -2.839723 0.912909 0.211031 -4.521302 -1.996549 1.301598 2.427168 -1.371225 2.484885 0.746229 0.160535 -2.468426 2.463351 3.309491
wb_dma/wire_de_txsz 2.021531 -1.797444 -1.766135 -1.954153 4.570550 3.127112 2.144219 -0.276261 0.856319 -0.603719 -0.588862 0.305101 1.912249 1.251990 1.983144 -1.529554 -1.153223 0.324652 -2.852867 1.650506
wb_dma_wb_slv/input_slv_pt_in 1.508493 -0.851183 -0.209738 0.686354 0.799425 2.234346 1.349598 -1.121692 1.208363 0.844864 0.171766 1.706169 -3.836886 1.800839 0.131396 1.010007 0.634870 -0.253607 2.290316 -1.537715
assert_wb_dma_ch_sel/input_ch0_csr 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_de/always_23/block_1/case_1/block_7/if_1 1.589409 -2.221181 -4.275798 -2.268116 2.117777 1.100442 -0.942989 1.881763 -0.798039 1.236253 -3.045585 -1.062984 -0.577595 0.577570 -2.406852 -0.303198 -2.626967 3.361953 -1.009456 -3.603724
wb_dma_ch_sel/assign_149_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_de/wire_adr0_cnt_next -1.783941 -2.379469 -0.904775 0.547334 -3.597941 1.699676 -1.769739 0.586610 -0.624953 -2.202164 2.799285 -0.023570 3.332120 0.765194 -1.729039 1.219686 -2.959431 2.235851 -0.636725 0.829708
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 1.641354 2.431750 1.544658 -0.980699 3.511434 -1.675502 -3.969432 0.676995 -3.525064 -2.656602 -1.602379 -0.001575 2.433669 -3.518605 3.008632 -3.282461 -2.832400 -1.258037 -0.691692 1.394881
wb_dma_ch_rf/always_23/if_1/block_1 2.459657 0.840015 0.238012 3.053665 1.729508 -0.291433 0.544998 3.016658 -0.268830 0.970112 3.394043 2.324029 -2.152683 -0.492084 -1.383114 1.418659 -0.103482 1.034431 -0.342145 -0.371759
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_rf/wire_ch0_txsz 1.186377 -1.470675 -1.527869 -0.908914 2.910317 1.731279 3.048425 0.868897 -2.067459 3.929123 -3.989041 2.396234 2.716722 1.057479 0.673008 -1.250351 2.417833 0.833221 -1.073590 0.820842
wb_dma_ch_sel/assign_134_req_p0/expr_1 2.078995 1.053596 -1.277521 3.610693 1.707941 -3.764438 -0.612505 0.412150 -3.354833 1.106095 0.074089 1.524526 0.160141 -0.890266 2.979825 -0.087147 -0.136201 3.351623 -3.090600 1.672850
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -1.680991 -1.247287 -4.015926 1.158046 0.816549 3.386341 0.646301 2.764485 -1.183357 1.592779 -1.080179 -0.754141 1.750687 -1.838353 -2.580128 2.923503 -0.374846 -0.898956 0.301426 -2.242461
wb_dma_de/always_6/if_1/if_1 -0.189725 1.005773 -1.607388 -0.365265 4.690506 0.766957 -0.480108 -0.582131 -4.023016 -0.007826 -1.074781 1.753084 -0.493429 -1.882866 -1.859154 -0.480476 1.296405 1.452214 -0.508418 1.258628
wb_dma_ch_sel/assign_128_req_p0 3.577971 -0.224334 0.848774 2.156863 2.095058 -1.353937 -1.027028 -0.017832 -2.123668 -0.847636 1.082299 1.849262 1.577398 0.675817 4.621089 -2.345411 -2.349944 1.909021 -1.976070 1.418822
wb_dma_de/assign_77_read_hold/expr_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_de/wire_de_adr0 -2.788445 -3.604190 -1.848584 2.311066 -3.457153 -1.195515 -0.166972 0.980143 1.036360 -1.705122 3.605789 -0.490554 1.225220 2.501527 1.492813 1.596786 -0.569332 1.392364 1.430993 -0.874385
wb_dma_de/wire_de_adr1 0.958781 -0.341439 0.251433 1.805397 1.134051 0.286455 -1.502427 1.326978 1.203842 -0.254213 2.988303 1.954498 -1.866235 -0.553672 -0.574367 1.847823 0.987671 0.854690 1.439641 1.059705
wb_dma_wb_mast/always_4 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_wb_mast/always_1 1.110811 -2.343160 -2.183690 -1.271086 0.750339 0.776481 -3.183907 1.126607 2.213483 2.651411 -4.048973 -0.117484 0.058671 -1.004338 2.199449 1.637259 1.528971 -0.409989 3.000716 -0.542279
wb_dma_rf/wire_ch3_csr 1.216979 -1.114068 -0.388914 -1.997373 -0.054967 0.890988 -2.032081 0.362678 -1.330010 -0.729324 -5.334898 -1.453186 5.336587 -0.614832 2.240468 -3.128962 -1.941071 1.070809 -2.065623 -0.282820
wb_dma_ch_rf/reg_ptr_valid -0.197526 -0.247836 -2.531859 2.237495 1.426949 1.748063 -2.621455 2.622227 1.055333 0.617524 -0.107056 0.848430 -0.466394 -3.120346 -0.619787 4.301877 1.130093 -0.458688 1.539946 0.858994
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_ch_sel/always_9/stmt_1 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_rf/assign_6_csr_we/expr_1 -1.717458 1.277071 -0.878361 3.460125 -0.821305 1.288595 0.782069 0.091703 -2.419811 0.845235 -3.413779 1.171736 1.963778 -1.798498 2.674352 2.193391 1.410976 -3.391619 1.300024 0.762096
wb_dma_wb_slv/always_5/stmt_1/expr_1 3.478219 -1.405815 1.337941 2.909596 0.857317 0.017459 1.339045 1.415138 -2.737487 0.839991 1.286955 2.544776 0.337584 2.277017 2.714068 -2.537737 -1.574800 0.621028 0.796145 -2.559219
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 3.050201 -2.499606 -1.096216 -0.937038 3.818317 2.555135 1.112074 -0.661943 0.562924 1.170748 -2.693775 1.098396 0.327014 1.149287 3.324703 -1.289069 0.866974 -0.263167 -0.129477 0.194024
wb_dma/wire_ch5_csr 0.443300 0.597460 -0.664212 -0.675094 0.656897 -1.751398 -3.345275 0.425447 -1.272831 -0.801755 -2.101488 -1.052292 2.899738 -2.130894 1.449022 -1.057245 -1.114812 1.699574 -2.025421 1.493184
wb_dma_ch_pri_enc/wire_pri10_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_rf/assign_20_ch_done_we 1.253220 -0.025992 -0.520734 0.218477 2.486117 1.928796 -2.082236 -1.374326 -2.710627 -0.913865 -3.056239 1.816226 0.597631 -1.802366 1.767274 -0.354167 -0.528734 0.445502 0.107558 1.646266
wb_dma_wb_mast/input_wb_ack_i 2.300849 1.294394 -3.019195 -2.574485 2.310107 0.019458 -4.310857 -0.695926 -0.206277 3.015142 -5.731269 -0.563199 -1.849067 -0.390610 0.837121 0.252906 -1.837546 0.895788 2.285310 -2.635229
wb_dma_ch_rf/always_17/if_1/block_1/if_1 -0.189725 1.005773 -1.607388 -0.365265 4.690506 0.766957 -0.480108 -0.582131 -4.023016 -0.007826 -1.074781 1.753084 -0.493429 -1.882866 -1.859154 -0.480476 1.296405 1.452214 -0.508418 1.258628
wb_dma_rf/input_dma_rest -1.443581 -2.425091 -1.812249 0.116269 -0.552275 3.117802 -1.907530 0.755400 2.760691 -0.286802 0.628297 -0.791989 0.130216 -0.674061 -1.042585 3.055884 0.306265 -0.910981 2.534757 -0.721474
wb_dma_ch_sel/always_5/stmt_1 -0.755476 -0.269781 0.012350 -1.617821 2.122888 3.644261 0.511187 -1.152778 -3.302635 -3.214894 -0.560610 -0.091726 1.236523 -1.350664 -1.772124 -1.899822 -2.481122 -0.826899 -0.845667 -0.218499
wb_dma_ch_sel/always_40/case_1 -0.197526 -0.247836 -2.531859 2.237495 1.426949 1.748063 -2.621455 2.622227 1.055333 0.617524 -0.107056 0.848430 -0.466394 -3.120346 -0.619787 4.301877 1.130093 -0.458688 1.539946 0.858994
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 0.958781 -0.341439 0.251433 1.805397 1.134051 0.286455 -1.502427 1.326978 1.203842 -0.254213 2.988303 1.954498 -1.866235 -0.553672 -0.574367 1.847823 0.987671 0.854690 1.439641 1.059705
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma/wire_de_csr 0.314811 -2.409266 -3.079138 -0.927169 0.856818 2.342620 -2.634936 0.615683 1.693280 0.999287 -3.146424 -0.322212 -0.015820 -1.747744 -0.174389 2.668941 0.578665 1.139544 0.602577 0.400650
wb_dma_de/assign_82_rd_ack 1.253220 -0.025992 -0.520734 0.218477 2.486117 1.928796 -2.082236 -1.374326 -2.710627 -0.913865 -3.056239 1.816226 0.597631 -1.802366 1.767274 -0.354167 -0.528734 0.445502 0.107558 1.646266
wb_dma_ch_sel/always_37/if_1/if_1 -4.812934 0.929235 -2.279383 0.408753 1.924447 -1.423046 -2.564867 -2.343567 -3.650708 -0.430695 1.546740 -0.400464 3.711594 -2.144011 0.102582 1.045709 2.406119 0.287191 0.081255 3.663106
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_de/always_23/block_1/case_1/block_9/if_2 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma_ch_rf/always_10/if_1/if_1 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_pri_enc/assign_1_pri_out_tmp -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/input_ch3_adr0 -2.230918 -2.608085 -1.559257 1.450874 -3.072474 -0.278601 -1.492681 -1.251354 1.534197 -1.546769 3.146828 0.585843 -1.446254 1.256795 0.224564 3.350039 -0.597956 2.166486 1.257745 1.282291
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 0.089133 -2.395094 -3.186297 -1.404341 1.920058 3.305216 -0.861626 1.717353 0.461850 1.998345 -2.231234 -0.643013 1.128659 -1.746838 -2.232862 1.765080 0.460505 0.668093 -0.030897 -1.015666
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_de/wire_de_txsz 2.021531 -1.797444 -1.766135 -1.954153 4.570550 3.127112 2.144219 -0.276261 0.856319 -0.603719 -0.588862 0.305101 1.912249 1.251990 1.983144 -1.529554 -1.153223 0.324652 -2.852867 1.650506
wb_dma_rf/input_de_adr1 0.958781 -0.341439 0.251433 1.805397 1.134051 0.286455 -1.502427 1.326978 1.203842 -0.254213 2.988303 1.954498 -1.866235 -0.553672 -0.574367 1.847823 0.987671 0.854690 1.439641 1.059705
wb_dma_rf/input_de_adr0 -4.605470 -2.753185 -3.484665 1.489180 -2.801914 -0.347191 1.451568 -0.527384 0.887599 -3.282779 1.517223 -0.334638 0.185641 3.047257 1.992958 2.548930 -0.742367 0.485814 0.914268 0.285699
wb_dma_de/always_2/if_1 -3.362066 -2.921357 -1.383127 1.339365 -2.947138 0.781862 -0.087456 1.182959 -0.896264 -2.607200 3.213478 -0.388222 3.460346 0.752393 -0.499634 1.100411 -1.745347 1.026319 -0.152483 -0.015184
wb_dma_ch_sel/assign_102_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -0.565384 -0.103980 0.545451 -1.534278 1.450032 -3.167979 -6.925062 0.291421 -0.825720 2.013017 1.249238 -0.206874 2.913414 -1.344976 0.258789 -0.637974 1.326018 2.182453 2.478694 0.130872
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_wb_mast/assign_4_mast_err 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_ch_rf/always_2/if_1 -0.197526 -0.247836 -2.531859 2.237495 1.426949 1.748063 -2.621455 2.622227 1.055333 0.617524 -0.107056 0.848430 -0.466394 -3.120346 -0.619787 4.301877 1.130093 -0.458688 1.539946 0.858994
wb_dma/input_wb1_err_i 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_sel/assign_133_req_p0/expr_1 2.078995 1.053596 -1.277521 3.610693 1.707941 -3.764438 -0.612505 0.412150 -3.354833 1.106095 0.074089 1.524526 0.160141 -0.890266 2.979825 -0.087147 -0.136201 3.351623 -3.090600 1.672850
wb_dma_ch_sel/assign_136_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_ch_sel/input_dma_busy 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_ch_sel/assign_4_pri1 0.096670 -0.259045 0.260685 1.192803 0.988648 3.180455 -0.962565 -2.423599 -1.065920 -2.275926 -0.115799 2.935210 -2.308949 -0.590536 0.174208 1.540937 -0.134082 0.238124 1.587845 2.089773
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_ch_rf/reg_ch_csr_r -0.996622 1.493418 -1.003995 -0.917203 1.676407 -1.851361 -5.900134 0.276626 -1.493221 -0.985723 2.438091 -1.941336 -0.507707 -2.569768 -1.672406 0.123557 -2.305178 0.138132 2.357325 -1.301373
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_wb_if/wire_slv_we -0.642316 2.268085 0.612187 0.593069 -0.898606 -2.782252 -4.010514 2.998271 -1.610400 4.399745 0.813584 2.067993 3.951286 -0.672821 -2.384006 1.598202 1.690914 1.523218 1.145140 1.700822
wb_dma_de/assign_70_de_adr1 0.958781 -0.341439 0.251433 1.805397 1.134051 0.286455 -1.502427 1.326978 1.203842 -0.254213 2.988303 1.954498 -1.866235 -0.553672 -0.574367 1.847823 0.987671 0.854690 1.439641 1.059705
wb_dma_ch_sel/always_38/case_1/stmt_4 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_ch_sel/reg_ch_sel_r -4.812934 0.929235 -2.279383 0.408753 1.924447 -1.423046 -2.564867 -2.343567 -3.650708 -0.430695 1.546740 -0.400464 3.711594 -2.144011 0.102582 1.045709 2.406119 0.287191 0.081255 3.663106
wb_dma_ch_sel/always_38/case_1/stmt_1 1.868977 -0.978000 -0.535284 -0.352521 4.847158 3.612317 2.437345 1.584785 -1.826852 -0.744433 1.732712 -0.459549 2.591875 -2.005641 0.145019 -1.633310 -2.181324 -1.715238 -3.219523 0.049822
wb_dma_ch_sel/always_38/case_1/stmt_3 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_ch_sel/always_38/case_1/stmt_2 1.344978 -1.262172 -0.449770 -1.563111 1.667404 3.496717 -1.399995 -1.562229 -0.700975 0.333636 -3.618136 1.785886 -2.169326 -1.093197 -1.320495 0.483528 0.691758 0.884171 1.598323 0.098802
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_pri_enc/wire_pri30_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/reg_ch_sel_d 0.821327 1.276672 0.683484 1.298254 -0.051578 -3.013155 -6.043358 0.754466 -1.627826 0.773258 0.867887 1.300428 0.220827 -3.899852 -0.809210 1.421083 0.700164 3.356537 -0.076728 2.778140
wb_dma_ch_sel/assign_137_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_rf/assign_14_ch_adr0_we -2.788445 -3.604190 -1.848584 2.311066 -3.457153 -1.195515 -0.166972 0.980143 1.036360 -1.705122 3.605789 -0.490554 1.225220 2.501527 1.492813 1.596786 -0.569332 1.392364 1.430993 -0.874385
wb_dma_rf/wire_ch1_csr 1.216979 -1.114068 -0.388914 -1.997373 -0.054967 0.890988 -2.032081 0.362678 -1.330010 -0.729324 -5.334898 -1.453186 5.336587 -0.614832 2.240468 -3.128962 -1.941071 1.070809 -2.065623 -0.282820
wb_dma_inc30r/always_1/stmt_1/expr_1 -0.367424 -3.742693 -0.530660 1.522328 0.329209 1.883136 -1.209315 6.212768 1.445244 -1.119961 4.478434 -0.392295 2.769118 -0.873091 -3.983720 -0.021802 1.426456 1.514933 1.680334 -2.688313
wb_dma_rf/wire_pause_req -2.950451 2.411291 -0.701837 2.437093 0.660859 2.680336 0.429383 -2.795171 -2.847120 -1.416975 -1.161767 0.210549 0.197123 -1.848467 1.767919 2.028435 -0.318226 -5.174023 2.302528 0.711643
wb_dma_ch_sel/assign_95_valid 0.199697 0.958141 -1.024276 0.622285 0.818989 -0.495735 0.269501 1.126780 -5.211451 -2.024743 -2.640047 0.305460 5.635396 0.722025 1.979350 -3.575304 -3.905560 1.578391 -3.345277 -0.539220
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.890516 -0.698406 -1.448157 2.189946 2.070401 0.747589 -2.945042 1.119270 0.533535 -0.696301 2.051645 2.464204 -1.539158 -1.791632 -0.128424 3.156966 0.676263 2.199893 0.565447 2.645773
wb_dma_ch_rf/reg_ch_stop 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_sel/assign_146_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_sel/always_45/case_1/stmt_1 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_de/input_dma_abort 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_de/input_adr1 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_de/input_adr0 -1.736981 -4.169019 -1.684842 2.297539 -2.753907 -2.154992 -0.810442 1.174134 0.945646 0.378591 3.717898 -0.754424 -0.932278 0.671890 -0.077128 1.875793 0.144190 2.714395 1.621364 -2.658596
wb_dma_ch_arb/reg_next_state 0.821327 1.276672 0.683484 1.298254 -0.051578 -3.013155 -6.043358 0.754466 -1.627826 0.773258 0.867887 1.300428 0.220827 -3.899852 -0.809210 1.421083 0.700164 3.356537 -0.076728 2.778140
wb_dma_wb_mast/input_wb_err_i 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_wb_if/wire_wbs_data_o 2.674945 -3.516799 0.191848 -2.603964 1.655822 1.826933 -2.355477 0.618644 2.403588 1.216730 -1.383329 0.455367 0.432416 1.407778 1.372340 -1.434541 0.453239 0.566804 2.585127 -1.068515
wb_dma_de/assign_73_dma_busy -3.576316 0.154956 -4.003713 1.583194 3.243765 2.345567 3.313634 -2.867339 -0.806039 -0.027429 1.731598 0.706763 0.469644 1.150487 1.437542 3.297033 1.884991 -2.237504 -0.390538 2.839540
wb_dma_de/always_22/if_1 0.533192 3.995416 0.576548 -0.631728 5.049446 -0.569261 -2.632051 -0.528099 -3.491149 -1.792225 -0.737621 -0.113954 2.915355 -2.610568 2.535720 -2.340823 -1.926746 -3.096293 -0.520202 2.075311
wb_dma_rf/wire_ch2_csr 1.216979 -1.114068 -0.388914 -1.997373 -0.054967 0.890988 -2.032081 0.362678 -1.330010 -0.729324 -5.334898 -1.453186 5.336587 -0.614832 2.240468 -3.128962 -1.941071 1.070809 -2.065623 -0.282820
wb_dma_de/input_de_start 0.922524 1.179362 0.665183 -0.239119 2.714661 2.778768 1.029595 -0.292561 -4.372788 -2.086483 -0.813882 0.539882 1.727349 -1.801581 -0.642387 -2.366452 -2.967482 -1.132054 -1.979019 -0.229217
wb_dma_pri_enc_sub/always_3/if_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/wire_pri28_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_ch_sel/assign_132_req_p0/expr_1 2.078995 1.053596 -1.277521 3.610693 1.707941 -3.764438 -0.612505 0.412150 -3.354833 1.106095 0.074089 1.524526 0.160141 -0.890266 2.979825 -0.087147 -0.136201 3.351623 -3.090600 1.672850
wb_dma_ch_rf/always_25/if_1/if_1 -0.471970 -1.526369 1.451570 0.899509 -1.799301 3.564701 1.674910 1.960637 0.196839 -1.313980 2.908453 1.757648 1.659840 -0.271112 -3.204796 1.037546 -0.915474 0.480508 -0.948345 0.554398
wb_dma_ch_sel/assign_98_valid/expr_1 -0.268633 0.456081 -1.960052 2.391097 0.508170 -2.554915 -0.207949 2.645068 -3.579523 -0.702844 1.788876 -0.461256 3.514510 -0.627981 0.691888 -0.723031 -2.693941 2.216103 -3.337674 -0.255879
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -0.185397 2.366939 -0.233014 -0.793439 3.090734 -2.710361 -4.413679 -1.014619 -2.857784 -2.158237 1.676892 -1.219820 0.634565 -2.381941 0.911996 -1.710749 -2.524636 0.445210 -0.343390 0.857687
wb_dma_ch_sel/reg_pointer -0.197526 -0.247836 -2.531859 2.237495 1.426949 1.748063 -2.621455 2.622227 1.055333 0.617524 -0.107056 0.848430 -0.466394 -3.120346 -0.619787 4.301877 1.130093 -0.458688 1.539946 0.858994
wb_dma_wb_if/input_wb_err_i 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_rf/input_de_csr 0.314811 -2.409266 -3.079138 -0.927169 0.856818 2.342620 -2.634936 0.615683 1.693280 0.999287 -3.146424 -0.322212 -0.015820 -1.747744 -0.174389 2.668941 0.578665 1.139544 0.602577 0.400650
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/always_5/if_1/block_1/if_1 0.438366 -2.394709 -1.458111 0.787941 -1.570747 1.279527 0.823180 1.559070 2.129674 1.482039 0.237842 1.226309 -2.167536 1.491912 -1.635469 2.734258 1.099975 1.637109 0.979582 -0.518214
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_sel/assign_161_req_p1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -0.996622 1.493418 -1.003995 -0.917203 1.676407 -1.851361 -5.900134 0.276626 -1.493221 -0.985723 2.438091 -1.941336 -0.507707 -2.569768 -1.672406 0.123557 -2.305178 0.138132 2.357325 -1.301373
wb_dma_ch_sel/assign_129_req_p0 3.577971 -0.224334 0.848774 2.156863 2.095058 -1.353937 -1.027028 -0.017832 -2.123668 -0.847636 1.082299 1.849262 1.577398 0.675817 4.621089 -2.345411 -2.349944 1.909021 -1.976070 1.418822
wb_dma_de/wire_de_ack 0.089133 -2.395094 -3.186297 -1.404341 1.920058 3.305216 -0.861626 1.717353 0.461850 1.998345 -2.231234 -0.643013 1.128659 -1.746838 -2.232862 1.765080 0.460505 0.668093 -0.030897 -1.015666
wb_dma_ch_arb 0.999937 1.948985 0.137048 2.223111 0.707021 -3.422443 -4.886269 0.116041 -2.449033 0.296986 0.012744 1.229357 1.015796 -4.051825 1.273394 1.191547 0.468486 2.759903 -1.731136 3.862809
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_pri_enc_sub/always_3/if_1/cond -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.890516 -0.698406 -1.448157 2.189946 2.070401 0.747589 -2.945042 1.119270 0.533535 -0.696301 2.051645 2.464204 -1.539158 -1.791632 -0.128424 3.156966 0.676263 2.199893 0.565447 2.645773
wb_dma/wire_de_txsz_we 3.050201 -2.499606 -1.096216 -0.937038 3.818317 2.555135 1.112074 -0.661943 0.562924 1.170748 -2.693775 1.098396 0.327014 1.149287 3.324703 -1.289069 0.866974 -0.263167 -0.129477 0.194024
wb_dma_ch_pri_enc/wire_pri16_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_ch_rf/always_11/if_1/if_1/cond 1.324746 0.179904 1.806983 2.283486 0.936407 0.850354 -2.460735 -2.117662 -2.769792 -2.536468 1.041177 3.556052 -0.921334 -0.106460 2.412621 -0.604999 -1.220242 1.037316 1.704426 2.068727
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_ch_pri_enc/wire_pri7_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/always_6/stmt_1/expr_1 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma_wb_if/wire_mast_err 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 0.471623 -0.603055 -3.451093 -0.466249 5.875542 0.742921 0.281420 1.284158 -1.594165 0.500603 -0.107632 0.838033 0.624044 -1.277956 -0.669285 0.176550 1.369448 1.847116 -1.965114 1.584231
wb_dma_wb_if/input_wb_cyc_i 5.644262 -2.260934 4.047894 -2.249380 2.257504 -1.016761 -1.863885 -1.983043 1.980940 1.194765 0.748733 1.834893 -2.107667 2.747883 2.454986 -4.173026 0.748775 2.431144 0.930249 0.010000
wb_dma_ch_sel/assign_97_valid 0.981745 -0.156778 -1.408884 2.345455 0.467177 -0.703343 0.605088 3.321831 -3.774327 -1.677425 -0.529963 -0.391691 5.639345 0.668180 2.863394 -2.721841 -4.309817 0.884010 -3.120788 -1.752882
wb_dma/wire_mast0_drdy -1.128266 0.636760 -4.523688 -1.625590 1.735360 -0.099660 -1.236596 -1.496697 -0.748770 -4.436311 -4.437848 -0.730562 -2.408185 2.430331 0.223113 0.487387 -3.577683 0.994895 -0.125994 -1.283621
wb_dma_ch_pri_enc/wire_pri8_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_wb_if/wire_pt_sel_o 2.600577 -3.686812 3.905512 -3.188575 -1.246049 0.526560 -4.984939 -0.853676 1.071640 -1.086249 -0.682894 1.361714 -1.259938 0.144837 -1.271433 -2.813980 -0.061620 2.539452 3.168480 0.361103
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 2.459657 0.840015 0.238012 3.053665 1.729508 -0.291433 0.544998 3.016658 -0.268830 0.970112 3.394043 2.324029 -2.152683 -0.492084 -1.383114 1.418659 -0.103482 1.034431 -0.342145 -0.371759
wb_dma_ch_pri_enc/wire_pri22_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_ch_sel/assign_143_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_sel/assign_135_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_sel/wire_gnt_p0_d 1.717292 -0.389471 -0.415616 1.276700 0.925805 -2.625208 -5.693461 2.266105 0.338857 1.465008 1.753425 0.804812 1.649394 -3.734406 0.441054 1.911216 0.901008 3.630598 -1.249593 3.377818
wb_dma_de/assign_20_adr0_cnt_next -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_wb_if/inst_check_wb_dma_wb_if 0.084025 -3.010824 0.746629 -0.226231 -1.916428 1.003216 -1.016200 -1.239478 1.860289 -1.552364 0.574196 0.798880 -2.873871 0.625538 -1.011203 0.798767 0.349832 1.887278 1.539200 0.056681
wb_dma_ch_sel/assign_153_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_de/assign_82_rd_ack/expr_1 1.253220 -0.025992 -0.520734 0.218477 2.486117 1.928796 -2.082236 -1.374326 -2.710627 -0.913865 -3.056239 1.816226 0.597631 -1.802366 1.767274 -0.354167 -0.528734 0.445502 0.107558 1.646266
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 1.253220 -0.025992 -0.520734 0.218477 2.486117 1.928796 -2.082236 -1.374326 -2.710627 -0.913865 -3.056239 1.816226 0.597631 -1.802366 1.767274 -0.354167 -0.528734 0.445502 0.107558 1.646266
wb_dma_de/reg_de_csr_we 2.009140 -2.418916 -1.922778 -0.780219 1.165221 0.184989 -4.901124 0.948326 1.404646 2.015942 -4.405411 -0.283358 1.881374 -1.314762 4.026612 0.585321 0.414885 0.578752 1.912672 0.232892
wb_dma/wire_wb0_ack_o 1.508493 -0.851183 -0.209738 0.686354 0.799425 2.234346 1.349598 -1.121692 1.208363 0.844864 0.171766 1.706169 -3.836886 1.800839 0.131396 1.010007 0.634870 -0.253607 2.290316 -1.537715
wb_dma_ch_sel/always_9/stmt_1/expr_1 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_ch_pri_enc/wire_pri23_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/assign_103_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 0.034181 -1.839338 -0.875672 0.545465 0.700527 3.173348 3.483047 -0.778708 0.484303 -1.897753 -0.162509 0.655171 0.648941 1.756716 1.690870 -0.059362 -0.636290 -0.963384 -1.206746 0.485649
wb_dma_rf/wire_ch1_txsz 1.308153 -2.387480 1.196455 -2.439703 0.217216 4.109462 -1.107674 -0.907100 -0.123682 0.881336 -2.788933 1.358690 -1.061001 0.116305 -2.173641 -0.868590 0.779063 -0.048737 3.235063 -1.843117
wb_dma_de/always_23/block_1/stmt_13 0.110225 -3.492737 -1.242268 -2.764131 1.863096 4.178012 0.757217 1.383026 -0.598093 -0.403883 0.471204 -0.218237 3.664074 0.393533 -3.044509 -1.307783 -0.510224 0.792054 -1.056700 -0.824795
wb_dma_de/always_23/block_1/stmt_14 -2.762336 -0.317296 -2.638129 2.020309 2.359546 -1.379045 -0.286821 0.918323 1.141163 -5.498314 0.505027 0.375766 1.843385 0.491774 5.995461 0.937228 0.756577 -1.400530 0.101934 3.780027
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.557412 0.874233 -0.876096 0.832941 3.330990 0.241120 -3.019106 -1.165680 -3.136387 -1.300643 -1.313993 2.217328 0.303924 -2.599712 1.167550 0.333820 0.340290 1.645745 -0.504339 3.286432
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_ch_rf/input_ch_sel -3.395614 -1.770305 -4.066664 -0.606999 4.204652 3.038536 0.438296 -3.343912 0.823901 1.520440 -0.160092 -0.773233 2.005358 0.533529 2.151800 2.820584 3.639926 -2.943017 1.474799 2.340727
wb_dma_ch_sel/always_45/case_1/stmt_2 0.958781 -0.341439 0.251433 1.805397 1.134051 0.286455 -1.502427 1.326978 1.203842 -0.254213 2.988303 1.954498 -1.866235 -0.553672 -0.574367 1.847823 0.987671 0.854690 1.439641 1.059705
wb_dma_wb_if/wire_wb_addr_o 3.631510 -1.705671 1.618151 1.712335 -0.578617 -1.165556 -0.787760 1.516722 1.109394 0.194507 3.203968 1.445530 -1.081636 1.853991 1.353770 -1.024507 -1.565198 2.483686 0.011608 -0.885541
wb_dma_ch_rf/wire_ch_txsz_we 0.471623 -0.603055 -3.451093 -0.466249 5.875542 0.742921 0.281420 1.284158 -1.594165 0.500603 -0.107632 0.838033 0.624044 -1.277956 -0.669285 0.176550 1.369448 1.847116 -1.965114 1.584231
wb_dma_de/assign_70_de_adr1/expr_1 0.958781 -0.341439 0.251433 1.805397 1.134051 0.286455 -1.502427 1.326978 1.203842 -0.254213 2.988303 1.954498 -1.866235 -0.553672 -0.574367 1.847823 0.987671 0.854690 1.439641 1.059705
wb_dma_ch_sel/assign_116_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -0.286290 -1.535091 -3.311190 0.634089 1.211044 2.599179 1.334388 2.413455 -2.866354 1.592854 -1.230003 0.178396 0.761828 -0.939907 -3.214878 1.074718 -0.996283 1.235556 -0.752400 -2.786140
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_wb_mast/wire_wb_addr_o 3.631510 -1.705671 1.618151 1.712335 -0.578617 -1.165556 -0.787760 1.516722 1.109394 0.194507 3.203968 1.445530 -1.081636 1.853991 1.353770 -1.024507 -1.565198 2.483686 0.011608 -0.885541
wb_dma_ch_rf/reg_ch_csr_r2 1.324746 0.179904 1.806983 2.283486 0.936407 0.850354 -2.460735 -2.117662 -2.769792 -2.536468 1.041177 3.556052 -0.921334 -0.106460 2.412621 -0.604999 -1.220242 1.037316 1.704426 2.068727
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.471970 -1.526369 1.451570 0.899509 -1.799301 3.564701 1.674910 1.960637 0.196839 -1.313980 2.908453 1.757648 1.659840 -0.271112 -3.204796 1.037546 -0.915474 0.480508 -0.948345 0.554398
wb_dma_ch_sel/assign_11_pri3 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_de -0.729076 3.282668 -0.583507 0.484531 3.059105 -2.123200 -2.341810 -0.454309 -3.772414 -1.140012 0.241041 -0.524581 2.769871 -2.245801 2.075122 -1.258230 -1.467030 -1.352783 -1.021511 1.850876
wb_dma_wb_slv/wire_wb_data_o -0.406821 -3.357500 1.633273 1.151269 -0.369300 -0.325540 -0.196225 -0.738321 1.805514 -0.222393 6.011576 1.604325 -1.824805 4.029021 0.394592 -0.022769 1.056021 0.907304 4.014376 -1.651553
wb_dma_inc30r/always_1/stmt_1 0.424147 -3.505255 1.276454 0.804082 1.106181 2.212879 -0.877855 3.993351 2.836533 -2.485980 4.620518 -0.583344 2.410008 -0.407354 -2.514471 -1.921033 2.110331 2.594662 0.403018 -0.956171
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_sel/assign_127_req_p0 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/assign_94_valid 0.922524 1.179362 0.665183 -0.239119 2.714661 2.778768 1.029595 -0.292561 -4.372788 -2.086483 -0.813882 0.539882 1.727349 -1.801581 -0.642387 -2.366452 -2.967482 -1.132054 -1.979019 -0.229217
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 -0.189725 1.005773 -1.607388 -0.365265 4.690506 0.766957 -0.480108 -0.582131 -4.023016 -0.007826 -1.074781 1.753084 -0.493429 -1.882866 -1.859154 -0.480476 1.296405 1.452214 -0.508418 1.258628
wb_dma_ch_pri_enc/wire_pri12_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_rf/always_20/if_1/block_1 -2.788445 -3.604190 -1.848584 2.311066 -3.457153 -1.195515 -0.166972 0.980143 1.036360 -1.705122 3.605789 -0.490554 1.225220 2.501527 1.492813 1.596786 -0.569332 1.392364 1.430993 -0.874385
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 0.034181 -1.839338 -0.875672 0.545465 0.700527 3.173348 3.483047 -0.778708 0.484303 -1.897753 -0.162509 0.655171 0.648941 1.756716 1.690870 -0.059362 -0.636290 -0.963384 -1.206746 0.485649
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 -1.394169 -1.620708 -3.625378 1.309043 -0.365063 2.583091 -1.352581 1.319421 0.566529 0.710418 -2.342450 -0.164660 0.032103 -2.115271 -0.538698 4.116291 0.472776 -0.309772 1.235293 -0.319303
wb_dma_wb_if/input_slv_din -0.406821 -3.357500 1.633273 1.151269 -0.369300 -0.325540 -0.196225 -0.738321 1.805514 -0.222393 6.011576 1.604325 -1.824805 4.029021 0.394592 -0.022769 1.056021 0.907304 4.014376 -1.651553
wb_dma_ch_sel/assign_94_valid/expr_1 0.922524 1.179362 0.665183 -0.239119 2.714661 2.778768 1.029595 -0.292561 -4.372788 -2.086483 -0.813882 0.539882 1.727349 -1.801581 -0.642387 -2.366452 -2.967482 -1.132054 -1.979019 -0.229217
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 1.137806 -2.238066 -0.626529 1.245940 0.431683 2.389355 1.778932 0.380001 -2.798145 0.835744 -2.617896 0.986460 2.575905 1.383304 2.399874 -1.724703 -0.398199 -1.247288 0.992887 -2.581185
wb_dma_de/always_21 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_de/always_22 0.533192 3.995416 0.576548 -0.631728 5.049446 -0.569261 -2.632051 -0.528099 -3.491149 -1.792225 -0.737621 -0.113954 2.915355 -2.610568 2.535720 -2.340823 -1.926746 -3.096293 -0.520202 2.075311
wb_dma_de/always_23 0.533192 3.995416 0.576548 -0.631728 5.049446 -0.569261 -2.632051 -0.528099 -3.491149 -1.792225 -0.737621 -0.113954 2.915355 -2.610568 2.535720 -2.340823 -1.926746 -3.096293 -0.520202 2.075311
wb_dma_ch_pri_enc/wire_pri1_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_de/assign_78_mast0_go -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_de/wire_dma_done -0.653354 -0.274483 -1.029151 -1.318457 0.788161 3.412161 -1.126937 -0.405004 -2.202559 -1.107082 -2.865528 0.110583 2.994494 -2.353969 -1.089609 0.167986 -1.541088 -0.042279 -1.409848 1.292420
wb_dma_ch_sel/assign_150_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_rf/input_wb_rf_adr -1.420878 -2.197041 3.310471 0.813269 -0.850966 0.262650 1.660786 0.145424 -4.782272 2.836398 0.455457 0.559553 4.369653 0.859700 -0.300352 -4.047740 3.935912 -2.685922 3.820289 -3.300434
wb_dma_wb_if -0.421797 2.305052 1.161485 -0.205591 0.297326 -3.417888 -3.040948 1.068187 -2.271068 2.950282 1.256484 0.816110 -0.430072 -1.534574 -2.283140 -0.051178 1.406158 0.467951 2.162245 -0.316059
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 2.009140 -2.418916 -1.922778 -0.780219 1.165221 0.184989 -4.901124 0.948326 1.404646 2.015942 -4.405411 -0.283358 1.881374 -1.314762 4.026612 0.585321 0.414885 0.578752 1.912672 0.232892
wb_dma_ch_pri_enc/wire_pri25_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_wb_mast/reg_mast_cyc -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/input_wb_rf_we 0.496127 1.955853 0.865129 -0.709765 1.101411 -3.952269 -3.685218 2.838527 -2.488487 2.735030 1.509552 1.416765 2.891268 -1.932152 -2.052753 -0.536208 1.075475 3.456630 -1.373779 2.122430
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -2.788445 -3.604190 -1.848584 2.311066 -3.457153 -1.195515 -0.166972 0.980143 1.036360 -1.705122 3.605789 -0.490554 1.225220 2.501527 1.492813 1.596786 -0.569332 1.392364 1.430993 -0.874385
wb_dma_ch_rf/always_20 -2.788445 -3.604190 -1.848584 2.311066 -3.457153 -1.195515 -0.166972 0.980143 1.036360 -1.705122 3.605789 -0.490554 1.225220 2.501527 1.492813 1.596786 -0.569332 1.392364 1.430993 -0.874385
wb_dma_de/always_6/if_1 -0.189725 1.005773 -1.607388 -0.365265 4.690506 0.766957 -0.480108 -0.582131 -4.023016 -0.007826 -1.074781 1.753084 -0.493429 -1.882866 -1.859154 -0.480476 1.296405 1.452214 -0.508418 1.258628
wb_dma_wb_slv/always_4/stmt_1 1.712781 -1.863124 -0.402553 1.636597 0.815272 -2.577314 -0.045786 3.624581 -4.089446 4.715124 -0.772926 -0.898947 1.761980 1.020006 0.702054 -3.205752 0.330701 -0.858606 3.089064 -6.951024
wb_dma_de/assign_3_ptr_valid -0.197526 -0.247836 -2.531859 2.237495 1.426949 1.748063 -2.621455 2.622227 1.055333 0.617524 -0.107056 0.848430 -0.466394 -3.120346 -0.619787 4.301877 1.130093 -0.458688 1.539946 0.858994
wb_dma_wb_mast/input_pt_sel 3.228687 -1.944456 3.415709 -2.622781 0.328898 2.220612 -5.616370 0.213487 1.399048 0.326055 0.657622 1.253037 0.535239 0.504320 -0.495191 -2.457828 -0.655317 0.619098 4.852852 -1.278046
wb_dma_ch_pri_enc/wire_pri15_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_wb_slv/input_wb_we_i 2.631583 0.569975 2.418421 1.225009 -4.002519 1.127576 -1.448283 0.967076 -1.444815 -0.955120 -2.876957 2.069860 1.549381 3.317881 2.564843 -1.973735 -3.959474 -1.583402 3.382993 -3.103262
wb_dma_de/reg_tsz_cnt_is_0_r 2.554092 -1.651066 -1.080132 -0.911553 3.477648 1.709151 -0.374487 -1.038516 1.479535 -1.322686 -0.903477 0.821082 0.685351 0.642655 3.829076 -0.728199 -0.931825 0.830163 -1.727465 2.654763
wb_dma_de/reg_dma_abort_r 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma/wire_mast1_drdy -0.323879 0.231117 1.961389 0.806978 -1.808723 0.657453 -0.912462 -1.300005 -2.207138 -1.209770 -0.423111 1.558448 -0.310139 0.042309 -0.150823 -0.859942 -0.747548 0.120860 1.824636 -0.333158
wb_dma_ch_rf/wire_ch_csr_we 0.241335 1.065053 1.178407 -0.444412 1.931686 -4.577930 -5.598401 0.274263 -1.992581 1.251570 1.179922 0.500234 3.583806 -1.338563 2.343587 -1.623758 0.957970 2.107583 0.319218 1.975425
wb_dma_ch_pri_enc/inst_u9 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_rf/assign_8_ch_csr -0.854668 2.005042 0.296946 0.250876 1.967808 -2.965573 -2.790102 -0.929102 -1.551961 -1.800086 1.748625 -1.309907 3.665981 -0.708890 3.640512 -1.789387 -1.177765 -0.787261 -0.927992 1.961432
wb_dma_ch_rf/wire_this_ptr_set -1.394169 -1.620708 -3.625378 1.309043 -0.365063 2.583091 -1.352581 1.319421 0.566529 0.710418 -2.342450 -0.164660 0.032103 -2.115271 -0.538698 4.116291 0.472776 -0.309772 1.235293 -0.319303
wb_dma_ch_pri_enc/inst_u5 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u4 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u7 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u6 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u0 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u3 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u2 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma/wire_de_start 0.922524 1.179362 0.665183 -0.239119 2.714661 2.778768 1.029595 -0.292561 -4.372788 -2.086483 -0.813882 0.539882 1.727349 -1.801581 -0.642387 -2.366452 -2.967482 -1.132054 -1.979019 -0.229217
wb_dma_ch_sel/assign_130_req_p0/expr_1 3.577971 -0.224334 0.848774 2.156863 2.095058 -1.353937 -1.027028 -0.017832 -2.123668 -0.847636 1.082299 1.849262 1.577398 0.675817 4.621089 -2.345411 -2.349944 1.909021 -1.976070 1.418822
wb_dma_rf/wire_ch_stop 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_ch_rf/input_de_adr0 -4.605470 -2.753185 -3.484665 1.489180 -2.801914 -0.347191 1.451568 -0.527384 0.887599 -3.282779 1.517223 -0.334638 0.185641 3.047257 1.992958 2.548930 -0.742367 0.485814 0.914268 0.285699
wb_dma_ch_rf/input_de_adr1 0.958781 -0.341439 0.251433 1.805397 1.134051 0.286455 -1.502427 1.326978 1.203842 -0.254213 2.988303 1.954498 -1.866235 -0.553672 -0.574367 1.847823 0.987671 0.854690 1.439641 1.059705
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_wb_if/input_wbs_data_i 1.110811 -2.343160 -2.183690 -1.271086 0.750339 0.776481 -3.183907 1.126607 2.213483 2.651411 -4.048973 -0.117484 0.058671 -1.004338 2.199449 1.637259 1.528971 -0.409989 3.000716 -0.542279
wb_dma_de/reg_tsz_dec 3.168953 -2.160787 0.148831 -1.611518 3.554323 2.382394 1.054809 -1.237323 1.597303 -1.209104 -0.182215 1.029897 0.744321 1.887467 3.549201 -2.205819 -1.103799 0.374111 -1.556417 1.860196
wb_dma_ch_sel/input_ch0_am0 -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_ch_sel/input_ch0_am1 0.158875 -1.945461 0.151050 0.169757 -0.462319 3.074640 -0.382370 1.531915 0.509369 -2.372860 2.930623 0.510752 1.387590 -0.267624 -2.007531 0.609679 -2.402932 0.882850 -0.769734 0.225460
wb_dma_ch_sel/assign_162_req_p1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 2.542270 -2.539152 -1.839549 -1.566464 2.678092 2.316155 -1.761499 -0.388446 2.349853 -0.014331 -1.616266 1.024787 -1.206982 -0.147835 0.993441 1.027220 -0.067431 2.355386 -0.597510 1.815317
wb_dma_rf/wire_ch5_csr 0.443300 0.597460 -0.664212 -0.675094 0.656897 -1.751398 -3.345275 0.425447 -1.272831 -0.801755 -2.101488 -1.052292 2.899738 -2.130894 1.449022 -1.057245 -1.114812 1.699574 -2.025421 1.493184
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/always_2/if_1/if_1/block_1 -0.197526 -0.247836 -2.531859 2.237495 1.426949 1.748063 -2.621455 2.622227 1.055333 0.617524 -0.107056 0.848430 -0.466394 -3.120346 -0.619787 4.301877 1.130093 -0.458688 1.539946 0.858994
wb_dma_inc30r/wire_out -0.628407 -1.866067 -0.051140 0.641216 -2.955967 -0.186244 -3.922132 0.680873 0.493948 -1.912082 3.652780 0.495386 2.212619 0.736708 -1.203534 0.949714 -1.622985 3.401237 0.196663 1.883035
wb_dma_ch_pri_enc/reg_pri_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma/input_wb0_we_i 2.631583 0.569975 2.418421 1.225009 -4.002519 1.127576 -1.448283 0.967076 -1.444815 -0.955120 -2.876957 2.069860 1.549381 3.317881 2.564843 -1.973735 -3.959474 -1.583402 3.382993 -3.103262
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.783941 -2.379469 -0.904775 0.547334 -3.597941 1.699676 -1.769739 0.586610 -0.624953 -2.202164 2.799285 -0.023570 3.332120 0.765194 -1.729039 1.219686 -2.959431 2.235851 -0.636725 0.829708
wb_dma_ch_rf/wire_ch_txsz_dewe 3.050201 -2.499606 -1.096216 -0.937038 3.818317 2.555135 1.112074 -0.661943 0.562924 1.170748 -2.693775 1.098396 0.327014 1.149287 3.324703 -1.289069 0.866974 -0.263167 -0.129477 0.194024
wb_dma_de/always_22/if_1/stmt_2 0.533192 3.995416 0.576548 -0.631728 5.049446 -0.569261 -2.632051 -0.528099 -3.491149 -1.792225 -0.737621 -0.113954 2.915355 -2.610568 2.535720 -2.340823 -1.926746 -3.096293 -0.520202 2.075311
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.471970 -1.526369 1.451570 0.899509 -1.799301 3.564701 1.674910 1.960637 0.196839 -1.313980 2.908453 1.757648 1.659840 -0.271112 -3.204796 1.037546 -0.915474 0.480508 -0.948345 0.554398
wb_dma_ch_sel/assign_149_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma/wire_de_ack 0.089133 -2.395094 -3.186297 -1.404341 1.920058 3.305216 -0.861626 1.717353 0.461850 1.998345 -2.231234 -0.643013 1.128659 -1.746838 -2.232862 1.765080 0.460505 0.668093 -0.030897 -1.015666
wb_dma_wb_mast/always_1/if_1 1.110811 -2.343160 -2.183690 -1.271086 0.750339 0.776481 -3.183907 1.126607 2.213483 2.651411 -4.048973 -0.117484 0.058671 -1.004338 2.199449 1.637259 1.528971 -0.409989 3.000716 -0.542279
wb_dma_wb_if/wire_wb_cyc_o -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_sel/assign_143_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_wb_mast/wire_mast_err 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma/wire_slv0_dout 2.197365 -2.603035 -1.036182 1.195985 1.723279 -1.555555 1.681457 3.239279 -3.554107 3.692622 -0.932039 -1.691712 2.340451 1.239316 0.367947 -3.574909 0.733802 -1.053207 0.975410 -6.456357
wb_dma_ch_sel/reg_am1 0.158875 -1.945461 0.151050 0.169757 -0.462319 3.074640 -0.382370 1.531915 0.509369 -2.372860 2.930623 0.510752 1.387590 -0.267624 -2.007531 0.609679 -2.402932 0.882850 -0.769734 0.225460
wb_dma_ch_sel/input_next_ch -0.653354 -0.274483 -1.029151 -1.318457 0.788161 3.412161 -1.126937 -0.405004 -2.202559 -1.107082 -2.865528 0.110583 2.994494 -2.353969 -1.089609 0.167986 -1.541088 -0.042279 -1.409848 1.292420
wb_dma_de/always_9 3.168953 -2.160787 0.148831 -1.611518 3.554323 2.382394 1.054809 -1.237323 1.597303 -1.209104 -0.182215 1.029897 0.744321 1.887467 3.549201 -2.205819 -1.103799 0.374111 -1.556417 1.860196
wb_dma_de/always_8 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma_wb_mast/always_1/if_1/cond 1.110811 -2.343160 -2.183690 -1.271086 0.750339 0.776481 -3.183907 1.126607 2.213483 2.651411 -4.048973 -0.117484 0.058671 -1.004338 2.199449 1.637259 1.528971 -0.409989 3.000716 -0.542279
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_rf/always_1/case_1/stmt_12 -0.311876 -3.632666 -0.751564 0.815187 -1.827338 2.197745 2.298802 0.374436 1.450833 -0.916725 -0.486001 -0.366467 -2.146703 1.551639 0.298331 0.442525 0.291992 -0.451088 1.851436 -3.051182
wb_dma_rf/always_1/case_1/stmt_13 -0.680598 -1.398293 1.176223 1.602134 -1.830689 3.161551 2.282361 0.970186 -0.178969 -0.173469 2.073730 2.347175 -0.060009 0.143339 -2.762407 1.567077 0.345466 0.354773 0.231849 -0.079321
wb_dma_de/always_3 3.549190 -0.439098 2.310874 0.786327 1.182879 1.020762 -1.604918 3.011610 1.639207 -0.621138 4.667883 1.488324 -0.775125 -0.627982 -2.149049 -0.225082 -1.469404 1.525095 -0.342310 -0.043867
wb_dma_de/always_2 -3.362066 -2.921357 -1.383127 1.339365 -2.947138 0.781862 -0.087456 1.182959 -0.896264 -2.607200 3.213478 -0.388222 3.460346 0.752393 -0.499634 1.100411 -1.745347 1.026319 -0.152483 -0.015184
wb_dma_de/always_5 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_de/always_4 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma_de/always_7 2.554092 -1.651066 -1.080132 -0.911553 3.477648 1.709151 -0.374487 -1.038516 1.479535 -1.322686 -0.903477 0.821082 0.685351 0.642655 3.829076 -0.728199 -0.931825 0.830163 -1.727465 2.654763
wb_dma_de/always_6 -0.189725 1.005773 -1.607388 -0.365265 4.690506 0.766957 -0.480108 -0.582131 -4.023016 -0.007826 -1.074781 1.753084 -0.493429 -1.882866 -1.859154 -0.480476 1.296405 1.452214 -0.508418 1.258628
wb_dma_ch_sel/input_ch3_txsz 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 0.034181 -1.839338 -0.875672 0.545465 0.700527 3.173348 3.483047 -0.778708 0.484303 -1.897753 -0.162509 0.655171 0.648941 1.756716 1.690870 -0.059362 -0.636290 -0.963384 -1.206746 0.485649
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/always_11/if_1 1.324746 0.179904 1.806983 2.283486 0.936407 0.850354 -2.460735 -2.117662 -2.769792 -2.536468 1.041177 3.556052 -0.921334 -0.106460 2.412621 -0.604999 -1.220242 1.037316 1.704426 2.068727
wb_dma_ch_sel/assign_147_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_sel/always_45/case_1/cond 2.459657 0.840015 0.238012 3.053665 1.729508 -0.291433 0.544998 3.016658 -0.268830 0.970112 3.394043 2.324029 -2.152683 -0.492084 -1.383114 1.418659 -0.103482 1.034431 -0.342145 -0.371759
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_de/assign_68_de_txsz 2.021531 -1.797444 -1.766135 -1.954153 4.570550 3.127112 2.144219 -0.276261 0.856319 -0.603719 -0.588862 0.305101 1.912249 1.251990 1.983144 -1.529554 -1.153223 0.324652 -2.852867 1.650506
wb_dma_de/always_23/block_1/case_1/block_10/if_2 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma_ch_rf/always_20/if_1 -2.788445 -3.604190 -1.848584 2.311066 -3.457153 -1.195515 -0.166972 0.980143 1.036360 -1.705122 3.605789 -0.490554 1.225220 2.501527 1.492813 1.596786 -0.569332 1.392364 1.430993 -0.874385
wb_dma/input_wb0s_data_i 1.110811 -2.343160 -2.183690 -1.271086 0.750339 0.776481 -3.183907 1.126607 2.213483 2.651411 -4.048973 -0.117484 0.058671 -1.004338 2.199449 1.637259 1.528971 -0.409989 3.000716 -0.542279
wb_dma_de/reg_dma_done_d 0.275520 0.381320 -1.273498 -1.067167 2.152703 2.830035 -1.056588 -0.999350 -2.031151 0.387572 -4.389407 0.482155 0.612519 -2.313990 -0.381452 0.299018 0.041328 -0.566642 -0.036600 0.556769
wb_dma_wb_slv/assign_1_rf_sel 3.157822 2.940592 0.637694 4.966076 1.997805 -1.092893 2.294542 -1.439986 -1.637750 1.395278 3.258143 2.966252 -3.752291 2.289960 4.066571 0.266175 -0.792843 -1.816878 1.297507 -0.369052
wb_dma_de/always_4/if_1/if_1/cond 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma_ch_sel/assign_376_gnt_p1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_de/wire_wr_ack 1.253220 -0.025992 -0.520734 0.218477 2.486117 1.928796 -2.082236 -1.374326 -2.710627 -0.913865 -3.056239 1.816226 0.597631 -1.802366 1.767274 -0.354167 -0.528734 0.445502 0.107558 1.646266
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 2.542270 -2.539152 -1.839549 -1.566464 2.678092 2.316155 -1.761499 -0.388446 2.349853 -0.014331 -1.616266 1.024787 -1.206982 -0.147835 0.993441 1.027220 -0.067431 2.355386 -0.597510 1.815317
wb_dma_ch_arb/always_1 0.821327 1.276672 0.683484 1.298254 -0.051578 -3.013155 -6.043358 0.754466 -1.627826 0.773258 0.867887 1.300428 0.220827 -3.899852 -0.809210 1.421083 0.700164 3.356537 -0.076728 2.778140
wb_dma_ch_arb/always_2 0.821327 1.276672 0.683484 1.298254 -0.051578 -3.013155 -6.043358 0.754466 -1.627826 0.773258 0.867887 1.300428 0.220827 -3.899852 -0.809210 1.421083 0.700164 3.356537 -0.076728 2.778140
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_de/always_19 1.625922 -2.211233 2.297886 -0.880782 -1.725323 1.471267 -2.516133 -1.098616 1.947479 -1.680152 5.586695 1.540342 0.263713 1.520593 -0.544778 0.217644 -3.502364 2.499943 -0.194399 2.214716
wb_dma_de/always_18 3.608966 -1.129561 -2.630083 0.944403 1.033401 -0.542274 0.173692 3.148494 1.272320 0.938395 0.097858 -0.383357 -1.839177 1.474909 0.311602 0.447322 -3.519204 2.383157 -1.539768 -3.207661
wb_dma_de/always_15 1.744415 -1.721967 -2.114181 -0.143996 2.622434 1.136253 -1.400298 0.011825 -0.393997 -0.364185 -2.591225 0.540780 1.566654 -0.663735 3.150998 -0.163526 -0.655073 1.183598 -1.227380 1.457406
wb_dma_de/always_14 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_de/always_11 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_de/always_13 -0.653354 -0.274483 -1.029151 -1.318457 0.788161 3.412161 -1.126937 -0.405004 -2.202559 -1.107082 -2.865528 0.110583 2.994494 -2.353969 -1.089609 0.167986 -1.541088 -0.042279 -1.409848 1.292420
wb_dma_de/always_12 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -0.062832 -0.201667 0.940351 1.985853 0.094873 2.701556 1.851173 -1.843615 -3.212711 0.887840 -1.862747 2.585578 2.090063 2.054976 2.402127 -0.910134 1.369020 -3.019248 2.753521 -0.741276
wb_dma_ch_sel/assign_155_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_pri_enc/wire_pri13_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_de/reg_read_r 1.744415 -1.721967 -2.114181 -0.143996 2.622434 1.136253 -1.400298 0.011825 -0.393997 -0.364185 -2.591225 0.540780 1.566654 -0.663735 3.150998 -0.163526 -0.655073 1.183598 -1.227380 1.457406
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 1.989806 -0.730406 -0.555905 -0.283176 1.855718 1.571265 -3.825341 -0.659705 -2.547469 0.499574 -3.495125 2.088391 -0.472508 -2.123750 0.214591 -0.005349 -0.338983 2.078918 1.209898 0.556664
wb_dma/assign_9_slv0_pt_in 1.508493 -0.851183 -0.209738 0.686354 0.799425 2.234346 1.349598 -1.121692 1.208363 0.844864 0.171766 1.706169 -3.836886 1.800839 0.131396 1.010007 0.634870 -0.253607 2.290316 -1.537715
wb_dma_ch_rf/input_dma_done_all 1.744415 -1.721967 -2.114181 -0.143996 2.622434 1.136253 -1.400298 0.011825 -0.393997 -0.364185 -2.591225 0.540780 1.566654 -0.663735 3.150998 -0.163526 -0.655073 1.183598 -1.227380 1.457406
wb_dma_ch_rf/always_17/if_1/block_1 -0.189725 1.005773 -1.607388 -0.365265 4.690506 0.766957 -0.480108 -0.582131 -4.023016 -0.007826 -1.074781 1.753084 -0.493429 -1.882866 -1.859154 -0.480476 1.296405 1.452214 -0.508418 1.258628
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -1.955091 1.650358 -1.962768 -0.446180 1.766540 -2.173669 -4.588711 0.032296 -2.691436 -1.070762 3.280872 -2.062900 -0.947655 -2.883840 -3.302971 0.664811 -2.458044 1.625438 0.521669 -1.265165
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_ch_pri_enc/wire_pri2_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_de/always_11/stmt_1 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_ch_rf/wire_ch_adr1_we 2.459657 0.840015 0.238012 3.053665 1.729508 -0.291433 0.544998 3.016658 -0.268830 0.970112 3.394043 2.324029 -2.152683 -0.492084 -1.383114 1.418659 -0.103482 1.034431 -0.342145 -0.371759
wb_dma_ch_sel_checker/input_ch_sel -0.000798 -2.141697 -1.421494 0.672016 -0.932734 1.569008 -0.290241 1.403874 -1.376911 1.645616 -1.678414 0.484647 -0.055205 -0.236717 -1.546633 0.873376 0.211432 0.693238 1.763945 -2.820915
wb_dma_ch_sel/input_ch1_adr1 0.958781 -0.341439 0.251433 1.805397 1.134051 0.286455 -1.502427 1.326978 1.203842 -0.254213 2.988303 1.954498 -1.866235 -0.553672 -0.574367 1.847823 0.987671 0.854690 1.439641 1.059705
wb_dma/wire_slv0_pt_in 1.508493 -0.851183 -0.209738 0.686354 0.799425 2.234346 1.349598 -1.121692 1.208363 0.844864 0.171766 1.706169 -3.836886 1.800839 0.131396 1.010007 0.634870 -0.253607 2.290316 -1.537715
wb_dma_rf/always_2/if_1/if_1/cond -1.717458 1.277071 -0.878361 3.460125 -0.821305 1.288595 0.782069 0.091703 -2.419811 0.845235 -3.413779 1.171736 1.963778 -1.798498 2.674352 2.193391 1.410976 -3.391619 1.300024 0.762096
wb_dma_pri_enc_sub/reg_pri_out_d -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma/wire_ch2_txsz 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_ch_pri_enc/wire_pri29_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 -0.189725 1.005773 -1.607388 -0.365265 4.690506 0.766957 -0.480108 -0.582131 -4.023016 -0.007826 -1.074781 1.753084 -0.493429 -1.882866 -1.859154 -0.480476 1.296405 1.452214 -0.508418 1.258628
wb_dma_de/wire_read_hold -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 2.459657 0.840015 0.238012 3.053665 1.729508 -0.291433 0.544998 3.016658 -0.268830 0.970112 3.394043 2.324029 -2.152683 -0.492084 -1.383114 1.418659 -0.103482 1.034431 -0.342145 -0.371759
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_ch_rf/wire_sw_pointer 1.494616 1.351871 1.492011 -0.049916 -0.367690 3.559703 0.860601 0.817073 -2.506120 1.193042 -3.353519 1.965765 3.453367 -2.832126 -1.347841 0.188392 -1.377067 -0.245761 -3.257377 1.810162
wb_dma/wire_slv0_din -1.169035 -3.239676 2.173174 1.886813 0.708282 -0.098007 2.484205 1.581868 2.617883 -3.708935 4.001595 0.120503 -1.889196 0.452677 2.726399 -0.081540 0.979522 -1.680217 1.280864 -1.659260
wb_dma_ch_rf/input_dma_err 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_sel/assign_158_req_p1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/assign_17_ch_am1_we -0.471970 -1.526369 1.451570 0.899509 -1.799301 3.564701 1.674910 1.960637 0.196839 -1.313980 2.908453 1.757648 1.659840 -0.271112 -3.204796 1.037546 -0.915474 0.480508 -0.948345 0.554398
wb_dma_ch_rf/assign_7_pointer_s 0.438366 -2.394709 -1.458111 0.787941 -1.570747 1.279527 0.823180 1.559070 2.129674 1.482039 0.237842 1.226309 -2.167536 1.491912 -1.635469 2.734258 1.099975 1.637109 0.979582 -0.518214
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_pri_enc_sub/input_valid -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/input_dma_rest -1.443581 -2.425091 -1.812249 0.116269 -0.552275 3.117802 -1.907530 0.755400 2.760691 -0.286802 0.628297 -0.791989 0.130216 -0.674061 -1.042585 3.055884 0.306265 -0.910981 2.534757 -0.721474
wb_dma_ch_sel/input_de_ack 0.089133 -2.395094 -3.186297 -1.404341 1.920058 3.305216 -0.861626 1.717353 0.461850 1.998345 -2.231234 -0.643013 1.128659 -1.746838 -2.232862 1.765080 0.460505 0.668093 -0.030897 -1.015666
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_ch_sel/reg_valid_sel 0.922524 1.179362 0.665183 -0.239119 2.714661 2.778768 1.029595 -0.292561 -4.372788 -2.086483 -0.813882 0.539882 1.727349 -1.801581 -0.642387 -2.366452 -2.967482 -1.132054 -1.979019 -0.229217
wb_dma_de/assign_63_chunk_cnt_is_0_d 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.557412 0.874233 -0.876096 0.832941 3.330990 0.241120 -3.019106 -1.165680 -3.136387 -1.300643 -1.313993 2.217328 0.303924 -2.599712 1.167550 0.333820 0.340290 1.645745 -0.504339 3.286432
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 0.438366 -2.394709 -1.458111 0.787941 -1.570747 1.279527 0.823180 1.559070 2.129674 1.482039 0.237842 1.226309 -2.167536 1.491912 -1.635469 2.734258 1.099975 1.637109 0.979582 -0.518214
wb_dma_wb_mast/always_4/stmt_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_sel/assign_375_gnt_p0 1.717292 -0.389471 -0.415616 1.276700 0.925805 -2.625208 -5.693461 2.266105 0.338857 1.465008 1.753425 0.804812 1.649394 -3.734406 0.441054 1.911216 0.901008 3.630598 -1.249593 3.377818
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma/inst_u3 -0.421797 2.305052 1.161485 -0.205591 0.297326 -3.417888 -3.040948 1.068187 -2.271068 2.950282 1.256484 0.816110 -0.430072 -1.534574 -2.283140 -0.051178 1.406158 0.467951 2.162245 -0.316059
wb_dma/inst_u2 -0.729076 3.282668 -0.583507 0.484531 3.059105 -2.123200 -2.341810 -0.454309 -3.772414 -1.140012 0.241041 -0.524581 2.769871 -2.245801 2.075122 -1.258230 -1.467030 -1.352783 -1.021511 1.850876
wb_dma/inst_u1 -1.198717 2.430238 -0.759927 0.145240 2.206805 -1.187247 -1.628635 -1.167394 -2.416673 -2.303703 -0.333027 -1.492878 3.049393 -1.991095 2.397570 -1.132229 -1.461721 -1.349719 -1.890719 2.172677
wb_dma/inst_u0 -1.167553 1.965511 0.391669 0.751262 0.095838 -2.232744 0.313405 1.983206 -3.062171 0.240583 1.095577 -0.570416 4.404653 -0.999476 -0.624046 -1.318098 -0.169955 0.235626 -2.855746 1.180623
wb_dma/inst_u4 4.576597 -0.026370 3.369924 -1.321170 -0.337709 -1.230355 -4.094496 -2.316170 -1.091921 0.035323 -3.268144 1.503190 -2.884026 -0.376271 1.038583 -3.097576 -1.060039 2.927778 0.845971 -0.288312
wb_dma_ch_rf/assign_2_ch_adr1 2.125220 0.384134 0.160201 3.117538 1.854156 -0.787657 1.192793 4.321110 -1.462117 2.495350 2.847279 2.715640 -1.869041 -0.506755 -2.671588 0.582748 1.329720 1.214478 0.867866 -1.586793
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_de/wire_de_csr 0.314811 -2.409266 -3.079138 -0.927169 0.856818 2.342620 -2.634936 0.615683 1.693280 0.999287 -3.146424 -0.322212 -0.015820 -1.747744 -0.174389 2.668941 0.578665 1.139544 0.602577 0.400650
wb_dma_ch_sel/always_40/case_1/stmt_1 0.701243 -0.856107 -2.063917 1.986859 2.141389 0.892173 -3.160145 2.089051 -0.843715 0.525837 0.533162 2.266864 -1.146727 -2.665778 -1.488280 3.052977 1.163430 2.334985 0.993421 1.196035
wb_dma_ch_sel/always_40/case_1/stmt_2 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_ch_sel/always_40/case_1/stmt_3 -0.000798 -2.141697 -1.421494 0.672016 -0.932734 1.569008 -0.290241 1.403874 -1.376911 1.645616 -1.678414 0.484647 -0.055205 -0.236717 -1.546633 0.873376 0.211432 0.693238 1.763945 -2.820915
wb_dma_ch_sel/always_40/case_1/stmt_4 -1.394169 -1.620708 -3.625378 1.309043 -0.365063 2.583091 -1.352581 1.319421 0.566529 0.710418 -2.342450 -0.164660 0.032103 -2.115271 -0.538698 4.116291 0.472776 -0.309772 1.235293 -0.319303
wb_dma_pri_enc_sub -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_rf/reg_ch_am1_r -0.471970 -1.526369 1.451570 0.899509 -1.799301 3.564701 1.674910 1.960637 0.196839 -1.313980 2.908453 1.757648 1.659840 -0.271112 -3.204796 1.037546 -0.915474 0.480508 -0.948345 0.554398
wb_dma_de/assign_72_dma_err 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_de/reg_ptr_adr_low 1.854517 -2.165087 -3.754607 -0.308874 0.854176 -0.014796 -1.111207 2.434127 1.866226 0.654517 -0.563434 -1.074579 -1.636311 1.688051 -0.083787 0.977208 -2.899698 2.195423 0.238176 -3.433781
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_de/reg_state 0.533192 3.995416 0.576548 -0.631728 5.049446 -0.569261 -2.632051 -0.528099 -3.491149 -1.792225 -0.737621 -0.113954 2.915355 -2.610568 2.535720 -2.340823 -1.926746 -3.096293 -0.520202 2.075311
wb_dma_ch_rf/always_26/if_1 1.494616 1.351871 1.492011 -0.049916 -0.367690 3.559703 0.860601 0.817073 -2.506120 1.193042 -3.353519 1.965765 3.453367 -2.832126 -1.347841 0.188392 -1.377067 -0.245761 -3.257377 1.810162
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -3.321471 -0.053204 -0.380196 -1.821833 0.890640 0.669270 -2.839723 0.912909 0.211031 -4.521302 -1.996549 1.301598 2.427168 -1.371225 2.484885 0.746229 0.160535 -2.468426 2.463351 3.309491
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma_ch_sel/assign_113_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_inc30r/always_1 0.424147 -3.505255 1.276454 0.804082 1.106181 2.212879 -0.877855 3.993351 2.836533 -2.485980 4.620518 -0.583344 2.410008 -0.407354 -2.514471 -1.921033 2.110331 2.594662 0.403018 -0.956171
wb_dma_de/always_23/block_1/case_1/cond 0.533192 3.995416 0.576548 -0.631728 5.049446 -0.569261 -2.632051 -0.528099 -3.491149 -1.792225 -0.737621 -0.113954 2.915355 -2.610568 2.535720 -2.340823 -1.926746 -3.096293 -0.520202 2.075311
wb_dma_ch_sel/assign_128_req_p0/expr_1 3.577971 -0.224334 0.848774 2.156863 2.095058 -1.353937 -1.027028 -0.017832 -2.123668 -0.847636 1.082299 1.849262 1.577398 0.675817 4.621089 -2.345411 -2.349944 1.909021 -1.976070 1.418822
wb_dma_de/always_8/stmt_1/expr_1/expr_1 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_de/always_9/stmt_1/expr_1/expr_1 1.596077 -1.503552 -1.205213 -1.632068 3.191787 2.791837 0.281328 -1.022144 3.390437 -2.368670 1.187647 0.650679 -0.047982 0.835795 1.979621 0.711803 -1.353942 0.564658 -2.198057 3.704895
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 2.553861 0.186455 -0.842084 2.936525 0.733883 -3.589195 -3.146349 1.563549 -2.592271 1.883413 0.154098 1.743039 -0.450892 -1.445748 1.203905 0.427578 -0.120528 4.386581 -1.196142 0.607194
wb_dma_ch_sel/assign_148_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_sel/assign_155_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_pri_enc_sub/always_3/if_1/if_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/always_8/stmt_1/expr_1 -1.394169 -1.620708 -3.625378 1.309043 -0.365063 2.583091 -1.352581 1.319421 0.566529 0.710418 -2.342450 -0.164660 0.032103 -2.115271 -0.538698 4.116291 0.472776 -0.309772 1.235293 -0.319303
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -0.884056 -1.292213 -2.908452 2.082192 -0.053905 -0.739121 -3.049604 1.196743 -1.771553 0.471779 0.318143 1.552191 -0.885110 -2.151614 -1.814154 3.341786 0.838736 4.034563 0.050940 1.163289
wb_dma_rf/input_dma_done_all 1.744415 -1.721967 -2.114181 -0.143996 2.622434 1.136253 -1.400298 0.011825 -0.393997 -0.364185 -2.591225 0.540780 1.566654 -0.663735 3.150998 -0.163526 -0.655073 1.183598 -1.227380 1.457406
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 0.438366 -2.394709 -1.458111 0.787941 -1.570747 1.279527 0.823180 1.559070 2.129674 1.482039 0.237842 1.226309 -2.167536 1.491912 -1.635469 2.734258 1.099975 1.637109 0.979582 -0.518214
wb_dma_de/assign_66_dma_done -0.653354 -0.274483 -1.029151 -1.318457 0.788161 3.412161 -1.126937 -0.405004 -2.202559 -1.107082 -2.865528 0.110583 2.994494 -2.353969 -1.089609 0.167986 -1.541088 -0.042279 -1.409848 1.292420
wb_dma/wire_ch4_csr 0.443300 0.597460 -0.664212 -0.675094 0.656897 -1.751398 -3.345275 0.425447 -1.272831 -0.801755 -2.101488 -1.052292 2.899738 -2.130894 1.449022 -1.057245 -1.114812 1.699574 -2.025421 1.493184
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_sel/input_ch3_csr 1.216979 -1.114068 -0.388914 -1.997373 -0.054967 0.890988 -2.032081 0.362678 -1.330010 -0.729324 -5.334898 -1.453186 5.336587 -0.614832 2.240468 -3.128962 -1.941071 1.070809 -2.065623 -0.282820
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_de/wire_adr1_cnt_next 2.333557 -1.890870 3.015557 -0.315545 0.701452 2.017421 -3.274731 1.997260 2.727726 -1.658463 4.303895 1.551254 0.398196 -0.761597 -1.649891 -0.496187 0.067918 1.449762 1.328345 1.308764
wb_dma/wire_de_adr0 -2.788445 -3.604190 -1.848584 2.311066 -3.457153 -1.195515 -0.166972 0.980143 1.036360 -1.705122 3.605789 -0.490554 1.225220 2.501527 1.492813 1.596786 -0.569332 1.392364 1.430993 -0.874385
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_de/reg_adr0_cnt -3.362066 -2.921357 -1.383127 1.339365 -2.947138 0.781862 -0.087456 1.182959 -0.896264 -2.607200 3.213478 -0.388222 3.460346 0.752393 -0.499634 1.100411 -1.745347 1.026319 -0.152483 -0.015184
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma/wire_am0 -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma/wire_am1 0.158875 -1.945461 0.151050 0.169757 -0.462319 3.074640 -0.382370 1.531915 0.509369 -2.372860 2.930623 0.510752 1.387590 -0.267624 -2.007531 0.609679 -2.402932 0.882850 -0.769734 0.225460
wb_dma_ch_sel/assign_137_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_sel/assign_140_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_rf/always_22/if_1/if_1 -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_de/assign_69_de_adr0 -2.788445 -3.604190 -1.848584 2.311066 -3.457153 -1.195515 -0.166972 0.980143 1.036360 -1.705122 3.605789 -0.490554 1.225220 2.501527 1.492813 1.596786 -0.569332 1.392364 1.430993 -0.874385
wb_dma_de/always_2/if_1/cond 0.158875 -1.945461 0.151050 0.169757 -0.462319 3.074640 -0.382370 1.531915 0.509369 -2.372860 2.930623 0.510752 1.387590 -0.267624 -2.007531 0.609679 -2.402932 0.882850 -0.769734 0.225460
wb_dma_de/wire_mast0_go -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_wb_slv/input_slv_din -0.406821 -3.357500 1.633273 1.151269 -0.369300 -0.325540 -0.196225 -0.738321 1.805514 -0.222393 6.011576 1.604325 -1.824805 4.029021 0.394592 -0.022769 1.056021 0.907304 4.014376 -1.651553
wb_dma_de/always_3/if_1/if_1 3.549190 -0.439098 2.310874 0.786327 1.182879 1.020762 -1.604918 3.011610 1.639207 -0.621138 4.667883 1.488324 -0.775125 -0.627982 -2.149049 -0.225082 -1.469404 1.525095 -0.342310 -0.043867
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_ch_sel/always_47/case_1 0.158875 -1.945461 0.151050 0.169757 -0.462319 3.074640 -0.382370 1.531915 0.509369 -2.372860 2.930623 0.510752 1.387590 -0.267624 -2.007531 0.609679 -2.402932 0.882850 -0.769734 0.225460
wb_dma_ch_sel/assign_152_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma_ch_sel/assign_114_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_ch_rf/assign_4_ch_am1 -0.471970 -1.526369 1.451570 0.899509 -1.799301 3.564701 1.674910 1.960637 0.196839 -1.313980 2.908453 1.757648 1.659840 -0.271112 -3.204796 1.037546 -0.915474 0.480508 -0.948345 0.554398
wb_dma_de/wire_dma_done_all 1.744415 -1.721967 -2.114181 -0.143996 2.622434 1.136253 -1.400298 0.011825 -0.393997 -0.364185 -2.591225 0.540780 1.566654 -0.663735 3.150998 -0.163526 -0.655073 1.183598 -1.227380 1.457406
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 0.922524 1.179362 0.665183 -0.239119 2.714661 2.778768 1.029595 -0.292561 -4.372788 -2.086483 -0.813882 0.539882 1.727349 -1.801581 -0.642387 -2.366452 -2.967482 -1.132054 -1.979019 -0.229217
wb_dma_wb_slv/input_wb_data_i 1.712781 -1.863124 -0.402553 1.636597 0.815272 -2.577314 -0.045786 3.624581 -4.089446 4.715124 -0.772926 -0.898947 1.761980 1.020006 0.702054 -3.205752 0.330701 -0.858606 3.089064 -6.951024
wb_dma_de/input_nd 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_ch_sel/assign_126_ch_sel -2.985790 2.156090 -1.174367 1.653780 2.239933 -2.134756 -1.578572 -1.844450 -4.246463 -0.462511 1.677929 0.328042 3.792385 -2.174073 1.510566 0.294603 1.563066 0.133256 -1.491044 4.094293
wb_dma/wire_mast1_err 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_de/wire_ptr_valid -0.197526 -0.247836 -2.531859 2.237495 1.426949 1.748063 -2.621455 2.622227 1.055333 0.617524 -0.107056 0.848430 -0.466394 -3.120346 -0.619787 4.301877 1.130093 -0.458688 1.539946 0.858994
wb_dma/wire_ch_sel -3.395614 -1.770305 -4.066664 -0.606999 4.204652 3.038536 0.438296 -3.343912 0.823901 1.520440 -0.160092 -0.773233 2.005358 0.533529 2.151800 2.820584 3.639926 -2.943017 1.474799 2.340727
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -0.884056 -1.292213 -2.908452 2.082192 -0.053905 -0.739121 -3.049604 1.196743 -1.771553 0.471779 0.318143 1.552191 -0.885110 -2.151614 -1.814154 3.341786 0.838736 4.034563 0.050940 1.163289
wb_dma_de/always_12/stmt_1/expr_1 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma/wire_dma_req 0.089133 -2.395094 -3.186297 -1.404341 1.920058 3.305216 -0.861626 1.717353 0.461850 1.998345 -2.231234 -0.643013 1.128659 -1.746838 -2.232862 1.765080 0.460505 0.668093 -0.030897 -1.015666
wb_dma_ch_sel/assign_136_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_rf/assign_5_sw_pointer 1.494616 1.351871 1.492011 -0.049916 -0.367690 3.559703 0.860601 0.817073 -2.506120 1.193042 -3.353519 1.965765 3.453367 -2.832126 -1.347841 0.188392 -1.377067 -0.245761 -3.257377 1.810162
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.471970 -1.526369 1.451570 0.899509 -1.799301 3.564701 1.674910 1.960637 0.196839 -1.313980 2.908453 1.757648 1.659840 -0.271112 -3.204796 1.037546 -0.915474 0.480508 -0.948345 0.554398
wb_dma_ch_sel/assign_97_valid/expr_1 0.981745 -0.156778 -1.408884 2.345455 0.467177 -0.703343 0.605088 3.321831 -3.774327 -1.677425 -0.529963 -0.391691 5.639345 0.668180 2.863394 -2.721841 -4.309817 0.884010 -3.120788 -1.752882
wb_dma_de/always_9/stmt_1 3.168953 -2.160787 0.148831 -1.611518 3.554323 2.382394 1.054809 -1.237323 1.597303 -1.209104 -0.182215 1.029897 0.744321 1.887467 3.549201 -2.205819 -1.103799 0.374111 -1.556417 1.860196
wb_dma_de/input_pause_req -2.950451 2.411291 -0.701837 2.437093 0.660859 2.680336 0.429383 -2.795171 -2.847120 -1.416975 -1.161767 0.210549 0.197123 -1.848467 1.767919 2.028435 -0.318226 -5.174023 2.302528 0.711643
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 0.314811 -2.409266 -3.079138 -0.927169 0.856818 2.342620 -2.634936 0.615683 1.693280 0.999287 -3.146424 -0.322212 -0.015820 -1.747744 -0.174389 2.668941 0.578665 1.139544 0.602577 0.400650
wb_dma_de/wire_dma_busy -3.576316 0.154956 -4.003713 1.583194 3.243765 2.345567 3.313634 -2.867339 -0.806039 -0.027429 1.731598 0.706763 0.469644 1.150487 1.437542 3.297033 1.884991 -2.237504 -0.390538 2.839540
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_ch_pri_enc/always_2/if_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_de/always_6/if_1/stmt_1 1.368916 -1.167666 -2.766259 -1.469265 7.242466 1.080667 1.505226 0.970695 1.684578 -0.361819 1.752479 0.511635 0.606079 0.488874 1.170081 -0.683119 1.605129 1.065733 -2.432553 2.955694
wb_dma_ch_rf/input_de_txsz_we 3.050201 -2.499606 -1.096216 -0.937038 3.818317 2.555135 1.112074 -0.661943 0.562924 1.170748 -2.693775 1.098396 0.327014 1.149287 3.324703 -1.289069 0.866974 -0.263167 -0.129477 0.194024
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_wb_if/input_wb_addr_i -1.279074 0.922023 4.238564 0.571713 -1.503260 -0.119090 0.248911 -1.697869 -5.143991 3.951488 1.153425 1.320811 1.970534 0.935748 -0.474695 -3.878068 2.928895 -2.285974 5.860998 -4.573359
wb_dma_ch_sel/always_7/stmt_1 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_rf/inst_u25 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -1.955091 1.650358 -1.962768 -0.446180 1.766540 -2.173669 -4.588711 0.032296 -2.691436 -1.070762 3.280872 -2.062900 -0.947655 -2.883840 -3.302971 0.664811 -2.458044 1.625438 0.521669 -1.265165
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 1.104463 -1.041376 0.010525 -1.124055 0.013465 0.711209 -5.163176 -0.869250 -0.261032 0.711145 -4.802201 0.356670 0.605903 -1.600576 2.241747 -0.167126 0.345581 0.096146 3.180745 -0.055904
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_ch_rf/always_4/if_1/block_1 -0.955426 -4.051700 -2.070880 1.353905 -2.601304 1.332410 2.277822 1.631279 2.407736 -0.106264 0.799485 -0.492889 -2.797730 2.300208 -1.030494 2.395018 1.242781 0.814897 1.384647 -2.408919
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -2.198210 -0.352233 1.189366 -1.236880 2.441396 0.638445 -0.630123 2.557390 0.043543 -6.804566 -1.689683 2.183306 2.595755 0.188922 1.769771 -2.478391 2.655374 -1.389814 1.998720 2.586907
wb_dma_ch_sel/input_ch2_txsz 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_sel/input_ch5_csr 0.443300 0.597460 -0.664212 -0.675094 0.656897 -1.751398 -3.345275 0.425447 -1.272831 -0.801755 -2.101488 -1.052292 2.899738 -2.130894 1.449022 -1.057245 -1.114812 1.699574 -2.025421 1.493184
wb_dma_ch_sel/assign_150_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_sel/always_43/case_1/cond -0.189725 1.005773 -1.607388 -0.365265 4.690506 0.766957 -0.480108 -0.582131 -4.023016 -0.007826 -1.074781 1.753084 -0.493429 -1.882866 -1.859154 -0.480476 1.296405 1.452214 -0.508418 1.258628
wb_dma/wire_ndr 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_ch_sel/always_43/case_1/stmt_4 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_ch_sel/always_43/case_1/stmt_3 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_ch_sel/always_43/case_1/stmt_2 1.308153 -2.387480 1.196455 -2.439703 0.217216 4.109462 -1.107674 -0.907100 -0.123682 0.881336 -2.788933 1.358690 -1.061001 0.116305 -2.173641 -0.868590 0.779063 -0.048737 3.235063 -1.843117
wb_dma_ch_sel/always_43/case_1/stmt_1 1.400362 -1.841503 -2.506673 -0.959163 3.210945 2.469177 0.926090 0.802863 -1.297748 0.733244 -2.797635 0.125894 2.144111 -0.334255 1.010622 -0.864584 -0.677558 0.605736 -1.786891 -0.196629
wb_dma_de/always_19/stmt_1/expr_1 1.625922 -2.211233 2.297886 -0.880782 -1.725323 1.471267 -2.516133 -1.098616 1.947479 -1.680152 5.586695 1.540342 0.263713 1.520593 -0.544778 0.217644 -3.502364 2.499943 -0.194399 2.214716
wb_dma_ch_rf/wire_ch_err_we 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -2.358827 -0.137281 -0.605612 2.844086 0.024424 1.215910 1.721730 -1.714789 -0.220290 -0.628994 4.394565 1.646776 -0.787289 2.207419 0.730502 2.265872 0.968108 -1.815875 2.317594 1.037970
wb_dma_rf/wire_ch1_adr1 0.958781 -0.341439 0.251433 1.805397 1.134051 0.286455 -1.502427 1.326978 1.203842 -0.254213 2.988303 1.954498 -1.866235 -0.553672 -0.574367 1.847823 0.987671 0.854690 1.439641 1.059705
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -0.905805 3.208891 -2.105886 4.410089 -0.322646 -1.684514 -3.026894 4.949347 -0.657603 -3.365464 -4.725500 0.014880 2.458050 -0.922084 3.992583 1.236194 -0.917377 -2.928941 2.568132 -1.843712
assert_wb_dma_wb_if/input_pt_sel_i 0.084025 -3.010824 0.746629 -0.226231 -1.916428 1.003216 -1.016200 -1.239478 1.860289 -1.552364 0.574196 0.798880 -2.873871 0.625538 -1.011203 0.798767 0.349832 1.887278 1.539200 0.056681
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 1.892041 -2.357759 1.778060 0.715651 0.207900 -1.227670 -3.573139 -1.966092 0.085684 -1.721814 1.874448 1.735885 0.546020 1.261005 4.277247 -1.930496 -0.472491 2.673965 1.199110 2.235701
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_rf/input_paused 0.635944 -1.656104 -0.386842 0.217313 0.771717 2.954489 1.486200 0.053985 -0.110367 -1.864515 1.177452 -0.366261 -1.399529 1.252669 -0.006439 -0.701245 -2.713930 -1.580159 1.381923 -2.968408
wb_dma/wire_mast0_adr 3.608966 -1.129561 -2.630083 0.944403 1.033401 -0.542274 0.173692 3.148494 1.272320 0.938395 0.097858 -0.383357 -1.839177 1.474909 0.311602 0.447322 -3.519204 2.383157 -1.539768 -3.207661
wb_dma_ch_pri_enc/inst_u8 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/assign_148_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.947394 -1.669573 0.254269 1.122937 0.844383 2.080987 2.999248 -0.688799 -0.703049 -1.108513 0.179869 1.230609 1.014943 2.173418 2.717911 -1.452710 -0.573913 -0.867934 -0.418525 -0.202463
wb_dma_ch_arb/always_2/block_1 0.821327 1.276672 0.683484 1.298254 -0.051578 -3.013155 -6.043358 0.754466 -1.627826 0.773258 0.867887 1.300428 0.220827 -3.899852 -0.809210 1.421083 0.700164 3.356537 -0.076728 2.778140
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 1.744415 -1.721967 -2.114181 -0.143996 2.622434 1.136253 -1.400298 0.011825 -0.393997 -0.364185 -2.591225 0.540780 1.566654 -0.663735 3.150998 -0.163526 -0.655073 1.183598 -1.227380 1.457406
wb_dma_ch_sel/always_40/case_1/cond -0.197526 -0.247836 -2.531859 2.237495 1.426949 1.748063 -2.621455 2.622227 1.055333 0.617524 -0.107056 0.848430 -0.466394 -3.120346 -0.619787 4.301877 1.130093 -0.458688 1.539946 0.858994
wb_dma_ch_rf/assign_22_ch_err_we 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_ch_rf/wire_pointer -0.649368 -2.226882 -1.464209 3.093282 1.522786 -0.251555 -0.831406 3.829931 0.199424 -0.345777 -1.208772 -1.521643 -1.723845 -4.722661 0.488656 1.479292 4.099109 -1.305424 1.863614 -2.468773
wb_dma_ch_pri_enc/always_2/if_1/if_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/wire_pri19_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/assign_5_pri1 0.096670 -0.259045 0.260685 1.192803 0.988648 3.180455 -0.962565 -2.423599 -1.065920 -2.275926 -0.115799 2.935210 -2.308949 -0.590536 0.174208 1.540937 -0.134082 0.238124 1.587845 2.089773
wb_dma_rf/inst_u26 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_rf/inst_u27 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_de/always_23/block_1/case_1/block_10 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma_de/always_23/block_1/case_1/block_11 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_rf/inst_u22 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_rf/inst_u23 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_rf/inst_u20 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_de/assign_86_de_ack 0.089133 -2.395094 -3.186297 -1.404341 1.920058 3.305216 -0.861626 1.717353 0.461850 1.998345 -2.231234 -0.643013 1.128659 -1.746838 -2.232862 1.765080 0.460505 0.668093 -0.030897 -1.015666
wb_dma_rf/inst_u28 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_rf/inst_u29 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_sel/always_1/stmt_1 0.089133 -2.395094 -3.186297 -1.404341 1.920058 3.305216 -0.861626 1.717353 0.461850 1.998345 -2.231234 -0.643013 1.128659 -1.746838 -2.232862 1.765080 0.460505 0.668093 -0.030897 -1.015666
wb_dma_de/always_6/if_1/if_1/cond/expr_1 1.833306 -2.833105 -0.853828 -2.191234 3.256164 4.032781 1.795894 -1.026637 2.601655 -0.803950 -0.902216 0.652073 0.288821 1.560867 1.817886 -0.519640 0.192117 -0.704818 -0.732061 1.447879
wb_dma_ch_sel/assign_142_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_rf/inst_check_wb_dma_rf 0.310642 -1.482167 1.302889 1.502145 -1.446058 2.451063 2.921469 1.969456 -1.449642 1.750796 1.332046 3.019010 0.513367 1.016807 -3.209599 0.270741 0.583176 1.038015 0.440042 -1.298197
wb_dma_rf/reg_wb_rf_dout -1.566407 -2.295860 3.408126 1.640918 -0.908692 0.632830 3.660643 3.021408 1.730603 -3.628110 2.943125 1.839931 -1.017046 0.022849 1.085920 -0.681559 1.251165 -1.709922 1.620452 -1.302700
wb_dma/input_dma_req_i 0.089133 -2.395094 -3.186297 -1.404341 1.920058 3.305216 -0.861626 1.717353 0.461850 1.998345 -2.231234 -0.643013 1.128659 -1.746838 -2.232862 1.765080 0.460505 0.668093 -0.030897 -1.015666
wb_dma_de/input_am1 0.158875 -1.945461 0.151050 0.169757 -0.462319 3.074640 -0.382370 1.531915 0.509369 -2.372860 2.930623 0.510752 1.387590 -0.267624 -2.007531 0.609679 -2.402932 0.882850 -0.769734 0.225460
wb_dma_de/input_am0 -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_ch_sel/reg_next_start -0.755476 -0.269781 0.012350 -1.617821 2.122888 3.644261 0.511187 -1.152778 -3.302635 -3.214894 -0.560610 -0.091726 1.236523 -1.350664 -1.772124 -1.899822 -2.481122 -0.826899 -0.845667 -0.218499
wb_dma_ch_sel/input_ch4_csr 0.443300 0.597460 -0.664212 -0.675094 0.656897 -1.751398 -3.345275 0.425447 -1.272831 -0.801755 -2.101488 -1.052292 2.899738 -2.130894 1.449022 -1.057245 -1.114812 1.699574 -2.025421 1.493184
wb_dma/wire_mast0_dout 1.110811 -2.343160 -2.183690 -1.271086 0.750339 0.776481 -3.183907 1.126607 2.213483 2.651411 -4.048973 -0.117484 0.058671 -1.004338 2.199449 1.637259 1.528971 -0.409989 3.000716 -0.542279
wb_dma_ch_sel/assign_107_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma/wire_next_ch -0.653354 -0.274483 -1.029151 -1.318457 0.788161 3.412161 -1.126937 -0.405004 -2.202559 -1.107082 -2.865528 0.110583 2.994494 -2.353969 -1.089609 0.167986 -1.541088 -0.042279 -1.409848 1.292420
wb_dma_rf/wire_ch2_txsz 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_ch_rf/wire_ch_am0 -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_ch_rf/wire_ch_am1 -0.471970 -1.526369 1.451570 0.899509 -1.799301 3.564701 1.674910 1.960637 0.196839 -1.313980 2.908453 1.757648 1.659840 -0.271112 -3.204796 1.037546 -0.915474 0.480508 -0.948345 0.554398
wb_dma/wire_ch6_csr 0.443300 0.597460 -0.664212 -0.675094 0.656897 -1.751398 -3.345275 0.425447 -1.272831 -0.801755 -2.101488 -1.052292 2.899738 -2.130894 1.449022 -1.057245 -1.114812 1.699574 -2.025421 1.493184
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_de/input_csr -0.773499 -1.993274 0.947199 -1.051428 -1.037130 -0.006529 -6.377434 0.024932 -1.150339 0.127291 -2.472661 -0.249196 4.113229 -0.498261 3.530902 -1.847681 -0.023333 -1.474251 5.773070 -1.261348
wb_dma_de/reg_read 1.253220 -0.025992 -0.520734 0.218477 2.486117 1.928796 -2.082236 -1.374326 -2.710627 -0.913865 -3.056239 1.816226 0.597631 -1.802366 1.767274 -0.354167 -0.528734 0.445502 0.107558 1.646266
wb_dma/input_wb1_cyc_i 0.084025 -3.010824 0.746629 -0.226231 -1.916428 1.003216 -1.016200 -1.239478 1.860289 -1.552364 0.574196 0.798880 -2.873871 0.625538 -1.011203 0.798767 0.349832 1.887278 1.539200 0.056681
wb_dma_ch_rf/wire_ch_adr0_we -2.788445 -3.604190 -1.848584 2.311066 -3.457153 -1.195515 -0.166972 0.980143 1.036360 -1.705122 3.605789 -0.490554 1.225220 2.501527 1.492813 1.596786 -0.569332 1.392364 1.430993 -0.874385
wb_dma_ch_sel/assign_140_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_rf/wire_ch3_txsz 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_rf/input_wb_rf_din 2.197365 -2.603035 -1.036182 1.195985 1.723279 -1.555555 1.681457 3.239279 -3.554107 3.692622 -0.932039 -1.691712 2.340451 1.239316 0.367947 -3.574909 0.733802 -1.053207 0.975410 -6.456357
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -2.788445 -3.604190 -1.848584 2.311066 -3.457153 -1.195515 -0.166972 0.980143 1.036360 -1.705122 3.605789 -0.490554 1.225220 2.501527 1.492813 1.596786 -0.569332 1.392364 1.430993 -0.874385
wb_dma_de/always_18/stmt_1/expr_1/expr_2 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_pri_enc_sub/reg_pri_out_d1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_rf/always_19/if_1/block_1 0.034181 -1.839338 -0.875672 0.545465 0.700527 3.173348 3.483047 -0.778708 0.484303 -1.897753 -0.162509 0.655171 0.648941 1.756716 1.690870 -0.059362 -0.636290 -0.963384 -1.206746 0.485649
wb_dma_ch_rf/always_2 -0.197526 -0.247836 -2.531859 2.237495 1.426949 1.748063 -2.621455 2.622227 1.055333 0.617524 -0.107056 0.848430 -0.466394 -3.120346 -0.619787 4.301877 1.130093 -0.458688 1.539946 0.858994
wb_dma_ch_rf/always_1 0.034181 -1.839338 -0.875672 0.545465 0.700527 3.173348 3.483047 -0.778708 0.484303 -1.897753 -0.162509 0.655171 0.648941 1.756716 1.690870 -0.059362 -0.636290 -0.963384 -1.206746 0.485649
wb_dma_de/input_mast0_drdy -1.128266 0.636760 -4.523688 -1.625590 1.735360 -0.099660 -1.236596 -1.496697 -0.748770 -4.436311 -4.437848 -0.730562 -2.408185 2.430331 0.223113 0.487387 -3.577683 0.994895 -0.125994 -1.283621
wb_dma_ch_rf/always_6 -0.996622 1.493418 -1.003995 -0.917203 1.676407 -1.851361 -5.900134 0.276626 -1.493221 -0.985723 2.438091 -1.941336 -0.507707 -2.569768 -1.672406 0.123557 -2.305178 0.138132 2.357325 -1.301373
wb_dma_ch_rf/always_5 0.438366 -2.394709 -1.458111 0.787941 -1.570747 1.279527 0.823180 1.559070 2.129674 1.482039 0.237842 1.226309 -2.167536 1.491912 -1.635469 2.734258 1.099975 1.637109 0.979582 -0.518214
wb_dma_ch_rf/always_4 -0.955426 -4.051700 -2.070880 1.353905 -2.601304 1.332410 2.277822 1.631279 2.407736 -0.106264 0.799485 -0.492889 -2.797730 2.300208 -1.030494 2.395018 1.242781 0.814897 1.384647 -2.408919
wb_dma_ch_rf/always_9 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_rf/always_8 -2.132205 0.038324 -1.528708 2.179863 1.941276 1.897278 3.607807 -2.425174 0.086882 -1.217283 3.327672 1.422138 0.618159 2.441313 2.168816 1.815318 1.283612 -2.159496 -0.318794 2.909960
assert_wb_dma_rf/input_wb_rf_dout 0.310642 -1.482167 1.302889 1.502145 -1.446058 2.451063 2.921469 1.969456 -1.449642 1.750796 1.332046 3.019010 0.513367 1.016807 -3.209599 0.270741 0.583176 1.038015 0.440042 -1.298197
wb_dma/wire_wb1_addr_o 2.223994 -2.809530 1.702776 0.597851 -0.857495 -0.876454 -2.995183 -0.300372 1.664475 -0.493294 2.814974 1.222272 -0.644840 1.630691 1.926994 -0.973878 -0.304777 2.730416 1.771868 0.304321
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_ch_sel/assign_154_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -0.642316 2.268085 0.612187 0.593069 -0.898606 -2.782252 -4.010514 2.998271 -1.610400 4.399745 0.813584 2.067993 3.951286 -0.672821 -2.384006 1.598202 1.690914 1.523218 1.145140 1.700822
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 3.463724 0.421643 3.864027 2.424966 -0.380184 0.869915 0.296796 -0.096601 -3.605363 0.068666 0.631518 3.626844 -1.347114 1.369431 0.398605 -2.697573 -1.442305 0.182292 2.116205 -2.302680
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_wb_slv/reg_slv_dout 1.712781 -1.863124 -0.402553 1.636597 0.815272 -2.577314 -0.045786 3.624581 -4.089446 4.715124 -0.772926 -0.898947 1.761980 1.020006 0.702054 -3.205752 0.330701 -0.858606 3.089064 -6.951024
wb_dma_ch_pri_enc/always_2 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/always_4 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_wb_slv/always_1/stmt_1 -1.610761 -1.377406 3.981699 0.725455 -1.629055 -0.306734 -0.082010 0.105945 -5.527598 3.336136 0.798494 1.077268 3.645696 0.777995 -0.951598 -4.176465 2.942199 -1.963030 5.413896 -4.119590
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_rf/wire_ch0_am0 -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_wb_mast/wire_mast_drdy 1.028316 0.526194 -3.259039 -0.923118 0.477693 -1.494851 -3.467754 -0.963666 -1.869450 -2.213330 -5.251917 -0.812504 -3.240489 0.644270 0.732765 -0.648609 -4.351662 2.877779 0.526737 -2.820150
wb_dma_wb_if/wire_mast_pt_out 1.508493 -0.851183 -0.209738 0.686354 0.799425 2.234346 1.349598 -1.121692 1.208363 0.844864 0.171766 1.706169 -3.836886 1.800839 0.131396 1.010007 0.634870 -0.253607 2.290316 -1.537715
wb_dma_ch_sel/assign_95_valid/expr_1 0.199697 0.958141 -1.024276 0.622285 0.818989 -0.495735 0.269501 1.126780 -5.211451 -2.024743 -2.640047 0.305460 5.635396 0.722025 1.979350 -3.575304 -3.905560 1.578391 -3.345277 -0.539220
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 2.553861 0.186455 -0.842084 2.936525 0.733883 -3.589195 -3.146349 1.563549 -2.592271 1.883413 0.154098 1.743039 -0.450892 -1.445748 1.203905 0.427578 -0.120528 4.386581 -1.196142 0.607194
wb_dma/constraint_slv0_din -0.178764 -0.500930 -0.595662 2.288445 0.725463 3.753399 3.302333 1.327726 -1.730111 0.085976 1.569177 1.367987 0.168235 1.592483 -0.262437 0.764243 -1.818582 -3.545544 1.985623 -2.493790
wb_dma_de/always_4/if_1/if_1 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma_rf/always_2 -1.089794 1.789279 0.064766 3.397474 -0.629625 2.162899 0.368719 0.785137 -2.842838 -1.001574 -2.855881 0.420545 0.538982 -2.840114 1.894433 1.509014 -1.034071 -4.987178 2.133577 -1.074674
wb_dma_rf/inst_u24 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_rf/always_1 -1.566407 -2.295860 3.408126 1.640918 -0.908692 0.632830 3.660643 3.021408 1.730603 -3.628110 2.943125 1.839931 -1.017046 0.022849 1.085920 -0.681559 1.251165 -1.709922 1.620452 -1.302700
wb_dma_ch_sel/always_38 0.922524 1.179362 0.665183 -0.239119 2.714661 2.778768 1.029595 -0.292561 -4.372788 -2.086483 -0.813882 0.539882 1.727349 -1.801581 -0.642387 -2.366452 -2.967482 -1.132054 -1.979019 -0.229217
wb_dma_ch_sel/always_39 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_ch_sel/always_37 -4.812934 0.929235 -2.279383 0.408753 1.924447 -1.423046 -2.564867 -2.343567 -3.650708 -0.430695 1.546740 -0.400464 3.711594 -2.144011 0.102582 1.045709 2.406119 0.287191 0.081255 3.663106
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -1.503454 -1.417611 1.997209 -1.895953 1.268917 -0.587241 -4.624090 -1.382543 -1.354470 -4.461092 0.658888 1.157630 3.573304 -0.135927 2.720863 -3.123775 0.746414 0.441985 2.441746 3.214622
wb_dma/wire_ch0_adr0 -0.271447 -5.204257 -1.620169 1.802797 -2.953365 -1.100731 -1.233243 2.184918 0.291291 0.271371 1.920447 -0.607136 2.270194 2.985975 2.056457 -0.479042 -0.966079 1.940934 2.476834 -3.463785
wb_dma_rf/inst_u21 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_rf/wire_ch3_adr0 -2.230918 -2.608085 -1.559257 1.450874 -3.072474 -0.278601 -1.492681 -1.251354 1.534197 -1.546769 3.146828 0.585843 -1.446254 1.256795 0.224564 3.350039 -0.597956 2.166486 1.257745 1.282291
wb_dma_ch_rf/input_dma_busy -2.132205 0.038324 -1.528708 2.179863 1.941276 1.897278 3.607807 -2.425174 0.086882 -1.217283 3.327672 1.422138 0.618159 2.441313 2.168816 1.815318 1.283612 -2.159496 -0.318794 2.909960
wb_dma_ch_sel/assign_134_req_p0 2.078995 1.053596 -1.277521 3.610693 1.707941 -3.764438 -0.612505 0.412150 -3.354833 1.106095 0.074089 1.524526 0.160141 -0.890266 2.979825 -0.087147 -0.136201 3.351623 -3.090600 1.672850
wb_dma/wire_wb0m_data_o -0.406821 -3.357500 1.633273 1.151269 -0.369300 -0.325540 -0.196225 -0.738321 1.805514 -0.222393 6.011576 1.604325 -1.824805 4.029021 0.394592 -0.022769 1.056021 0.907304 4.014376 -1.651553
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_ch_rf/always_6/if_1 -0.996622 1.493418 -1.003995 -0.917203 1.676407 -1.851361 -5.900134 0.276626 -1.493221 -0.985723 2.438091 -1.941336 -0.507707 -2.569768 -1.672406 0.123557 -2.305178 0.138132 2.357325 -1.301373
wb_dma -0.295442 2.010155 0.574005 -1.288008 0.448694 -1.873089 -0.207453 -0.130805 -0.095276 0.195069 -0.539450 -1.529063 1.445162 -0.731353 0.286002 -1.277488 -0.069022 -0.754259 -1.529308 0.699980
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.557412 0.874233 -0.876096 0.832941 3.330990 0.241120 -3.019106 -1.165680 -3.136387 -1.300643 -1.313993 2.217328 0.303924 -2.599712 1.167550 0.333820 0.340290 1.645745 -0.504339 3.286432
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 0.034181 -1.839338 -0.875672 0.545465 0.700527 3.173348 3.483047 -0.778708 0.484303 -1.897753 -0.162509 0.655171 0.648941 1.756716 1.690870 -0.059362 -0.636290 -0.963384 -1.206746 0.485649
assert_wb_dma_rf/input_wb_rf_adr 0.310642 -1.482167 1.302889 1.502145 -1.446058 2.451063 2.921469 1.969456 -1.449642 1.750796 1.332046 3.019010 0.513367 1.016807 -3.209599 0.270741 0.583176 1.038015 0.440042 -1.298197
wb_dma_ch_rf/always_6/if_1/if_1 -0.996622 1.493418 -1.003995 -0.917203 1.676407 -1.851361 -5.900134 0.276626 -1.493221 -0.985723 2.438091 -1.941336 -0.507707 -2.569768 -1.672406 0.123557 -2.305178 0.138132 2.357325 -1.301373
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_arb/wire_gnt 0.821327 1.276672 0.683484 1.298254 -0.051578 -3.013155 -6.043358 0.754466 -1.627826 0.773258 0.867887 1.300428 0.220827 -3.899852 -0.809210 1.421083 0.700164 3.356537 -0.076728 2.778140
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 0.635944 -1.656104 -0.386842 0.217313 0.771717 2.954489 1.486200 0.053985 -0.110367 -1.864515 1.177452 -0.366261 -1.399529 1.252669 -0.006439 -0.701245 -2.713930 -1.580159 1.381923 -2.968408
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_rf/always_1/case_1/cond -1.566407 -2.295860 3.408126 1.640918 -0.908692 0.632830 3.660643 3.021408 1.730603 -3.628110 2.943125 1.839931 -1.017046 0.022849 1.085920 -0.681559 1.251165 -1.709922 1.620452 -1.302700
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_wb_slv/assign_4/expr_1 1.123062 -1.050671 -0.096901 1.197226 0.786721 -0.813580 -0.574440 -0.752344 2.617675 1.485245 4.442780 1.325408 -3.123261 3.942054 1.923553 0.816144 0.490317 0.908206 3.860631 -2.412411
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_de/always_3/if_1/stmt_1 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_ch_sel/assign_104_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_ch_rf/always_9/stmt_1 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_wb_if/input_mast_adr 3.631510 -1.705671 1.618151 1.712335 -0.578617 -1.165556 -0.787760 1.516722 1.109394 0.194507 3.203968 1.445530 -1.081636 1.853991 1.353770 -1.024507 -1.565198 2.483686 0.011608 -0.885541
assert_wb_dma_ch_arb/input_req 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_wb_if/input_wbm_data_i 1.712781 -1.863124 -0.402553 1.636597 0.815272 -2.577314 -0.045786 3.624581 -4.089446 4.715124 -0.772926 -0.898947 1.761980 1.020006 0.702054 -3.205752 0.330701 -0.858606 3.089064 -6.951024
wb_dma_de/wire_tsz_cnt_is_0_d 0.557412 0.874233 -0.876096 0.832941 3.330990 0.241120 -3.019106 -1.165680 -3.136387 -1.300643 -1.313993 2.217328 0.303924 -2.599712 1.167550 0.333820 0.340290 1.645745 -0.504339 3.286432
wb_dma/wire_dma_err 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_sel_checker/input_ch_sel_r -0.000798 -2.141697 -1.421494 0.672016 -0.932734 1.569008 -0.290241 1.403874 -1.376911 1.645616 -1.678414 0.484647 -0.055205 -0.236717 -1.546633 0.873376 0.211432 0.693238 1.763945 -2.820915
wb_dma_ch_sel/assign_119_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_inc30r/input_in -2.046211 -2.752869 -2.090261 1.913807 -2.437355 -0.529671 -1.908492 2.654360 -0.863905 -0.379704 4.166650 -0.095524 0.889843 -1.296556 -4.021852 2.701269 -0.804562 4.038054 -0.522783 -0.744875
wb_dma_ch_pri_enc/inst_u15 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u14 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u17 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u16 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u11 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/input_ch7_csr 0.443300 0.597460 -0.664212 -0.675094 0.656897 -1.751398 -3.345275 0.425447 -1.272831 -0.801755 -2.101488 -1.052292 2.899738 -2.130894 1.449022 -1.057245 -1.114812 1.699574 -2.025421 1.493184
wb_dma_ch_pri_enc/inst_u13 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u12 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u19 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u18 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/assign_110_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_rf/inst_u30 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -0.286290 -1.535091 -3.311190 0.634089 1.211044 2.599179 1.334388 2.413455 -2.866354 1.592854 -1.230003 0.178396 0.761828 -0.939907 -3.214878 1.074718 -0.996283 1.235556 -0.752400 -2.786140
wb_dma_ch_pri_enc/wire_pri6_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_rf/assign_6_csr_we -1.717458 1.277071 -0.878361 3.460125 -0.821305 1.288595 0.782069 0.091703 -2.419811 0.845235 -3.413779 1.171736 1.963778 -1.798498 2.674352 2.193391 1.410976 -3.391619 1.300024 0.762096
wb_dma_de/always_23/block_1/case_1/block_1/if_1 1.641354 2.431750 1.544658 -0.980699 3.511434 -1.675502 -3.969432 0.676995 -3.525064 -2.656602 -1.602379 -0.001575 2.433669 -3.518605 3.008632 -3.282461 -2.832400 -1.258037 -0.691692 1.394881
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 -1.394169 -1.620708 -3.625378 1.309043 -0.365063 2.583091 -1.352581 1.319421 0.566529 0.710418 -2.342450 -0.164660 0.032103 -2.115271 -0.538698 4.116291 0.472776 -0.309772 1.235293 -0.319303
wb_dma_ch_sel/assign_96_valid 0.494158 2.403143 -0.109943 3.939509 -2.476233 0.909470 -1.586190 3.791362 -3.358028 -0.193127 -2.005977 0.128019 6.050786 -1.305193 1.162536 -0.126642 -4.695798 -0.994337 -1.083724 -2.160997
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_de/reg_next_ch -0.653354 -0.274483 -1.029151 -1.318457 0.788161 3.412161 -1.126937 -0.405004 -2.202559 -1.107082 -2.865528 0.110583 2.994494 -2.353969 -1.089609 0.167986 -1.541088 -0.042279 -1.409848 1.292420
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 -1.394169 -1.620708 -3.625378 1.309043 -0.365063 2.583091 -1.352581 1.319421 0.566529 0.710418 -2.342450 -0.164660 0.032103 -2.115271 -0.538698 4.116291 0.472776 -0.309772 1.235293 -0.319303
wb_dma_ch_rf/assign_24_ch_txsz_dewe 3.050201 -2.499606 -1.096216 -0.937038 3.818317 2.555135 1.112074 -0.661943 0.562924 1.170748 -2.693775 1.098396 0.327014 1.149287 3.324703 -1.289069 0.866974 -0.263167 -0.129477 0.194024
assert_wb_dma_ch_arb 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma/wire_csr 0.422766 -2.046737 1.433954 -0.256418 -1.014639 0.514523 -4.388097 -1.608605 0.705283 -1.641426 -4.148259 -1.412374 4.063034 -0.707357 5.553452 -2.417109 1.004514 -1.078435 2.294440 0.502393
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_wb_if/input_mast_din 2.674945 -3.516799 0.191848 -2.603964 1.655822 1.826933 -2.355477 0.618644 2.403588 1.216730 -1.383329 0.455367 0.432416 1.407778 1.372340 -1.434541 0.453239 0.566804 2.585127 -1.068515
wb_dma_ch_rf/reg_sw_pointer_r 1.494616 1.351871 1.492011 -0.049916 -0.367690 3.559703 0.860601 0.817073 -2.506120 1.193042 -3.353519 1.965765 3.453367 -2.832126 -1.347841 0.188392 -1.377067 -0.245761 -3.257377 1.810162
wb_dma_ch_sel/assign_142_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_rf -1.167553 1.965511 0.391669 0.751262 0.095838 -2.232744 0.313405 1.983206 -3.062171 0.240583 1.095577 -0.570416 4.404653 -0.999476 -0.624046 -1.318098 -0.169955 0.235626 -2.855746 1.180623
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -2.260276 -1.993209 0.374588 1.427848 -1.548076 2.533333 1.267541 0.199257 2.213478 -4.074895 2.236842 0.753770 0.994675 0.954161 1.433648 1.216668 -0.121208 -0.620538 0.575048 1.473493
wb_dma_de/reg_chunk_cnt 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -1.503454 -1.417611 1.997209 -1.895953 1.268917 -0.587241 -4.624090 -1.382543 -1.354470 -4.461092 0.658888 1.157630 3.573304 -0.135927 2.720863 -3.123775 0.746414 0.441985 2.441746 3.214622
wb_dma_de/always_23/block_1/case_1/block_3/if_1 1.344716 0.776633 2.945897 0.282572 1.232846 -1.934019 -3.903434 -0.908659 -1.669903 -2.829798 0.698012 1.345500 3.102198 -0.622453 4.674427 -3.086740 -0.875013 -0.030973 0.407995 3.078288
wb_dma/input_wb0m_data_i 1.712781 -1.863124 -0.402553 1.636597 0.815272 -2.577314 -0.045786 3.624581 -4.089446 4.715124 -0.772926 -0.898947 1.761980 1.020006 0.702054 -3.205752 0.330701 -0.858606 3.089064 -6.951024
wb_dma_de/always_15/stmt_1 1.744415 -1.721967 -2.114181 -0.143996 2.622434 1.136253 -1.400298 0.011825 -0.393997 -0.364185 -2.591225 0.540780 1.566654 -0.663735 3.150998 -0.163526 -0.655073 1.183598 -1.227380 1.457406
wb_dma/wire_ch7_csr 0.443300 0.597460 -0.664212 -0.675094 0.656897 -1.751398 -3.345275 0.425447 -1.272831 -0.801755 -2.101488 -1.052292 2.899738 -2.130894 1.449022 -1.057245 -1.114812 1.699574 -2.025421 1.493184
wb_dma/input_wb0_ack_i 0.841807 -0.205146 -3.130320 -2.920569 1.236405 0.911128 -4.165356 0.971178 -0.227103 1.940577 -5.264352 -0.745170 -0.361081 -1.366080 -0.799196 0.981883 -2.168224 0.375157 2.112225 -2.101620
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.573933 -0.959940 1.682084 2.225603 0.438131 -1.730677 -1.302413 0.979015 -1.418170 0.104656 2.078055 2.054087 0.344105 1.384992 2.925890 -2.164165 -1.808978 2.310852 -0.082361 -0.425145
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 1.841078 -2.461380 0.991326 2.018820 0.799885 0.627356 0.254869 -0.287722 -2.746186 -0.006132 -0.019125 2.308559 1.043702 2.272525 3.908733 -2.702587 -0.397012 0.049972 2.436018 -1.741963
wb_dma_ch_sel/assign_125_de_start 0.922524 1.179362 0.665183 -0.239119 2.714661 2.778768 1.029595 -0.292561 -4.372788 -2.086483 -0.813882 0.539882 1.727349 -1.801581 -0.642387 -2.366452 -2.967482 -1.132054 -1.979019 -0.229217
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 -1.394169 -1.620708 -3.625378 1.309043 -0.365063 2.583091 -1.352581 1.319421 0.566529 0.710418 -2.342450 -0.164660 0.032103 -2.115271 -0.538698 4.116291 0.472776 -0.309772 1.235293 -0.319303
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -2.358827 -0.137281 -0.605612 2.844086 0.024424 1.215910 1.721730 -1.714789 -0.220290 -0.628994 4.394565 1.646776 -0.787289 2.207419 0.730502 2.265872 0.968108 -1.815875 2.317594 1.037970
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma_ch_sel/assign_121_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_inc30r -0.628407 -1.866067 -0.051140 0.641216 -2.955967 -0.186244 -3.922132 0.680873 0.493948 -1.912082 3.652780 0.495386 2.212619 0.736708 -1.203534 0.949714 -1.622985 3.401237 0.196663 1.883035
wb_dma_ch_sel/always_45/case_1 2.459657 0.840015 0.238012 3.053665 1.729508 -0.291433 0.544998 3.016658 -0.268830 0.970112 3.394043 2.324029 -2.152683 -0.492084 -1.383114 1.418659 -0.103482 1.034431 -0.342145 -0.371759
wb_dma_ch_sel/assign_117_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 1.798232 -2.508229 -2.427619 -1.806333 2.377384 2.986405 0.244182 1.547646 -0.923628 2.258409 -2.823631 0.383519 0.014083 -0.545924 -2.520161 -0.092465 -0.204529 2.028582 -0.587071 -2.013212
wb_dma/wire_ch3_adr0 -2.230918 -2.608085 -1.559257 1.450874 -3.072474 -0.278601 -1.492681 -1.251354 1.534197 -1.546769 3.146828 0.585843 -1.446254 1.256795 0.224564 3.350039 -0.597956 2.166486 1.257745 1.282291
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_de/always_6/if_1/if_1/cond 3.168953 -2.160787 0.148831 -1.611518 3.554323 2.382394 1.054809 -1.237323 1.597303 -1.209104 -0.182215 1.029897 0.744321 1.887467 3.549201 -2.205819 -1.103799 0.374111 -1.556417 1.860196
wb_dma/wire_mast1_pt_out 1.508493 -0.851183 -0.209738 0.686354 0.799425 2.234346 1.349598 -1.121692 1.208363 0.844864 0.171766 1.706169 -3.836886 1.800839 0.131396 1.010007 0.634870 -0.253607 2.290316 -1.537715
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_ch_sel/always_48 0.821327 1.276672 0.683484 1.298254 -0.051578 -3.013155 -6.043358 0.754466 -1.627826 0.773258 0.867887 1.300428 0.220827 -3.899852 -0.809210 1.421083 0.700164 3.356537 -0.076728 2.778140
wb_dma_ch_sel/always_43 -0.189725 1.005773 -1.607388 -0.365265 4.690506 0.766957 -0.480108 -0.582131 -4.023016 -0.007826 -1.074781 1.753084 -0.493429 -1.882866 -1.859154 -0.480476 1.296405 1.452214 -0.508418 1.258628
wb_dma_ch_sel/always_42 0.422766 -2.046737 1.433954 -0.256418 -1.014639 0.514523 -4.388097 -1.608605 0.705283 -1.641426 -4.148259 -1.412374 4.063034 -0.707357 5.553452 -2.417109 1.004514 -1.078435 2.294440 0.502393
wb_dma_ch_sel/always_40 -0.197526 -0.247836 -2.531859 2.237495 1.426949 1.748063 -2.621455 2.622227 1.055333 0.617524 -0.107056 0.848430 -0.466394 -3.120346 -0.619787 4.301877 1.130093 -0.458688 1.539946 0.858994
wb_dma_ch_sel/always_47 0.158875 -1.945461 0.151050 0.169757 -0.462319 3.074640 -0.382370 1.531915 0.509369 -2.372860 2.930623 0.510752 1.387590 -0.267624 -2.007531 0.609679 -2.402932 0.882850 -0.769734 0.225460
wb_dma_ch_sel/always_46 -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_ch_sel/always_45 2.459657 0.840015 0.238012 3.053665 1.729508 -0.291433 0.544998 3.016658 -0.268830 0.970112 3.394043 2.324029 -2.152683 -0.492084 -1.383114 1.418659 -0.103482 1.034431 -0.342145 -0.371759
wb_dma_ch_sel/always_44 -1.736981 -4.169019 -1.684842 2.297539 -2.753907 -2.154992 -0.810442 1.174134 0.945646 0.378591 3.717898 -0.754424 -0.932278 0.671890 -0.077128 1.875793 0.144190 2.714395 1.621364 -2.658596
wb_dma_ch_sel/assign_152_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_rf/input_ndnr 2.337176 -1.222474 -2.066042 0.193797 3.605822 -0.192311 -4.133645 1.359231 -0.452801 0.452411 -0.849006 1.704313 0.101596 -2.135414 0.918191 0.951692 0.398271 3.437883 -0.511392 2.246589
wb_dma_de/always_4/if_1/stmt_1 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_ch_pri_enc/wire_pri4_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_ch_sel/assign_111_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_wb_slv/assign_2_pt_sel 2.317954 -1.733068 4.127114 -3.232008 1.723890 0.406802 -3.449305 -4.764047 1.750443 0.203796 1.385694 1.589193 -2.628826 2.358178 0.516609 -3.001367 2.011679 1.494083 3.719363 0.424822
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 1.956686 -1.029663 -0.777735 -0.166482 2.434957 2.679370 1.166023 2.013624 -1.874554 0.031242 -0.165902 0.823910 3.826734 -1.256232 -0.245196 -0.889283 -2.032336 1.059573 -3.948846 1.166883
wb_dma_ch_sel/assign_144_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_de/input_pointer -0.197526 -0.247836 -2.531859 2.237495 1.426949 1.748063 -2.621455 2.622227 1.055333 0.617524 -0.107056 0.848430 -0.466394 -3.120346 -0.619787 4.301877 1.130093 -0.458688 1.539946 0.858994
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 2.063127 -2.644722 -2.326791 -1.330123 2.013440 2.274642 -1.799694 0.306596 0.321742 1.252793 -3.452927 0.940364 -0.949900 -0.890917 -0.261549 0.896274 0.345552 2.414385 0.160929 -0.065047
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -1.680991 -1.247287 -4.015926 1.158046 0.816549 3.386341 0.646301 2.764485 -1.183357 1.592779 -1.080179 -0.754141 1.750687 -1.838353 -2.580128 2.923503 -0.374846 -0.898956 0.301426 -2.242461
wb_dma_ch_rf/input_wb_rf_adr 3.289121 0.757363 -2.173023 0.443431 -2.935974 2.017327 -1.261760 -2.495161 -2.778466 3.172034 0.139456 -0.676578 4.042065 4.597785 -2.285453 -2.833119 -1.264245 -0.168760 2.189877 0.961790
wb_dma_ch_sel/input_pointer0 0.701243 -0.856107 -2.063917 1.986859 2.141389 0.892173 -3.160145 2.089051 -0.843715 0.525837 0.533162 2.266864 -1.146727 -2.665778 -1.488280 3.052977 1.163430 2.334985 0.993421 1.196035
wb_dma_ch_sel/input_pointer1 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma_ch_sel/input_pointer2 -0.000798 -2.141697 -1.421494 0.672016 -0.932734 1.569008 -0.290241 1.403874 -1.376911 1.645616 -1.678414 0.484647 -0.055205 -0.236717 -1.546633 0.873376 0.211432 0.693238 1.763945 -2.820915
wb_dma_ch_sel/input_pointer3 -1.394169 -1.620708 -3.625378 1.309043 -0.365063 2.583091 -1.352581 1.319421 0.566529 0.710418 -2.342450 -0.164660 0.032103 -2.115271 -0.538698 4.116291 0.472776 -0.309772 1.235293 -0.319303
wb_dma_de/reg_chunk_0 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 1.841078 -2.461380 0.991326 2.018820 0.799885 0.627356 0.254869 -0.287722 -2.746186 -0.006132 -0.019125 2.308559 1.043702 2.272525 3.908733 -2.702587 -0.397012 0.049972 2.436018 -1.741963
wb_dma_ch_sel/assign_151_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_sel/assign_138_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_sel/reg_am0 -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma/assign_2_dma_req 0.089133 -2.395094 -3.186297 -1.404341 1.920058 3.305216 -0.861626 1.717353 0.461850 1.998345 -2.231234 -0.643013 1.128659 -1.746838 -2.232862 1.765080 0.460505 0.668093 -0.030897 -1.015666
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -1.911844 0.234696 -0.901318 1.907308 -0.951524 -0.212740 -2.362778 -0.922467 -2.968357 -0.435910 0.389656 2.241917 -2.233773 -2.029786 -2.982788 2.763796 1.234328 2.829082 1.247006 1.255939
wb_dma_ch_rf/wire_ch_csr -0.854668 2.005042 0.296946 0.250876 1.967808 -2.965573 -2.790102 -0.929102 -1.551961 -1.800086 1.748625 -1.309907 3.665981 -0.708890 3.640512 -1.789387 -1.177765 -0.787261 -0.927992 1.961432
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 0.726090 -4.931255 0.173420 1.275844 -3.133397 0.859323 -0.968536 3.438058 1.954059 0.445270 3.576843 -0.209751 1.487096 1.306021 -1.649788 0.143476 -0.694625 2.689383 1.432809 -3.052409
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_sel/assign_118_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_ch_rf/input_de_adr1_we 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_de/always_8/stmt_1/expr_1 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -0.038175 1.063084 -0.302618 0.616156 0.483462 -2.686967 -3.211991 3.967760 -0.101990 5.369947 2.232769 1.657432 4.657519 -0.374267 -1.336664 1.890086 2.226046 1.399941 0.411163 2.058707
wb_dma_de/always_2/if_1/stmt_1 -1.736981 -4.169019 -1.684842 2.297539 -2.753907 -2.154992 -0.810442 1.174134 0.945646 0.378591 3.717898 -0.754424 -0.932278 0.671890 -0.077128 1.875793 0.144190 2.714395 1.621364 -2.658596
wb_dma_de/assign_65_done/expr_1 1.253220 -0.025992 -0.520734 0.218477 2.486117 1.928796 -2.082236 -1.374326 -2.710627 -0.913865 -3.056239 1.816226 0.597631 -1.802366 1.767274 -0.354167 -0.528734 0.445502 0.107558 1.646266
wb_dma_ch_sel/reg_de_start_r 1.017509 0.550996 0.015300 0.108127 1.575801 2.299501 0.513627 0.476171 -4.033436 -1.022918 -1.647949 1.317013 3.407047 -1.514094 -0.356154 -1.488685 -2.423700 0.688963 -3.049131 1.052535
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_wb_mast/assign_1 5.646178 -0.977725 4.284860 -1.653058 -0.268860 2.176289 -4.988176 2.029367 1.215572 1.227546 -0.144479 1.659943 -0.500697 -0.110227 -1.491931 -2.360492 -1.933045 0.671388 3.725192 -2.543265
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 -0.197526 -0.247836 -2.531859 2.237495 1.426949 1.748063 -2.621455 2.622227 1.055333 0.617524 -0.107056 0.848430 -0.466394 -3.120346 -0.619787 4.301877 1.130093 -0.458688 1.539946 0.858994
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_ch_rf/wire_pointer_s 0.438366 -2.394709 -1.458111 0.787941 -1.570747 1.279527 0.823180 1.559070 2.129674 1.482039 0.237842 1.226309 -2.167536 1.491912 -1.635469 2.734258 1.099975 1.637109 0.979582 -0.518214
wb_dma_ch_sel/reg_ndnr 2.337176 -1.222474 -2.066042 0.193797 3.605822 -0.192311 -4.133645 1.359231 -0.452801 0.452411 -0.849006 1.704313 0.101596 -2.135414 0.918191 0.951692 0.398271 3.437883 -0.511392 2.246589
wb_dma_ch_rf/assign_26_ch_adr1_dewe 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_ch_sel/reg_txsz -0.189725 1.005773 -1.607388 -0.365265 4.690506 0.766957 -0.480108 -0.582131 -4.023016 -0.007826 -1.074781 1.753084 -0.493429 -1.882866 -1.859154 -0.480476 1.296405 1.452214 -0.508418 1.258628
wb_dma_rf/always_1/case_1/stmt_10 1.107070 -1.439432 -0.273436 1.424006 -0.226556 0.977799 2.392182 1.700115 -1.311039 3.034158 0.422736 2.858628 -0.480943 2.239388 -1.710902 0.190166 0.933785 1.389156 1.251857 -1.543247
wb_dma_ch_pri_enc/inst_u28 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u29 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma/wire_de_adr1 0.958781 -0.341439 0.251433 1.805397 1.134051 0.286455 -1.502427 1.326978 1.203842 -0.254213 2.988303 1.954498 -1.866235 -0.553672 -0.574367 1.847823 0.987671 0.854690 1.439641 1.059705
wb_dma_ch_arb/always_2/block_1/case_1 0.821327 1.276672 0.683484 1.298254 -0.051578 -3.013155 -6.043358 0.754466 -1.627826 0.773258 0.867887 1.300428 0.220827 -3.899852 -0.809210 1.421083 0.700164 3.356537 -0.076728 2.778140
wb_dma_de/always_18/stmt_1/expr_1 3.608966 -1.129561 -2.630083 0.944403 1.033401 -0.542274 0.173692 3.148494 1.272320 0.938395 0.097858 -0.383357 -1.839177 1.474909 0.311602 0.447322 -3.519204 2.383157 -1.539768 -3.207661
wb_dma_ch_arb/always_1/if_1 0.821327 1.276672 0.683484 1.298254 -0.051578 -3.013155 -6.043358 0.754466 -1.627826 0.773258 0.867887 1.300428 0.220827 -3.899852 -0.809210 1.421083 0.700164 3.356537 -0.076728 2.778140
wb_dma_ch_pri_enc/inst_u20 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u21 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u22 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u23 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u24 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u25 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u26 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_pri_enc/inst_u27 -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma/wire_dma_busy -3.576316 0.154956 -4.003713 1.583194 3.243765 2.345567 3.313634 -2.867339 -0.806039 -0.027429 1.731598 0.706763 0.469644 1.150487 1.437542 3.297033 1.884991 -2.237504 -0.390538 2.839540
wb_dma_ch_sel/reg_ack_o 0.089133 -2.395094 -3.186297 -1.404341 1.920058 3.305216 -0.861626 1.717353 0.461850 1.998345 -2.231234 -0.643013 1.128659 -1.746838 -2.232862 1.765080 0.460505 0.668093 -0.030897 -1.015666
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_rf/reg_csr_r -1.089794 1.789279 0.064766 3.397474 -0.629625 2.162899 0.368719 0.785137 -2.842838 -1.001574 -2.855881 0.420545 0.538982 -2.840114 1.894433 1.509014 -1.034071 -4.987178 2.133577 -1.074674
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
assert_wb_dma_ch_sel 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_ch_rf/always_27/stmt_1/expr_1 1.607502 1.129374 -0.089069 -0.244814 1.406549 2.944885 -0.608953 0.151615 -3.383830 0.425192 -3.955827 0.734730 3.894465 -3.006318 0.372442 -0.640426 -2.148978 -0.416898 -2.915443 1.409747
wb_dma_ch_sel/inst_ch2 -0.000798 -2.141697 -1.421494 0.672016 -0.932734 1.569008 -0.290241 1.403874 -1.376911 1.645616 -1.678414 0.484647 -0.055205 -0.236717 -1.546633 0.873376 0.211432 0.693238 1.763945 -2.820915
assert_wb_dma_ch_arb/input_grant0 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_ch_sel/assign_122_valid 0.691222 -1.353074 -2.168068 2.046071 2.311777 1.367860 -0.353387 0.410099 -2.969524 -1.098354 -1.109038 1.407220 2.318700 -0.672607 2.897571 -0.047915 -1.289493 0.828222 -1.142404 0.955055
wb_dma_rf/wire_dma_abort 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_de/assign_67_dma_done_all/expr_1 1.744415 -1.721967 -2.114181 -0.143996 2.622434 1.136253 -1.400298 0.011825 -0.393997 -0.364185 -2.591225 0.540780 1.566654 -0.663735 3.150998 -0.163526 -0.655073 1.183598 -1.227380 1.457406
wb_dma_de/always_4/if_1/cond 0.245095 0.319170 -0.075636 2.019590 1.742725 1.870508 -0.528515 -1.075400 -4.170184 -1.726545 -1.013143 2.305030 1.011597 -1.112666 1.594568 -0.477837 -1.044835 -0.219819 0.242858 1.023816
wb_dma_de/always_3/if_1/if_1/stmt_1 2.333557 -1.890870 3.015557 -0.315545 0.701452 2.017421 -3.274731 1.997260 2.727726 -1.658463 4.303895 1.551254 0.398196 -0.761597 -1.649891 -0.496187 0.067918 1.449762 1.328345 1.308764
wb_dma_wb_slv/always_3/stmt_1/expr_1 -0.642316 2.268085 0.612187 0.593069 -0.898606 -2.782252 -4.010514 2.998271 -1.610400 4.399745 0.813584 2.067993 3.951286 -0.672821 -2.384006 1.598202 1.690914 1.523218 1.145140 1.700822
wb_dma_ch_sel/assign_156_req_p0 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
assert_wb_dma_ch_arb/input_advance 1.579287 -2.002644 0.438188 2.971509 0.782764 0.170365 -1.282990 -0.331117 -2.486165 -2.013335 1.579520 2.745676 1.184268 1.394108 4.330632 -1.377074 -1.734378 1.466227 1.010575 0.686823
wb_dma_ch_rf/reg_ch_tot_sz_r 1.368916 -1.167666 -2.766259 -1.469265 7.242466 1.080667 1.505226 0.970695 1.684578 -0.361819 1.752479 0.511635 0.606079 0.488874 1.170081 -0.683119 1.605129 1.065733 -2.432553 2.955694
wb_dma_ch_rf/wire_ch_adr0 -2.788445 -3.604190 -1.848584 2.311066 -3.457153 -1.195515 -0.166972 0.980143 1.036360 -1.705122 3.605789 -0.490554 1.225220 2.501527 1.492813 1.596786 -0.569332 1.392364 1.430993 -0.874385
wb_dma_ch_rf/wire_ch_adr1 2.125220 0.384134 0.160201 3.117538 1.854156 -0.787657 1.192793 4.321110 -1.462117 2.495350 2.847279 2.715640 -1.869041 -0.506755 -2.671588 0.582748 1.329720 1.214478 0.867866 -1.586793
wb_dma_ch_sel/assign_10_pri3 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma/wire_ch0_adr1 2.600211 -0.862049 0.370264 2.462268 0.091037 0.017875 1.624640 1.993180 -0.515574 0.489943 2.421576 1.613040 -0.955172 1.484743 0.303176 -0.240940 -1.631111 1.294600 -0.733495 -1.614076
wb_dma_ch_pri_enc/wire_pri24_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma/input_dma_rest_i -1.443581 -2.425091 -1.812249 0.116269 -0.552275 3.117802 -1.907530 0.755400 2.760691 -0.286802 0.628297 -0.791989 0.130216 -0.674061 -1.042585 3.055884 0.306265 -0.910981 2.534757 -0.721474
wb_dma_inc30r/assign_1_out -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_ch_sel/assign_133_req_p0 2.078995 1.053596 -1.277521 3.610693 1.707941 -3.764438 -0.612505 0.412150 -3.354833 1.106095 0.074089 1.524526 0.160141 -0.890266 2.979825 -0.087147 -0.136201 3.351623 -3.090600 1.672850
wb_dma_ch_rf/always_23 2.459657 0.840015 0.238012 3.053665 1.729508 -0.291433 0.544998 3.016658 -0.268830 0.970112 3.394043 2.324029 -2.152683 -0.492084 -1.383114 1.418659 -0.103482 1.034431 -0.342145 -0.371759
wb_dma_inc30r/reg_out_r 0.424147 -3.505255 1.276454 0.804082 1.106181 2.212879 -0.877855 3.993351 2.836533 -2.485980 4.620518 -0.583344 2.410008 -0.407354 -2.514471 -1.921033 2.110331 2.594662 0.403018 -0.956171
wb_dma/wire_pointer2 -0.000798 -2.141697 -1.421494 0.672016 -0.932734 1.569008 -0.290241 1.403874 -1.376911 1.645616 -1.678414 0.484647 -0.055205 -0.236717 -1.546633 0.873376 0.211432 0.693238 1.763945 -2.820915
wb_dma/wire_pointer3 -1.394169 -1.620708 -3.625378 1.309043 -0.365063 2.583091 -1.352581 1.319421 0.566529 0.710418 -2.342450 -0.164660 0.032103 -2.115271 -0.538698 4.116291 0.472776 -0.309772 1.235293 -0.319303
wb_dma/wire_pointer0 0.701243 -0.856107 -2.063917 1.986859 2.141389 0.892173 -3.160145 2.089051 -0.843715 0.525837 0.533162 2.266864 -1.146727 -2.665778 -1.488280 3.052977 1.163430 2.334985 0.993421 1.196035
wb_dma/wire_pointer1 0.537048 -2.202969 -2.823495 1.391756 1.257941 2.398256 -1.885594 0.829990 -1.671182 0.484056 -2.005037 1.783778 -0.327068 -1.647234 -0.301965 2.304210 0.027415 1.983863 0.765023 0.057702
wb_dma/wire_mast0_err 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_rf/always_26 1.494616 1.351871 1.492011 -0.049916 -0.367690 3.559703 0.860601 0.817073 -2.506120 1.193042 -3.353519 1.965765 3.453367 -2.832126 -1.347841 0.188392 -1.377067 -0.245761 -3.257377 1.810162
wb_dma_ch_rf/always_27 1.607502 1.129374 -0.089069 -0.244814 1.406549 2.944885 -0.608953 0.151615 -3.383830 0.425192 -3.955827 0.734730 3.894465 -3.006318 0.372442 -0.640426 -2.148978 -0.416898 -2.915443 1.409747
wb_dma_ch_sel/assign_144_req_p0/expr_1 2.144010 -0.245669 -1.161949 2.755793 2.254630 -0.038645 0.013214 1.480961 -3.798114 -0.070234 -0.466915 1.709695 2.112866 -0.557123 2.671647 -0.934250 -1.985366 1.215281 -1.867882 0.034135
wb_dma_ch_rf/wire_ch_am0_we -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma_ch_rf/always_25 -0.471970 -1.526369 1.451570 0.899509 -1.799301 3.564701 1.674910 1.960637 0.196839 -1.313980 2.908453 1.757648 1.659840 -0.271112 -3.204796 1.037546 -0.915474 0.480508 -0.948345 0.554398
wb_dma/wire_dma_rest -1.443581 -2.425091 -1.812249 0.116269 -0.552275 3.117802 -1.907530 0.755400 2.760691 -0.286802 0.628297 -0.791989 0.130216 -0.674061 -1.042585 3.055884 0.306265 -0.910981 2.534757 -0.721474
wb_dma_wb_mast/input_mast_adr 3.631510 -1.705671 1.618151 1.712335 -0.578617 -1.165556 -0.787760 1.516722 1.109394 0.194507 3.203968 1.445530 -1.081636 1.853991 1.353770 -1.024507 -1.565198 2.483686 0.011608 -0.885541
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.933421 -2.425234 -3.688292 1.183656 -1.714687 -0.120047 -1.462665 0.002970 -2.289682 0.259991 -1.778538 0.272595 0.365424 -0.863905 -0.895583 2.482829 -0.228728 3.605504 -0.539474 -0.037978
wb_dma_ch_sel/always_44/case_1 -1.736981 -4.169019 -1.684842 2.297539 -2.753907 -2.154992 -0.810442 1.174134 0.945646 0.378591 3.717898 -0.754424 -0.932278 0.671890 -0.077128 1.875793 0.144190 2.714395 1.621364 -2.658596
wb_dma/wire_ch0_am0 -0.007444 -3.025051 -0.892918 0.956103 -1.401034 0.995203 -0.568555 0.187161 -0.207771 -1.731673 0.473420 0.119107 2.111568 3.250842 3.184857 -1.103071 -2.020973 -0.244189 2.123900 -1.607976
wb_dma/wire_ch0_am1 0.158875 -1.945461 0.151050 0.169757 -0.462319 3.074640 -0.382370 1.531915 0.509369 -2.372860 2.930623 0.510752 1.387590 -0.267624 -2.007531 0.609679 -2.402932 0.882850 -0.769734 0.225460
wb_dma_ch_rf/always_19/if_1 0.034181 -1.839338 -0.875672 0.545465 0.700527 3.173348 3.483047 -0.778708 0.484303 -1.897753 -0.162509 0.655171 0.648941 1.756716 1.690870 -0.059362 -0.636290 -0.963384 -1.206746 0.485649
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -2.788445 -3.604190 -1.848584 2.311066 -3.457153 -1.195515 -0.166972 0.980143 1.036360 -1.705122 3.605789 -0.490554 1.225220 2.501527 1.492813 1.596786 -0.569332 1.392364 1.430993 -0.874385
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -0.905805 3.208891 -2.105886 4.410089 -0.322646 -1.684514 -3.026894 4.949347 -0.657603 -3.365464 -4.725500 0.014880 2.458050 -0.922084 3.992583 1.236194 -0.917377 -2.928941 2.568132 -1.843712
wb_dma_de/always_18/stmt_1/expr_1/expr_1 1.854517 -2.165087 -3.754607 -0.308874 0.854176 -0.014796 -1.111207 2.434127 1.866226 0.654517 -0.563434 -1.074579 -1.636311 1.688051 -0.083787 0.977208 -2.899698 2.195423 0.238176 -3.433781
wb_dma_de/always_3/if_1 3.549190 -0.439098 2.310874 0.786327 1.182879 1.020762 -1.604918 3.011610 1.639207 -0.621138 4.667883 1.488324 -0.775125 -0.627982 -2.149049 -0.225082 -1.469404 1.525095 -0.342310 -0.043867
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/assign_16_ch_adr1_we 2.459657 0.840015 0.238012 3.053665 1.729508 -0.291433 0.544998 3.016658 -0.268830 0.970112 3.394043 2.324029 -2.152683 -0.492084 -1.383114 1.418659 -0.103482 1.034431 -0.342145 -0.371759
wb_dma_wb_if/wire_wbm_data_o -0.406821 -3.357500 1.633273 1.151269 -0.369300 -0.325540 -0.196225 -0.738321 1.805514 -0.222393 6.011576 1.604325 -1.824805 4.029021 0.394592 -0.022769 1.056021 0.907304 4.014376 -1.651553
wb_dma_ch_pri_enc/wire_pri_out_tmp -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_ch_sel/always_2/stmt_1/expr_1 1.781323 -1.701754 -0.914128 3.078168 1.726623 0.397331 -2.317496 0.138122 -2.536153 -1.658795 0.942376 2.906272 0.922933 -0.112746 3.552102 0.113638 -1.635139 2.457910 0.026696 1.722046
wb_dma_ch_sel/always_48/case_1/stmt_1 1.717292 -0.389471 -0.415616 1.276700 0.925805 -2.625208 -5.693461 2.266105 0.338857 1.465008 1.753425 0.804812 1.649394 -3.734406 0.441054 1.911216 0.901008 3.630598 -1.249593 3.377818
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_pri_enc/wire_pri18_out -0.342108 -0.588771 -0.747284 0.920819 0.606304 3.268635 -1.111575 -1.103644 -2.292277 -0.427146 -2.059432 2.227882 -1.601244 -1.598132 -1.372964 1.714426 0.414945 0.182133 2.055281 0.102052
wb_dma_de/assign_6_adr0_cnt_next -2.260276 -1.993209 0.374588 1.427848 -1.548076 2.533333 1.267541 0.199257 2.213478 -4.074895 2.236842 0.753770 0.994675 0.954161 1.433648 1.216668 -0.121208 -0.620538 0.575048 1.473493
wb_dma_ch_rf/reg_ch_err 0.865414 -0.175005 -0.147580 2.050427 1.190796 1.428795 -2.916543 -0.633596 -4.135155 -0.725431 -1.454100 2.919373 -0.072276 -1.880222 0.648615 0.340799 -0.733641 1.378982 1.495808 0.709496
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.959463 -2.224431 -2.117515 2.215768 1.546874 2.456880 -1.649175 -0.079123 -1.151936 -1.101665 -0.202923 2.723826 -0.839444 -0.730459 1.183687 2.223177 -0.556784 2.179488 0.505966 1.512410
wb_dma_wb_slv/input_wb_addr_i -1.279074 0.922023 4.238564 0.571713 -1.503260 -0.119090 0.248911 -1.697869 -5.143991 3.951488 1.153425 1.320811 1.970534 0.935748 -0.474695 -3.878068 2.928895 -2.285974 5.860998 -4.573359
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.244799 -0.654273 1.480188 0.591819 -0.893104 2.880175 0.189019 -1.716177 -0.820450 -1.247202 -0.103096 2.115325 -2.061656 0.501453 -1.031120 0.377579 0.220840 -0.644150 2.737368 -0.387864
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 1.744415 -1.721967 -2.114181 -0.143996 2.622434 1.136253 -1.400298 0.011825 -0.393997 -0.364185 -2.591225 0.540780 1.566654 -0.663735 3.150998 -0.163526 -0.655073 1.183598 -1.227380 1.457406
