

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    1 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
59223c5836e436fa179bac05233b3051  /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=nqueen.cu
self exe links to: /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU
Running md5sum using "md5sum /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU > _cuobjdump_complete_output_3euLFa"
Parsing file _cuobjdump_complete_output_3euLFa
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: nqueen.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: nqueen.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: nqueen.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: nqueen.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i : hostFun 0x0x403b20, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65604_39_non_const_sum44" from 0x0 to 0x180 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65599_39_non_const_mask428" from 0x180 to 0x1080 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65601_39_non_const_r_mask4268" from 0x1080 to 0x1f80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65600_39_non_const_l_mask8108" from 0x1f80 to 0x2e80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65602_39_non_const_m11948" from 0x2e80 to 0x3d80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (_1.ptx:81) @%p1 bra $Lt_0_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (_1.ptx:198) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x198 (_1.ptx:127) @%p2 bra $Lt_0_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b0 (_1.ptx:131) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1f8 (_1.ptx:143) @%p3 bra $Lt_0_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x218 (_1.ptx:147) @%p4 bra $Lt_0_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x238 (_1.ptx:153) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (_1.ptx:179) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x300 (_1.ptx:188) @%p5 bra $Lt_0_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:190) st.shared.u32 [%rd4+0], %r16;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x310 (_1.ptx:191) bra.uni $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (_1.ptx:198) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x340 (_1.ptx:201) @!%p6 bra $Lt_0_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:208) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_1.ptx:209) @!%p6 bra $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x398 (_1.ptx:216) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_1.ptx:219) @%p7 bra $Lt_0_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_1.ptx:229) @%p8 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:236) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x430 (_1.ptx:239) @%p9 bra $Lt_0_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x458 (_1.ptx:246) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x470 (_1.ptx:249) @%p10 bra $Lt_0_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:256) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4b0 (_1.ptx:259) @%p11 bra $Lt_0_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:266) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x4f0 (_1.ptx:269) @%p12 bra $Lt_0_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x528 (_1.ptx:279) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_oBQFAV"
Running: cat _ptx_oBQFAV | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_PiaCvG
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_PiaCvG --output-file  /dev/null 2> _ptx_oBQFAVinfo"
GPGPU-Sim PTX: Kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' : regs=15, lmem=0, smem=15744, cmem=76
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_oBQFAV _ptx2_PiaCvG _ptx_oBQFAVinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Usage: ../bin/release/NQU [-c|-g] n steps
  -c: CPU only
  -g: GPU only
  n: n-queen
  steps: step for GPU
Default to 8 queen
CUDA initialized.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
CPU: 11 queen = 2680  time = 1.548000 msec
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
256 96

GPGPU-Sim PTX: cudaLaunch for 0x0x403b20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' to stream 0, gridDim= (256,1,1) blockDim = (96,1,1) 
kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: shmem
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 38880 (ipc=77.8) sim_rate=38880 (inst/sec) elapsed = 0:0:00:01 / Wed May 13 20:57:27 2015
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 84383 (ipc=84.4) sim_rate=42191 (inst/sec) elapsed = 0:0:00:02 / Wed May 13 20:57:28 2015
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(30,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 131084 (ipc=87.4) sim_rate=43694 (inst/sec) elapsed = 0:0:00:03 / Wed May 13 20:57:29 2015
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(24,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 194894 (ipc=97.4) sim_rate=48723 (inst/sec) elapsed = 0:0:00:04 / Wed May 13 20:57:30 2015
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2483,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2484,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2500,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2501,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2502,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2503,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2504,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2505,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2507,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2508,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2508,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2509,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2510,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2511,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2512,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2513,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2514,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2515,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2516,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2517,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2518,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2519,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2520,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2521,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2522,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2523,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2524,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2525,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2526,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2527,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2529,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2530,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2531,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2532,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2533,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2534,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2534,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2535,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2536,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2537,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2538,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2539,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2540,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2541,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2542,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2543,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2544,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2545,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2608,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2609,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2624,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2625,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2626,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2627,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2628,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2629,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2630,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2631,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2632,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2633,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2634,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2635,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2636,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2637,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2638,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2639,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2640,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2641,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2642,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2643,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2644,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2645,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2646,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2647,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2648,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2649,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2650,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2651,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2652,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2653,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2654,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2655,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2656,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2657,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2658,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2659,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2663,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2664,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(56,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 378613 (ipc=126.2) sim_rate=63102 (inst/sec) elapsed = 0:0:00:06 / Wed May 13 20:57:32 2015
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3026,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3027,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3030,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3031,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3039,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3040,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3042,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3043,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3045,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3046,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3048,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3049,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(93,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3053,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3054,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3056,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3057,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3059,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3060,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3062,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3063,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3117,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3118,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3120,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3121,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3123,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3124,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3130,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3131,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3134,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3135,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3136,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3137,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3139,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3140,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3142,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3143,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3146,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3147,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3172,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3173,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3189,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3190,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3193,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3194,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3195,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3196,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3197,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3198,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3210,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3211,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3213,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3214,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3216,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3217,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3219,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3220,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3226,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3227,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3260,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3261,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3300,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3301,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3318,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3319,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3320,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3321,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3323,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3324,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3326,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3327,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3329,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3330,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(111,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3341,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3342,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3345,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3346,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3359,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3360,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3362,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3363,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3371,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3372,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3374,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3375,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3377,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3378,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3451,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3452,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 545956 (ipc=156.0) sim_rate=68244 (inst/sec) elapsed = 0:0:00:08 / Wed May 13 20:57:34 2015
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3575,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3576,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3589,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3590,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3598,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3599,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3603,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3604,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3604,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3605,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3608,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3609,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3617,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3618,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(125,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3717,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3718,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3736,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3737,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3738,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3738,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3739,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3739,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3742,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3743,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3744,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3744,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3745,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3745,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3746,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3747,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3748,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3749,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3750,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3751,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3753,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3754,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3754,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3755,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3756,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3757,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3758,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3759,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3762,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3763,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3793,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3794,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3820,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3821,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3822,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3823,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3827,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3828,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3830,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3831,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3833,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3834,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3836,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3837,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3866,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3867,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(141,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3954,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3955,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3967,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3968,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3970,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3971,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3973,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3974,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3978,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3979,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3979,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3980,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3982,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3983,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3986,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3987,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 706756 (ipc=176.7) sim_rate=78528 (inst/sec) elapsed = 0:0:00:09 / Wed May 13 20:57:35 2015
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4028,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4029,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4122,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4123,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4139,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4140,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4142,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4143,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4153,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4154,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4167,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4168,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4171,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4172,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4175,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4176,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4176,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4177,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4179,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4180,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4183,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4184,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4192,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4193,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4197,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4198,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(181,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4279,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4280,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4286,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4287,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4292,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4293,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4295,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4296,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4302,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4303,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4308,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4309,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4326,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4327,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4351,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4352,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4354,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4355,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4357,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4358,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4360,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4361,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4363,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4364,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4366,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4367,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4370,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4371,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4377,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4378,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4405,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4406,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4416,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4417,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4456,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4457,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4463,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4464,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4481,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4482,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 874635 (ipc=194.4) sim_rate=79512 (inst/sec) elapsed = 0:0:00:11 / Wed May 13 20:57:37 2015
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(202,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4545,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4546,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4565,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4566,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4570,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4571,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4580,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4581,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4582,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4583,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4584,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4585,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4586,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4587,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4589,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4590,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4592,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4593,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4630,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4631,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4634,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4635,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4665,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4666,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4704,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4705,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4705,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4706,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4730,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4731,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4738,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4739,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4744,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4745,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4767,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4768,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4770,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4771,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4773,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4774,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4776,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4777,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4779,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4780,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4782,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4783,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(210,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4837,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4838,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4847,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4848,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4859,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4860,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4864,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4865,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4866,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4867,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4885,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4886,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4888,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4889,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4899,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4900,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4957,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4958,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1041603 (ipc=208.3) sim_rate=80123 (inst/sec) elapsed = 0:0:00:13 / Wed May 13 20:57:39 2015
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5043,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5044,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5059,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5060,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5061,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5062,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5063,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5064,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5066,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5067,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5067,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5068,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5069,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5070,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5071,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5072,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5073,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5074,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5100,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5101,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5107,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5108,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(231,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5117,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5118,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5122,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5123,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5124,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5125,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5154,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5155,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5164,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5165,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5174,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5175,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5178,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5179,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5181,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5182,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5185,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5186,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5187,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5243,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5251,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5265,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5288,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5302,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5306,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5318,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5348,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5355,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5377,0), 1 CTAs running
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(246,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5478,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5494,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5498,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5498,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1181496 (ipc=214.8) sim_rate=84392 (inst/sec) elapsed = 0:0:00:14 / Wed May 13 20:57:40 2015
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5500,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5502,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5504,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5506,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5508,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5515,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5536,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5578,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5599,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5618,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5621,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5624,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5627,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5636,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5652,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5655,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5679,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5682,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5690,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5701,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5722,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5742,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5760,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5763,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5766,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5769,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5772,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5781,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1193969 (ipc=199.0) sim_rate=79597 (inst/sec) elapsed = 0:0:00:15 / Wed May 13 20:57:41 2015
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 1207596 (ipc=127.1) sim_rate=75474 (inst/sec) elapsed = 0:0:00:16 / Wed May 13 20:57:42 2015
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 1219588 (ipc=97.6) sim_rate=71740 (inst/sec) elapsed = 0:0:00:17 / Wed May 13 20:57:43 2015
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 1232925 (ipc=77.1) sim_rate=68495 (inst/sec) elapsed = 0:0:00:18 / Wed May 13 20:57:44 2015
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 1244317 (ipc=65.5) sim_rate=65490 (inst/sec) elapsed = 0:0:00:19 / Wed May 13 20:57:45 2015
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 1256237 (ipc=57.1) sim_rate=62811 (inst/sec) elapsed = 0:0:00:20 / Wed May 13 20:57:46 2015
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 1269422 (ipc=49.8) sim_rate=60448 (inst/sec) elapsed = 0:0:00:21 / Wed May 13 20:57:47 2015
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 1281160 (ipc=45.0) sim_rate=58234 (inst/sec) elapsed = 0:0:00:22 / Wed May 13 20:57:48 2015
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 1294715 (ipc=40.5) sim_rate=56291 (inst/sec) elapsed = 0:0:00:23 / Wed May 13 20:57:49 2015
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 1308297 (ipc=36.9) sim_rate=54512 (inst/sec) elapsed = 0:0:00:24 / Wed May 13 20:57:50 2015
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 1319572 (ipc=34.3) sim_rate=52782 (inst/sec) elapsed = 0:0:00:25 / Wed May 13 20:57:51 2015
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 1333471 (ipc=31.7) sim_rate=51287 (inst/sec) elapsed = 0:0:00:26 / Wed May 13 20:57:52 2015
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 1344929 (ipc=29.9) sim_rate=49812 (inst/sec) elapsed = 0:0:00:27 / Wed May 13 20:57:53 2015
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 1356629 (ipc=28.3) sim_rate=48451 (inst/sec) elapsed = 0:0:00:28 / Wed May 13 20:57:54 2015
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 1368026 (ipc=26.8) sim_rate=47173 (inst/sec) elapsed = 0:0:00:29 / Wed May 13 20:57:55 2015
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 1381683 (ipc=25.4) sim_rate=46056 (inst/sec) elapsed = 0:0:00:30 / Wed May 13 20:57:56 2015
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 1393280 (ipc=24.2) sim_rate=44944 (inst/sec) elapsed = 0:0:00:31 / Wed May 13 20:57:57 2015
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 1404836 (ipc=23.2) sim_rate=43901 (inst/sec) elapsed = 0:0:00:32 / Wed May 13 20:57:58 2015
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 1418505 (ipc=22.2) sim_rate=42985 (inst/sec) elapsed = 0:0:00:33 / Wed May 13 20:57:59 2015
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 1428096 (ipc=21.5) sim_rate=42002 (inst/sec) elapsed = 0:0:00:34 / Wed May 13 20:58:00 2015
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 1441659 (ipc=20.6) sim_rate=41190 (inst/sec) elapsed = 0:0:00:35 / Wed May 13 20:58:01 2015
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 1453140 (ipc=19.9) sim_rate=40365 (inst/sec) elapsed = 0:0:00:36 / Wed May 13 20:58:02 2015
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 1464647 (ipc=19.3) sim_rate=39585 (inst/sec) elapsed = 0:0:00:37 / Wed May 13 20:58:03 2015
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 1476290 (ipc=18.7) sim_rate=38849 (inst/sec) elapsed = 0:0:00:38 / Wed May 13 20:58:04 2015
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 1487942 (ipc=18.1) sim_rate=38152 (inst/sec) elapsed = 0:0:00:39 / Wed May 13 20:58:05 2015
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 1501308 (ipc=17.6) sim_rate=37532 (inst/sec) elapsed = 0:0:00:40 / Wed May 13 20:58:06 2015
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 1514655 (ipc=17.0) sim_rate=36942 (inst/sec) elapsed = 0:0:00:41 / Wed May 13 20:58:07 2015
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 1528237 (ipc=16.5) sim_rate=36386 (inst/sec) elapsed = 0:0:00:42 / Wed May 13 20:58:08 2015
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 1539705 (ipc=16.1) sim_rate=35807 (inst/sec) elapsed = 0:0:00:43 / Wed May 13 20:58:09 2015
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 1553348 (ipc=15.7) sim_rate=35303 (inst/sec) elapsed = 0:0:00:44 / Wed May 13 20:58:10 2015
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 1566724 (ipc=15.3) sim_rate=34816 (inst/sec) elapsed = 0:0:00:45 / Wed May 13 20:58:11 2015
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 1580616 (ipc=14.9) sim_rate=34361 (inst/sec) elapsed = 0:0:00:46 / Wed May 13 20:58:12 2015
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 1593951 (ipc=14.6) sim_rate=33913 (inst/sec) elapsed = 0:0:00:47 / Wed May 13 20:58:13 2015
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 1607249 (ipc=14.2) sim_rate=33484 (inst/sec) elapsed = 0:0:00:48 / Wed May 13 20:58:14 2015
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 1620837 (ipc=13.9) sim_rate=33078 (inst/sec) elapsed = 0:0:00:49 / Wed May 13 20:58:15 2015
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 1632519 (ipc=13.7) sim_rate=32650 (inst/sec) elapsed = 0:0:00:50 / Wed May 13 20:58:16 2015
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 1646087 (ipc=13.4) sim_rate=32276 (inst/sec) elapsed = 0:0:00:51 / Wed May 13 20:58:17 2015
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 1659657 (ipc=13.1) sim_rate=31916 (inst/sec) elapsed = 0:0:00:52 / Wed May 13 20:58:18 2015
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 1673130 (ipc=12.9) sim_rate=31568 (inst/sec) elapsed = 0:0:00:53 / Wed May 13 20:58:19 2015
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 1684900 (ipc=12.7) sim_rate=31201 (inst/sec) elapsed = 0:0:00:54 / Wed May 13 20:58:20 2015
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 1698388 (ipc=12.4) sim_rate=30879 (inst/sec) elapsed = 0:0:00:55 / Wed May 13 20:58:21 2015
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 1711546 (ipc=12.2) sim_rate=30563 (inst/sec) elapsed = 0:0:00:56 / Wed May 13 20:58:22 2015
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 1725089 (ipc=12.0) sim_rate=30264 (inst/sec) elapsed = 0:0:00:57 / Wed May 13 20:58:23 2015
GPGPU-Sim uArch: cycles simulated: 147000  inst.: 1738514 (ipc=11.8) sim_rate=29974 (inst/sec) elapsed = 0:0:00:58 / Wed May 13 20:58:24 2015
GPGPU-Sim uArch: cycles simulated: 150500  inst.: 1751883 (ipc=11.6) sim_rate=29692 (inst/sec) elapsed = 0:0:00:59 / Wed May 13 20:58:25 2015
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 1763902 (ipc=11.5) sim_rate=29398 (inst/sec) elapsed = 0:0:01:00 / Wed May 13 20:58:26 2015
GPGPU-Sim uArch: cycles simulated: 157000  inst.: 1777318 (ipc=11.3) sim_rate=29136 (inst/sec) elapsed = 0:0:01:01 / Wed May 13 20:58:27 2015
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 1790868 (ipc=11.2) sim_rate=28884 (inst/sec) elapsed = 0:0:01:02 / Wed May 13 20:58:28 2015
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 1804244 (ipc=11.0) sim_rate=28638 (inst/sec) elapsed = 0:0:01:03 / Wed May 13 20:58:29 2015
GPGPU-Sim uArch: cycles simulated: 166500  inst.: 1813829 (ipc=10.9) sim_rate=28341 (inst/sec) elapsed = 0:0:01:04 / Wed May 13 20:58:30 2015
GPGPU-Sim uArch: cycles simulated: 169000  inst.: 1823486 (ipc=10.8) sim_rate=28053 (inst/sec) elapsed = 0:0:01:05 / Wed May 13 20:58:31 2015
GPGPU-Sim uArch: cycles simulated: 171000  inst.: 1831115 (ipc=10.7) sim_rate=27744 (inst/sec) elapsed = 0:0:01:06 / Wed May 13 20:58:32 2015
GPGPU-Sim uArch: cycles simulated: 173500  inst.: 1841149 (ipc=10.6) sim_rate=27479 (inst/sec) elapsed = 0:0:01:07 / Wed May 13 20:58:33 2015
GPGPU-Sim uArch: cycles simulated: 176000  inst.: 1850498 (ipc=10.5) sim_rate=27213 (inst/sec) elapsed = 0:0:01:08 / Wed May 13 20:58:34 2015
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 178000  inst.: 1858219 (ipc=10.4) sim_rate=26930 (inst/sec) elapsed = 0:0:01:09 / Wed May 13 20:58:35 2015
GPGPU-Sim uArch: cycles simulated: 180500  inst.: 1867844 (ipc=10.3) sim_rate=26683 (inst/sec) elapsed = 0:0:01:10 / Wed May 13 20:58:36 2015
GPGPU-Sim uArch: cycles simulated: 183000  inst.: 1877508 (ipc=10.3) sim_rate=26443 (inst/sec) elapsed = 0:0:01:11 / Wed May 13 20:58:37 2015
GPGPU-Sim uArch: cycles simulated: 185500  inst.: 1887043 (ipc=10.2) sim_rate=26208 (inst/sec) elapsed = 0:0:01:12 / Wed May 13 20:58:38 2015
GPGPU-Sim uArch: cycles simulated: 187500  inst.: 1894741 (ipc=10.1) sim_rate=25955 (inst/sec) elapsed = 0:0:01:13 / Wed May 13 20:58:39 2015
GPGPU-Sim uArch: cycles simulated: 190000  inst.: 1904530 (ipc=10.0) sim_rate=25736 (inst/sec) elapsed = 0:0:01:14 / Wed May 13 20:58:40 2015
GPGPU-Sim uArch: cycles simulated: 192500  inst.: 1914241 (ipc= 9.9) sim_rate=25523 (inst/sec) elapsed = 0:0:01:15 / Wed May 13 20:58:41 2015
GPGPU-Sim uArch: cycles simulated: 195000  inst.: 1923966 (ipc= 9.9) sim_rate=25315 (inst/sec) elapsed = 0:0:01:16 / Wed May 13 20:58:42 2015
GPGPU-Sim uArch: cycles simulated: 197000  inst.: 1931536 (ipc= 9.8) sim_rate=25084 (inst/sec) elapsed = 0:0:01:17 / Wed May 13 20:58:43 2015
GPGPU-Sim uArch: cycles simulated: 199500  inst.: 1941096 (ipc= 9.7) sim_rate=24885 (inst/sec) elapsed = 0:0:01:18 / Wed May 13 20:58:44 2015
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 202000  inst.: 1950749 (ipc= 9.7) sim_rate=24693 (inst/sec) elapsed = 0:0:01:19 / Wed May 13 20:58:45 2015
GPGPU-Sim uArch: cycles simulated: 204000  inst.: 1958241 (ipc= 9.6) sim_rate=24478 (inst/sec) elapsed = 0:0:01:20 / Wed May 13 20:58:46 2015
GPGPU-Sim uArch: cycles simulated: 206500  inst.: 1968180 (ipc= 9.5) sim_rate=24298 (inst/sec) elapsed = 0:0:01:21 / Wed May 13 20:58:47 2015
GPGPU-Sim uArch: cycles simulated: 209000  inst.: 1977707 (ipc= 9.5) sim_rate=24118 (inst/sec) elapsed = 0:0:01:22 / Wed May 13 20:58:48 2015
GPGPU-Sim uArch: cycles simulated: 211500  inst.: 1987374 (ipc= 9.4) sim_rate=23944 (inst/sec) elapsed = 0:0:01:23 / Wed May 13 20:58:49 2015
GPGPU-Sim uArch: cycles simulated: 213500  inst.: 1994745 (ipc= 9.3) sim_rate=23746 (inst/sec) elapsed = 0:0:01:24 / Wed May 13 20:58:50 2015
GPGPU-Sim uArch: cycles simulated: 216000  inst.: 2004766 (ipc= 9.3) sim_rate=23585 (inst/sec) elapsed = 0:0:01:25 / Wed May 13 20:58:51 2015
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 2014587 (ipc= 9.2) sim_rate=23425 (inst/sec) elapsed = 0:0:01:26 / Wed May 13 20:58:52 2015
GPGPU-Sim uArch: cycles simulated: 221000  inst.: 2024178 (ipc= 9.2) sim_rate=23266 (inst/sec) elapsed = 0:0:01:27 / Wed May 13 20:58:53 2015
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 2032016 (ipc= 9.1) sim_rate=23091 (inst/sec) elapsed = 0:0:01:28 / Wed May 13 20:58:54 2015
GPGPU-Sim uArch: cycles simulated: 225500  inst.: 2041588 (ipc= 9.1) sim_rate=22939 (inst/sec) elapsed = 0:0:01:29 / Wed May 13 20:58:55 2015
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 228000  inst.: 2051253 (ipc= 9.0) sim_rate=22791 (inst/sec) elapsed = 0:0:01:30 / Wed May 13 20:58:56 2015
GPGPU-Sim uArch: cycles simulated: 230000  inst.: 2059134 (ipc= 9.0) sim_rate=22627 (inst/sec) elapsed = 0:0:01:31 / Wed May 13 20:58:57 2015
GPGPU-Sim uArch: cycles simulated: 232500  inst.: 2068676 (ipc= 8.9) sim_rate=22485 (inst/sec) elapsed = 0:0:01:32 / Wed May 13 20:58:58 2015
GPGPU-Sim uArch: cycles simulated: 235000  inst.: 2078471 (ipc= 8.8) sim_rate=22349 (inst/sec) elapsed = 0:0:01:33 / Wed May 13 20:58:59 2015
GPGPU-Sim uArch: cycles simulated: 237000  inst.: 2086221 (ipc= 8.8) sim_rate=22193 (inst/sec) elapsed = 0:0:01:34 / Wed May 13 20:59:00 2015
GPGPU-Sim uArch: cycles simulated: 239500  inst.: 2095590 (ipc= 8.7) sim_rate=22058 (inst/sec) elapsed = 0:0:01:35 / Wed May 13 20:59:01 2015
GPGPU-Sim uArch: cycles simulated: 242000  inst.: 2105631 (ipc= 8.7) sim_rate=21933 (inst/sec) elapsed = 0:0:01:36 / Wed May 13 20:59:02 2015
GPGPU-Sim uArch: cycles simulated: 244500  inst.: 2115385 (ipc= 8.7) sim_rate=21808 (inst/sec) elapsed = 0:0:01:37 / Wed May 13 20:59:03 2015
GPGPU-Sim uArch: cycles simulated: 246500  inst.: 2122879 (ipc= 8.6) sim_rate=21662 (inst/sec) elapsed = 0:0:01:38 / Wed May 13 20:59:04 2015
GPGPU-Sim uArch: cycles simulated: 249000  inst.: 2132501 (ipc= 8.6) sim_rate=21540 (inst/sec) elapsed = 0:0:01:39 / Wed May 13 20:59:05 2015
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 251500  inst.: 2141999 (ipc= 8.5) sim_rate=21419 (inst/sec) elapsed = 0:0:01:40 / Wed May 13 20:59:06 2015
GPGPU-Sim uArch: cycles simulated: 254000  inst.: 2151565 (ipc= 8.5) sim_rate=21302 (inst/sec) elapsed = 0:0:01:41 / Wed May 13 20:59:07 2015
GPGPU-Sim uArch: cycles simulated: 256000  inst.: 2159393 (ipc= 8.4) sim_rate=21170 (inst/sec) elapsed = 0:0:01:42 / Wed May 13 20:59:08 2015
GPGPU-Sim uArch: cycles simulated: 258500  inst.: 2168872 (ipc= 8.4) sim_rate=21057 (inst/sec) elapsed = 0:0:01:43 / Wed May 13 20:59:09 2015
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 2178567 (ipc= 8.3) sim_rate=20947 (inst/sec) elapsed = 0:0:01:44 / Wed May 13 20:59:10 2015
GPGPU-Sim uArch: cycles simulated: 263000  inst.: 2186307 (ipc= 8.3) sim_rate=20821 (inst/sec) elapsed = 0:0:01:45 / Wed May 13 20:59:11 2015
GPGPU-Sim uArch: cycles simulated: 265500  inst.: 2195788 (ipc= 8.3) sim_rate=20714 (inst/sec) elapsed = 0:0:01:46 / Wed May 13 20:59:12 2015
GPGPU-Sim uArch: cycles simulated: 268000  inst.: 2205793 (ipc= 8.2) sim_rate=20614 (inst/sec) elapsed = 0:0:01:47 / Wed May 13 20:59:13 2015
GPGPU-Sim uArch: cycles simulated: 270500  inst.: 2215232 (ipc= 8.2) sim_rate=20511 (inst/sec) elapsed = 0:0:01:48 / Wed May 13 20:59:14 2015
GPGPU-Sim uArch: cycles simulated: 273500  inst.: 2226797 (ipc= 8.1) sim_rate=20429 (inst/sec) elapsed = 0:0:01:49 / Wed May 13 20:59:15 2015
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 277000  inst.: 2239853 (ipc= 8.1) sim_rate=20362 (inst/sec) elapsed = 0:0:01:50 / Wed May 13 20:59:16 2015
GPGPU-Sim uArch: cycles simulated: 280000  inst.: 2251726 (ipc= 8.0) sim_rate=20285 (inst/sec) elapsed = 0:0:01:51 / Wed May 13 20:59:17 2015
GPGPU-Sim uArch: cycles simulated: 283000  inst.: 2263344 (ipc= 8.0) sim_rate=20208 (inst/sec) elapsed = 0:0:01:52 / Wed May 13 20:59:18 2015
GPGPU-Sim uArch: cycles simulated: 285500  inst.: 2273072 (ipc= 8.0) sim_rate=20115 (inst/sec) elapsed = 0:0:01:53 / Wed May 13 20:59:19 2015
GPGPU-Sim uArch: cycles simulated: 288500  inst.: 2284629 (ipc= 7.9) sim_rate=20040 (inst/sec) elapsed = 0:0:01:54 / Wed May 13 20:59:20 2015
GPGPU-Sim uArch: cycles simulated: 292000  inst.: 2298485 (ipc= 7.9) sim_rate=19986 (inst/sec) elapsed = 0:0:01:55 / Wed May 13 20:59:21 2015
GPGPU-Sim uArch: cycles simulated: 295500  inst.: 2311686 (ipc= 7.8) sim_rate=19928 (inst/sec) elapsed = 0:0:01:56 / Wed May 13 20:59:22 2015
GPGPU-Sim uArch: cycles simulated: 299000  inst.: 2324885 (ipc= 7.8) sim_rate=19870 (inst/sec) elapsed = 0:0:01:57 / Wed May 13 20:59:23 2015
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 302000  inst.: 2336586 (ipc= 7.7) sim_rate=19801 (inst/sec) elapsed = 0:0:01:58 / Wed May 13 20:59:24 2015
GPGPU-Sim uArch: cycles simulated: 305500  inst.: 2350253 (ipc= 7.7) sim_rate=19750 (inst/sec) elapsed = 0:0:01:59 / Wed May 13 20:59:25 2015
GPGPU-Sim uArch: cycles simulated: 309000  inst.: 2363890 (ipc= 7.7) sim_rate=19699 (inst/sec) elapsed = 0:0:02:00 / Wed May 13 20:59:26 2015
GPGPU-Sim uArch: cycles simulated: 312500  inst.: 2377187 (ipc= 7.6) sim_rate=19646 (inst/sec) elapsed = 0:0:02:01 / Wed May 13 20:59:27 2015
GPGPU-Sim uArch: cycles simulated: 316000  inst.: 2390969 (ipc= 7.6) sim_rate=19598 (inst/sec) elapsed = 0:0:02:02 / Wed May 13 20:59:28 2015
GPGPU-Sim uArch: cycles simulated: 319500  inst.: 2404561 (ipc= 7.5) sim_rate=19549 (inst/sec) elapsed = 0:0:02:03 / Wed May 13 20:59:29 2015
GPGPU-Sim uArch: cycles simulated: 323000  inst.: 2417873 (ipc= 7.5) sim_rate=19498 (inst/sec) elapsed = 0:0:02:04 / Wed May 13 20:59:30 2015
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 326000  inst.: 2429535 (ipc= 7.5) sim_rate=19436 (inst/sec) elapsed = 0:0:02:05 / Wed May 13 20:59:31 2015
GPGPU-Sim uArch: cycles simulated: 329500  inst.: 2442954 (ipc= 7.4) sim_rate=19388 (inst/sec) elapsed = 0:0:02:06 / Wed May 13 20:59:32 2015
GPGPU-Sim uArch: cycles simulated: 333000  inst.: 2456564 (ipc= 7.4) sim_rate=19343 (inst/sec) elapsed = 0:0:02:07 / Wed May 13 20:59:33 2015
GPGPU-Sim uArch: cycles simulated: 336500  inst.: 2470043 (ipc= 7.3) sim_rate=19297 (inst/sec) elapsed = 0:0:02:08 / Wed May 13 20:59:34 2015
GPGPU-Sim uArch: cycles simulated: 339500  inst.: 2481391 (ipc= 7.3) sim_rate=19235 (inst/sec) elapsed = 0:0:02:09 / Wed May 13 20:59:35 2015
GPGPU-Sim uArch: cycles simulated: 343000  inst.: 2495192 (ipc= 7.3) sim_rate=19193 (inst/sec) elapsed = 0:0:02:10 / Wed May 13 20:59:36 2015
GPGPU-Sim uArch: cycles simulated: 346000  inst.: 2506546 (ipc= 7.2) sim_rate=19133 (inst/sec) elapsed = 0:0:02:11 / Wed May 13 20:59:37 2015
GPGPU-Sim uArch: cycles simulated: 349000  inst.: 2518048 (ipc= 7.2) sim_rate=19076 (inst/sec) elapsed = 0:0:02:12 / Wed May 13 20:59:38 2015
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 352000  inst.: 2529508 (ipc= 7.2) sim_rate=19018 (inst/sec) elapsed = 0:0:02:13 / Wed May 13 20:59:39 2015
GPGPU-Sim uArch: cycles simulated: 354500  inst.: 2539271 (ipc= 7.2) sim_rate=18949 (inst/sec) elapsed = 0:0:02:14 / Wed May 13 20:59:40 2015
GPGPU-Sim uArch: cycles simulated: 357500  inst.: 2550904 (ipc= 7.1) sim_rate=18895 (inst/sec) elapsed = 0:0:02:15 / Wed May 13 20:59:41 2015
GPGPU-Sim uArch: cycles simulated: 360500  inst.: 2562684 (ipc= 7.1) sim_rate=18843 (inst/sec) elapsed = 0:0:02:16 / Wed May 13 20:59:42 2015
GPGPU-Sim uArch: cycles simulated: 363500  inst.: 2574000 (ipc= 7.1) sim_rate=18788 (inst/sec) elapsed = 0:0:02:17 / Wed May 13 20:59:43 2015
GPGPU-Sim uArch: cycles simulated: 366500  inst.: 2585577 (ipc= 7.1) sim_rate=18736 (inst/sec) elapsed = 0:0:02:18 / Wed May 13 20:59:44 2015
GPGPU-Sim uArch: cycles simulated: 369500  inst.: 2596830 (ipc= 7.0) sim_rate=18682 (inst/sec) elapsed = 0:0:02:19 / Wed May 13 20:59:45 2015
GPGPU-Sim uArch: cycles simulated: 373000  inst.: 2610728 (ipc= 7.0) sim_rate=18648 (inst/sec) elapsed = 0:0:02:20 / Wed May 13 20:59:46 2015
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 376000  inst.: 2621931 (ipc= 7.0) sim_rate=18595 (inst/sec) elapsed = 0:0:02:21 / Wed May 13 20:59:47 2015
GPGPU-Sim uArch: cycles simulated: 379500  inst.: 2636147 (ipc= 6.9) sim_rate=18564 (inst/sec) elapsed = 0:0:02:22 / Wed May 13 20:59:48 2015
GPGPU-Sim uArch: cycles simulated: 382500  inst.: 2647447 (ipc= 6.9) sim_rate=18513 (inst/sec) elapsed = 0:0:02:23 / Wed May 13 20:59:49 2015
GPGPU-Sim uArch: cycles simulated: 386000  inst.: 2660608 (ipc= 6.9) sim_rate=18476 (inst/sec) elapsed = 0:0:02:24 / Wed May 13 20:59:50 2015
GPGPU-Sim uArch: cycles simulated: 389500  inst.: 2674491 (ipc= 6.9) sim_rate=18444 (inst/sec) elapsed = 0:0:02:25 / Wed May 13 20:59:51 2015
GPGPU-Sim uArch: cycles simulated: 393000  inst.: 2688044 (ipc= 6.8) sim_rate=18411 (inst/sec) elapsed = 0:0:02:26 / Wed May 13 20:59:52 2015
GPGPU-Sim uArch: cycles simulated: 396000  inst.: 2699561 (ipc= 6.8) sim_rate=18364 (inst/sec) elapsed = 0:0:02:27 / Wed May 13 20:59:53 2015
GPGPU-Sim uArch: cycles simulated: 399000  inst.: 2711305 (ipc= 6.8) sim_rate=18319 (inst/sec) elapsed = 0:0:02:28 / Wed May 13 20:59:54 2015
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 402500  inst.: 2725061 (ipc= 6.8) sim_rate=18289 (inst/sec) elapsed = 0:0:02:29 / Wed May 13 20:59:55 2015
GPGPU-Sim uArch: cycles simulated: 405500  inst.: 2736521 (ipc= 6.7) sim_rate=18243 (inst/sec) elapsed = 0:0:02:30 / Wed May 13 20:59:56 2015
GPGPU-Sim uArch: cycles simulated: 408500  inst.: 2748168 (ipc= 6.7) sim_rate=18199 (inst/sec) elapsed = 0:0:02:31 / Wed May 13 20:59:57 2015
GPGPU-Sim uArch: cycles simulated: 411500  inst.: 2759524 (ipc= 6.7) sim_rate=18154 (inst/sec) elapsed = 0:0:02:32 / Wed May 13 20:59:58 2015
GPGPU-Sim uArch: cycles simulated: 414500  inst.: 2771255 (ipc= 6.7) sim_rate=18112 (inst/sec) elapsed = 0:0:02:33 / Wed May 13 20:59:59 2015
GPGPU-Sim uArch: cycles simulated: 418000  inst.: 2784475 (ipc= 6.7) sim_rate=18081 (inst/sec) elapsed = 0:0:02:34 / Wed May 13 21:00:00 2015
GPGPU-Sim uArch: cycles simulated: 421000  inst.: 2796382 (ipc= 6.6) sim_rate=18041 (inst/sec) elapsed = 0:0:02:35 / Wed May 13 21:00:01 2015
GPGPU-Sim uArch: cycles simulated: 424000  inst.: 2807980 (ipc= 6.6) sim_rate=17999 (inst/sec) elapsed = 0:0:02:36 / Wed May 13 21:00:02 2015
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 427500  inst.: 2821251 (ipc= 6.6) sim_rate=17969 (inst/sec) elapsed = 0:0:02:37 / Wed May 13 21:00:03 2015
GPGPU-Sim uArch: cycles simulated: 430500  inst.: 2832773 (ipc= 6.6) sim_rate=17928 (inst/sec) elapsed = 0:0:02:38 / Wed May 13 21:00:04 2015
GPGPU-Sim uArch: cycles simulated: 434000  inst.: 2846080 (ipc= 6.6) sim_rate=17899 (inst/sec) elapsed = 0:0:02:39 / Wed May 13 21:00:05 2015
GPGPU-Sim uArch: cycles simulated: 437000  inst.: 2858163 (ipc= 6.5) sim_rate=17863 (inst/sec) elapsed = 0:0:02:40 / Wed May 13 21:00:06 2015
GPGPU-Sim uArch: cycles simulated: 440000  inst.: 2869546 (ipc= 6.5) sim_rate=17823 (inst/sec) elapsed = 0:0:02:41 / Wed May 13 21:00:07 2015
GPGPU-Sim uArch: cycles simulated: 443000  inst.: 2880992 (ipc= 6.5) sim_rate=17783 (inst/sec) elapsed = 0:0:02:42 / Wed May 13 21:00:08 2015
GPGPU-Sim uArch: cycles simulated: 446500  inst.: 2894590 (ipc= 6.5) sim_rate=17758 (inst/sec) elapsed = 0:0:02:43 / Wed May 13 21:00:09 2015
GPGPU-Sim uArch: cycles simulated: 449500  inst.: 2906018 (ipc= 6.5) sim_rate=17719 (inst/sec) elapsed = 0:0:02:44 / Wed May 13 21:00:10 2015
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 453000  inst.: 2919853 (ipc= 6.4) sim_rate=17696 (inst/sec) elapsed = 0:0:02:45 / Wed May 13 21:00:11 2015
GPGPU-Sim uArch: cycles simulated: 456000  inst.: 2931287 (ipc= 6.4) sim_rate=17658 (inst/sec) elapsed = 0:0:02:46 / Wed May 13 21:00:12 2015
GPGPU-Sim uArch: cycles simulated: 459000  inst.: 2942822 (ipc= 6.4) sim_rate=17621 (inst/sec) elapsed = 0:0:02:47 / Wed May 13 21:00:13 2015
GPGPU-Sim uArch: cycles simulated: 462000  inst.: 2954365 (ipc= 6.4) sim_rate=17585 (inst/sec) elapsed = 0:0:02:48 / Wed May 13 21:00:14 2015
GPGPU-Sim uArch: cycles simulated: 465000  inst.: 2965922 (ipc= 6.4) sim_rate=17549 (inst/sec) elapsed = 0:0:02:49 / Wed May 13 21:00:15 2015
GPGPU-Sim uArch: cycles simulated: 468500  inst.: 2979336 (ipc= 6.4) sim_rate=17525 (inst/sec) elapsed = 0:0:02:50 / Wed May 13 21:00:16 2015
GPGPU-Sim uArch: cycles simulated: 471500  inst.: 2990989 (ipc= 6.3) sim_rate=17491 (inst/sec) elapsed = 0:0:02:51 / Wed May 13 21:00:17 2015
GPGPU-Sim uArch: cycles simulated: 475000  inst.: 3004810 (ipc= 6.3) sim_rate=17469 (inst/sec) elapsed = 0:0:02:52 / Wed May 13 21:00:18 2015
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 478500  inst.: 3018048 (ipc= 6.3) sim_rate=17445 (inst/sec) elapsed = 0:0:02:53 / Wed May 13 21:00:19 2015
GPGPU-Sim uArch: cycles simulated: 481500  inst.: 3029811 (ipc= 6.3) sim_rate=17412 (inst/sec) elapsed = 0:0:02:54 / Wed May 13 21:00:20 2015
GPGPU-Sim uArch: cycles simulated: 485000  inst.: 3043061 (ipc= 6.3) sim_rate=17388 (inst/sec) elapsed = 0:0:02:55 / Wed May 13 21:00:21 2015
GPGPU-Sim uArch: cycles simulated: 488500  inst.: 3056601 (ipc= 6.3) sim_rate=17367 (inst/sec) elapsed = 0:0:02:56 / Wed May 13 21:00:22 2015
GPGPU-Sim uArch: cycles simulated: 492000  inst.: 3070020 (ipc= 6.2) sim_rate=17344 (inst/sec) elapsed = 0:0:02:57 / Wed May 13 21:00:23 2015
GPGPU-Sim uArch: cycles simulated: 495000  inst.: 3081685 (ipc= 6.2) sim_rate=17312 (inst/sec) elapsed = 0:0:02:58 / Wed May 13 21:00:24 2015
GPGPU-Sim uArch: cycles simulated: 498500  inst.: 3095164 (ipc= 6.2) sim_rate=17291 (inst/sec) elapsed = 0:0:02:59 / Wed May 13 21:00:25 2015
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 502000  inst.: 3108835 (ipc= 6.2) sim_rate=17271 (inst/sec) elapsed = 0:0:03:00 / Wed May 13 21:00:26 2015
GPGPU-Sim uArch: cycles simulated: 505500  inst.: 3122309 (ipc= 6.2) sim_rate=17250 (inst/sec) elapsed = 0:0:03:01 / Wed May 13 21:00:27 2015
GPGPU-Sim uArch: cycles simulated: 508500  inst.: 3133798 (ipc= 6.2) sim_rate=17218 (inst/sec) elapsed = 0:0:03:02 / Wed May 13 21:00:28 2015
GPGPU-Sim uArch: cycles simulated: 512000  inst.: 3147194 (ipc= 6.1) sim_rate=17197 (inst/sec) elapsed = 0:0:03:03 / Wed May 13 21:00:29 2015
GPGPU-Sim uArch: cycles simulated: 515500  inst.: 3160572 (ipc= 6.1) sim_rate=17177 (inst/sec) elapsed = 0:0:03:04 / Wed May 13 21:00:30 2015
GPGPU-Sim uArch: cycles simulated: 519000  inst.: 3174183 (ipc= 6.1) sim_rate=17157 (inst/sec) elapsed = 0:0:03:05 / Wed May 13 21:00:31 2015
GPGPU-Sim uArch: cycles simulated: 522500  inst.: 3187322 (ipc= 6.1) sim_rate=17136 (inst/sec) elapsed = 0:0:03:06 / Wed May 13 21:00:32 2015
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 526000  inst.: 3200798 (ipc= 6.1) sim_rate=17116 (inst/sec) elapsed = 0:0:03:07 / Wed May 13 21:00:33 2015
GPGPU-Sim uArch: cycles simulated: 529500  inst.: 3214269 (ipc= 6.1) sim_rate=17097 (inst/sec) elapsed = 0:0:03:08 / Wed May 13 21:00:34 2015
GPGPU-Sim uArch: cycles simulated: 533000  inst.: 3227951 (ipc= 6.1) sim_rate=17079 (inst/sec) elapsed = 0:0:03:09 / Wed May 13 21:00:35 2015
GPGPU-Sim uArch: cycles simulated: 536000  inst.: 3239612 (ipc= 6.0) sim_rate=17050 (inst/sec) elapsed = 0:0:03:10 / Wed May 13 21:00:36 2015
GPGPU-Sim uArch: cycles simulated: 539500  inst.: 3252973 (ipc= 6.0) sim_rate=17031 (inst/sec) elapsed = 0:0:03:11 / Wed May 13 21:00:37 2015
GPGPU-Sim uArch: cycles simulated: 543000  inst.: 3266245 (ipc= 6.0) sim_rate=17011 (inst/sec) elapsed = 0:0:03:12 / Wed May 13 21:00:38 2015
GPGPU-Sim uArch: cycles simulated: 546500  inst.: 3279760 (ipc= 6.0) sim_rate=16993 (inst/sec) elapsed = 0:0:03:13 / Wed May 13 21:00:39 2015
GPGPU-Sim uArch: cycles simulated: 550000  inst.: 3293262 (ipc= 6.0) sim_rate=16975 (inst/sec) elapsed = 0:0:03:14 / Wed May 13 21:00:40 2015
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 553500  inst.: 3306897 (ipc= 6.0) sim_rate=16958 (inst/sec) elapsed = 0:0:03:15 / Wed May 13 21:00:41 2015
GPGPU-Sim uArch: cycles simulated: 557000  inst.: 3320467 (ipc= 6.0) sim_rate=16941 (inst/sec) elapsed = 0:0:03:16 / Wed May 13 21:00:42 2015
GPGPU-Sim uArch: cycles simulated: 560000  inst.: 3332145 (ipc= 6.0) sim_rate=16914 (inst/sec) elapsed = 0:0:03:17 / Wed May 13 21:00:43 2015
GPGPU-Sim uArch: cycles simulated: 563500  inst.: 3345619 (ipc= 5.9) sim_rate=16897 (inst/sec) elapsed = 0:0:03:18 / Wed May 13 21:00:44 2015
GPGPU-Sim uArch: cycles simulated: 567000  inst.: 3359157 (ipc= 5.9) sim_rate=16880 (inst/sec) elapsed = 0:0:03:19 / Wed May 13 21:00:45 2015
GPGPU-Sim uArch: cycles simulated: 570000  inst.: 3370604 (ipc= 5.9) sim_rate=16853 (inst/sec) elapsed = 0:0:03:20 / Wed May 13 21:00:46 2015
GPGPU-Sim uArch: cycles simulated: 573500  inst.: 3384040 (ipc= 5.9) sim_rate=16836 (inst/sec) elapsed = 0:0:03:21 / Wed May 13 21:00:47 2015
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 576500  inst.: 3395705 (ipc= 5.9) sim_rate=16810 (inst/sec) elapsed = 0:0:03:22 / Wed May 13 21:00:48 2015
GPGPU-Sim uArch: cycles simulated: 579500  inst.: 3407373 (ipc= 5.9) sim_rate=16785 (inst/sec) elapsed = 0:0:03:23 / Wed May 13 21:00:49 2015
GPGPU-Sim uArch: cycles simulated: 583000  inst.: 3420546 (ipc= 5.9) sim_rate=16767 (inst/sec) elapsed = 0:0:03:24 / Wed May 13 21:00:50 2015
GPGPU-Sim uArch: cycles simulated: 586000  inst.: 3432191 (ipc= 5.9) sim_rate=16742 (inst/sec) elapsed = 0:0:03:25 / Wed May 13 21:00:51 2015
GPGPU-Sim uArch: cycles simulated: 589500  inst.: 3445749 (ipc= 5.8) sim_rate=16726 (inst/sec) elapsed = 0:0:03:26 / Wed May 13 21:00:52 2015
GPGPU-Sim uArch: cycles simulated: 593000  inst.: 3458922 (ipc= 5.8) sim_rate=16709 (inst/sec) elapsed = 0:0:03:27 / Wed May 13 21:00:53 2015
GPGPU-Sim uArch: cycles simulated: 596000  inst.: 3471191 (ipc= 5.8) sim_rate=16688 (inst/sec) elapsed = 0:0:03:28 / Wed May 13 21:00:54 2015
GPGPU-Sim uArch: cycles simulated: 599500  inst.: 3484456 (ipc= 5.8) sim_rate=16672 (inst/sec) elapsed = 0:0:03:29 / Wed May 13 21:00:55 2015
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 603000  inst.: 3497824 (ipc= 5.8) sim_rate=16656 (inst/sec) elapsed = 0:0:03:30 / Wed May 13 21:00:56 2015
GPGPU-Sim uArch: cycles simulated: 606500  inst.: 3511397 (ipc= 5.8) sim_rate=16641 (inst/sec) elapsed = 0:0:03:31 / Wed May 13 21:00:57 2015
GPGPU-Sim uArch: cycles simulated: 609500  inst.: 3522948 (ipc= 5.8) sim_rate=16617 (inst/sec) elapsed = 0:0:03:32 / Wed May 13 21:00:58 2015
GPGPU-Sim uArch: cycles simulated: 613000  inst.: 3536411 (ipc= 5.8) sim_rate=16602 (inst/sec) elapsed = 0:0:03:33 / Wed May 13 21:00:59 2015
GPGPU-Sim uArch: cycles simulated: 616500  inst.: 3549896 (ipc= 5.8) sim_rate=16588 (inst/sec) elapsed = 0:0:03:34 / Wed May 13 21:01:00 2015
GPGPU-Sim uArch: cycles simulated: 620000  inst.: 3563625 (ipc= 5.7) sim_rate=16575 (inst/sec) elapsed = 0:0:03:35 / Wed May 13 21:01:01 2015
GPGPU-Sim uArch: cycles simulated: 623000  inst.: 3575425 (ipc= 5.7) sim_rate=16552 (inst/sec) elapsed = 0:0:03:36 / Wed May 13 21:01:02 2015
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 626500  inst.: 3588685 (ipc= 5.7) sim_rate=16537 (inst/sec) elapsed = 0:0:03:37 / Wed May 13 21:01:03 2015
GPGPU-Sim uArch: cycles simulated: 630000  inst.: 3602005 (ipc= 5.7) sim_rate=16522 (inst/sec) elapsed = 0:0:03:38 / Wed May 13 21:01:04 2015
GPGPU-Sim uArch: cycles simulated: 633500  inst.: 3615530 (ipc= 5.7) sim_rate=16509 (inst/sec) elapsed = 0:0:03:39 / Wed May 13 21:01:05 2015
GPGPU-Sim uArch: cycles simulated: 637000  inst.: 3629065 (ipc= 5.7) sim_rate=16495 (inst/sec) elapsed = 0:0:03:40 / Wed May 13 21:01:06 2015
GPGPU-Sim uArch: cycles simulated: 640000  inst.: 3640665 (ipc= 5.7) sim_rate=16473 (inst/sec) elapsed = 0:0:03:41 / Wed May 13 21:01:07 2015
GPGPU-Sim uArch: cycles simulated: 643500  inst.: 3654010 (ipc= 5.7) sim_rate=16459 (inst/sec) elapsed = 0:0:03:42 / Wed May 13 21:01:08 2015
GPGPU-Sim uArch: cycles simulated: 647000  inst.: 3667542 (ipc= 5.7) sim_rate=16446 (inst/sec) elapsed = 0:0:03:43 / Wed May 13 21:01:09 2015
GPGPU-Sim uArch: cycles simulated: 650500  inst.: 3681342 (ipc= 5.7) sim_rate=16434 (inst/sec) elapsed = 0:0:03:44 / Wed May 13 21:01:10 2015
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 654000  inst.: 3694463 (ipc= 5.6) sim_rate=16419 (inst/sec) elapsed = 0:0:03:45 / Wed May 13 21:01:11 2015
GPGPU-Sim uArch: cycles simulated: 657000  inst.: 3706061 (ipc= 5.6) sim_rate=16398 (inst/sec) elapsed = 0:0:03:46 / Wed May 13 21:01:12 2015
GPGPU-Sim uArch: cycles simulated: 660500  inst.: 3719986 (ipc= 5.6) sim_rate=16387 (inst/sec) elapsed = 0:0:03:47 / Wed May 13 21:01:13 2015
GPGPU-Sim uArch: cycles simulated: 664000  inst.: 3733141 (ipc= 5.6) sim_rate=16373 (inst/sec) elapsed = 0:0:03:48 / Wed May 13 21:01:14 2015
GPGPU-Sim uArch: cycles simulated: 667500  inst.: 3746710 (ipc= 5.6) sim_rate=16361 (inst/sec) elapsed = 0:0:03:49 / Wed May 13 21:01:15 2015
GPGPU-Sim uArch: cycles simulated: 671000  inst.: 3760124 (ipc= 5.6) sim_rate=16348 (inst/sec) elapsed = 0:0:03:50 / Wed May 13 21:01:16 2015
GPGPU-Sim uArch: cycles simulated: 674000  inst.: 3771704 (ipc= 5.6) sim_rate=16327 (inst/sec) elapsed = 0:0:03:51 / Wed May 13 21:01:17 2015
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 677500  inst.: 3785213 (ipc= 5.6) sim_rate=16315 (inst/sec) elapsed = 0:0:03:52 / Wed May 13 21:01:18 2015
GPGPU-Sim uArch: cycles simulated: 681000  inst.: 3798655 (ipc= 5.6) sim_rate=16303 (inst/sec) elapsed = 0:0:03:53 / Wed May 13 21:01:19 2015
GPGPU-Sim uArch: cycles simulated: 684000  inst.: 3810577 (ipc= 5.6) sim_rate=16284 (inst/sec) elapsed = 0:0:03:54 / Wed May 13 21:01:20 2015
GPGPU-Sim uArch: cycles simulated: 687500  inst.: 3823933 (ipc= 5.6) sim_rate=16272 (inst/sec) elapsed = 0:0:03:55 / Wed May 13 21:01:21 2015
GPGPU-Sim uArch: cycles simulated: 691000  inst.: 3837523 (ipc= 5.6) sim_rate=16260 (inst/sec) elapsed = 0:0:03:56 / Wed May 13 21:01:22 2015
GPGPU-Sim uArch: cycles simulated: 694000  inst.: 3849114 (ipc= 5.5) sim_rate=16240 (inst/sec) elapsed = 0:0:03:57 / Wed May 13 21:01:23 2015
GPGPU-Sim uArch: cycles simulated: 697500  inst.: 3862324 (ipc= 5.5) sim_rate=16228 (inst/sec) elapsed = 0:0:03:58 / Wed May 13 21:01:24 2015
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 701000  inst.: 3875893 (ipc= 5.5) sim_rate=16217 (inst/sec) elapsed = 0:0:03:59 / Wed May 13 21:01:25 2015
GPGPU-Sim uArch: cycles simulated: 704500  inst.: 3889036 (ipc= 5.5) sim_rate=16204 (inst/sec) elapsed = 0:0:04:00 / Wed May 13 21:01:26 2015
GPGPU-Sim uArch: cycles simulated: 708000  inst.: 3901968 (ipc= 5.5) sim_rate=16190 (inst/sec) elapsed = 0:0:04:01 / Wed May 13 21:01:27 2015
GPGPU-Sim uArch: cycles simulated: 711000  inst.: 3913524 (ipc= 5.5) sim_rate=16171 (inst/sec) elapsed = 0:0:04:02 / Wed May 13 21:01:28 2015
GPGPU-Sim uArch: cycles simulated: 714500  inst.: 3926560 (ipc= 5.5) sim_rate=16158 (inst/sec) elapsed = 0:0:04:03 / Wed May 13 21:01:29 2015
GPGPU-Sim uArch: cycles simulated: 718000  inst.: 3939605 (ipc= 5.5) sim_rate=16145 (inst/sec) elapsed = 0:0:04:04 / Wed May 13 21:01:30 2015
GPGPU-Sim uArch: cycles simulated: 721500  inst.: 3952917 (ipc= 5.5) sim_rate=16134 (inst/sec) elapsed = 0:0:04:05 / Wed May 13 21:01:31 2015
GPGPU-Sim uArch: cycles simulated: 725000  inst.: 3965866 (ipc= 5.5) sim_rate=16121 (inst/sec) elapsed = 0:0:04:06 / Wed May 13 21:01:32 2015
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 728500  inst.: 3979213 (ipc= 5.5) sim_rate=16110 (inst/sec) elapsed = 0:0:04:07 / Wed May 13 21:01:33 2015
GPGPU-Sim uArch: cycles simulated: 731500  inst.: 3990567 (ipc= 5.5) sim_rate=16090 (inst/sec) elapsed = 0:0:04:08 / Wed May 13 21:01:34 2015
GPGPU-Sim uArch: cycles simulated: 735000  inst.: 4003811 (ipc= 5.4) sim_rate=16079 (inst/sec) elapsed = 0:0:04:09 / Wed May 13 21:01:35 2015
GPGPU-Sim uArch: cycles simulated: 738500  inst.: 4016947 (ipc= 5.4) sim_rate=16067 (inst/sec) elapsed = 0:0:04:10 / Wed May 13 21:01:36 2015
GPGPU-Sim uArch: cycles simulated: 742000  inst.: 4029956 (ipc= 5.4) sim_rate=16055 (inst/sec) elapsed = 0:0:04:11 / Wed May 13 21:01:37 2015
GPGPU-Sim uArch: cycles simulated: 745500  inst.: 4043159 (ipc= 5.4) sim_rate=16044 (inst/sec) elapsed = 0:0:04:12 / Wed May 13 21:01:38 2015
GPGPU-Sim uArch: cycles simulated: 749000  inst.: 4056739 (ipc= 5.4) sim_rate=16034 (inst/sec) elapsed = 0:0:04:13 / Wed May 13 21:01:39 2015
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 752500  inst.: 4069565 (ipc= 5.4) sim_rate=16021 (inst/sec) elapsed = 0:0:04:14 / Wed May 13 21:01:40 2015
GPGPU-Sim uArch: cycles simulated: 755500  inst.: 4081368 (ipc= 5.4) sim_rate=16005 (inst/sec) elapsed = 0:0:04:15 / Wed May 13 21:01:41 2015
GPGPU-Sim uArch: cycles simulated: 759000  inst.: 4094142 (ipc= 5.4) sim_rate=15992 (inst/sec) elapsed = 0:0:04:16 / Wed May 13 21:01:42 2015
GPGPU-Sim uArch: cycles simulated: 762500  inst.: 4107217 (ipc= 5.4) sim_rate=15981 (inst/sec) elapsed = 0:0:04:17 / Wed May 13 21:01:43 2015
GPGPU-Sim uArch: cycles simulated: 766000  inst.: 4120500 (ipc= 5.4) sim_rate=15970 (inst/sec) elapsed = 0:0:04:18 / Wed May 13 21:01:44 2015
GPGPU-Sim uArch: cycles simulated: 769500  inst.: 4133774 (ipc= 5.4) sim_rate=15960 (inst/sec) elapsed = 0:0:04:19 / Wed May 13 21:01:45 2015
GPGPU-Sim uArch: cycles simulated: 773000  inst.: 4146919 (ipc= 5.4) sim_rate=15949 (inst/sec) elapsed = 0:0:04:20 / Wed May 13 21:01:46 2015
GPGPU-Sim uArch: cycles simulated: 776000  inst.: 4158192 (ipc= 5.4) sim_rate=15931 (inst/sec) elapsed = 0:0:04:21 / Wed May 13 21:01:47 2015
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 779500  inst.: 4171260 (ipc= 5.4) sim_rate=15920 (inst/sec) elapsed = 0:0:04:22 / Wed May 13 21:01:48 2015
GPGPU-Sim uArch: cycles simulated: 783000  inst.: 4184237 (ipc= 5.3) sim_rate=15909 (inst/sec) elapsed = 0:0:04:23 / Wed May 13 21:01:49 2015
GPGPU-Sim uArch: cycles simulated: 786500  inst.: 4197637 (ipc= 5.3) sim_rate=15900 (inst/sec) elapsed = 0:0:04:24 / Wed May 13 21:01:50 2015
GPGPU-Sim uArch: cycles simulated: 789500  inst.: 4208787 (ipc= 5.3) sim_rate=15882 (inst/sec) elapsed = 0:0:04:25 / Wed May 13 21:01:51 2015
GPGPU-Sim uArch: cycles simulated: 793000  inst.: 4221746 (ipc= 5.3) sim_rate=15871 (inst/sec) elapsed = 0:0:04:26 / Wed May 13 21:01:52 2015
GPGPU-Sim uArch: cycles simulated: 796500  inst.: 4235272 (ipc= 5.3) sim_rate=15862 (inst/sec) elapsed = 0:0:04:27 / Wed May 13 21:01:53 2015
GPGPU-Sim uArch: cycles simulated: 800000  inst.: 4248541 (ipc= 5.3) sim_rate=15852 (inst/sec) elapsed = 0:0:04:28 / Wed May 13 21:01:54 2015
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 803500  inst.: 4261607 (ipc= 5.3) sim_rate=15842 (inst/sec) elapsed = 0:0:04:29 / Wed May 13 21:01:55 2015
GPGPU-Sim uArch: cycles simulated: 807000  inst.: 4274806 (ipc= 5.3) sim_rate=15832 (inst/sec) elapsed = 0:0:04:30 / Wed May 13 21:01:56 2015
GPGPU-Sim uArch: cycles simulated: 810500  inst.: 4288074 (ipc= 5.3) sim_rate=15823 (inst/sec) elapsed = 0:0:04:31 / Wed May 13 21:01:57 2015
GPGPU-Sim uArch: cycles simulated: 813500  inst.: 4299348 (ipc= 5.3) sim_rate=15806 (inst/sec) elapsed = 0:0:04:32 / Wed May 13 21:01:58 2015
GPGPU-Sim uArch: cycles simulated: 817000  inst.: 4312658 (ipc= 5.3) sim_rate=15797 (inst/sec) elapsed = 0:0:04:33 / Wed May 13 21:01:59 2015
GPGPU-Sim uArch: cycles simulated: 820500  inst.: 4325844 (ipc= 5.3) sim_rate=15787 (inst/sec) elapsed = 0:0:04:34 / Wed May 13 21:02:00 2015
GPGPU-Sim uArch: cycles simulated: 824000  inst.: 4338896 (ipc= 5.3) sim_rate=15777 (inst/sec) elapsed = 0:0:04:35 / Wed May 13 21:02:01 2015
GPGPU-Sim uArch: cycles simulated: 827000  inst.: 4350234 (ipc= 5.3) sim_rate=15761 (inst/sec) elapsed = 0:0:04:36 / Wed May 13 21:02:02 2015
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 830500  inst.: 4362929 (ipc= 5.3) sim_rate=15750 (inst/sec) elapsed = 0:0:04:37 / Wed May 13 21:02:03 2015
GPGPU-Sim uArch: cycles simulated: 833500  inst.: 4373587 (ipc= 5.2) sim_rate=15732 (inst/sec) elapsed = 0:0:04:38 / Wed May 13 21:02:04 2015
GPGPU-Sim uArch: cycles simulated: 837000  inst.: 4386516 (ipc= 5.2) sim_rate=15722 (inst/sec) elapsed = 0:0:04:39 / Wed May 13 21:02:05 2015
GPGPU-Sim uArch: cycles simulated: 840000  inst.: 4397302 (ipc= 5.2) sim_rate=15704 (inst/sec) elapsed = 0:0:04:40 / Wed May 13 21:02:06 2015
GPGPU-Sim uArch: cycles simulated: 843000  inst.: 4407918 (ipc= 5.2) sim_rate=15686 (inst/sec) elapsed = 0:0:04:41 / Wed May 13 21:02:07 2015
GPGPU-Sim uArch: cycles simulated: 846500  inst.: 4420200 (ipc= 5.2) sim_rate=15674 (inst/sec) elapsed = 0:0:04:42 / Wed May 13 21:02:08 2015
GPGPU-Sim uArch: cycles simulated: 849500  inst.: 4430742 (ipc= 5.2) sim_rate=15656 (inst/sec) elapsed = 0:0:04:43 / Wed May 13 21:02:09 2015
GPGPU-Sim uArch: cycles simulated: 852500  inst.: 4441275 (ipc= 5.2) sim_rate=15638 (inst/sec) elapsed = 0:0:04:44 / Wed May 13 21:02:10 2015
GPGPU-Sim uArch: cycles simulated: 856000  inst.: 4453209 (ipc= 5.2) sim_rate=15625 (inst/sec) elapsed = 0:0:04:45 / Wed May 13 21:02:11 2015
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 859500  inst.: 4464689 (ipc= 5.2) sim_rate=15610 (inst/sec) elapsed = 0:0:04:46 / Wed May 13 21:02:12 2015
GPGPU-Sim uArch: cycles simulated: 862500  inst.: 4474875 (ipc= 5.2) sim_rate=15591 (inst/sec) elapsed = 0:0:04:47 / Wed May 13 21:02:13 2015
GPGPU-Sim uArch: cycles simulated: 866000  inst.: 4486553 (ipc= 5.2) sim_rate=15578 (inst/sec) elapsed = 0:0:04:48 / Wed May 13 21:02:14 2015
GPGPU-Sim uArch: cycles simulated: 869000  inst.: 4496583 (ipc= 5.2) sim_rate=15559 (inst/sec) elapsed = 0:0:04:49 / Wed May 13 21:02:15 2015
GPGPU-Sim uArch: cycles simulated: 872000  inst.: 4506550 (ipc= 5.2) sim_rate=15539 (inst/sec) elapsed = 0:0:04:50 / Wed May 13 21:02:16 2015
GPGPU-Sim uArch: cycles simulated: 875000  inst.: 4516464 (ipc= 5.2) sim_rate=15520 (inst/sec) elapsed = 0:0:04:51 / Wed May 13 21:02:17 2015
GPGPU-Sim uArch: cycles simulated: 878000  inst.: 4526263 (ipc= 5.2) sim_rate=15500 (inst/sec) elapsed = 0:0:04:52 / Wed May 13 21:02:18 2015
GPGPU-Sim uArch: cycles simulated: 880500  inst.: 4534787 (ipc= 5.2) sim_rate=15477 (inst/sec) elapsed = 0:0:04:53 / Wed May 13 21:02:19 2015
GPGPU-Sim uArch: cycles simulated: 883000  inst.: 4542796 (ipc= 5.1) sim_rate=15451 (inst/sec) elapsed = 0:0:04:54 / Wed May 13 21:02:20 2015
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 885500  inst.: 4550613 (ipc= 5.1) sim_rate=15425 (inst/sec) elapsed = 0:0:04:55 / Wed May 13 21:02:21 2015
GPGPU-Sim uArch: cycles simulated: 888500  inst.: 4560206 (ipc= 5.1) sim_rate=15406 (inst/sec) elapsed = 0:0:04:56 / Wed May 13 21:02:22 2015
GPGPU-Sim uArch: cycles simulated: 891500  inst.: 4569840 (ipc= 5.1) sim_rate=15386 (inst/sec) elapsed = 0:0:04:57 / Wed May 13 21:02:23 2015
GPGPU-Sim uArch: cycles simulated: 895000  inst.: 4580795 (ipc= 5.1) sim_rate=15371 (inst/sec) elapsed = 0:0:04:58 / Wed May 13 21:02:24 2015
GPGPU-Sim uArch: cycles simulated: 898500  inst.: 4591550 (ipc= 5.1) sim_rate=15356 (inst/sec) elapsed = 0:0:04:59 / Wed May 13 21:02:25 2015
GPGPU-Sim uArch: cycles simulated: 901500  inst.: 4601169 (ipc= 5.1) sim_rate=15337 (inst/sec) elapsed = 0:0:05:00 / Wed May 13 21:02:26 2015
GPGPU-Sim uArch: cycles simulated: 905000  inst.: 4611979 (ipc= 5.1) sim_rate=15322 (inst/sec) elapsed = 0:0:05:01 / Wed May 13 21:02:27 2015
GPGPU-Sim uArch: cycles simulated: 908500  inst.: 4623013 (ipc= 5.1) sim_rate=15307 (inst/sec) elapsed = 0:0:05:02 / Wed May 13 21:02:28 2015
GPGPU-Sim uArch: cycles simulated: 912000  inst.: 4633780 (ipc= 5.1) sim_rate=15293 (inst/sec) elapsed = 0:0:05:03 / Wed May 13 21:02:29 2015
GPGPU-Sim uArch: cycles simulated: 915500  inst.: 4644497 (ipc= 5.1) sim_rate=15277 (inst/sec) elapsed = 0:0:05:04 / Wed May 13 21:02:30 2015
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 919000  inst.: 4655507 (ipc= 5.1) sim_rate=15263 (inst/sec) elapsed = 0:0:05:05 / Wed May 13 21:02:31 2015
GPGPU-Sim uArch: cycles simulated: 922500  inst.: 4665873 (ipc= 5.1) sim_rate=15247 (inst/sec) elapsed = 0:0:05:06 / Wed May 13 21:02:32 2015
GPGPU-Sim uArch: cycles simulated: 925500  inst.: 4674842 (ipc= 5.1) sim_rate=15227 (inst/sec) elapsed = 0:0:05:07 / Wed May 13 21:02:33 2015
GPGPU-Sim uArch: cycles simulated: 929000  inst.: 4685629 (ipc= 5.0) sim_rate=15213 (inst/sec) elapsed = 0:0:05:08 / Wed May 13 21:02:34 2015
GPGPU-Sim uArch: cycles simulated: 932500  inst.: 4696040 (ipc= 5.0) sim_rate=15197 (inst/sec) elapsed = 0:0:05:09 / Wed May 13 21:02:35 2015
GPGPU-Sim uArch: cycles simulated: 936000  inst.: 4706555 (ipc= 5.0) sim_rate=15182 (inst/sec) elapsed = 0:0:05:10 / Wed May 13 21:02:36 2015
GPGPU-Sim uArch: cycles simulated: 939500  inst.: 4717287 (ipc= 5.0) sim_rate=15168 (inst/sec) elapsed = 0:0:05:11 / Wed May 13 21:02:37 2015
GPGPU-Sim uArch: cycles simulated: 942500  inst.: 4726494 (ipc= 5.0) sim_rate=15149 (inst/sec) elapsed = 0:0:05:12 / Wed May 13 21:02:38 2015
GPGPU-Sim uArch: cycles simulated: 946000  inst.: 4737109 (ipc= 5.0) sim_rate=15134 (inst/sec) elapsed = 0:0:05:13 / Wed May 13 21:02:39 2015
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 949500  inst.: 4747323 (ipc= 5.0) sim_rate=15118 (inst/sec) elapsed = 0:0:05:14 / Wed May 13 21:02:40 2015
GPGPU-Sim uArch: cycles simulated: 953000  inst.: 4757996 (ipc= 5.0) sim_rate=15104 (inst/sec) elapsed = 0:0:05:15 / Wed May 13 21:02:41 2015
GPGPU-Sim uArch: cycles simulated: 956500  inst.: 4768101 (ipc= 5.0) sim_rate=15088 (inst/sec) elapsed = 0:0:05:16 / Wed May 13 21:02:42 2015
GPGPU-Sim uArch: cycles simulated: 960000  inst.: 4778548 (ipc= 5.0) sim_rate=15074 (inst/sec) elapsed = 0:0:05:17 / Wed May 13 21:02:43 2015
GPGPU-Sim uArch: cycles simulated: 963500  inst.: 4788693 (ipc= 5.0) sim_rate=15058 (inst/sec) elapsed = 0:0:05:18 / Wed May 13 21:02:44 2015
GPGPU-Sim uArch: cycles simulated: 967000  inst.: 4798936 (ipc= 5.0) sim_rate=15043 (inst/sec) elapsed = 0:0:05:19 / Wed May 13 21:02:45 2015
GPGPU-Sim uArch: cycles simulated: 970000  inst.: 4807893 (ipc= 5.0) sim_rate=15024 (inst/sec) elapsed = 0:0:05:20 / Wed May 13 21:02:46 2015
GPGPU-Sim uArch: cycles simulated: 973500  inst.: 4818255 (ipc= 4.9) sim_rate=15010 (inst/sec) elapsed = 0:0:05:21 / Wed May 13 21:02:47 2015
GPGPU-Sim uArch: cycles simulated: 977000  inst.: 4828343 (ipc= 4.9) sim_rate=14994 (inst/sec) elapsed = 0:0:05:22 / Wed May 13 21:02:48 2015
GPGPU-Sim uArch: cycles simulated: 980500  inst.: 4838147 (ipc= 4.9) sim_rate=14978 (inst/sec) elapsed = 0:0:05:23 / Wed May 13 21:02:49 2015
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 984000  inst.: 4847589 (ipc= 4.9) sim_rate=14961 (inst/sec) elapsed = 0:0:05:24 / Wed May 13 21:02:50 2015
GPGPU-Sim uArch: cycles simulated: 987500  inst.: 4857352 (ipc= 4.9) sim_rate=14945 (inst/sec) elapsed = 0:0:05:25 / Wed May 13 21:02:51 2015
GPGPU-Sim uArch: cycles simulated: 991000  inst.: 4866639 (ipc= 4.9) sim_rate=14928 (inst/sec) elapsed = 0:0:05:26 / Wed May 13 21:02:52 2015
GPGPU-Sim uArch: cycles simulated: 994500  inst.: 4875942 (ipc= 4.9) sim_rate=14911 (inst/sec) elapsed = 0:0:05:27 / Wed May 13 21:02:53 2015
GPGPU-Sim uArch: cycles simulated: 997500  inst.: 4884043 (ipc= 4.9) sim_rate=14890 (inst/sec) elapsed = 0:0:05:28 / Wed May 13 21:02:54 2015
GPGPU-Sim uArch: cycles simulated: 1001000  inst.: 4893256 (ipc= 4.9) sim_rate=14873 (inst/sec) elapsed = 0:0:05:29 / Wed May 13 21:02:55 2015
GPGPU-Sim uArch: cycles simulated: 1004500  inst.: 4902571 (ipc= 4.9) sim_rate=14856 (inst/sec) elapsed = 0:0:05:30 / Wed May 13 21:02:56 2015
GPGPU-Sim uArch: cycles simulated: 1008000  inst.: 4911777 (ipc= 4.9) sim_rate=14839 (inst/sec) elapsed = 0:0:05:31 / Wed May 13 21:02:57 2015
GPGPU-Sim uArch: cycles simulated: 1011500  inst.: 4920780 (ipc= 4.9) sim_rate=14821 (inst/sec) elapsed = 0:0:05:32 / Wed May 13 21:02:58 2015
GPGPU-Sim uArch: cycles simulated: 1015000  inst.: 4929818 (ipc= 4.9) sim_rate=14804 (inst/sec) elapsed = 0:0:05:33 / Wed May 13 21:02:59 2015
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 1018500  inst.: 4938712 (ipc= 4.8) sim_rate=14786 (inst/sec) elapsed = 0:0:05:34 / Wed May 13 21:03:00 2015
GPGPU-Sim uArch: cycles simulated: 1022000  inst.: 4948065 (ipc= 4.8) sim_rate=14770 (inst/sec) elapsed = 0:0:05:35 / Wed May 13 21:03:01 2015
GPGPU-Sim uArch: cycles simulated: 1025500  inst.: 4956598 (ipc= 4.8) sim_rate=14751 (inst/sec) elapsed = 0:0:05:36 / Wed May 13 21:03:02 2015
GPGPU-Sim uArch: cycles simulated: 1028500  inst.: 4964176 (ipc= 4.8) sim_rate=14730 (inst/sec) elapsed = 0:0:05:37 / Wed May 13 21:03:03 2015
GPGPU-Sim uArch: cycles simulated: 1032000  inst.: 4972855 (ipc= 4.8) sim_rate=14712 (inst/sec) elapsed = 0:0:05:38 / Wed May 13 21:03:04 2015
GPGPU-Sim uArch: cycles simulated: 1035500  inst.: 4981212 (ipc= 4.8) sim_rate=14693 (inst/sec) elapsed = 0:0:05:39 / Wed May 13 21:03:05 2015
GPGPU-Sim uArch: cycles simulated: 1039000  inst.: 4989301 (ipc= 4.8) sim_rate=14674 (inst/sec) elapsed = 0:0:05:40 / Wed May 13 21:03:06 2015
GPGPU-Sim uArch: cycles simulated: 1042500  inst.: 4997246 (ipc= 4.8) sim_rate=14654 (inst/sec) elapsed = 0:0:05:41 / Wed May 13 21:03:07 2015
GPGPU-Sim uArch: cycles simulated: 1046000  inst.: 5005035 (ipc= 4.8) sim_rate=14634 (inst/sec) elapsed = 0:0:05:42 / Wed May 13 21:03:08 2015
GPGPU-Sim uArch: cycles simulated: 1049500  inst.: 5012171 (ipc= 4.8) sim_rate=14612 (inst/sec) elapsed = 0:0:05:43 / Wed May 13 21:03:09 2015
GPGPU-Sim uArch: cycles simulated: 1053000  inst.: 5018683 (ipc= 4.8) sim_rate=14589 (inst/sec) elapsed = 0:0:05:44 / Wed May 13 21:03:10 2015
GPGPU-Sim uArch: cycles simulated: 1056500  inst.: 5025348 (ipc= 4.8) sim_rate=14566 (inst/sec) elapsed = 0:0:05:45 / Wed May 13 21:03:11 2015
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 1060000  inst.: 5032259 (ipc= 4.7) sim_rate=14544 (inst/sec) elapsed = 0:0:05:46 / Wed May 13 21:03:12 2015
GPGPU-Sim uArch: cycles simulated: 1063500  inst.: 5038856 (ipc= 4.7) sim_rate=14521 (inst/sec) elapsed = 0:0:05:47 / Wed May 13 21:03:13 2015
GPGPU-Sim uArch: cycles simulated: 1067000  inst.: 5045058 (ipc= 4.7) sim_rate=14497 (inst/sec) elapsed = 0:0:05:48 / Wed May 13 21:03:14 2015
GPGPU-Sim uArch: cycles simulated: 1070000  inst.: 5050339 (ipc= 4.7) sim_rate=14470 (inst/sec) elapsed = 0:0:05:49 / Wed May 13 21:03:15 2015
GPGPU-Sim uArch: cycles simulated: 1073500  inst.: 5055986 (ipc= 4.7) sim_rate=14445 (inst/sec) elapsed = 0:0:05:50 / Wed May 13 21:03:16 2015
GPGPU-Sim uArch: cycles simulated: 1077000  inst.: 5061544 (ipc= 4.7) sim_rate=14420 (inst/sec) elapsed = 0:0:05:51 / Wed May 13 21:03:17 2015
GPGPU-Sim uArch: cycles simulated: 1080500  inst.: 5067064 (ipc= 4.7) sim_rate=14395 (inst/sec) elapsed = 0:0:05:52 / Wed May 13 21:03:18 2015
GPGPU-Sim uArch: cycles simulated: 1084000  inst.: 5072427 (ipc= 4.7) sim_rate=14369 (inst/sec) elapsed = 0:0:05:53 / Wed May 13 21:03:19 2015
GPGPU-Sim uArch: cycles simulated: 1087000  inst.: 5076772 (ipc= 4.7) sim_rate=14341 (inst/sec) elapsed = 0:0:05:54 / Wed May 13 21:03:20 2015
GPGPU-Sim uArch: cycles simulated: 1090500  inst.: 5081994 (ipc= 4.7) sim_rate=14315 (inst/sec) elapsed = 0:0:05:55 / Wed May 13 21:03:21 2015
GPGPU-Sim uArch: cycles simulated: 1094000  inst.: 5086883 (ipc= 4.6) sim_rate=14288 (inst/sec) elapsed = 0:0:05:56 / Wed May 13 21:03:22 2015
GPGPU-Sim uArch: cycles simulated: 1097500  inst.: 5092002 (ipc= 4.6) sim_rate=14263 (inst/sec) elapsed = 0:0:05:57 / Wed May 13 21:03:23 2015
GPGPU-Sim uArch: cycles simulated: 1101000  inst.: 5096954 (ipc= 4.6) sim_rate=14237 (inst/sec) elapsed = 0:0:05:58 / Wed May 13 21:03:24 2015
GPGPU-Sim uArch: cycles simulated: 1104500  inst.: 5102019 (ipc= 4.6) sim_rate=14211 (inst/sec) elapsed = 0:0:05:59 / Wed May 13 21:03:25 2015
GPGPU-Sim uArch: cycles simulated: 1108000  inst.: 5107115 (ipc= 4.6) sim_rate=14186 (inst/sec) elapsed = 0:0:06:00 / Wed May 13 21:03:26 2015
GPGPU-Sim uArch: cycles simulated: 1111500  inst.: 5112060 (ipc= 4.6) sim_rate=14160 (inst/sec) elapsed = 0:0:06:01 / Wed May 13 21:03:27 2015
GPGPU-Sim uArch: cycles simulated: 1115000  inst.: 5116892 (ipc= 4.6) sim_rate=14135 (inst/sec) elapsed = 0:0:06:02 / Wed May 13 21:03:28 2015
GPGPU-Sim uArch: cycles simulated: 1118500  inst.: 5121796 (ipc= 4.6) sim_rate=14109 (inst/sec) elapsed = 0:0:06:03 / Wed May 13 21:03:29 2015
GPGPU-Sim uArch: cycles simulated: 1122000  inst.: 5126309 (ipc= 4.6) sim_rate=14083 (inst/sec) elapsed = 0:0:06:04 / Wed May 13 21:03:30 2015
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1125500  inst.: 5130474 (ipc= 4.6) sim_rate=14056 (inst/sec) elapsed = 0:0:06:05 / Wed May 13 21:03:31 2015
GPGPU-Sim uArch: cycles simulated: 1129000  inst.: 5134347 (ipc= 4.5) sim_rate=14028 (inst/sec) elapsed = 0:0:06:06 / Wed May 13 21:03:32 2015
GPGPU-Sim uArch: cycles simulated: 1132500  inst.: 5138224 (ipc= 4.5) sim_rate=14000 (inst/sec) elapsed = 0:0:06:07 / Wed May 13 21:03:33 2015
GPGPU-Sim uArch: cycles simulated: 1136000  inst.: 5142197 (ipc= 4.5) sim_rate=13973 (inst/sec) elapsed = 0:0:06:08 / Wed May 13 21:03:34 2015
GPGPU-Sim uArch: cycles simulated: 1139500  inst.: 5145808 (ipc= 4.5) sim_rate=13945 (inst/sec) elapsed = 0:0:06:09 / Wed May 13 21:03:35 2015
GPGPU-Sim uArch: cycles simulated: 1143000  inst.: 5149449 (ipc= 4.5) sim_rate=13917 (inst/sec) elapsed = 0:0:06:10 / Wed May 13 21:03:36 2015
GPGPU-Sim uArch: cycles simulated: 1146500  inst.: 5152667 (ipc= 4.5) sim_rate=13888 (inst/sec) elapsed = 0:0:06:11 / Wed May 13 21:03:37 2015
GPGPU-Sim uArch: cycles simulated: 1150000  inst.: 5155773 (ipc= 4.5) sim_rate=13859 (inst/sec) elapsed = 0:0:06:12 / Wed May 13 21:03:38 2015
GPGPU-Sim uArch: cycles simulated: 1153500  inst.: 5158899 (ipc= 4.5) sim_rate=13830 (inst/sec) elapsed = 0:0:06:13 / Wed May 13 21:03:39 2015
GPGPU-Sim uArch: cycles simulated: 1157000  inst.: 5161994 (ipc= 4.5) sim_rate=13802 (inst/sec) elapsed = 0:0:06:14 / Wed May 13 21:03:40 2015
GPGPU-Sim uArch: cycles simulated: 1160500  inst.: 5165060 (ipc= 4.5) sim_rate=13773 (inst/sec) elapsed = 0:0:06:15 / Wed May 13 21:03:41 2015
GPGPU-Sim uArch: cycles simulated: 1164000  inst.: 5167964 (ipc= 4.4) sim_rate=13744 (inst/sec) elapsed = 0:0:06:16 / Wed May 13 21:03:42 2015
GPGPU-Sim uArch: cycles simulated: 1167500  inst.: 5170898 (ipc= 4.4) sim_rate=13715 (inst/sec) elapsed = 0:0:06:17 / Wed May 13 21:03:43 2015
GPGPU-Sim uArch: cycles simulated: 1171000  inst.: 5173627 (ipc= 4.4) sim_rate=13686 (inst/sec) elapsed = 0:0:06:18 / Wed May 13 21:03:44 2015
GPGPU-Sim uArch: cycles simulated: 1174500  inst.: 5176488 (ipc= 4.4) sim_rate=13658 (inst/sec) elapsed = 0:0:06:19 / Wed May 13 21:03:45 2015
GPGPU-Sim uArch: cycles simulated: 1178000  inst.: 5179047 (ipc= 4.4) sim_rate=13629 (inst/sec) elapsed = 0:0:06:20 / Wed May 13 21:03:46 2015
GPGPU-Sim uArch: cycles simulated: 1181500  inst.: 5181666 (ipc= 4.4) sim_rate=13600 (inst/sec) elapsed = 0:0:06:21 / Wed May 13 21:03:47 2015
GPGPU-Sim uArch: cycles simulated: 1185000  inst.: 5184195 (ipc= 4.4) sim_rate=13571 (inst/sec) elapsed = 0:0:06:22 / Wed May 13 21:03:48 2015
GPGPU-Sim uArch: cycles simulated: 1188500  inst.: 5186834 (ipc= 4.4) sim_rate=13542 (inst/sec) elapsed = 0:0:06:23 / Wed May 13 21:03:49 2015
GPGPU-Sim uArch: cycles simulated: 1192000  inst.: 5189342 (ipc= 4.4) sim_rate=13513 (inst/sec) elapsed = 0:0:06:24 / Wed May 13 21:03:50 2015
GPGPU-Sim uArch: cycles simulated: 1195500  inst.: 5192080 (ipc= 4.3) sim_rate=13485 (inst/sec) elapsed = 0:0:06:25 / Wed May 13 21:03:51 2015
GPGPU-Sim uArch: cycles simulated: 1199000  inst.: 5194542 (ipc= 4.3) sim_rate=13457 (inst/sec) elapsed = 0:0:06:26 / Wed May 13 21:03:52 2015
GPGPU-Sim uArch: cycles simulated: 1202500  inst.: 5196469 (ipc= 4.3) sim_rate=13427 (inst/sec) elapsed = 0:0:06:27 / Wed May 13 21:03:53 2015
GPGPU-Sim uArch: cycles simulated: 1206000  inst.: 5198034 (ipc= 4.3) sim_rate=13396 (inst/sec) elapsed = 0:0:06:28 / Wed May 13 21:03:54 2015
GPGPU-Sim uArch: cycles simulated: 1209500  inst.: 5199427 (ipc= 4.3) sim_rate=13366 (inst/sec) elapsed = 0:0:06:29 / Wed May 13 21:03:55 2015
GPGPU-Sim uArch: cycles simulated: 1213000  inst.: 5200717 (ipc= 4.3) sim_rate=13335 (inst/sec) elapsed = 0:0:06:30 / Wed May 13 21:03:56 2015
GPGPU-Sim uArch: cycles simulated: 1216500  inst.: 5202058 (ipc= 4.3) sim_rate=13304 (inst/sec) elapsed = 0:0:06:31 / Wed May 13 21:03:57 2015
GPGPU-Sim uArch: cycles simulated: 1220000  inst.: 5203281 (ipc= 4.3) sim_rate=13273 (inst/sec) elapsed = 0:0:06:32 / Wed May 13 21:03:58 2015
GPGPU-Sim uArch: cycles simulated: 1224000  inst.: 5203906 (ipc= 4.3) sim_rate=13241 (inst/sec) elapsed = 0:0:06:33 / Wed May 13 21:03:59 2015
GPGPU-Sim uArch: cycles simulated: 1227500  inst.: 5204453 (ipc= 4.2) sim_rate=13209 (inst/sec) elapsed = 0:0:06:34 / Wed May 13 21:04:00 2015
GPGPU-Sim uArch: cycles simulated: 1231000  inst.: 5204998 (ipc= 4.2) sim_rate=13177 (inst/sec) elapsed = 0:0:06:35 / Wed May 13 21:04:01 2015
GPGPU-Sim uArch: cycles simulated: 1235000  inst.: 5205622 (ipc= 4.2) sim_rate=13145 (inst/sec) elapsed = 0:0:06:36 / Wed May 13 21:04:02 2015
GPGPU-Sim uArch: cycles simulated: 1238500  inst.: 5206169 (ipc= 4.2) sim_rate=13113 (inst/sec) elapsed = 0:0:06:37 / Wed May 13 21:04:03 2015
GPGPU-Sim uArch: cycles simulated: 1242000  inst.: 5206715 (ipc= 4.2) sim_rate=13082 (inst/sec) elapsed = 0:0:06:38 / Wed May 13 21:04:04 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1245807,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' finished on shader 1.
kernel_name = _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 1245808
gpu_sim_insn = 5210456
gpu_ipc =       4.1824
gpu_tot_sim_cycle = 1245808
gpu_tot_sim_insn = 5210456
gpu_tot_ipc =       4.1824
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 781
gpu_stall_icnt2sh    = 388
gpu_total_sim_rate=13058

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 254591
	L1I_total_cache_misses = 807
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 262
	L1D_total_cache_misses = 262
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9554
	L1C_total_cache_misses = 135
	L1C_total_cache_miss_rate = 0.0141
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9419
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 253784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 807
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 
distro:
474, 270, 270, 474, 270, 270, 474, 270, 270, 
gpgpu_n_tot_thrd_icount = 14181952
gpgpu_n_tot_w_icount = 443186
gpgpu_n_stall_shd_mem = 75007
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 123
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 842382
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 100483
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 75007
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1	W0_Idle:38338	W0_Scoreboard:844286	W1:33712	W2:18313	W3:27272	W4:37544	W5:37433	W6:26672	W7:14021	W8:8819	W9:40299	W10:6147	W11:7205	W12:10051	W13:11265	W14:14310	W15:15910	W16:16545	W17:13601	W18:11656	W19:10144	W20:5919	W21:3097	W22:2843	W23:1751	W24:1088	W25:352	W26:883	W27:60	W28:420	W29:320	W30:260	W31:4540	W32:60734
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 48 {8:6,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 760 {8:95,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 816 {136:6,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 12920 {136:95,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 379 
averagemflatency = 187 
max_icnt2mem_latency = 60 
max_icnt2sh_latency = 1245807 
mrq_lat_table:35 	0 	8 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	223 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	316 	35 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8 	13 	0 	0 	0 	0 	0 	0 	127 	128 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       314         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1744         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2432      2465         0         0         0      1168         0         0         0      1460         0         0         0      1749         0         0 
dram[3]:       829      3154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1491      4104         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2166      5025         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000 10.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[3]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 57/15 = 3.800000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         2         0         0         0         2         0         0         0         2         0         0 
dram[3]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 26
min_bank_accesses = 0!
chip skew: 10/2 = 5.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 31
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0      1590    none      none      none         270    none      none      none         268    none      none      none         269    none      none  
dram[3]:          0      1017    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0      1092    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0      1034    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       379         0         0         0       273         0         0         0       269         0         0         0       269         0         0
dram[3]:          0       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0       262         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       266         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644466 n_nop=1644455 n_act=3 n_pre=2 n_req=3 n_rd=6 n_write=0 bw_util=7.297e-06
n_activity=144 dram_eff=0.08333
bk0: 6a 1644394i bk1: 0a 1644464i bk2: 0a 1644466i bk3: 0a 1644466i bk4: 0a 1644466i bk5: 0a 1644466i bk6: 0a 1644466i bk7: 0a 1644466i bk8: 0a 1644466i bk9: 0a 1644466i bk10: 0a 1644466i bk11: 0a 1644466i bk12: 0a 1644466i bk13: 0a 1644466i bk14: 0a 1644466i bk15: 0a 1644466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644466 n_nop=1644461 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=4.865e-06
n_activity=55 dram_eff=0.1455
bk0: 4a 1644446i bk1: 0a 1644466i bk2: 0a 1644466i bk3: 0a 1644466i bk4: 0a 1644466i bk5: 0a 1644466i bk6: 0a 1644466i bk7: 0a 1644466i bk8: 0a 1644466i bk9: 0a 1644466i bk10: 0a 1644466i bk11: 0a 1644466i bk12: 0a 1644466i bk13: 0a 1644466i bk14: 0a 1644466i bk15: 0a 1644466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644466 n_nop=1644433 n_act=5 n_pre=0 n_req=18 n_rd=20 n_write=8 bw_util=3.405e-05
n_activity=268 dram_eff=0.209
bk0: 4a 1644446i bk1: 4a 1644394i bk2: 0a 1644467i bk3: 0a 1644467i bk4: 0a 1644467i bk5: 4a 1644444i bk6: 0a 1644465i bk7: 0a 1644465i bk8: 0a 1644466i bk9: 4a 1644443i bk10: 0a 1644464i bk11: 0a 1644465i bk12: 0a 1644467i bk13: 4a 1644444i bk14: 0a 1644465i bk15: 0a 1644465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.63502e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644466 n_nop=1644448 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=1.946e-05
n_activity=156 dram_eff=0.2051
bk0: 4a 1644446i bk1: 4a 1644396i bk2: 0a 1644465i bk3: 0a 1644466i bk4: 0a 1644466i bk5: 0a 1644466i bk6: 0a 1644466i bk7: 0a 1644466i bk8: 0a 1644466i bk9: 0a 1644466i bk10: 0a 1644466i bk11: 0a 1644466i bk12: 0a 1644466i bk13: 0a 1644466i bk14: 0a 1644466i bk15: 0a 1644466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=4.92561e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644466 n_nop=1644449 n_act=2 n_pre=0 n_req=11 n_rd=8 n_write=7 bw_util=1.824e-05
n_activity=169 dram_eff=0.1775
bk0: 4a 1644446i bk1: 4a 1644403i bk2: 0a 1644465i bk3: 0a 1644466i bk4: 0a 1644466i bk5: 0a 1644466i bk6: 0a 1644466i bk7: 0a 1644466i bk8: 0a 1644466i bk9: 0a 1644466i bk10: 0a 1644466i bk11: 0a 1644466i bk12: 0a 1644466i bk13: 0a 1644466i bk14: 0a 1644466i bk15: 0a 1644466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.15539e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644466 n_nop=1644450 n_act=2 n_pre=0 n_req=11 n_rd=6 n_write=8 bw_util=1.703e-05
n_activity=147 dram_eff=0.1905
bk0: 2a 1644450i bk1: 4a 1644410i bk2: 0a 1644466i bk3: 0a 1644466i bk4: 0a 1644466i bk5: 0a 1644466i bk6: 0a 1644466i bk7: 0a 1644466i bk8: 0a 1644466i bk9: 0a 1644466i bk10: 0a 1644466i bk11: 0a 1644466i bk12: 0a 1644466i bk13: 0a 1644466i bk14: 0a 1644466i bk15: 0a 1644466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=1.94592e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31, Miss = 3, Miss_rate = 0.097, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 70, Miss = 8, Miss_rate = 0.114, Pending_hits = 6, Reservation_fails = 216
L2_cache_bank[6]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 205
L2_cache_bank[7]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 25
L2_cache_bank[8]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 190
L2_cache_bank[9]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 5, Reservation_fails = 39
L2_cache_bank[10]: Access = 15, Miss = 1, Miss_rate = 0.067, Pending_hits = 3, Reservation_fails = 103
L2_cache_bank[11]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 142
L2_total_cache_accesses = 372
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0699
L2_total_cache_pending_hits = 44
L2_total_cache_reservation_fails = 1145
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 422
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 614
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=806
icnt_total_pkts_simt_to_mem=628
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5887
	minimum = 6
	maximum = 57
Network latency average = 9.82661
	minimum = 6
	maximum = 57
Slowest packet = 258
Flit latency average = 9.28801
	minimum = 6
	maximum = 56
Slowest flit = 713
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 2.21186e-05
	minimum = 0 (at node 16)
	maximum = 5.61884e-05 (at node 20)
Accepted packet rate average = 2.21186e-05
	minimum = 0 (at node 16)
	maximum = 5.61884e-05 (at node 20)
Injected flit rate average = 4.26319e-05
	minimum = 0 (at node 16)
	maximum = 0.000120404 (at node 21)
Accepted flit rate average= 4.26319e-05
	minimum = 0 (at node 16)
	maximum = 0.000107561 (at node 20)
Injected packet length average = 1.92742
Accepted packet length average = 1.92742
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5887 (1 samples)
	minimum = 6 (1 samples)
	maximum = 57 (1 samples)
Network latency average = 9.82661 (1 samples)
	minimum = 6 (1 samples)
	maximum = 57 (1 samples)
Flit latency average = 9.28801 (1 samples)
	minimum = 6 (1 samples)
	maximum = 56 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 2.21186e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 5.61884e-05 (1 samples)
Accepted packet rate average = 2.21186e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 5.61884e-05 (1 samples)
Injected flit rate average = 4.26319e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.000120404 (1 samples)
Accepted flit rate average = 4.26319e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.000107561 (1 samples)
Injected packet size average = 1.92742 (1 samples)
Accepted packet size average = 1.92742 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 39 sec (399 sec)
gpgpu_simulation_rate = 13058 (inst/sec)
gpgpu_simulation_rate = 3122 (cycle/sec)
256 96

GPGPU-Sim PTX: cudaLaunch for 0x0x403b20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' to stream 0, gridDim= (256,1,1) blockDim = (96,1,1) 
kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1245808)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1245808)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1245808)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1245808)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(15,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(1,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 1246308  inst.: 5396368 (ipc=371.8) sim_rate=13490 (inst/sec) elapsed = 0:0:06:40 / Wed May 13 21:04:06 2015
GPGPU-Sim uArch: Shader 5 finished CTA #0 (527,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(528,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (530,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(531,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (533,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(534,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (536,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(537,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (539,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(540,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (542,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(543,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (545,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(546,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (548,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(549,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (551,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(552,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (555,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(556,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (557,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(558,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (560,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(561,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (563,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(564,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (571,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(572,1245808)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (587,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(588,1245808)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(50,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (614,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(615,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (618,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(619,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (634,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(635,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (638,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(639,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (640,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(641,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (643,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(644,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (646,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(647,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (651,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(652,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (652,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(653,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (655,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(656,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (659,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(660,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (662,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(663,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (664,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(665,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (667,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(668,1245808)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (671,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(672,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (781,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(782,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (782,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(783,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (786,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(787,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (789,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(790,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (792,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(793,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (794,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(795,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (797,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(798,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (800,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(801,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (804,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(805,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (806,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(807,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (810,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(811,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (812,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(813,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (817,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(818,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (818,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(819,1245808)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(75,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 1246808  inst.: 5563288 (ipc=352.8) sim_rate=13839 (inst/sec) elapsed = 0:0:06:42 / Wed May 13 21:04:08 2015
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1087,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1088,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1090,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1091,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1093,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1094,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1096,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1097,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1099,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1100,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1102,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1103,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1105,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1106,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1108,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1109,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1111,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1112,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1114,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1115,1245808)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1117,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1118,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1120,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1121,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1124,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1125,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1126,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1127,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1129,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1130,1245808)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(95,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1214,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1215,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1218,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1218,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1219,1245808)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1219,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1220,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1221,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1223,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1224,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1226,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1227,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1228,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1229,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1229,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1230,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1230,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1231,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1232,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1233,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1235,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1236,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1240,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1241,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1243,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1244,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1245,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1246,1245808)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1269,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1270,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1448,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1449,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1449,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1450,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1453,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1454,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1455,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1456,1245808)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(99,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1459,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1460,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1461,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1462,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1464,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1465,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1468,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1469,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1471,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1472,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1474,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1475,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1476,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1477,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1480,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1481,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1482,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1483,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1485,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1486,1245808)
GPGPU-Sim uArch: cycles simulated: 1247308  inst.: 5727183 (ipc=344.5) sim_rate=14176 (inst/sec) elapsed = 0:0:06:44 / Wed May 13 21:04:10 2015
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1648,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1649,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1662,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1663,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1665,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1666,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1668,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1669,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1671,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1672,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1674,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1675,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1677,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1678,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1681,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1682,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1683,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1684,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1686,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1687,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1691,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1692,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1692,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1693,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1695,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1696,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1698,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1699,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1701,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1702,1245808)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(128,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1827,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1830,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1830,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1831,1245808)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1831,1245808)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1834,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1835,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1837,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1838,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1842,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1843,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1844,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1845,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1848,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1849,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1849,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1850,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1854,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1855,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1855,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1856,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1858,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1859,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1861,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1862,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1866,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1867,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1867,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1868,1245808)
GPGPU-Sim uArch: cycles simulated: 1247808  inst.: 5897194 (ipc=343.4) sim_rate=14560 (inst/sec) elapsed = 0:0:06:45 / Wed May 13 21:04:11 2015
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(161,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2053,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2054,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2054,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2055,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2060,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2061,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2062,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2063,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2067,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2068,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2071,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2072,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2074,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2074,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2075,1245808)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2075,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2077,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2078,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2082,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2083,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2083,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2084,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2085,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2086,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2090,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2091,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2095,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2096,1245808)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2209,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2210,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2251,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2252,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2255,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2256,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2258,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2259,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2261,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2262,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2266,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2267,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2267,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2268,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2270,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2271,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2274,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2275,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2278,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2279,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2279,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2280,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2282,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2283,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2285,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2286,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2288,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2289,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2291,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2292,1245808)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(171,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2438,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2439,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2441,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2442,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2448,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2449,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2449,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2450,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2452,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2453,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2455,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2456,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2458,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2459,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2461,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2462,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2464,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2465,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2467,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2468,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2470,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2471,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2473,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2474,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2477,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2478,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2479,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2480,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2482,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2483,1245808)
GPGPU-Sim uArch: cycles simulated: 1248308  inst.: 6063274 (ipc=341.1) sim_rate=14897 (inst/sec) elapsed = 0:0:06:47 / Wed May 13 21:04:13 2015
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(186,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2647,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2648,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2650,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2651,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2655,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2656,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2658,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2659,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2662,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2663,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2667,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2668,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2670,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2671,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2673,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2674,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2676,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2677,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2679,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2680,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2682,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2683,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2688,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2689,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2693,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2694,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2703,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2704,1245808)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2772,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2773,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2849,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2850,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2852,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2853,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2856,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2857,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2859,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2860,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2861,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2862,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2866,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2867,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2869,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2870,1245808)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2873,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2874,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2876,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2877,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2878,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2879,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2881,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2882,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2886,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2887,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2892,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2893,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2898,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2899,1245808)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(233,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 1248808  inst.: 6232770 (ipc=340.8) sim_rate=15276 (inst/sec) elapsed = 0:0:06:48 / Wed May 13 21:04:14 2015
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3026,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3027,1245808)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3051,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3052,1245808)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3054,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3055,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3066,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3067,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3068,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3069,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3071,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3072,1245808)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3076,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3077,1245808)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3078,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3079,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3080,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3081,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3083,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3084,1245808)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3088,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3089,1245808)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3090,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3091,1245808)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3092,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3093,1245808)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3098,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3098,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3099,1245808)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3099,1245808)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(236,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3251,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3252,1245808)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3253,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3254,1245808)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3260,1245808), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3261,1245808)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3262,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3263,1245808)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3265,1245808), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3266,1245808)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3268,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3273,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3276,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3281,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3284,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3285,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3290,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3303,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3305,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3360,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3448,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3452,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3455,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3467,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3472,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3474,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3477,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3480,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3483,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3488,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3489,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3492,1245808), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3495,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3498,1245808), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1249308  inst.: 6375439 (ipc=332.9) sim_rate=15549 (inst/sec) elapsed = 0:0:06:50 / Wed May 13 21:04:16 2015
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3610,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3655,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3662,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3665,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3668,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3671,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3674,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3677,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3680,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3683,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3686,1245808), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3689,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3693,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3696,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3699,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3850,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3853,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3856,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3859,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3874,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 1250308  inst.: 6390799 (ipc=262.3) sim_rate=15549 (inst/sec) elapsed = 0:0:06:51 / Wed May 13 21:04:17 2015
GPGPU-Sim uArch: cycles simulated: 1254308  inst.: 6394051 (ipc=139.2) sim_rate=15519 (inst/sec) elapsed = 0:0:06:52 / Wed May 13 21:04:18 2015
GPGPU-Sim uArch: cycles simulated: 1257808  inst.: 6396550 (ipc=98.8) sim_rate=15488 (inst/sec) elapsed = 0:0:06:53 / Wed May 13 21:04:19 2015
GPGPU-Sim uArch: cycles simulated: 1261308  inst.: 6399418 (ipc=76.7) sim_rate=15457 (inst/sec) elapsed = 0:0:06:54 / Wed May 13 21:04:20 2015
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1264808  inst.: 6402223 (ipc=62.7) sim_rate=15427 (inst/sec) elapsed = 0:0:06:55 / Wed May 13 21:04:21 2015
GPGPU-Sim uArch: cycles simulated: 1268308  inst.: 6404859 (ipc=53.1) sim_rate=15396 (inst/sec) elapsed = 0:0:06:56 / Wed May 13 21:04:22 2015
GPGPU-Sim uArch: cycles simulated: 1272308  inst.: 6408159 (ipc=45.2) sim_rate=15367 (inst/sec) elapsed = 0:0:06:57 / Wed May 13 21:04:23 2015
GPGPU-Sim uArch: cycles simulated: 1275808  inst.: 6410772 (ipc=40.0) sim_rate=15336 (inst/sec) elapsed = 0:0:06:58 / Wed May 13 21:04:24 2015
GPGPU-Sim uArch: cycles simulated: 1279308  inst.: 6413571 (ipc=35.9) sim_rate=15306 (inst/sec) elapsed = 0:0:06:59 / Wed May 13 21:04:25 2015
GPGPU-Sim uArch: cycles simulated: 1282808  inst.: 6416113 (ipc=32.6) sim_rate=15276 (inst/sec) elapsed = 0:0:07:00 / Wed May 13 21:04:26 2015
GPGPU-Sim uArch: cycles simulated: 1286808  inst.: 6419390 (ipc=29.5) sim_rate=15247 (inst/sec) elapsed = 0:0:07:01 / Wed May 13 21:04:27 2015
GPGPU-Sim uArch: cycles simulated: 1290308  inst.: 6422166 (ipc=27.2) sim_rate=15218 (inst/sec) elapsed = 0:0:07:02 / Wed May 13 21:04:28 2015
GPGPU-Sim uArch: cycles simulated: 1294308  inst.: 6425284 (ipc=25.0) sim_rate=15189 (inst/sec) elapsed = 0:0:07:03 / Wed May 13 21:04:29 2015
GPGPU-Sim uArch: cycles simulated: 1297808  inst.: 6428072 (ipc=23.4) sim_rate=15160 (inst/sec) elapsed = 0:0:07:04 / Wed May 13 21:04:30 2015
GPGPU-Sim uArch: cycles simulated: 1301308  inst.: 6430730 (ipc=22.0) sim_rate=15131 (inst/sec) elapsed = 0:0:07:05 / Wed May 13 21:04:31 2015
GPGPU-Sim uArch: cycles simulated: 1304808  inst.: 6433433 (ipc=20.7) sim_rate=15101 (inst/sec) elapsed = 0:0:07:06 / Wed May 13 21:04:32 2015
GPGPU-Sim uArch: cycles simulated: 1308808  inst.: 6436533 (ipc=19.5) sim_rate=15073 (inst/sec) elapsed = 0:0:07:07 / Wed May 13 21:04:33 2015
GPGPU-Sim uArch: cycles simulated: 1312308  inst.: 6439308 (ipc=18.5) sim_rate=15045 (inst/sec) elapsed = 0:0:07:08 / Wed May 13 21:04:34 2015
GPGPU-Sim uArch: cycles simulated: 1316308  inst.: 6442442 (ipc=17.5) sim_rate=15017 (inst/sec) elapsed = 0:0:07:09 / Wed May 13 21:04:35 2015
GPGPU-Sim uArch: cycles simulated: 1319808  inst.: 6445238 (ipc=16.7) sim_rate=14988 (inst/sec) elapsed = 0:0:07:10 / Wed May 13 21:04:36 2015
GPGPU-Sim uArch: cycles simulated: 1323308  inst.: 6448018 (ipc=16.0) sim_rate=14960 (inst/sec) elapsed = 0:0:07:11 / Wed May 13 21:04:37 2015
GPGPU-Sim uArch: cycles simulated: 1327308  inst.: 6451162 (ipc=15.2) sim_rate=14933 (inst/sec) elapsed = 0:0:07:12 / Wed May 13 21:04:38 2015
GPGPU-Sim uArch: cycles simulated: 1330808  inst.: 6453769 (ipc=14.6) sim_rate=14904 (inst/sec) elapsed = 0:0:07:13 / Wed May 13 21:04:39 2015
GPGPU-Sim uArch: cycles simulated: 1334308  inst.: 6456655 (ipc=14.1) sim_rate=14877 (inst/sec) elapsed = 0:0:07:14 / Wed May 13 21:04:40 2015
GPGPU-Sim uArch: cycles simulated: 1338308  inst.: 6459745 (ipc=13.5) sim_rate=14849 (inst/sec) elapsed = 0:0:07:15 / Wed May 13 21:04:41 2015
GPGPU-Sim uArch: cycles simulated: 1341808  inst.: 6462423 (ipc=13.0) sim_rate=14822 (inst/sec) elapsed = 0:0:07:16 / Wed May 13 21:04:42 2015
GPGPU-Sim uArch: cycles simulated: 1345308  inst.: 6465148 (ipc=12.6) sim_rate=14794 (inst/sec) elapsed = 0:0:07:17 / Wed May 13 21:04:43 2015
GPGPU-Sim uArch: cycles simulated: 1349308  inst.: 6468277 (ipc=12.2) sim_rate=14767 (inst/sec) elapsed = 0:0:07:18 / Wed May 13 21:04:44 2015
GPGPU-Sim uArch: cycles simulated: 1352808  inst.: 6471103 (ipc=11.8) sim_rate=14740 (inst/sec) elapsed = 0:0:07:19 / Wed May 13 21:04:45 2015
GPGPU-Sim uArch: cycles simulated: 1356308  inst.: 6473858 (ipc=11.4) sim_rate=14713 (inst/sec) elapsed = 0:0:07:20 / Wed May 13 21:04:46 2015
GPGPU-Sim uArch: cycles simulated: 1359808  inst.: 6476617 (ipc=11.1) sim_rate=14686 (inst/sec) elapsed = 0:0:07:21 / Wed May 13 21:04:47 2015
GPGPU-Sim uArch: cycles simulated: 1363308  inst.: 6479229 (ipc=10.8) sim_rate=14658 (inst/sec) elapsed = 0:0:07:22 / Wed May 13 21:04:48 2015
GPGPU-Sim uArch: cycles simulated: 1367308  inst.: 6482340 (ipc=10.5) sim_rate=14632 (inst/sec) elapsed = 0:0:07:23 / Wed May 13 21:04:49 2015
GPGPU-Sim uArch: cycles simulated: 1370808  inst.: 6485112 (ipc=10.2) sim_rate=14606 (inst/sec) elapsed = 0:0:07:24 / Wed May 13 21:04:50 2015
GPGPU-Sim uArch: cycles simulated: 1374308  inst.: 6487873 (ipc= 9.9) sim_rate=14579 (inst/sec) elapsed = 0:0:07:25 / Wed May 13 21:04:51 2015
GPGPU-Sim uArch: cycles simulated: 1378308  inst.: 6491015 (ipc= 9.7) sim_rate=14553 (inst/sec) elapsed = 0:0:07:26 / Wed May 13 21:04:52 2015
GPGPU-Sim uArch: cycles simulated: 1381808  inst.: 6493671 (ipc= 9.4) sim_rate=14527 (inst/sec) elapsed = 0:0:07:27 / Wed May 13 21:04:53 2015
GPGPU-Sim uArch: cycles simulated: 1385308  inst.: 6496408 (ipc= 9.2) sim_rate=14500 (inst/sec) elapsed = 0:0:07:28 / Wed May 13 21:04:54 2015
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1389308  inst.: 6499548 (ipc= 9.0) sim_rate=14475 (inst/sec) elapsed = 0:0:07:29 / Wed May 13 21:04:55 2015
GPGPU-Sim uArch: cycles simulated: 1392808  inst.: 6502323 (ipc= 8.8) sim_rate=14449 (inst/sec) elapsed = 0:0:07:30 / Wed May 13 21:04:56 2015
GPGPU-Sim uArch: cycles simulated: 1396808  inst.: 6505417 (ipc= 8.6) sim_rate=14424 (inst/sec) elapsed = 0:0:07:31 / Wed May 13 21:04:57 2015
GPGPU-Sim uArch: cycles simulated: 1400308  inst.: 6508183 (ipc= 8.4) sim_rate=14398 (inst/sec) elapsed = 0:0:07:32 / Wed May 13 21:04:58 2015
GPGPU-Sim uArch: cycles simulated: 1403808  inst.: 6510912 (ipc= 8.2) sim_rate=14372 (inst/sec) elapsed = 0:0:07:33 / Wed May 13 21:04:59 2015
GPGPU-Sim uArch: cycles simulated: 1407808  inst.: 6514060 (ipc= 8.0) sim_rate=14348 (inst/sec) elapsed = 0:0:07:34 / Wed May 13 21:05:00 2015
GPGPU-Sim uArch: cycles simulated: 1411308  inst.: 6516865 (ipc= 7.9) sim_rate=14322 (inst/sec) elapsed = 0:0:07:35 / Wed May 13 21:05:01 2015
GPGPU-Sim uArch: cycles simulated: 1414808  inst.: 6519506 (ipc= 7.7) sim_rate=14297 (inst/sec) elapsed = 0:0:07:36 / Wed May 13 21:05:02 2015
GPGPU-Sim uArch: cycles simulated: 1418808  inst.: 6522543 (ipc= 7.6) sim_rate=14272 (inst/sec) elapsed = 0:0:07:37 / Wed May 13 21:05:03 2015
GPGPU-Sim uArch: cycles simulated: 1422308  inst.: 6525382 (ipc= 7.5) sim_rate=14247 (inst/sec) elapsed = 0:0:07:38 / Wed May 13 21:05:04 2015
GPGPU-Sim uArch: cycles simulated: 1425808  inst.: 6528104 (ipc= 7.3) sim_rate=14222 (inst/sec) elapsed = 0:0:07:39 / Wed May 13 21:05:05 2015
GPGPU-Sim uArch: cycles simulated: 1429808  inst.: 6531201 (ipc= 7.2) sim_rate=14198 (inst/sec) elapsed = 0:0:07:40 / Wed May 13 21:05:06 2015
GPGPU-Sim uArch: cycles simulated: 1433308  inst.: 6533980 (ipc= 7.1) sim_rate=14173 (inst/sec) elapsed = 0:0:07:41 / Wed May 13 21:05:07 2015
GPGPU-Sim uArch: cycles simulated: 1437308  inst.: 6537132 (ipc= 6.9) sim_rate=14149 (inst/sec) elapsed = 0:0:07:42 / Wed May 13 21:05:08 2015
GPGPU-Sim uArch: cycles simulated: 1440808  inst.: 6539733 (ipc= 6.8) sim_rate=14124 (inst/sec) elapsed = 0:0:07:43 / Wed May 13 21:05:09 2015
GPGPU-Sim uArch: cycles simulated: 1444308  inst.: 6542549 (ipc= 6.7) sim_rate=14100 (inst/sec) elapsed = 0:0:07:44 / Wed May 13 21:05:10 2015
GPGPU-Sim uArch: cycles simulated: 1448308  inst.: 6545743 (ipc= 6.6) sim_rate=14076 (inst/sec) elapsed = 0:0:07:45 / Wed May 13 21:05:11 2015
GPGPU-Sim uArch: cycles simulated: 1451808  inst.: 6548389 (ipc= 6.5) sim_rate=14052 (inst/sec) elapsed = 0:0:07:46 / Wed May 13 21:05:12 2015
GPGPU-Sim uArch: cycles simulated: 1455808  inst.: 6551613 (ipc= 6.4) sim_rate=14029 (inst/sec) elapsed = 0:0:07:47 / Wed May 13 21:05:13 2015
GPGPU-Sim uArch: cycles simulated: 1459308  inst.: 6554311 (ipc= 6.3) sim_rate=14004 (inst/sec) elapsed = 0:0:07:48 / Wed May 13 21:05:14 2015
GPGPU-Sim uArch: cycles simulated: 1463308  inst.: 6557465 (ipc= 6.2) sim_rate=13981 (inst/sec) elapsed = 0:0:07:49 / Wed May 13 21:05:15 2015
GPGPU-Sim uArch: cycles simulated: 1466808  inst.: 6560161 (ipc= 6.1) sim_rate=13957 (inst/sec) elapsed = 0:0:07:50 / Wed May 13 21:05:16 2015
GPGPU-Sim uArch: cycles simulated: 1470308  inst.: 6562908 (ipc= 6.0) sim_rate=13933 (inst/sec) elapsed = 0:0:07:51 / Wed May 13 21:05:17 2015
GPGPU-Sim uArch: cycles simulated: 1474308  inst.: 6566074 (ipc= 5.9) sim_rate=13911 (inst/sec) elapsed = 0:0:07:52 / Wed May 13 21:05:18 2015
GPGPU-Sim uArch: cycles simulated: 1477808  inst.: 6568554 (ipc= 5.9) sim_rate=13887 (inst/sec) elapsed = 0:0:07:53 / Wed May 13 21:05:19 2015
GPGPU-Sim uArch: cycles simulated: 1481308  inst.: 6571448 (ipc= 5.8) sim_rate=13863 (inst/sec) elapsed = 0:0:07:54 / Wed May 13 21:05:20 2015
GPGPU-Sim uArch: cycles simulated: 1484808  inst.: 6574134 (ipc= 5.7) sim_rate=13840 (inst/sec) elapsed = 0:0:07:55 / Wed May 13 21:05:21 2015
GPGPU-Sim uArch: cycles simulated: 1488308  inst.: 6576923 (ipc= 5.6) sim_rate=13817 (inst/sec) elapsed = 0:0:07:56 / Wed May 13 21:05:22 2015
GPGPU-Sim uArch: cycles simulated: 1492308  inst.: 6580158 (ipc= 5.6) sim_rate=13794 (inst/sec) elapsed = 0:0:07:57 / Wed May 13 21:05:23 2015
GPGPU-Sim uArch: cycles simulated: 1495808  inst.: 6582744 (ipc= 5.5) sim_rate=13771 (inst/sec) elapsed = 0:0:07:58 / Wed May 13 21:05:24 2015
GPGPU-Sim uArch: cycles simulated: 1499808  inst.: 6585961 (ipc= 5.4) sim_rate=13749 (inst/sec) elapsed = 0:0:07:59 / Wed May 13 21:05:25 2015
GPGPU-Sim uArch: cycles simulated: 1503308  inst.: 6588780 (ipc= 5.4) sim_rate=13726 (inst/sec) elapsed = 0:0:08:00 / Wed May 13 21:05:26 2015
GPGPU-Sim uArch: cycles simulated: 1507308  inst.: 6591908 (ipc= 5.3) sim_rate=13704 (inst/sec) elapsed = 0:0:08:01 / Wed May 13 21:05:27 2015
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1510808  inst.: 6594571 (ipc= 5.2) sim_rate=13681 (inst/sec) elapsed = 0:0:08:02 / Wed May 13 21:05:28 2015
GPGPU-Sim uArch: cycles simulated: 1514308  inst.: 6597304 (ipc= 5.2) sim_rate=13659 (inst/sec) elapsed = 0:0:08:03 / Wed May 13 21:05:29 2015
GPGPU-Sim uArch: cycles simulated: 1518308  inst.: 6600428 (ipc= 5.1) sim_rate=13637 (inst/sec) elapsed = 0:0:08:04 / Wed May 13 21:05:30 2015
GPGPU-Sim uArch: cycles simulated: 1521808  inst.: 6603239 (ipc= 5.0) sim_rate=13614 (inst/sec) elapsed = 0:0:08:05 / Wed May 13 21:05:31 2015
GPGPU-Sim uArch: cycles simulated: 1525308  inst.: 6605949 (ipc= 5.0) sim_rate=13592 (inst/sec) elapsed = 0:0:08:06 / Wed May 13 21:05:32 2015
GPGPU-Sim uArch: cycles simulated: 1529308  inst.: 6609019 (ipc= 4.9) sim_rate=13570 (inst/sec) elapsed = 0:0:08:07 / Wed May 13 21:05:33 2015
GPGPU-Sim uArch: cycles simulated: 1532808  inst.: 6611883 (ipc= 4.9) sim_rate=13548 (inst/sec) elapsed = 0:0:08:08 / Wed May 13 21:05:34 2015
GPGPU-Sim uArch: cycles simulated: 1536308  inst.: 6614645 (ipc= 4.8) sim_rate=13526 (inst/sec) elapsed = 0:0:08:09 / Wed May 13 21:05:35 2015
GPGPU-Sim uArch: cycles simulated: 1540308  inst.: 6617717 (ipc= 4.8) sim_rate=13505 (inst/sec) elapsed = 0:0:08:10 / Wed May 13 21:05:36 2015
GPGPU-Sim uArch: cycles simulated: 1543808  inst.: 6620517 (ipc= 4.7) sim_rate=13483 (inst/sec) elapsed = 0:0:08:11 / Wed May 13 21:05:37 2015
GPGPU-Sim uArch: cycles simulated: 1547308  inst.: 6623072 (ipc= 4.7) sim_rate=13461 (inst/sec) elapsed = 0:0:08:12 / Wed May 13 21:05:38 2015
GPGPU-Sim uArch: cycles simulated: 1551308  inst.: 6626308 (ipc= 4.6) sim_rate=13440 (inst/sec) elapsed = 0:0:08:13 / Wed May 13 21:05:39 2015
GPGPU-Sim uArch: cycles simulated: 1554808  inst.: 6629018 (ipc= 4.6) sim_rate=13419 (inst/sec) elapsed = 0:0:08:14 / Wed May 13 21:05:40 2015
GPGPU-Sim uArch: cycles simulated: 1558808  inst.: 6632085 (ipc= 4.5) sim_rate=13398 (inst/sec) elapsed = 0:0:08:15 / Wed May 13 21:05:41 2015
GPGPU-Sim uArch: cycles simulated: 1562308  inst.: 6635031 (ipc= 4.5) sim_rate=13377 (inst/sec) elapsed = 0:0:08:16 / Wed May 13 21:05:42 2015
GPGPU-Sim uArch: cycles simulated: 1565808  inst.: 6637674 (ipc= 4.5) sim_rate=13355 (inst/sec) elapsed = 0:0:08:17 / Wed May 13 21:05:43 2015
GPGPU-Sim uArch: cycles simulated: 1569808  inst.: 6640804 (ipc= 4.4) sim_rate=13334 (inst/sec) elapsed = 0:0:08:18 / Wed May 13 21:05:44 2015
GPGPU-Sim uArch: cycles simulated: 1573308  inst.: 6643566 (ipc= 4.4) sim_rate=13313 (inst/sec) elapsed = 0:0:08:19 / Wed May 13 21:05:45 2015
GPGPU-Sim uArch: cycles simulated: 1576808  inst.: 6646287 (ipc= 4.3) sim_rate=13292 (inst/sec) elapsed = 0:0:08:20 / Wed May 13 21:05:46 2015
GPGPU-Sim uArch: cycles simulated: 1580808  inst.: 6649274 (ipc= 4.3) sim_rate=13272 (inst/sec) elapsed = 0:0:08:21 / Wed May 13 21:05:47 2015
GPGPU-Sim uArch: cycles simulated: 1583808  inst.: 6651782 (ipc= 4.3) sim_rate=13250 (inst/sec) elapsed = 0:0:08:22 / Wed May 13 21:05:48 2015
GPGPU-Sim uArch: cycles simulated: 1587808  inst.: 6654846 (ipc= 4.2) sim_rate=13230 (inst/sec) elapsed = 0:0:08:23 / Wed May 13 21:05:49 2015
GPGPU-Sim uArch: cycles simulated: 1591308  inst.: 6657567 (ipc= 4.2) sim_rate=13209 (inst/sec) elapsed = 0:0:08:24 / Wed May 13 21:05:50 2015
GPGPU-Sim uArch: cycles simulated: 1594808  inst.: 6660331 (ipc= 4.2) sim_rate=13188 (inst/sec) elapsed = 0:0:08:25 / Wed May 13 21:05:51 2015
GPGPU-Sim uArch: cycles simulated: 1598308  inst.: 6663191 (ipc= 4.1) sim_rate=13168 (inst/sec) elapsed = 0:0:08:26 / Wed May 13 21:05:52 2015
GPGPU-Sim uArch: cycles simulated: 1602308  inst.: 6666224 (ipc= 4.1) sim_rate=13148 (inst/sec) elapsed = 0:0:08:27 / Wed May 13 21:05:53 2015
GPGPU-Sim uArch: cycles simulated: 1605808  inst.: 6669122 (ipc= 4.1) sim_rate=13128 (inst/sec) elapsed = 0:0:08:28 / Wed May 13 21:05:54 2015
GPGPU-Sim uArch: cycles simulated: 1609808  inst.: 6672312 (ipc= 4.0) sim_rate=13108 (inst/sec) elapsed = 0:0:08:29 / Wed May 13 21:05:55 2015
GPGPU-Sim uArch: cycles simulated: 1613308  inst.: 6674905 (ipc= 4.0) sim_rate=13088 (inst/sec) elapsed = 0:0:08:30 / Wed May 13 21:05:56 2015
GPGPU-Sim uArch: cycles simulated: 1616808  inst.: 6677689 (ipc= 4.0) sim_rate=13067 (inst/sec) elapsed = 0:0:08:31 / Wed May 13 21:05:57 2015
GPGPU-Sim uArch: cycles simulated: 1620308  inst.: 6680421 (ipc= 3.9) sim_rate=13047 (inst/sec) elapsed = 0:0:08:32 / Wed May 13 21:05:58 2015
GPGPU-Sim uArch: cycles simulated: 1624308  inst.: 6683537 (ipc= 3.9) sim_rate=13028 (inst/sec) elapsed = 0:0:08:33 / Wed May 13 21:05:59 2015
GPGPU-Sim uArch: cycles simulated: 1627808  inst.: 6686239 (ipc= 3.9) sim_rate=13008 (inst/sec) elapsed = 0:0:08:34 / Wed May 13 21:06:00 2015
GPGPU-Sim uArch: cycles simulated: 1631808  inst.: 6689411 (ipc= 3.8) sim_rate=12989 (inst/sec) elapsed = 0:0:08:35 / Wed May 13 21:06:01 2015
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1635308  inst.: 6692283 (ipc= 3.8) sim_rate=12969 (inst/sec) elapsed = 0:0:08:36 / Wed May 13 21:06:02 2015
GPGPU-Sim uArch: cycles simulated: 1638808  inst.: 6694992 (ipc= 3.8) sim_rate=12949 (inst/sec) elapsed = 0:0:08:37 / Wed May 13 21:06:03 2015
GPGPU-Sim uArch: cycles simulated: 1642308  inst.: 6697625 (ipc= 3.8) sim_rate=12929 (inst/sec) elapsed = 0:0:08:38 / Wed May 13 21:06:04 2015
GPGPU-Sim uArch: cycles simulated: 1646308  inst.: 6700870 (ipc= 3.7) sim_rate=12911 (inst/sec) elapsed = 0:0:08:39 / Wed May 13 21:06:05 2015
GPGPU-Sim uArch: cycles simulated: 1649808  inst.: 6703530 (ipc= 3.7) sim_rate=12891 (inst/sec) elapsed = 0:0:08:40 / Wed May 13 21:06:06 2015
GPGPU-Sim uArch: cycles simulated: 1653308  inst.: 6706297 (ipc= 3.7) sim_rate=12871 (inst/sec) elapsed = 0:0:08:41 / Wed May 13 21:06:07 2015
GPGPU-Sim uArch: cycles simulated: 1657308  inst.: 6709454 (ipc= 3.6) sim_rate=12853 (inst/sec) elapsed = 0:0:08:42 / Wed May 13 21:06:08 2015
GPGPU-Sim uArch: cycles simulated: 1660808  inst.: 6712148 (ipc= 3.6) sim_rate=12833 (inst/sec) elapsed = 0:0:08:43 / Wed May 13 21:06:09 2015
GPGPU-Sim uArch: cycles simulated: 1664808  inst.: 6715322 (ipc= 3.6) sim_rate=12815 (inst/sec) elapsed = 0:0:08:44 / Wed May 13 21:06:10 2015
GPGPU-Sim uArch: cycles simulated: 1668308  inst.: 6718005 (ipc= 3.6) sim_rate=12796 (inst/sec) elapsed = 0:0:08:45 / Wed May 13 21:06:11 2015
GPGPU-Sim uArch: cycles simulated: 1671808  inst.: 6720798 (ipc= 3.5) sim_rate=12777 (inst/sec) elapsed = 0:0:08:46 / Wed May 13 21:06:12 2015
GPGPU-Sim uArch: cycles simulated: 1675808  inst.: 6723811 (ipc= 3.5) sim_rate=12758 (inst/sec) elapsed = 0:0:08:47 / Wed May 13 21:06:13 2015
GPGPU-Sim uArch: cycles simulated: 1679308  inst.: 6726592 (ipc= 3.5) sim_rate=12739 (inst/sec) elapsed = 0:0:08:48 / Wed May 13 21:06:14 2015
GPGPU-Sim uArch: cycles simulated: 1683308  inst.: 6729789 (ipc= 3.5) sim_rate=12721 (inst/sec) elapsed = 0:0:08:49 / Wed May 13 21:06:15 2015
GPGPU-Sim uArch: cycles simulated: 1686808  inst.: 6732551 (ipc= 3.5) sim_rate=12702 (inst/sec) elapsed = 0:0:08:50 / Wed May 13 21:06:16 2015
GPGPU-Sim uArch: cycles simulated: 1690308  inst.: 6735276 (ipc= 3.4) sim_rate=12684 (inst/sec) elapsed = 0:0:08:51 / Wed May 13 21:06:17 2015
GPGPU-Sim uArch: cycles simulated: 1693808  inst.: 6738138 (ipc= 3.4) sim_rate=12665 (inst/sec) elapsed = 0:0:08:52 / Wed May 13 21:06:18 2015
GPGPU-Sim uArch: cycles simulated: 1697808  inst.: 6741219 (ipc= 3.4) sim_rate=12647 (inst/sec) elapsed = 0:0:08:53 / Wed May 13 21:06:19 2015
GPGPU-Sim uArch: cycles simulated: 1700808  inst.: 6743509 (ipc= 3.4) sim_rate=12628 (inst/sec) elapsed = 0:0:08:54 / Wed May 13 21:06:20 2015
GPGPU-Sim uArch: cycles simulated: 1704808  inst.: 6746663 (ipc= 3.3) sim_rate=12610 (inst/sec) elapsed = 0:0:08:55 / Wed May 13 21:06:21 2015
GPGPU-Sim uArch: cycles simulated: 1708308  inst.: 6749458 (ipc= 3.3) sim_rate=12592 (inst/sec) elapsed = 0:0:08:56 / Wed May 13 21:06:22 2015
GPGPU-Sim uArch: cycles simulated: 1712308  inst.: 6752581 (ipc= 3.3) sim_rate=12574 (inst/sec) elapsed = 0:0:08:57 / Wed May 13 21:06:23 2015
GPGPU-Sim uArch: cycles simulated: 1715808  inst.: 6755453 (ipc= 3.3) sim_rate=12556 (inst/sec) elapsed = 0:0:08:58 / Wed May 13 21:06:24 2015
GPGPU-Sim uArch: cycles simulated: 1719308  inst.: 6758257 (ipc= 3.3) sim_rate=12538 (inst/sec) elapsed = 0:0:08:59 / Wed May 13 21:06:25 2015
GPGPU-Sim uArch: cycles simulated: 1722808  inst.: 6760851 (ipc= 3.3) sim_rate=12520 (inst/sec) elapsed = 0:0:09:00 / Wed May 13 21:06:26 2015
GPGPU-Sim uArch: cycles simulated: 1726808  inst.: 6764109 (ipc= 3.2) sim_rate=12502 (inst/sec) elapsed = 0:0:09:01 / Wed May 13 21:06:27 2015
GPGPU-Sim uArch: cycles simulated: 1730308  inst.: 6766829 (ipc= 3.2) sim_rate=12484 (inst/sec) elapsed = 0:0:09:02 / Wed May 13 21:06:28 2015
GPGPU-Sim uArch: cycles simulated: 1734308  inst.: 6769982 (ipc= 3.2) sim_rate=12467 (inst/sec) elapsed = 0:0:09:03 / Wed May 13 21:06:29 2015
GPGPU-Sim uArch: cycles simulated: 1737808  inst.: 6772667 (ipc= 3.2) sim_rate=12449 (inst/sec) elapsed = 0:0:09:04 / Wed May 13 21:06:30 2015
GPGPU-Sim uArch: cycles simulated: 1741808  inst.: 6775900 (ipc= 3.2) sim_rate=12432 (inst/sec) elapsed = 0:0:09:05 / Wed May 13 21:06:31 2015
GPGPU-Sim uArch: cycles simulated: 1745308  inst.: 6778401 (ipc= 3.1) sim_rate=12414 (inst/sec) elapsed = 0:0:09:06 / Wed May 13 21:06:32 2015
GPGPU-Sim uArch: cycles simulated: 1748808  inst.: 6781227 (ipc= 3.1) sim_rate=12397 (inst/sec) elapsed = 0:0:09:07 / Wed May 13 21:06:33 2015
GPGPU-Sim uArch: cycles simulated: 1752808  inst.: 6784408 (ipc= 3.1) sim_rate=12380 (inst/sec) elapsed = 0:0:09:08 / Wed May 13 21:06:34 2015
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1756308  inst.: 6787208 (ipc= 3.1) sim_rate=12362 (inst/sec) elapsed = 0:0:09:09 / Wed May 13 21:06:35 2015
GPGPU-Sim uArch: cycles simulated: 1760308  inst.: 6790224 (ipc= 3.1) sim_rate=12345 (inst/sec) elapsed = 0:0:09:10 / Wed May 13 21:06:36 2015
GPGPU-Sim uArch: cycles simulated: 1763808  inst.: 6793087 (ipc= 3.1) sim_rate=12328 (inst/sec) elapsed = 0:0:09:11 / Wed May 13 21:06:37 2015
GPGPU-Sim uArch: cycles simulated: 1767308  inst.: 6795760 (ipc= 3.0) sim_rate=12311 (inst/sec) elapsed = 0:0:09:12 / Wed May 13 21:06:38 2015
GPGPU-Sim uArch: cycles simulated: 1771308  inst.: 6798953 (ipc= 3.0) sim_rate=12294 (inst/sec) elapsed = 0:0:09:13 / Wed May 13 21:06:39 2015
GPGPU-Sim uArch: cycles simulated: 1774808  inst.: 6801694 (ipc= 3.0) sim_rate=12277 (inst/sec) elapsed = 0:0:09:14 / Wed May 13 21:06:40 2015
GPGPU-Sim uArch: cycles simulated: 1778808  inst.: 6804796 (ipc= 3.0) sim_rate=12260 (inst/sec) elapsed = 0:0:09:15 / Wed May 13 21:06:41 2015
GPGPU-Sim uArch: cycles simulated: 1782308  inst.: 6807608 (ipc= 3.0) sim_rate=12243 (inst/sec) elapsed = 0:0:09:16 / Wed May 13 21:06:42 2015
GPGPU-Sim uArch: cycles simulated: 1786308  inst.: 6810759 (ipc= 3.0) sim_rate=12227 (inst/sec) elapsed = 0:0:09:17 / Wed May 13 21:06:43 2015
GPGPU-Sim uArch: cycles simulated: 1789808  inst.: 6813396 (ipc= 2.9) sim_rate=12210 (inst/sec) elapsed = 0:0:09:18 / Wed May 13 21:06:44 2015
GPGPU-Sim uArch: cycles simulated: 1793308  inst.: 6816084 (ipc= 2.9) sim_rate=12193 (inst/sec) elapsed = 0:0:09:19 / Wed May 13 21:06:45 2015
GPGPU-Sim uArch: cycles simulated: 1797308  inst.: 6819280 (ipc= 2.9) sim_rate=12177 (inst/sec) elapsed = 0:0:09:20 / Wed May 13 21:06:46 2015
GPGPU-Sim uArch: cycles simulated: 1800808  inst.: 6822059 (ipc= 2.9) sim_rate=12160 (inst/sec) elapsed = 0:0:09:21 / Wed May 13 21:06:47 2015
GPGPU-Sim uArch: cycles simulated: 1804308  inst.: 6824786 (ipc= 2.9) sim_rate=12143 (inst/sec) elapsed = 0:0:09:22 / Wed May 13 21:06:48 2015
GPGPU-Sim uArch: cycles simulated: 1808308  inst.: 6827808 (ipc= 2.9) sim_rate=12127 (inst/sec) elapsed = 0:0:09:23 / Wed May 13 21:06:49 2015
GPGPU-Sim uArch: cycles simulated: 1811808  inst.: 6830587 (ipc= 2.9) sim_rate=12110 (inst/sec) elapsed = 0:0:09:24 / Wed May 13 21:06:50 2015
GPGPU-Sim uArch: cycles simulated: 1815808  inst.: 6833830 (ipc= 2.8) sim_rate=12095 (inst/sec) elapsed = 0:0:09:25 / Wed May 13 21:06:51 2015
GPGPU-Sim uArch: cycles simulated: 1819308  inst.: 6836345 (ipc= 2.8) sim_rate=12078 (inst/sec) elapsed = 0:0:09:26 / Wed May 13 21:06:52 2015
GPGPU-Sim uArch: cycles simulated: 1822808  inst.: 6839253 (ipc= 2.8) sim_rate=12062 (inst/sec) elapsed = 0:0:09:27 / Wed May 13 21:06:53 2015
GPGPU-Sim uArch: cycles simulated: 1826808  inst.: 6842315 (ipc= 2.8) sim_rate=12046 (inst/sec) elapsed = 0:0:09:28 / Wed May 13 21:06:54 2015
GPGPU-Sim uArch: cycles simulated: 1830308  inst.: 6845156 (ipc= 2.8) sim_rate=12030 (inst/sec) elapsed = 0:0:09:29 / Wed May 13 21:06:55 2015
GPGPU-Sim uArch: cycles simulated: 1833808  inst.: 6847829 (ipc= 2.8) sim_rate=12013 (inst/sec) elapsed = 0:0:09:30 / Wed May 13 21:06:56 2015
GPGPU-Sim uArch: cycles simulated: 1837808  inst.: 6850998 (ipc= 2.8) sim_rate=11998 (inst/sec) elapsed = 0:0:09:31 / Wed May 13 21:06:57 2015
GPGPU-Sim uArch: cycles simulated: 1841308  inst.: 6853757 (ipc= 2.8) sim_rate=11982 (inst/sec) elapsed = 0:0:09:32 / Wed May 13 21:06:58 2015
GPGPU-Sim uArch: cycles simulated: 1844808  inst.: 6856506 (ipc= 2.7) sim_rate=11965 (inst/sec) elapsed = 0:0:09:33 / Wed May 13 21:06:59 2015
GPGPU-Sim uArch: cycles simulated: 1848808  inst.: 6859614 (ipc= 2.7) sim_rate=11950 (inst/sec) elapsed = 0:0:09:34 / Wed May 13 21:07:00 2015
GPGPU-Sim uArch: cycles simulated: 1852308  inst.: 6862609 (ipc= 2.7) sim_rate=11934 (inst/sec) elapsed = 0:0:09:35 / Wed May 13 21:07:01 2015
GPGPU-Sim uArch: cycles simulated: 1856308  inst.: 6865589 (ipc= 2.7) sim_rate=11919 (inst/sec) elapsed = 0:0:09:36 / Wed May 13 21:07:02 2015
GPGPU-Sim uArch: cycles simulated: 1859808  inst.: 6868297 (ipc= 2.7) sim_rate=11903 (inst/sec) elapsed = 0:0:09:37 / Wed May 13 21:07:03 2015
GPGPU-Sim uArch: cycles simulated: 1863308  inst.: 6871062 (ipc= 2.7) sim_rate=11887 (inst/sec) elapsed = 0:0:09:38 / Wed May 13 21:07:04 2015
GPGPU-Sim uArch: cycles simulated: 1867308  inst.: 6874192 (ipc= 2.7) sim_rate=11872 (inst/sec) elapsed = 0:0:09:39 / Wed May 13 21:07:05 2015
GPGPU-Sim uArch: cycles simulated: 1870808  inst.: 6876933 (ipc= 2.7) sim_rate=11856 (inst/sec) elapsed = 0:0:09:40 / Wed May 13 21:07:06 2015
GPGPU-Sim uArch: cycles simulated: 1874308  inst.: 6879683 (ipc= 2.7) sim_rate=11841 (inst/sec) elapsed = 0:0:09:41 / Wed May 13 21:07:07 2015
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1878308  inst.: 6882759 (ipc= 2.6) sim_rate=11826 (inst/sec) elapsed = 0:0:09:42 / Wed May 13 21:07:08 2015
GPGPU-Sim uArch: cycles simulated: 1881808  inst.: 6885567 (ipc= 2.6) sim_rate=11810 (inst/sec) elapsed = 0:0:09:43 / Wed May 13 21:07:09 2015
GPGPU-Sim uArch: cycles simulated: 1885308  inst.: 6888262 (ipc= 2.6) sim_rate=11794 (inst/sec) elapsed = 0:0:09:44 / Wed May 13 21:07:10 2015
GPGPU-Sim uArch: cycles simulated: 1889308  inst.: 6891438 (ipc= 2.6) sim_rate=11780 (inst/sec) elapsed = 0:0:09:45 / Wed May 13 21:07:11 2015
GPGPU-Sim uArch: cycles simulated: 1892808  inst.: 6894230 (ipc= 2.6) sim_rate=11764 (inst/sec) elapsed = 0:0:09:46 / Wed May 13 21:07:12 2015
GPGPU-Sim uArch: cycles simulated: 1896308  inst.: 6896995 (ipc= 2.6) sim_rate=11749 (inst/sec) elapsed = 0:0:09:47 / Wed May 13 21:07:13 2015
GPGPU-Sim uArch: cycles simulated: 1900308  inst.: 6900089 (ipc= 2.6) sim_rate=11734 (inst/sec) elapsed = 0:0:09:48 / Wed May 13 21:07:14 2015
GPGPU-Sim uArch: cycles simulated: 1903808  inst.: 6902798 (ipc= 2.6) sim_rate=11719 (inst/sec) elapsed = 0:0:09:49 / Wed May 13 21:07:15 2015
GPGPU-Sim uArch: cycles simulated: 1907808  inst.: 6905868 (ipc= 2.6) sim_rate=11704 (inst/sec) elapsed = 0:0:09:50 / Wed May 13 21:07:16 2015
GPGPU-Sim uArch: cycles simulated: 1911308  inst.: 6908754 (ipc= 2.6) sim_rate=11689 (inst/sec) elapsed = 0:0:09:51 / Wed May 13 21:07:17 2015
GPGPU-Sim uArch: cycles simulated: 1914808  inst.: 6911387 (ipc= 2.5) sim_rate=11674 (inst/sec) elapsed = 0:0:09:52 / Wed May 13 21:07:18 2015
GPGPU-Sim uArch: cycles simulated: 1918808  inst.: 6914555 (ipc= 2.5) sim_rate=11660 (inst/sec) elapsed = 0:0:09:53 / Wed May 13 21:07:19 2015
GPGPU-Sim uArch: cycles simulated: 1921808  inst.: 6916930 (ipc= 2.5) sim_rate=11644 (inst/sec) elapsed = 0:0:09:54 / Wed May 13 21:07:20 2015
GPGPU-Sim uArch: cycles simulated: 1925808  inst.: 6920145 (ipc= 2.5) sim_rate=11630 (inst/sec) elapsed = 0:0:09:55 / Wed May 13 21:07:21 2015
GPGPU-Sim uArch: cycles simulated: 1929308  inst.: 6922912 (ipc= 2.5) sim_rate=11615 (inst/sec) elapsed = 0:0:09:56 / Wed May 13 21:07:22 2015
GPGPU-Sim uArch: cycles simulated: 1932808  inst.: 6925686 (ipc= 2.5) sim_rate=11600 (inst/sec) elapsed = 0:0:09:57 / Wed May 13 21:07:23 2015
GPGPU-Sim uArch: cycles simulated: 1936808  inst.: 6928954 (ipc= 2.5) sim_rate=11586 (inst/sec) elapsed = 0:0:09:58 / Wed May 13 21:07:24 2015
GPGPU-Sim uArch: cycles simulated: 1940308  inst.: 6931628 (ipc= 2.5) sim_rate=11572 (inst/sec) elapsed = 0:0:09:59 / Wed May 13 21:07:25 2015
GPGPU-Sim uArch: cycles simulated: 1943808  inst.: 6934390 (ipc= 2.5) sim_rate=11557 (inst/sec) elapsed = 0:0:10:00 / Wed May 13 21:07:26 2015
GPGPU-Sim uArch: cycles simulated: 1947808  inst.: 6937543 (ipc= 2.5) sim_rate=11543 (inst/sec) elapsed = 0:0:10:01 / Wed May 13 21:07:27 2015
GPGPU-Sim uArch: cycles simulated: 1951308  inst.: 6940286 (ipc= 2.5) sim_rate=11528 (inst/sec) elapsed = 0:0:10:02 / Wed May 13 21:07:28 2015
GPGPU-Sim uArch: cycles simulated: 1955308  inst.: 6943351 (ipc= 2.4) sim_rate=11514 (inst/sec) elapsed = 0:0:10:03 / Wed May 13 21:07:29 2015
GPGPU-Sim uArch: cycles simulated: 1958808  inst.: 6946156 (ipc= 2.4) sim_rate=11500 (inst/sec) elapsed = 0:0:10:04 / Wed May 13 21:07:30 2015
GPGPU-Sim uArch: cycles simulated: 1962308  inst.: 6948881 (ipc= 2.4) sim_rate=11485 (inst/sec) elapsed = 0:0:10:05 / Wed May 13 21:07:31 2015
GPGPU-Sim uArch: cycles simulated: 1966308  inst.: 6951988 (ipc= 2.4) sim_rate=11471 (inst/sec) elapsed = 0:0:10:06 / Wed May 13 21:07:32 2015
GPGPU-Sim uArch: cycles simulated: 1969808  inst.: 6954725 (ipc= 2.4) sim_rate=11457 (inst/sec) elapsed = 0:0:10:07 / Wed May 13 21:07:33 2015
GPGPU-Sim uArch: cycles simulated: 1973308  inst.: 6957481 (ipc= 2.4) sim_rate=11443 (inst/sec) elapsed = 0:0:10:08 / Wed May 13 21:07:34 2015
GPGPU-Sim uArch: cycles simulated: 1977308  inst.: 6960605 (ipc= 2.4) sim_rate=11429 (inst/sec) elapsed = 0:0:10:09 / Wed May 13 21:07:35 2015
GPGPU-Sim uArch: cycles simulated: 1980808  inst.: 6963445 (ipc= 2.4) sim_rate=11415 (inst/sec) elapsed = 0:0:10:10 / Wed May 13 21:07:36 2015
GPGPU-Sim uArch: cycles simulated: 1984808  inst.: 6966645 (ipc= 2.4) sim_rate=11402 (inst/sec) elapsed = 0:0:10:11 / Wed May 13 21:07:37 2015
GPGPU-Sim uArch: cycles simulated: 1988308  inst.: 6969339 (ipc= 2.4) sim_rate=11387 (inst/sec) elapsed = 0:0:10:12 / Wed May 13 21:07:38 2015
GPGPU-Sim uArch: cycles simulated: 1991808  inst.: 6972115 (ipc= 2.4) sim_rate=11373 (inst/sec) elapsed = 0:0:10:13 / Wed May 13 21:07:39 2015
GPGPU-Sim uArch: cycles simulated: 1995808  inst.: 6975273 (ipc= 2.4) sim_rate=11360 (inst/sec) elapsed = 0:0:10:14 / Wed May 13 21:07:40 2015
GPGPU-Sim uArch: cycles simulated: 1999308  inst.: 6978029 (ipc= 2.3) sim_rate=11346 (inst/sec) elapsed = 0:0:10:15 / Wed May 13 21:07:41 2015
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2002808  inst.: 6980731 (ipc= 2.3) sim_rate=11332 (inst/sec) elapsed = 0:0:10:16 / Wed May 13 21:07:42 2015
GPGPU-Sim uArch: cycles simulated: 2006808  inst.: 6983822 (ipc= 2.3) sim_rate=11318 (inst/sec) elapsed = 0:0:10:17 / Wed May 13 21:07:43 2015
GPGPU-Sim uArch: cycles simulated: 2010308  inst.: 6986612 (ipc= 2.3) sim_rate=11305 (inst/sec) elapsed = 0:0:10:18 / Wed May 13 21:07:44 2015
GPGPU-Sim uArch: cycles simulated: 2013808  inst.: 6989533 (ipc= 2.3) sim_rate=11291 (inst/sec) elapsed = 0:0:10:19 / Wed May 13 21:07:45 2015
GPGPU-Sim uArch: cycles simulated: 2017808  inst.: 6992541 (ipc= 2.3) sim_rate=11278 (inst/sec) elapsed = 0:0:10:20 / Wed May 13 21:07:46 2015
GPGPU-Sim uArch: cycles simulated: 2021308  inst.: 6995322 (ipc= 2.3) sim_rate=11264 (inst/sec) elapsed = 0:0:10:21 / Wed May 13 21:07:47 2015
GPGPU-Sim uArch: cycles simulated: 2024808  inst.: 6998171 (ipc= 2.3) sim_rate=11251 (inst/sec) elapsed = 0:0:10:22 / Wed May 13 21:07:48 2015
GPGPU-Sim uArch: cycles simulated: 2028808  inst.: 7001417 (ipc= 2.3) sim_rate=11238 (inst/sec) elapsed = 0:0:10:23 / Wed May 13 21:07:49 2015
GPGPU-Sim uArch: cycles simulated: 2032308  inst.: 7004327 (ipc= 2.3) sim_rate=11224 (inst/sec) elapsed = 0:0:10:24 / Wed May 13 21:07:50 2015
GPGPU-Sim uArch: cycles simulated: 2035808  inst.: 7007067 (ipc= 2.3) sim_rate=11211 (inst/sec) elapsed = 0:0:10:25 / Wed May 13 21:07:51 2015
GPGPU-Sim uArch: cycles simulated: 2039808  inst.: 7010199 (ipc= 2.3) sim_rate=11198 (inst/sec) elapsed = 0:0:10:26 / Wed May 13 21:07:52 2015
GPGPU-Sim uArch: cycles simulated: 2043308  inst.: 7012881 (ipc= 2.3) sim_rate=11184 (inst/sec) elapsed = 0:0:10:27 / Wed May 13 21:07:53 2015
GPGPU-Sim uArch: cycles simulated: 2046808  inst.: 7015597 (ipc= 2.3) sim_rate=11171 (inst/sec) elapsed = 0:0:10:28 / Wed May 13 21:07:54 2015
GPGPU-Sim uArch: cycles simulated: 2050808  inst.: 7018744 (ipc= 2.2) sim_rate=11158 (inst/sec) elapsed = 0:0:10:29 / Wed May 13 21:07:55 2015
GPGPU-Sim uArch: cycles simulated: 2054308  inst.: 7021396 (ipc= 2.2) sim_rate=11145 (inst/sec) elapsed = 0:0:10:30 / Wed May 13 21:07:56 2015
GPGPU-Sim uArch: cycles simulated: 2058308  inst.: 7024567 (ipc= 2.2) sim_rate=11132 (inst/sec) elapsed = 0:0:10:31 / Wed May 13 21:07:57 2015
GPGPU-Sim uArch: cycles simulated: 2061808  inst.: 7027314 (ipc= 2.2) sim_rate=11119 (inst/sec) elapsed = 0:0:10:32 / Wed May 13 21:07:58 2015
GPGPU-Sim uArch: cycles simulated: 2065308  inst.: 7030108 (ipc= 2.2) sim_rate=11106 (inst/sec) elapsed = 0:0:10:33 / Wed May 13 21:07:59 2015
GPGPU-Sim uArch: cycles simulated: 2069308  inst.: 7033312 (ipc= 2.2) sim_rate=11093 (inst/sec) elapsed = 0:0:10:34 / Wed May 13 21:08:00 2015
GPGPU-Sim uArch: cycles simulated: 2072808  inst.: 7036149 (ipc= 2.2) sim_rate=11080 (inst/sec) elapsed = 0:0:10:35 / Wed May 13 21:08:01 2015
GPGPU-Sim uArch: cycles simulated: 2076308  inst.: 7038921 (ipc= 2.2) sim_rate=11067 (inst/sec) elapsed = 0:0:10:36 / Wed May 13 21:08:02 2015
GPGPU-Sim uArch: cycles simulated: 2080308  inst.: 7041997 (ipc= 2.2) sim_rate=11054 (inst/sec) elapsed = 0:0:10:37 / Wed May 13 21:08:03 2015
GPGPU-Sim uArch: cycles simulated: 2083808  inst.: 7044748 (ipc= 2.2) sim_rate=11041 (inst/sec) elapsed = 0:0:10:38 / Wed May 13 21:08:04 2015
GPGPU-Sim uArch: cycles simulated: 2087308  inst.: 7047628 (ipc= 2.2) sim_rate=11029 (inst/sec) elapsed = 0:0:10:39 / Wed May 13 21:08:05 2015
GPGPU-Sim uArch: cycles simulated: 2091308  inst.: 7050612 (ipc= 2.2) sim_rate=11016 (inst/sec) elapsed = 0:0:10:40 / Wed May 13 21:08:06 2015
GPGPU-Sim uArch: cycles simulated: 2094808  inst.: 7053486 (ipc= 2.2) sim_rate=11003 (inst/sec) elapsed = 0:0:10:41 / Wed May 13 21:08:07 2015
GPGPU-Sim uArch: cycles simulated: 2098308  inst.: 7056287 (ipc= 2.2) sim_rate=10991 (inst/sec) elapsed = 0:0:10:42 / Wed May 13 21:08:08 2015
GPGPU-Sim uArch: cycles simulated: 2102308  inst.: 7059441 (ipc= 2.2) sim_rate=10978 (inst/sec) elapsed = 0:0:10:43 / Wed May 13 21:08:09 2015
GPGPU-Sim uArch: cycles simulated: 2105808  inst.: 7062081 (ipc= 2.2) sim_rate=10965 (inst/sec) elapsed = 0:0:10:44 / Wed May 13 21:08:10 2015
GPGPU-Sim uArch: cycles simulated: 2109308  inst.: 7064801 (ipc= 2.1) sim_rate=10953 (inst/sec) elapsed = 0:0:10:45 / Wed May 13 21:08:11 2015
GPGPU-Sim uArch: cycles simulated: 2113308  inst.: 7068024 (ipc= 2.1) sim_rate=10941 (inst/sec) elapsed = 0:0:10:46 / Wed May 13 21:08:12 2015
GPGPU-Sim uArch: cycles simulated: 2116808  inst.: 7070814 (ipc= 2.1) sim_rate=10928 (inst/sec) elapsed = 0:0:10:47 / Wed May 13 21:08:13 2015
GPGPU-Sim uArch: cycles simulated: 2120808  inst.: 7074022 (ipc= 2.1) sim_rate=10916 (inst/sec) elapsed = 0:0:10:48 / Wed May 13 21:08:14 2015
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2124308  inst.: 7076729 (ipc= 2.1) sim_rate=10904 (inst/sec) elapsed = 0:0:10:49 / Wed May 13 21:08:15 2015
GPGPU-Sim uArch: cycles simulated: 2127808  inst.: 7079522 (ipc= 2.1) sim_rate=10891 (inst/sec) elapsed = 0:0:10:50 / Wed May 13 21:08:16 2015
GPGPU-Sim uArch: cycles simulated: 2131808  inst.: 7082558 (ipc= 2.1) sim_rate=10879 (inst/sec) elapsed = 0:0:10:51 / Wed May 13 21:08:17 2015
GPGPU-Sim uArch: cycles simulated: 2135308  inst.: 7085318 (ipc= 2.1) sim_rate=10867 (inst/sec) elapsed = 0:0:10:52 / Wed May 13 21:08:18 2015
GPGPU-Sim uArch: cycles simulated: 2138808  inst.: 7088027 (ipc= 2.1) sim_rate=10854 (inst/sec) elapsed = 0:0:10:53 / Wed May 13 21:08:19 2015
GPGPU-Sim uArch: cycles simulated: 2142308  inst.: 7090810 (ipc= 2.1) sim_rate=10842 (inst/sec) elapsed = 0:0:10:54 / Wed May 13 21:08:20 2015
GPGPU-Sim uArch: cycles simulated: 2145808  inst.: 7093572 (ipc= 2.1) sim_rate=10829 (inst/sec) elapsed = 0:0:10:55 / Wed May 13 21:08:21 2015
GPGPU-Sim uArch: cycles simulated: 2149808  inst.: 7096770 (ipc= 2.1) sim_rate=10818 (inst/sec) elapsed = 0:0:10:56 / Wed May 13 21:08:22 2015
GPGPU-Sim uArch: cycles simulated: 2153308  inst.: 7099483 (ipc= 2.1) sim_rate=10805 (inst/sec) elapsed = 0:0:10:57 / Wed May 13 21:08:23 2015
GPGPU-Sim uArch: cycles simulated: 2156808  inst.: 7101972 (ipc= 2.1) sim_rate=10793 (inst/sec) elapsed = 0:0:10:58 / Wed May 13 21:08:24 2015
GPGPU-Sim uArch: cycles simulated: 2160308  inst.: 7104909 (ipc= 2.1) sim_rate=10781 (inst/sec) elapsed = 0:0:10:59 / Wed May 13 21:08:25 2015
GPGPU-Sim uArch: cycles simulated: 2164308  inst.: 7108114 (ipc= 2.1) sim_rate=10769 (inst/sec) elapsed = 0:0:11:00 / Wed May 13 21:08:26 2015
GPGPU-Sim uArch: cycles simulated: 2167808  inst.: 7110783 (ipc= 2.1) sim_rate=10757 (inst/sec) elapsed = 0:0:11:01 / Wed May 13 21:08:27 2015
GPGPU-Sim uArch: cycles simulated: 2171308  inst.: 7113766 (ipc= 2.1) sim_rate=10745 (inst/sec) elapsed = 0:0:11:02 / Wed May 13 21:08:28 2015
GPGPU-Sim uArch: cycles simulated: 2175308  inst.: 7116779 (ipc= 2.1) sim_rate=10734 (inst/sec) elapsed = 0:0:11:03 / Wed May 13 21:08:29 2015
GPGPU-Sim uArch: cycles simulated: 2178808  inst.: 7119518 (ipc= 2.0) sim_rate=10722 (inst/sec) elapsed = 0:0:11:04 / Wed May 13 21:08:30 2015
GPGPU-Sim uArch: cycles simulated: 2182308  inst.: 7122314 (ipc= 2.0) sim_rate=10710 (inst/sec) elapsed = 0:0:11:05 / Wed May 13 21:08:31 2015
GPGPU-Sim uArch: cycles simulated: 2186308  inst.: 7125490 (ipc= 2.0) sim_rate=10698 (inst/sec) elapsed = 0:0:11:06 / Wed May 13 21:08:32 2015
GPGPU-Sim uArch: cycles simulated: 2189808  inst.: 7128081 (ipc= 2.0) sim_rate=10686 (inst/sec) elapsed = 0:0:11:07 / Wed May 13 21:08:33 2015
GPGPU-Sim uArch: cycles simulated: 2193308  inst.: 7130842 (ipc= 2.0) sim_rate=10674 (inst/sec) elapsed = 0:0:11:08 / Wed May 13 21:08:34 2015
GPGPU-Sim uArch: cycles simulated: 2197308  inst.: 7134133 (ipc= 2.0) sim_rate=10663 (inst/sec) elapsed = 0:0:11:09 / Wed May 13 21:08:35 2015
GPGPU-Sim uArch: cycles simulated: 2200808  inst.: 7136660 (ipc= 2.0) sim_rate=10651 (inst/sec) elapsed = 0:0:11:10 / Wed May 13 21:08:36 2015
GPGPU-Sim uArch: cycles simulated: 2204308  inst.: 7139339 (ipc= 2.0) sim_rate=10639 (inst/sec) elapsed = 0:0:11:11 / Wed May 13 21:08:37 2015
GPGPU-Sim uArch: cycles simulated: 2208308  inst.: 7142619 (ipc= 2.0) sim_rate=10628 (inst/sec) elapsed = 0:0:11:12 / Wed May 13 21:08:38 2015
GPGPU-Sim uArch: cycles simulated: 2211808  inst.: 7145225 (ipc= 2.0) sim_rate=10616 (inst/sec) elapsed = 0:0:11:13 / Wed May 13 21:08:39 2015
GPGPU-Sim uArch: cycles simulated: 2215808  inst.: 7148435 (ipc= 2.0) sim_rate=10605 (inst/sec) elapsed = 0:0:11:14 / Wed May 13 21:08:40 2015
GPGPU-Sim uArch: cycles simulated: 2219308  inst.: 7151155 (ipc= 2.0) sim_rate=10594 (inst/sec) elapsed = 0:0:11:15 / Wed May 13 21:08:41 2015
GPGPU-Sim uArch: cycles simulated: 2222808  inst.: 7154059 (ipc= 2.0) sim_rate=10582 (inst/sec) elapsed = 0:0:11:16 / Wed May 13 21:08:42 2015
GPGPU-Sim uArch: cycles simulated: 2226808  inst.: 7157230 (ipc= 2.0) sim_rate=10571 (inst/sec) elapsed = 0:0:11:17 / Wed May 13 21:08:43 2015
GPGPU-Sim uArch: cycles simulated: 2230308  inst.: 7159819 (ipc= 2.0) sim_rate=10560 (inst/sec) elapsed = 0:0:11:18 / Wed May 13 21:08:44 2015
GPGPU-Sim uArch: cycles simulated: 2233808  inst.: 7162762 (ipc= 2.0) sim_rate=10548 (inst/sec) elapsed = 0:0:11:19 / Wed May 13 21:08:45 2015
GPGPU-Sim uArch: cycles simulated: 2237808  inst.: 7165730 (ipc= 2.0) sim_rate=10537 (inst/sec) elapsed = 0:0:11:20 / Wed May 13 21:08:46 2015
GPGPU-Sim uArch: cycles simulated: 2241308  inst.: 7168600 (ipc= 2.0) sim_rate=10526 (inst/sec) elapsed = 0:0:11:21 / Wed May 13 21:08:47 2015
GPGPU-Sim uArch: cycles simulated: 2245308  inst.: 7171653 (ipc= 2.0) sim_rate=10515 (inst/sec) elapsed = 0:0:11:22 / Wed May 13 21:08:48 2015
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2248808  inst.: 7174368 (ipc= 2.0) sim_rate=10504 (inst/sec) elapsed = 0:0:11:23 / Wed May 13 21:08:49 2015
GPGPU-Sim uArch: cycles simulated: 2252308  inst.: 7176448 (ipc= 2.0) sim_rate=10491 (inst/sec) elapsed = 0:0:11:24 / Wed May 13 21:08:50 2015
GPGPU-Sim uArch: cycles simulated: 2256308  inst.: 7178931 (ipc= 1.9) sim_rate=10480 (inst/sec) elapsed = 0:0:11:25 / Wed May 13 21:08:51 2015
GPGPU-Sim uArch: cycles simulated: 2259808  inst.: 7180789 (ipc= 1.9) sim_rate=10467 (inst/sec) elapsed = 0:0:11:26 / Wed May 13 21:08:52 2015
GPGPU-Sim uArch: cycles simulated: 2263308  inst.: 7182047 (ipc= 1.9) sim_rate=10454 (inst/sec) elapsed = 0:0:11:27 / Wed May 13 21:08:53 2015
GPGPU-Sim uArch: cycles simulated: 2267308  inst.: 7183064 (ipc= 1.9) sim_rate=10440 (inst/sec) elapsed = 0:0:11:28 / Wed May 13 21:08:54 2015
GPGPU-Sim uArch: cycles simulated: 2270808  inst.: 7183864 (ipc= 1.9) sim_rate=10426 (inst/sec) elapsed = 0:0:11:29 / Wed May 13 21:08:55 2015
GPGPU-Sim uArch: cycles simulated: 2274808  inst.: 7184817 (ipc= 1.9) sim_rate=10412 (inst/sec) elapsed = 0:0:11:30 / Wed May 13 21:08:56 2015
GPGPU-Sim uArch: cycles simulated: 2278308  inst.: 7185696 (ipc= 1.9) sim_rate=10398 (inst/sec) elapsed = 0:0:11:31 / Wed May 13 21:08:57 2015
GPGPU-Sim uArch: cycles simulated: 2282308  inst.: 7186666 (ipc= 1.9) sim_rate=10385 (inst/sec) elapsed = 0:0:11:32 / Wed May 13 21:08:58 2015
GPGPU-Sim uArch: cycles simulated: 2285808  inst.: 7187411 (ipc= 1.9) sim_rate=10371 (inst/sec) elapsed = 0:0:11:33 / Wed May 13 21:08:59 2015
GPGPU-Sim uArch: cycles simulated: 2289308  inst.: 7188258 (ipc= 1.9) sim_rate=10357 (inst/sec) elapsed = 0:0:11:34 / Wed May 13 21:09:00 2015
GPGPU-Sim uArch: cycles simulated: 2293308  inst.: 7189230 (ipc= 1.9) sim_rate=10344 (inst/sec) elapsed = 0:0:11:35 / Wed May 13 21:09:01 2015
GPGPU-Sim uArch: cycles simulated: 2296808  inst.: 7190038 (ipc= 1.9) sim_rate=10330 (inst/sec) elapsed = 0:0:11:36 / Wed May 13 21:09:02 2015
GPGPU-Sim uArch: cycles simulated: 2300808  inst.: 7191041 (ipc= 1.9) sim_rate=10317 (inst/sec) elapsed = 0:0:11:37 / Wed May 13 21:09:03 2015
GPGPU-Sim uArch: cycles simulated: 2304308  inst.: 7191758 (ipc= 1.9) sim_rate=10303 (inst/sec) elapsed = 0:0:11:38 / Wed May 13 21:09:04 2015
GPGPU-Sim uArch: cycles simulated: 2308308  inst.: 7192723 (ipc= 1.9) sim_rate=10290 (inst/sec) elapsed = 0:0:11:39 / Wed May 13 21:09:05 2015
GPGPU-Sim uArch: cycles simulated: 2311808  inst.: 7193550 (ipc= 1.9) sim_rate=10276 (inst/sec) elapsed = 0:0:11:40 / Wed May 13 21:09:06 2015
GPGPU-Sim uArch: cycles simulated: 2315808  inst.: 7194472 (ipc= 1.9) sim_rate=10263 (inst/sec) elapsed = 0:0:11:41 / Wed May 13 21:09:07 2015
GPGPU-Sim uArch: cycles simulated: 2319308  inst.: 7195316 (ipc= 1.8) sim_rate=10249 (inst/sec) elapsed = 0:0:11:42 / Wed May 13 21:09:08 2015
GPGPU-Sim uArch: cycles simulated: 2322808  inst.: 7196218 (ipc= 1.8) sim_rate=10236 (inst/sec) elapsed = 0:0:11:43 / Wed May 13 21:09:09 2015
GPGPU-Sim uArch: cycles simulated: 2326808  inst.: 7197165 (ipc= 1.8) sim_rate=10223 (inst/sec) elapsed = 0:0:11:44 / Wed May 13 21:09:10 2015
GPGPU-Sim uArch: cycles simulated: 2330308  inst.: 7197999 (ipc= 1.8) sim_rate=10209 (inst/sec) elapsed = 0:0:11:45 / Wed May 13 21:09:11 2015
GPGPU-Sim uArch: cycles simulated: 2334308  inst.: 7198901 (ipc= 1.8) sim_rate=10196 (inst/sec) elapsed = 0:0:11:46 / Wed May 13 21:09:12 2015
GPGPU-Sim uArch: cycles simulated: 2337808  inst.: 7199728 (ipc= 1.8) sim_rate=10183 (inst/sec) elapsed = 0:0:11:47 / Wed May 13 21:09:13 2015
GPGPU-Sim uArch: cycles simulated: 2341808  inst.: 7200631 (ipc= 1.8) sim_rate=10170 (inst/sec) elapsed = 0:0:11:48 / Wed May 13 21:09:14 2015
GPGPU-Sim uArch: cycles simulated: 2345308  inst.: 7201435 (ipc= 1.8) sim_rate=10157 (inst/sec) elapsed = 0:0:11:49 / Wed May 13 21:09:15 2015
GPGPU-Sim uArch: cycles simulated: 2349308  inst.: 7202419 (ipc= 1.8) sim_rate=10144 (inst/sec) elapsed = 0:0:11:50 / Wed May 13 21:09:16 2015
GPGPU-Sim uArch: cycles simulated: 2352808  inst.: 7203293 (ipc= 1.8) sim_rate=10131 (inst/sec) elapsed = 0:0:11:51 / Wed May 13 21:09:17 2015
GPGPU-Sim uArch: cycles simulated: 2356808  inst.: 7204375 (ipc= 1.8) sim_rate=10118 (inst/sec) elapsed = 0:0:11:52 / Wed May 13 21:09:18 2015
GPGPU-Sim uArch: cycles simulated: 2360308  inst.: 7205183 (ipc= 1.8) sim_rate=10105 (inst/sec) elapsed = 0:0:11:53 / Wed May 13 21:09:19 2015
GPGPU-Sim uArch: cycles simulated: 2363808  inst.: 7205983 (ipc= 1.8) sim_rate=10092 (inst/sec) elapsed = 0:0:11:54 / Wed May 13 21:09:20 2015
GPGPU-Sim uArch: cycles simulated: 2367308  inst.: 7206840 (ipc= 1.8) sim_rate=10079 (inst/sec) elapsed = 0:0:11:55 / Wed May 13 21:09:21 2015
GPGPU-Sim uArch: cycles simulated: 2371308  inst.: 7207851 (ipc= 1.8) sim_rate=10066 (inst/sec) elapsed = 0:0:11:56 / Wed May 13 21:09:22 2015
GPGPU-Sim uArch: cycles simulated: 2374808  inst.: 7208762 (ipc= 1.8) sim_rate=10054 (inst/sec) elapsed = 0:0:11:57 / Wed May 13 21:09:23 2015
GPGPU-Sim uArch: cycles simulated: 2378308  inst.: 7209532 (ipc= 1.8) sim_rate=10041 (inst/sec) elapsed = 0:0:11:58 / Wed May 13 21:09:24 2015
GPGPU-Sim uArch: cycles simulated: 2382308  inst.: 7210494 (ipc= 1.8) sim_rate=10028 (inst/sec) elapsed = 0:0:11:59 / Wed May 13 21:09:25 2015
GPGPU-Sim uArch: cycles simulated: 2385808  inst.: 7211210 (ipc= 1.8) sim_rate=10015 (inst/sec) elapsed = 0:0:12:00 / Wed May 13 21:09:26 2015
GPGPU-Sim uArch: cycles simulated: 2389808  inst.: 7212128 (ipc= 1.7) sim_rate=10002 (inst/sec) elapsed = 0:0:12:01 / Wed May 13 21:09:27 2015
GPGPU-Sim uArch: cycles simulated: 2393308  inst.: 7212900 (ipc= 1.7) sim_rate=9990 (inst/sec) elapsed = 0:0:12:02 / Wed May 13 21:09:28 2015
GPGPU-Sim uArch: cycles simulated: 2397308  inst.: 7213983 (ipc= 1.7) sim_rate=9977 (inst/sec) elapsed = 0:0:12:03 / Wed May 13 21:09:29 2015
GPGPU-Sim uArch: cycles simulated: 2400808  inst.: 7214813 (ipc= 1.7) sim_rate=9965 (inst/sec) elapsed = 0:0:12:04 / Wed May 13 21:09:30 2015
GPGPU-Sim uArch: cycles simulated: 2404808  inst.: 7215728 (ipc= 1.7) sim_rate=9952 (inst/sec) elapsed = 0:0:12:05 / Wed May 13 21:09:31 2015
GPGPU-Sim uArch: cycles simulated: 2408308  inst.: 7216541 (ipc= 1.7) sim_rate=9940 (inst/sec) elapsed = 0:0:12:06 / Wed May 13 21:09:32 2015
GPGPU-Sim uArch: cycles simulated: 2412308  inst.: 7217522 (ipc= 1.7) sim_rate=9927 (inst/sec) elapsed = 0:0:12:07 / Wed May 13 21:09:33 2015
GPGPU-Sim uArch: cycles simulated: 2415808  inst.: 7218452 (ipc= 1.7) sim_rate=9915 (inst/sec) elapsed = 0:0:12:08 / Wed May 13 21:09:34 2015
GPGPU-Sim uArch: cycles simulated: 2419808  inst.: 7219446 (ipc= 1.7) sim_rate=9903 (inst/sec) elapsed = 0:0:12:09 / Wed May 13 21:09:35 2015
GPGPU-Sim uArch: cycles simulated: 2423308  inst.: 7220269 (ipc= 1.7) sim_rate=9890 (inst/sec) elapsed = 0:0:12:10 / Wed May 13 21:09:36 2015
GPGPU-Sim uArch: cycles simulated: 2427308  inst.: 7221264 (ipc= 1.7) sim_rate=9878 (inst/sec) elapsed = 0:0:12:11 / Wed May 13 21:09:37 2015
GPGPU-Sim uArch: cycles simulated: 2430808  inst.: 7222084 (ipc= 1.7) sim_rate=9866 (inst/sec) elapsed = 0:0:12:12 / Wed May 13 21:09:38 2015
GPGPU-Sim uArch: cycles simulated: 2434308  inst.: 7222890 (ipc= 1.7) sim_rate=9853 (inst/sec) elapsed = 0:0:12:13 / Wed May 13 21:09:39 2015
GPGPU-Sim uArch: cycles simulated: 2438308  inst.: 7223850 (ipc= 1.7) sim_rate=9841 (inst/sec) elapsed = 0:0:12:14 / Wed May 13 21:09:40 2015
GPGPU-Sim uArch: cycles simulated: 2441808  inst.: 7224620 (ipc= 1.7) sim_rate=9829 (inst/sec) elapsed = 0:0:12:15 / Wed May 13 21:09:41 2015
GPGPU-Sim uArch: cycles simulated: 2445808  inst.: 7225619 (ipc= 1.7) sim_rate=9817 (inst/sec) elapsed = 0:0:12:16 / Wed May 13 21:09:42 2015
GPGPU-Sim uArch: cycles simulated: 2449308  inst.: 7226469 (ipc= 1.7) sim_rate=9805 (inst/sec) elapsed = 0:0:12:17 / Wed May 13 21:09:43 2015
GPGPU-Sim uArch: cycles simulated: 2452808  inst.: 7227354 (ipc= 1.7) sim_rate=9793 (inst/sec) elapsed = 0:0:12:18 / Wed May 13 21:09:44 2015
GPGPU-Sim uArch: cycles simulated: 2456808  inst.: 7228320 (ipc= 1.7) sim_rate=9781 (inst/sec) elapsed = 0:0:12:19 / Wed May 13 21:09:45 2015
GPGPU-Sim uArch: cycles simulated: 2460308  inst.: 7229088 (ipc= 1.7) sim_rate=9769 (inst/sec) elapsed = 0:0:12:20 / Wed May 13 21:09:46 2015
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1215706,1245808), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' finished on shader 4.
kernel_name = _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1215707
gpu_sim_insn = 2022054
gpu_ipc =       1.6633
gpu_tot_sim_cycle = 2461515
gpu_tot_sim_insn = 7232510
gpu_tot_ipc =       2.9382
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 781
gpu_stall_icnt2sh    = 388
gpu_total_sim_rate=9773

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 396147
	L1I_total_cache_misses = 812
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 37, Miss = 37, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 521
	L1D_total_cache_misses = 521
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14912
	L1C_total_cache_misses = 135
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14777
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395335
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 812
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 
distro:
948, 540, 540, 948, 540, 540, 948, 540, 540, 
gpgpu_n_tot_thrd_icount = 22041504
gpgpu_n_tot_w_icount = 688797
gpgpu_n_stall_shd_mem = 87058
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 147
gpgpu_n_store_insn = 512
gpgpu_n_shmem_insn = 1095564
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 141197
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 87058
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1	W0_Idle:177269	W0_Scoreboard:1727888	W1:58343	W2:49239	W3:57113	W4:73868	W5:66801	W6:41149	W7:18141	W8:47111	W9:40299	W10:6147	W11:7205	W12:10051	W13:11265	W14:14310	W15:15910	W16:17569	W17:13601	W18:11656	W19:10144	W20:5919	W21:3097	W22:2843	W23:1751	W24:1090	W25:352	W26:883	W27:60	W28:420	W29:320	W30:260	W31:4540	W32:97340
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 72 {8:9,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20480 {40:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 800 {8:100,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1224 {136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
traffic_breakdown_memtocore[INST_ACC_R] = 13600 {136:100,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 379 
averagemflatency = 167 
max_icnt2mem_latency = 60 
max_icnt2sh_latency = 2461514 
mrq_lat_table:35 	0 	8 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	482 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	488 	107 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11 	13 	0 	0 	0 	0 	0 	0 	127 	128 	0 	0 	0 	0 	0 	0 	0 	256 	1 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       314         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1744         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2432      2465         0         0         0      1168         0         0         0      1460         0         0         0      1749         0         0 
dram[3]:       829      3154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1491      4104         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2166      5025         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000 10.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[3]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 57/15 = 3.800000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         2         0         0         0         2         0         0         0         2         0         0 
dram[3]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 26
min_bank_accesses = 0!
chip skew: 10/2 = 5.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 31
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0      2565    none      none      none         342    none      none      none         344    none      none      none         341    none      none  
dram[3]:          0      1944    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0      2110    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0      1953    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       379         0         0         0       273         0         0         0       269         0         0         0       269         0         0
dram[3]:          0       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0       262         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       266         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3249198 n_nop=3249187 n_act=3 n_pre=2 n_req=3 n_rd=6 n_write=0 bw_util=3.693e-06
n_activity=144 dram_eff=0.08333
bk0: 6a 3249126i bk1: 0a 3249196i bk2: 0a 3249198i bk3: 0a 3249198i bk4: 0a 3249198i bk5: 0a 3249198i bk6: 0a 3249198i bk7: 0a 3249198i bk8: 0a 3249198i bk9: 0a 3249198i bk10: 0a 3249198i bk11: 0a 3249198i bk12: 0a 3249198i bk13: 0a 3249198i bk14: 0a 3249198i bk15: 0a 3249198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3249198 n_nop=3249193 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=2.462e-06
n_activity=55 dram_eff=0.1455
bk0: 4a 3249178i bk1: 0a 3249198i bk2: 0a 3249198i bk3: 0a 3249198i bk4: 0a 3249198i bk5: 0a 3249198i bk6: 0a 3249198i bk7: 0a 3249198i bk8: 0a 3249198i bk9: 0a 3249198i bk10: 0a 3249198i bk11: 0a 3249198i bk12: 0a 3249198i bk13: 0a 3249198i bk14: 0a 3249198i bk15: 0a 3249198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3249198 n_nop=3249165 n_act=5 n_pre=0 n_req=18 n_rd=20 n_write=8 bw_util=1.724e-05
n_activity=268 dram_eff=0.209
bk0: 4a 3249178i bk1: 4a 3249126i bk2: 0a 3249199i bk3: 0a 3249199i bk4: 0a 3249199i bk5: 4a 3249176i bk6: 0a 3249197i bk7: 0a 3249197i bk8: 0a 3249198i bk9: 4a 3249175i bk10: 0a 3249196i bk11: 0a 3249197i bk12: 0a 3249199i bk13: 4a 3249176i bk14: 0a 3249197i bk15: 0a 3249197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=4.37031e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3249198 n_nop=3249180 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=9.849e-06
n_activity=156 dram_eff=0.2051
bk0: 4a 3249178i bk1: 4a 3249128i bk2: 0a 3249197i bk3: 0a 3249198i bk4: 0a 3249198i bk5: 0a 3249198i bk6: 0a 3249198i bk7: 0a 3249198i bk8: 0a 3249198i bk9: 0a 3249198i bk10: 0a 3249198i bk11: 0a 3249198i bk12: 0a 3249198i bk13: 0a 3249198i bk14: 0a 3249198i bk15: 0a 3249198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=2.49292e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3249198 n_nop=3249181 n_act=2 n_pre=0 n_req=11 n_rd=8 n_write=7 bw_util=9.233e-06
n_activity=169 dram_eff=0.1775
bk0: 4a 3249178i bk1: 4a 3249135i bk2: 0a 3249197i bk3: 0a 3249198i bk4: 0a 3249198i bk5: 0a 3249198i bk6: 0a 3249198i bk7: 0a 3249198i bk8: 0a 3249198i bk9: 0a 3249198i bk10: 0a 3249198i bk11: 0a 3249198i bk12: 0a 3249198i bk13: 0a 3249198i bk14: 0a 3249198i bk15: 0a 3249198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.8476e-06
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3249198 n_nop=3249182 n_act=2 n_pre=0 n_req=11 n_rd=6 n_write=8 bw_util=8.618e-06
n_activity=147 dram_eff=0.1905
bk0: 2a 3249182i bk1: 4a 3249142i bk2: 0a 3249198i bk3: 0a 3249198i bk4: 0a 3249198i bk5: 0a 3249198i bk6: 0a 3249198i bk7: 0a 3249198i bk8: 0a 3249198i bk9: 0a 3249198i bk10: 0a 3249198i bk11: 0a 3249198i bk12: 0a 3249198i bk13: 0a 3249198i bk14: 0a 3249198i bk15: 0a 3249198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.84858e-06

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 3, Miss_rate = 0.094, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 216
L2_cache_bank[6]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 205
L2_cache_bank[7]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 6, Reservation_fails = 25
L2_cache_bank[8]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 190
L2_cache_bank[9]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 39
L2_cache_bank[10]: Access = 15, Miss = 1, Miss_rate = 0.067, Pending_hits = 3, Reservation_fails = 103
L2_cache_bank[11]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 6, Reservation_fails = 142
L2_total_cache_accesses = 636
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0409
L2_total_cache_pending_hits = 44
L2_total_cache_reservation_fails = 1145
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 422
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 614
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1102
icnt_total_pkts_simt_to_mem=1148
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.47348
	minimum = 6
	maximum = 43
Network latency average = 9.47159
	minimum = 6
	maximum = 43
Slowest packet = 750
Flit latency average = 9.77819
	minimum = 6
	maximum = 42
Slowest flit = 1450
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 1.60857e-05
	minimum = 0 (at node 16)
	maximum = 5.5112e-05 (at node 20)
Accepted packet rate average = 1.60857e-05
	minimum = 0 (at node 16)
	maximum = 5.5112e-05 (at node 20)
Injected flit rate average = 2.48598e-05
	minimum = 0 (at node 16)
	maximum = 6.49828e-05 (at node 20)
Accepted flit rate average= 2.48598e-05
	minimum = 0 (at node 16)
	maximum = 0.000107756 (at node 20)
Injected packet length average = 1.54545
Accepted packet length average = 1.54545
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0311 (2 samples)
	minimum = 6 (2 samples)
	maximum = 50 (2 samples)
Network latency average = 9.6491 (2 samples)
	minimum = 6 (2 samples)
	maximum = 50 (2 samples)
Flit latency average = 9.5331 (2 samples)
	minimum = 6 (2 samples)
	maximum = 49 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 1.91022e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 5.56502e-05 (2 samples)
Accepted packet rate average = 1.91022e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 5.56502e-05 (2 samples)
Injected flit rate average = 3.37458e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 9.26933e-05 (2 samples)
Accepted flit rate average = 3.37458e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.000107658 (2 samples)
Injected packet size average = 1.7666 (2 samples)
Accepted packet size average = 1.7666 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 20 sec (740 sec)
gpgpu_simulation_rate = 9773 (inst/sec)
gpgpu_simulation_rate = 3326 (cycle/sec)
GPU: 11 queen = 2680  time = 740045.125000 msec
