INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aluno/Documents/cortex-m0-v5/cortex-m0/cortex_m0.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aluno/Documents/cortex-m0-v5/cortex-m0/cortex_m0.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aluno/Documents/cortex-m0-v5/cortex-m0/cortex_m0.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aluno/Documents/cortex-m0-v5/cortex-m0/cortex_m0.srcs/sources_1/new/flg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aluno/Documents/cortex-m0-v5/cortex-m0/cortex_m0.srcs/sources_1/new/memory_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aluno/Documents/cortex-m0-v5/cortex-m0/cortex_m0.srcs/sources_1/new/r16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aluno/Documents/cortex-m0-v5/cortex-m0/cortex_m0.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aluno/Documents/cortex-m0-v5/cortex-m0/cortex_m0.srcs/sources_1/new/rgf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aluno/Documents/cortex-m0-v5/cortex-m0/cortex_m0.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aluno/Documents/cortex-m0-v5/cortex-m0/cortex_m0.srcs/sources_1/new/top_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aluno/Documents/cortex-m0-v5/cortex-m0/cortex_m0.srcs/sources_1/new/tb_top_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aluno/Documents/cortex-m0-v5/cortex-m0/cortex_m0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
