mips_core
wb_mux
pc_gen_ctl_reg_clr_cls
ext
mips_dvc
r32_reg_clr_cls
ext_ctl_reg_clr_cls
mips_sys
r5_reg_clr_cls
muldiv_ff
rd_sel
rd_sel_reg_clr_cls
fwd_mux
ctl_FSM
reg_array
add32
pc
rf_stage
alu
pc_gen
shifter_tak
alu_func_reg_clr_cls
alu_muxa
exec_stage
mips_alu
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/reg_CurrState
r32_reg_clr_cls/always_1
ctl_FSM/always_5
shifter_tak/always_1/case_1/stmt_1
rf_stage/inst_ins_reg
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
mips_sys/wire_w_irq
ctl_FSM/always_6/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1
alu_muxa/always_1
ctl_FSM/reg_id2ra_ctl_cls
rf_stage/wire_id2ra_ctl_cls_o
ctl_FSM/always_5/block_1/case_1/block_2
rf_stage/input_ext_ctl_i
ext/input_ctl
ctl_FSM/always_5/block_1
ext_ctl_reg_clr_cls/input_clr
ctl_FSM/always_6/block_1/case_1
mips_core/wire_BUS422
alu_muxa/always_1/block_1
add32/input_d_i
alu/reg_alu_out
mips_alu/wire_c
pc_gen_ctl_reg_clr_cls/always_1/if_1
mips_dvc/reg_cmd
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_5/block_1/case_1
ext_ctl_reg_clr_cls/input_ext_ctl_i
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2
ctl_FSM/reg_pc_prectl
ext/reg_res
pc_gen/input_imm
pc/wire_pc_o
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
mips_alu/wire_shift_c
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
mips_dvc/reg_irq_req_o
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ext/always_1/case_1
mips_sys/inst_i_mips_core
mips_dvc/always_5/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
r32_reg_clr_cls/input_r32_i
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
reg_array/always_1/if_1
mips_core/input_irq_i
exec_stage/inst_i_alu_muxa
rf_stage/input_ins_i
rf_stage/inst_MAIN_FSM
pc_gen/input_pc_prectl
ext_ctl_reg_clr_cls/always_1
ctl_FSM/always_6/block_1/case_1/block_8
mips_core/wire_NET1572
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ext_ctl_reg_clr_cls/always_1/if_1
ctl_FSM/reg_NextState
ctl_FSM/always_4
rf_stage/wire_ext_o
rf_stage/wire_BUS1013
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_6/block_1/case_1/block_1/stmt_6
ctl_FSM/always_4/if_1
ctl_FSM/always_5/block_1/case_1/stmt_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1
mips_core/wire_BUS117
shifter_tak/always_1
mips_alu/inst_mips_shifter
shifter_tak/always_1/case_1
add32/always_1
r5_reg_clr_cls/always_1/if_1
rd_sel/always_1/case_1/stmt_2
exec_stage/wire_BUS2332
ext/assign_1_instr25_0
mips_dvc/always_6/stmt_1
alu_func_reg_clr_cls/reg_alu_func_o
alu_muxa/reg_a_o
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
ctl_FSM/always_4/if_1/if_1
fwd_mux/input_din
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
mips_alu/inst_muldiv_ff
ctl_FSM/always_6/block_1/case_1/block_3
rf_stage/inst_i_pc_gen
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1
mips_core/wire_BUS15471
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_1
pc_gen/wire_br_addr
mips_core/wire_BUS271
add32/always_1/stmt_1
mips_core/inst_new_pc
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1
rf_stage/input_pc_i
pc_gen/assign_1_br_addr
mips_core/wire_BUS1724
wb_mux/reg_wb_o
pc_gen_ctl_reg_clr_cls/always_1
mips_core/wire_BUS371
r32_reg_clr_cls/always_1/if_1
r5_reg_clr_cls/always_1/if_1/if_1
exec_stage/wire_BUS2446
rd_sel_reg_clr_cls/always_1/if_1/if_1/stmt_2
mips_alu/wire_alu_c
pc/inst_pc_latch
r5_reg_clr_cls/always_1/if_1/if_1/stmt_2
mips_core/wire_BUS775
exec_stage/input_pc_i
rf_stage/input_rd_sel_i
mips_sys/wire_zz_pc_o
rf_stage/inst_jack1
mips_core/inst_alu_pass0
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1
rf_stage/wire_pc_next
mips_core/inst_rnd_pass0
mips_core/wire_BUS1726
r32_reg_clr_cls/always_1/if_1/if_1
ext/input_ins_i
shifter_tak/reg_shift_out
add32/reg_d_o
ext_ctl_reg_clr_cls/input_cls
rd_sel/input_ctl
alu_func_reg_clr_cls/always_1
alu_muxa/always_1/block_1/case_1
fwd_mux/reg_dout
rd_sel_reg_clr_cls/input_cls
ctl_FSM/always_6/block_1/case_1/block_1
muldiv_ff/assign_2_res
mips_core/inst_alu_pass1
mips_core/inst_rnd_pass1
ctl_FSM/always_6/block_1/case_1/block_8/stmt_6
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_1
ctl_FSM/reg_id2ra_ins_cls
pc_gen/input_ctl
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1
rf_stage/wire_BUS6061
exec_stage/wire_BUS476
r32_reg_clr_cls/always_1/if_1/if_1/stmt_1
mips_core/wire_cop_addr_o
alu/always_1
rf_stage/wire_rd_index_o
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
r5_reg_clr_cls/input_cls
wb_mux/always_1
alu_func_reg_clr_cls/always_1/if_1
rd_sel_reg_clr_cls/input_rd_sel_i
reg_array/reg_r_data
rf_stage/inst_rd_sel
exec_stage/wire_alu_ur_o
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
mips_alu/assign_1_c
mips_core/wire_BUS9589
exec_stage/inst_MIPS_alu
alu/always_1/block_1
ext/always_1
wb_mux/always_1/if_1
r5_reg_clr_cls/input_r5_i
alu_func_reg_clr_cls/always_1/if_1/if_1
ext/wire_instr25_0
alu_muxa/always_1/block_1/case_1/stmt_2
mips_dvc/always_5
rd_sel/input_rt_i
ext_ctl_reg_clr_cls/reg_ext_ctl_o
rd_sel_reg_clr_cls/reg_rd_sel_o
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
muldiv_ff/wire_res
pc_gen/always_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_2
rf_stage/input_wb_din_i
ctl_FSM/input_irq
rf_stage/inst_reg_bank
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
alu/always_1/block_1/case_1
fwd_mux/always_1
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2
mips_core/inst_wb_mux
ctl_FSM/always_6/block_1/case_1/block_3/stmt_6
rf_stage/wire_NET6658
r5_reg_clr_cls/reg_r5_o
rd_sel/reg_rd_o
exec_stage/inst_add4
mips_core/wire_zz_pc_o
reg_array/always_1
pc_gen/always_1/if_1/block_1
wb_mux/always_1/if_1/stmt_2
alu/always_1/block_1/case_1/stmt_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4
alu_func_reg_clr_cls/input_alu_func_i
pc_gen_ctl_reg_clr_cls/input_cls
rd_sel/always_1
reg_array/input_data
mips_dvc/always_5/if_1/block_2
rf_stage/inst_rs_fwd_rs
mips_sys/inst_imips_dvc
fwd_mux/always_1/case_1
rf_stage/wire_rt_n_o
mips_alu/input_ctl
mips_core/inst_iRF_stage
rf_stage/input_irq_i
alu_muxa/input_pc
pc_gen/always_1/if_1/block_1/if_1
pc_gen/always_1/if_1/block_1/if_1/block_2
pc_gen/input_s
pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i
wb_mux/input_alu_i
r32_reg_clr_cls/reg_r32_o
mips_dvc/always_5/if_1/block_2/if_1
rd_sel/always_1/case_1
ext/always_1/case_1/stmt_3
rd_sel_reg_clr_cls/always_1/if_1
reg_array/always_1/if_1/block_1
mips_alu/inst_mips_alu
alu/input_a
rf_stage/inst_i_ext
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1
mips_core/wire_BUS27031
rf_stage/wire_BUS2085
pc_gen/reg_pc_next
pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o
r5_reg_clr_cls/always_1
mips_dvc/always_6
rd_sel_reg_clr_cls/always_1/if_1/if_1
exec_stage/inst_pc_nxt
reg_array/always_1/if_1/block_1/stmt_1
ext/always_1/case_1/stmt_4
fwd_mux/always_1/case_1/stmt_3
pc/input_pc_i
reg_array/wire_qa
mips_core/inst_iexec_stage
rf_stage/input_pause
pc_gen/always_1/if_1/block_1/if_1/block_1
ctl_FSM/always_6
rf_stage/input_pc_gen_ctl
mips_alu/wire_mul_div_c
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
mips_alu/input_a
pc_gen/always_1/if_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_3
pc_gen/input_pc
mips_core/wire_BUS6275
r32_reg_clr_cls/input_cls
rf_stage/wire_rs_o
rd_sel_reg_clr_cls/always_1
exec_stage/input_alu_func
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/cond
ext/always_1/case_1/cond
muldiv_ff/assign_2_res/expr_1/expr_2
add32/always_1/stmt_1/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
r5_reg_clr_cls/always_1/if_1/if_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2/expr_1
mips_alu/assign_1_c/expr_1
mips_alu/assign_1_c/expr_1/expr_1
mips_dvc/always_6/stmt_1/expr_1
rf_stage/inst_ins_reg/expr_1
muldiv_ff/assign_2_res/expr_1
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/cond
ctl_FSM/always_6/block_1/case_1/cond
r32_reg_clr_cls/always_1/if_1/if_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4/expr_1
rd_sel/always_1/case_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/cond
rd_sel_reg_clr_cls/always_1/if_1/if_1/cond
