INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bodun/fpga_designs/ising_solver/matrix_multiplication/matrix_multiplication.srcs/sources_1/imports/matrix_multiplication/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bodun/fpga_designs/ising_solver/matrix_multiplication/matrix_multiplication.srcs/sim_1/imports/matrix_multiplication/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bodun/fpga_designs/ising_solver/matrix_multiplication/matrix_multiplication.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
