============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Nov 28 2023  05:45:53 pm
  Module:                 soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

                                  Leakage  
  Gate    Instances     Area    Power (nW)        Library       
----------------------------------------------------------------
AND2X1           59     876.551      1.893    sclib_tsmc180_tt  
DFFQSRX1         57    5630.688     17.943    sclib_tsmc180_tt  
DFFQX1           15     749.700      2.140    sclib_tsmc180_tt  
INVX1             1       8.271      0.020    sclib_tsmc180_tt  
INVX2            37     306.034      0.654    sclib_tsmc180_tt  
INVX4             7      73.265      0.176    sclib_tsmc180_tt  
MUX2X1            2      43.904      0.129    sclib_tsmc180_tt  
NAND2X1          22     278.555      0.409    sclib_tsmc180_tt  
NAND3X1          34     579.768      0.590    sclib_tsmc180_tt  
NOR2X1           67     848.327      1.635    sclib_tsmc180_tt  
OR2X1            37     549.702      1.605    sclib_tsmc180_tt  
XOR2X1           45    1086.300      4.297    sclib_tsmc180_tt  
pad_in            7   91476.000     10.560    padlib_tsmc180_tt 
pad_out          44  574992.000    227.116    padlib_tsmc180_tt 
----------------------------------------------------------------
total           434  677499.065    269.166                      


                                                     Leakage  Leakage 
     Library      Instances Instances %    Area    Power (nW) Power % 
----------------------------------------------------------------------
padlib_tsmc180_tt        51        11.8 666468.000    237.677    88.3 
sclib_tsmc180_tt        383        88.2  11031.065     31.489    11.7 

                                             Leakage  Leakage 
     Type      Instances    Area    Area % Power (nW) Power % 
--------------------------------------------------------------
timing_model          51 666468.000   98.4    237.677    88.3 
sequential            72   6380.388    0.9     20.083     7.5 
inverter              45    387.570    0.1      0.850     0.3 
logic                266   4263.107    0.6     10.556     3.9 
physical_cells         0      0.000    0.0      0.000     0.0 
--------------------------------------------------------------
total                434 677499.065  100.0    269.166   100.0 

