{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647367162791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647367162813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 11:59:22 2022 " "Processing started: Tue Mar 15 11:59:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647367162813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647367162813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gumnut -c gumnut " "Command: quartus_map --read_settings_files=on --write_settings_files=off gumnut -c gumnut" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647367162813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647367163994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647367163994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/inst_mem-xst.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/inst_mem-xst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_mem-xst " "Found design unit 1: inst_mem-xst" {  } { { "source/inst_mem-xst.vhd" "" { Text "C:/Users/Matias/Documents/VHDL/gumnut/ise/source/inst_mem-xst.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647367176686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647367176686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/inst_mem-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/inst_mem-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_mem-rtl " "Found design unit 1: inst_mem-rtl" {  } { { "source/inst_mem-rtl.vhd" "" { Text "C:/Users/Matias/Documents/VHDL/gumnut/ise/source/inst_mem-rtl.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647367176717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647367176717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/inst_mem.vhd 1 1 " "Found 1 design units, including 1 entities, in source file source/inst_mem.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "source/inst_mem.vhd" "" { Text "C:/Users/Matias/Documents/VHDL/gumnut/ise/source/inst_mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647367176749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647367176749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/gumnut-rtl_unpipelined.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/gumnut-rtl_unpipelined.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut-rtl_unpipelined " "Found design unit 1: gumnut-rtl_unpipelined" {  } { { "source/gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Matias/Documents/VHDL/gumnut/ise/source/gumnut-rtl_unpipelined.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647367176749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647367176749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/gumnut_with_mem-struct.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/gumnut_with_mem-struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_with_mem-struct " "Found design unit 1: gumnut_with_mem-struct" {  } { { "source/gumnut_with_mem-struct.vhd" "" { Text "C:/Users/Matias/Documents/VHDL/gumnut/ise/source/gumnut_with_mem-struct.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647367176755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647367176755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/gumnut_with_mem.vhd 1 1 " "Found 1 design units, including 1 entities, in source file source/gumnut_with_mem.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut_with_mem " "Found entity 1: gumnut_with_mem" {  } { { "source/gumnut_with_mem.vhd" "" { Text "C:/Users/Matias/Documents/VHDL/gumnut/ise/source/gumnut_with_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647367176755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647367176755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/gumnut_system-top.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/gumnut_system-top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_system-top " "Found design unit 1: gumnut_system-top" {  } { { "source/gumnut_system-top.vhd" "" { Text "C:/Users/Matias/Documents/VHDL/gumnut/ise/source/gumnut_system-top.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647367176755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647367176755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/gumnut_system.vhd 1 1 " "Found 1 design units, including 1 entities, in source file source/gumnut_system.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut_system " "Found entity 1: gumnut_system" {  } { { "source/gumnut_system.vhd" "" { Text "C:/Users/Matias/Documents/VHDL/gumnut/ise/source/gumnut_system.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647367176755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647367176755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/gumnut_defs.vhd 2 0 " "Found 2 design units, including 0 entities, in source file source/gumnut_defs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_defs " "Found design unit 1: gumnut_defs" {  } { { "source/gumnut_defs.vhd" "" { Text "C:/Users/Matias/Documents/VHDL/gumnut/ise/source/gumnut_defs.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647367176771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gumnut_defs-body " "Found design unit 2: gumnut_defs-body" {  } { { "source/gumnut_defs.vhd" "" { Text "C:/Users/Matias/Documents/VHDL/gumnut/ise/source/gumnut_defs.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647367176771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647367176771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/gumnut.vhd 1 1 " "Found 1 design units, including 1 entities, in source file source/gumnut.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut " "Found entity 1: gumnut" {  } { { "source/gumnut.vhd" "" { Text "C:/Users/Matias/Documents/VHDL/gumnut/ise/source/gumnut.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647367176771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647367176771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/gasm_text.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/gasm_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gasm_text " "Found design unit 1: gasm_text" {  } { { "source/gasm_text.vhd" "" { Text "C:/Users/Matias/Documents/VHDL/gumnut/ise/source/gasm_text.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647367176802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647367176802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/gasm_data.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/gasm_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gasm_data " "Found design unit 1: gasm_data" {  } { { "source/gasm_data.vhd" "" { Text "C:/Users/Matias/Documents/VHDL/gumnut/ise/source/gasm_data.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647367176802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647367176802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/data_mem-xst.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/data_mem-xst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-xst " "Found design unit 1: data_mem-xst" {  } { { "source/data_mem-xst.vhd" "" { Text "C:/Users/Matias/Documents/VHDL/gumnut/ise/source/data_mem-xst.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647367176802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647367176802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/data_mem-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/data_mem-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-rtl " "Found design unit 1: data_mem-rtl" {  } { { "source/data_mem-rtl.vhd" "" { Text "C:/Users/Matias/Documents/VHDL/gumnut/ise/source/data_mem-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647367176802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647367176802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/data_mem.vhd 1 1 " "Found 1 design units, including 1 entities, in source file source/data_mem.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "source/data_mem.vhd" "" { Text "C:/Users/Matias/Documents/VHDL/gumnut/ise/source/data_mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647367176818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647367176818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gumnut " "Elaborating entity \"gumnut\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647367176987 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "\\stack_mem:stack " "RAM logic \"\\stack_mem:stack\" is uninferred due to inappropriate RAM size" {  } {  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1647367178877 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1647367178877 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647367180575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647367184489 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647367184489 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "937 " "Implemented 937 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647367186279 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647367186279 ""} { "Info" "ICUT_CUT_TM_LCELLS" "844 " "Implemented 844 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647367186279 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647367186279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647367186295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 11:59:46 2022 " "Processing ended: Tue Mar 15 11:59:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647367186295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647367186295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647367186295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647367186295 ""}
