// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vagu_block.h for the primary calling header

#include "Vagu_block_dtlb.h"
#include "Vagu_block__Syms.h"

//==========

VL_CTOR_IMP(Vagu_block_dtlb) {
    VL_CELL(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod, Vagu_block_lru_single0__I0);
    VL_CELL(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod, Vagu_block_lru_single0__I0);
    VL_CELL(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod, Vagu_block_lru_single0__I0);
    VL_CELL(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod, Vagu_block_lru_single0__I0);
    VL_CELL(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod, Vagu_block_lru_single0__I0);
    VL_CELL(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod, Vagu_block_lru_single0__I0);
    VL_CELL(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod, Vagu_block_lru_single0__I0);
    VL_CELL(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod, Vagu_block_lru_single0__I0);
    VL_CELL(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod, Vagu_block_lru_single0__I1);
    VL_CELL(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod, Vagu_block_lru_single0__I1);
    VL_CELL(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod, Vagu_block_lru_single0__I1);
    VL_CELL(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod, Vagu_block_lru_single0__I1);
    VL_CELL(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod, Vagu_block_lru_single0__I1);
    VL_CELL(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod, Vagu_block_lru_single0__I1);
    VL_CELL(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod, Vagu_block_lru_single0__I1);
    VL_CELL(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod, Vagu_block_lru_single0__I1);
    VL_CELL(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod, Vagu_block_lru_single0__I2);
    VL_CELL(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod, Vagu_block_lru_single0__I2);
    VL_CELL(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod, Vagu_block_lru_single0__I2);
    VL_CELL(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod, Vagu_block_lru_single0__I2);
    VL_CELL(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod, Vagu_block_lru_single0__I2);
    VL_CELL(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod, Vagu_block_lru_single0__I2);
    VL_CELL(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod, Vagu_block_lru_single0__I2);
    VL_CELL(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod, Vagu_block_lru_single0__I2);
    VL_CELL(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod, Vagu_block_lru_single0__I3);
    VL_CELL(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod, Vagu_block_lru_single0__I3);
    VL_CELL(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod, Vagu_block_lru_single0__I3);
    VL_CELL(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod, Vagu_block_lru_single0__I3);
    VL_CELL(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod, Vagu_block_lru_single0__I3);
    VL_CELL(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod, Vagu_block_lru_single0__I3);
    VL_CELL(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod, Vagu_block_lru_single0__I3);
    VL_CELL(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod, Vagu_block_lru_single0__I3);
    VL_CELL(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod, Vagu_block_lru_single0__I4);
    VL_CELL(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod, Vagu_block_lru_single0__I4);
    VL_CELL(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod, Vagu_block_lru_single0__I4);
    VL_CELL(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod, Vagu_block_lru_single0__I4);
    VL_CELL(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod, Vagu_block_lru_single0__I4);
    VL_CELL(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod, Vagu_block_lru_single0__I4);
    VL_CELL(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod, Vagu_block_lru_single0__I4);
    VL_CELL(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod, Vagu_block_lru_single0__I4);
    VL_CELL(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod, Vagu_block_lru_single0__I5);
    VL_CELL(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod, Vagu_block_lru_single0__I5);
    VL_CELL(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod, Vagu_block_lru_single0__I5);
    VL_CELL(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod, Vagu_block_lru_single0__I5);
    VL_CELL(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod, Vagu_block_lru_single0__I5);
    VL_CELL(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod, Vagu_block_lru_single0__I5);
    VL_CELL(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod, Vagu_block_lru_single0__I5);
    VL_CELL(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod, Vagu_block_lru_single0__I5);
    VL_CELL(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod, Vagu_block_lru_single0__I6);
    VL_CELL(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod, Vagu_block_lru_single0__I6);
    VL_CELL(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod, Vagu_block_lru_single0__I6);
    VL_CELL(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod, Vagu_block_lru_single0__I6);
    VL_CELL(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod, Vagu_block_lru_single0__I6);
    VL_CELL(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod, Vagu_block_lru_single0__I6);
    VL_CELL(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod, Vagu_block_lru_single0__I6);
    VL_CELL(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod, Vagu_block_lru_single0__I6);
    VL_CELL(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod, Vagu_block_lru_single0__I7);
    VL_CELL(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod, Vagu_block_lru_single0__I7);
    VL_CELL(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod, Vagu_block_lru_single0__I7);
    VL_CELL(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod, Vagu_block_lru_single0__I7);
    VL_CELL(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod, Vagu_block_lru_single0__I7);
    VL_CELL(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod, Vagu_block_lru_single0__I7);
    VL_CELL(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod, Vagu_block_lru_single0__I7);
    VL_CELL(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod, Vagu_block_lru_single0__I7);
    // Reset internal values
    // Reset structure values
    _ctor_var_reset();
}

void Vagu_block_dtlb::__Vconfigure(Vagu_block__Syms* vlSymsp, bool first) {
    if (0 && first) {}  // Prevent unused
    this->__VlSymsp = vlSymsp;
}

Vagu_block_dtlb::~Vagu_block_dtlb() {
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__1(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__1\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->initAdd_mod__DOT__out__out__out0 = (0xeU 
                                              & (IData)(this->initAdd_mod__DOT__out__out__out0));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__7(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__7\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->initAdd_mod__DOT__out__out__out1 = ((0xeU 
                                               & (IData)(this->initAdd_mod__DOT__out__out__out1)) 
                                              | (1U 
                                                 & (~ (IData)(this->__PVT__initCount))));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__13(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__13\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__initAdd_mod__DOT__nP1 = ((0xeU & (
                                                   (~ 
                                                    (((IData)(this->__PVT__initCount) 
                                                      >> 1U) 
                                                     & (IData)(this->__PVT__initCount))) 
                                                   << 1U)) 
                                          | (1U & (~ (IData)(this->__PVT__initCount))));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__19(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__19\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[0U] 
        = (IData)(vlTOPp->agu_block__DOT__tlb_addr);
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff80000U & this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (IData)((vlTOPp->agu_block__DOT__tlb_addr 
                      >> 0x20U)));
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0x1fffffU & this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0xffe00000U & ((IData)(vlTOPp->agu_block__DOT__tlb_data0) 
                             << 0x15U)));
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[2U] 
        = ((0xc0000000U & this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[2U]) 
           | ((0x1fffffU & ((IData)(vlTOPp->agu_block__DOT__tlb_data0) 
                            >> 0xbU)) | (0xffe00000U 
                                         & ((IData)(
                                                    (vlTOPp->agu_block__DOT__tlb_data0 
                                                     >> 0x20U)) 
                                            << 0x15U))));
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[2U] 
        = ((0x3fffffffU & this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[2U]) 
           | (0xc0000000U & ((IData)(vlTOPp->agu_block__DOT__tlb_data1) 
                             << 0x1eU)));
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[3U] 
        = ((0x3fffffffU & ((IData)(vlTOPp->agu_block__DOT__tlb_data1) 
                           >> 2U)) | (0xc0000000U & 
                                      ((IData)((vlTOPp->agu_block__DOT__tlb_data1 
                                                >> 0x20U)) 
                                       << 0x1eU)));
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[4U] 
        = ((0xffffff80U & this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[4U]) 
           | (0x3fffffffU & ((IData)((vlTOPp->agu_block__DOT__tlb_data1 
                                      >> 0x20U)) >> 2U)));
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[4U] 
        = ((0x7fU & this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[4U]) 
           | (0xffffff80U & ((IData)(vlTOPp->agu_block__DOT__tlb_data2) 
                             << 7U)));
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[5U] 
        = ((0x7fU & ((IData)(vlTOPp->agu_block__DOT__tlb_data2) 
                     >> 0x19U)) | (0xffffff80U & ((IData)(
                                                          (vlTOPp->agu_block__DOT__tlb_data2 
                                                           >> 0x20U)) 
                                                  << 7U)));
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[0U] 
        = (IData)(vlTOPp->agu_block__DOT__tlb_addr);
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff80000U & this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (IData)((vlTOPp->agu_block__DOT__tlb_addr 
                      >> 0x20U)));
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0x1fffffU & this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0xffe00000U & ((IData)(vlTOPp->agu_block__DOT__tlb_data0) 
                             << 0x15U)));
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[2U] 
        = ((0xc0000000U & this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[2U]) 
           | ((0x1fffffU & ((IData)(vlTOPp->agu_block__DOT__tlb_data0) 
                            >> 0xbU)) | (0xffe00000U 
                                         & ((IData)(
                                                    (vlTOPp->agu_block__DOT__tlb_data0 
                                                     >> 0x20U)) 
                                            << 0x15U))));
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[2U] 
        = ((0x3fffffffU & this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[2U]) 
           | (0xc0000000U & ((IData)(vlTOPp->agu_block__DOT__tlb_data1) 
                             << 0x1eU)));
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[3U] 
        = ((0x3fffffffU & ((IData)(vlTOPp->agu_block__DOT__tlb_data1) 
                           >> 2U)) | (0xc0000000U & 
                                      ((IData)((vlTOPp->agu_block__DOT__tlb_data1 
                                                >> 0x20U)) 
                                       << 0x1eU)));
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[4U] 
        = ((0xffffff80U & this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[4U]) 
           | (0x3fffffffU & ((IData)((vlTOPp->agu_block__DOT__tlb_data1 
                                      >> 0x20U)) >> 2U)));
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[4U] 
        = ((0x7fU & this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[4U]) 
           | (0xffffff80U & ((IData)(vlTOPp->agu_block__DOT__tlb_data2) 
                             << 7U)));
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[5U] 
        = ((0x7fU & ((IData)(vlTOPp->agu_block__DOT__tlb_data2) 
                     >> 0x19U)) | (0xffffff80U & ((IData)(
                                                          (vlTOPp->agu_block__DOT__tlb_data2 
                                                           >> 0x20U)) 
                                                  << 7U)));
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[0U] 
        = (IData)(vlTOPp->agu_block__DOT__tlb_addr);
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff80000U & this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (IData)((vlTOPp->agu_block__DOT__tlb_addr 
                      >> 0x20U)));
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0x1fffffU & this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0xffe00000U & ((IData)(vlTOPp->agu_block__DOT__tlb_data0) 
                             << 0x15U)));
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[2U] 
        = ((0xc0000000U & this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[2U]) 
           | ((0x1fffffU & ((IData)(vlTOPp->agu_block__DOT__tlb_data0) 
                            >> 0xbU)) | (0xffe00000U 
                                         & ((IData)(
                                                    (vlTOPp->agu_block__DOT__tlb_data0 
                                                     >> 0x20U)) 
                                            << 0x15U))));
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[2U] 
        = ((0x3fffffffU & this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[2U]) 
           | (0xc0000000U & ((IData)(vlTOPp->agu_block__DOT__tlb_data1) 
                             << 0x1eU)));
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[3U] 
        = ((0x3fffffffU & ((IData)(vlTOPp->agu_block__DOT__tlb_data1) 
                           >> 2U)) | (0xc0000000U & 
                                      ((IData)((vlTOPp->agu_block__DOT__tlb_data1 
                                                >> 0x20U)) 
                                       << 0x1eU)));
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[4U] 
        = ((0xffffff80U & this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[4U]) 
           | (0x3fffffffU & ((IData)((vlTOPp->agu_block__DOT__tlb_data1 
                                      >> 0x20U)) >> 2U)));
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[4U] 
        = ((0x7fU & this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[4U]) 
           | (0xffffff80U & ((IData)(vlTOPp->agu_block__DOT__tlb_data2) 
                             << 7U)));
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[5U] 
        = ((0x7fU & ((IData)(vlTOPp->agu_block__DOT__tlb_data2) 
                     >> 0x19U)) | (0xffffff80U & ((IData)(
                                                          (vlTOPp->agu_block__DOT__tlb_data2 
                                                           >> 0x20U)) 
                                                  << 7U)));
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[0U] 
        = (IData)(vlTOPp->agu_block__DOT__tlb_addr);
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff80000U & this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (IData)((vlTOPp->agu_block__DOT__tlb_addr 
                      >> 0x20U)));
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0x1fffffU & this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0xffe00000U & ((IData)(vlTOPp->agu_block__DOT__tlb_data0) 
                             << 0x15U)));
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[2U] 
        = ((0xc0000000U & this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[2U]) 
           | ((0x1fffffU & ((IData)(vlTOPp->agu_block__DOT__tlb_data0) 
                            >> 0xbU)) | (0xffe00000U 
                                         & ((IData)(
                                                    (vlTOPp->agu_block__DOT__tlb_data0 
                                                     >> 0x20U)) 
                                            << 0x15U))));
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[2U] 
        = ((0x3fffffffU & this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[2U]) 
           | (0xc0000000U & ((IData)(vlTOPp->agu_block__DOT__tlb_data1) 
                             << 0x1eU)));
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[3U] 
        = ((0x3fffffffU & ((IData)(vlTOPp->agu_block__DOT__tlb_data1) 
                           >> 2U)) | (0xc0000000U & 
                                      ((IData)((vlTOPp->agu_block__DOT__tlb_data1 
                                                >> 0x20U)) 
                                       << 0x1eU)));
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[4U] 
        = ((0xffffff80U & this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[4U]) 
           | (0x3fffffffU & ((IData)((vlTOPp->agu_block__DOT__tlb_data1 
                                      >> 0x20U)) >> 2U)));
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[4U] 
        = ((0x7fU & this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[4U]) 
           | (0xffffff80U & ((IData)(vlTOPp->agu_block__DOT__tlb_data2) 
                             << 7U)));
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[5U] 
        = ((0x7fU & ((IData)(vlTOPp->agu_block__DOT__tlb_data2) 
                     >> 0x19U)) | (0xffffff80U & ((IData)(
                                                          (vlTOPp->agu_block__DOT__tlb_data2 
                                                           >> 0x20U)) 
                                                  << 7U)));
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[0U] 
        = (IData)(vlTOPp->agu_block__DOT__tlb_addr);
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff80000U & this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (IData)((vlTOPp->agu_block__DOT__tlb_addr 
                      >> 0x20U)));
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0x1fffffU & this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0xffe00000U & ((IData)(vlTOPp->agu_block__DOT__tlb_data0) 
                             << 0x15U)));
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[2U] 
        = ((0xc0000000U & this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[2U]) 
           | ((0x1fffffU & ((IData)(vlTOPp->agu_block__DOT__tlb_data0) 
                            >> 0xbU)) | (0xffe00000U 
                                         & ((IData)(
                                                    (vlTOPp->agu_block__DOT__tlb_data0 
                                                     >> 0x20U)) 
                                            << 0x15U))));
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[2U] 
        = ((0x3fffffffU & this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[2U]) 
           | (0xc0000000U & ((IData)(vlTOPp->agu_block__DOT__tlb_data1) 
                             << 0x1eU)));
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[3U] 
        = ((0x3fffffffU & ((IData)(vlTOPp->agu_block__DOT__tlb_data1) 
                           >> 2U)) | (0xc0000000U & 
                                      ((IData)((vlTOPp->agu_block__DOT__tlb_data1 
                                                >> 0x20U)) 
                                       << 0x1eU)));
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[4U] 
        = ((0xffffff80U & this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[4U]) 
           | (0x3fffffffU & ((IData)((vlTOPp->agu_block__DOT__tlb_data1 
                                      >> 0x20U)) >> 2U)));
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[4U] 
        = ((0x7fU & this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[4U]) 
           | (0xffffff80U & ((IData)(vlTOPp->agu_block__DOT__tlb_data2) 
                             << 7U)));
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[5U] 
        = ((0x7fU & ((IData)(vlTOPp->agu_block__DOT__tlb_data2) 
                     >> 0x19U)) | (0xffffff80U & ((IData)(
                                                          (vlTOPp->agu_block__DOT__tlb_data2 
                                                           >> 0x20U)) 
                                                  << 7U)));
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[0U] 
        = (IData)(vlTOPp->agu_block__DOT__tlb_addr);
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff80000U & this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (IData)((vlTOPp->agu_block__DOT__tlb_addr 
                      >> 0x20U)));
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0x1fffffU & this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0xffe00000U & ((IData)(vlTOPp->agu_block__DOT__tlb_data0) 
                             << 0x15U)));
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[2U] 
        = ((0xc0000000U & this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[2U]) 
           | ((0x1fffffU & ((IData)(vlTOPp->agu_block__DOT__tlb_data0) 
                            >> 0xbU)) | (0xffe00000U 
                                         & ((IData)(
                                                    (vlTOPp->agu_block__DOT__tlb_data0 
                                                     >> 0x20U)) 
                                            << 0x15U))));
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[2U] 
        = ((0x3fffffffU & this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[2U]) 
           | (0xc0000000U & ((IData)(vlTOPp->agu_block__DOT__tlb_data1) 
                             << 0x1eU)));
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[3U] 
        = ((0x3fffffffU & ((IData)(vlTOPp->agu_block__DOT__tlb_data1) 
                           >> 2U)) | (0xc0000000U & 
                                      ((IData)((vlTOPp->agu_block__DOT__tlb_data1 
                                                >> 0x20U)) 
                                       << 0x1eU)));
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[4U] 
        = ((0xffffff80U & this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[4U]) 
           | (0x3fffffffU & ((IData)((vlTOPp->agu_block__DOT__tlb_data1 
                                      >> 0x20U)) >> 2U)));
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[4U] 
        = ((0x7fU & this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[4U]) 
           | (0xffffff80U & ((IData)(vlTOPp->agu_block__DOT__tlb_data2) 
                             << 7U)));
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[5U] 
        = ((0x7fU & ((IData)(vlTOPp->agu_block__DOT__tlb_data2) 
                     >> 0x19U)) | (0xffffff80U & ((IData)(
                                                          (vlTOPp->agu_block__DOT__tlb_data2 
                                                           >> 0x20U)) 
                                                  << 7U)));
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[0U] 
        = (IData)(vlTOPp->agu_block__DOT__tlb_addr);
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff80000U & this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (IData)((vlTOPp->agu_block__DOT__tlb_addr 
                      >> 0x20U)));
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0x1fffffU & this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0xffe00000U & ((IData)(vlTOPp->agu_block__DOT__tlb_data0) 
                             << 0x15U)));
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[2U] 
        = ((0xc0000000U & this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[2U]) 
           | ((0x1fffffU & ((IData)(vlTOPp->agu_block__DOT__tlb_data0) 
                            >> 0xbU)) | (0xffe00000U 
                                         & ((IData)(
                                                    (vlTOPp->agu_block__DOT__tlb_data0 
                                                     >> 0x20U)) 
                                            << 0x15U))));
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[2U] 
        = ((0x3fffffffU & this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[2U]) 
           | (0xc0000000U & ((IData)(vlTOPp->agu_block__DOT__tlb_data1) 
                             << 0x1eU)));
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[3U] 
        = ((0x3fffffffU & ((IData)(vlTOPp->agu_block__DOT__tlb_data1) 
                           >> 2U)) | (0xc0000000U & 
                                      ((IData)((vlTOPp->agu_block__DOT__tlb_data1 
                                                >> 0x20U)) 
                                       << 0x1eU)));
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[4U] 
        = ((0xffffff80U & this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[4U]) 
           | (0x3fffffffU & ((IData)((vlTOPp->agu_block__DOT__tlb_data1 
                                      >> 0x20U)) >> 2U)));
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[4U] 
        = ((0x7fU & this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[4U]) 
           | (0xffffff80U & ((IData)(vlTOPp->agu_block__DOT__tlb_data2) 
                             << 7U)));
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[5U] 
        = ((0x7fU & ((IData)(vlTOPp->agu_block__DOT__tlb_data2) 
                     >> 0x19U)) | (0xffffff80U & ((IData)(
                                                          (vlTOPp->agu_block__DOT__tlb_data2 
                                                           >> 0x20U)) 
                                                  << 7U)));
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[0U] 
        = (IData)(vlTOPp->agu_block__DOT__tlb_addr);
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff80000U & this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (IData)((vlTOPp->agu_block__DOT__tlb_addr 
                      >> 0x20U)));
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0x1fffffU & this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0xffe00000U & ((IData)(vlTOPp->agu_block__DOT__tlb_data0) 
                             << 0x15U)));
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[2U] 
        = ((0xc0000000U & this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[2U]) 
           | ((0x1fffffU & ((IData)(vlTOPp->agu_block__DOT__tlb_data0) 
                            >> 0xbU)) | (0xffe00000U 
                                         & ((IData)(
                                                    (vlTOPp->agu_block__DOT__tlb_data0 
                                                     >> 0x20U)) 
                                            << 0x15U))));
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[2U] 
        = ((0x3fffffffU & this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[2U]) 
           | (0xc0000000U & ((IData)(vlTOPp->agu_block__DOT__tlb_data1) 
                             << 0x1eU)));
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[3U] 
        = ((0x3fffffffU & ((IData)(vlTOPp->agu_block__DOT__tlb_data1) 
                           >> 2U)) | (0xc0000000U & 
                                      ((IData)((vlTOPp->agu_block__DOT__tlb_data1 
                                                >> 0x20U)) 
                                       << 0x1eU)));
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[4U] 
        = ((0xffffff80U & this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[4U]) 
           | (0x3fffffffU & ((IData)((vlTOPp->agu_block__DOT__tlb_data1 
                                      >> 0x20U)) >> 2U)));
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[4U] 
        = ((0x7fU & this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[4U]) 
           | (0xffffff80U & ((IData)(vlTOPp->agu_block__DOT__tlb_data2) 
                             << 7U)));
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[5U] 
        = ((0x7fU & ((IData)(vlTOPp->agu_block__DOT__tlb_data2) 
                     >> 0x19U)) | (0xffffff80U & ((IData)(
                                                          (vlTOPp->agu_block__DOT__tlb_data2 
                                                           >> 0x20U)) 
                                                  << 7U)));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__25(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__25\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xffefffffU & this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x100000U & ((((IData)((vlTOPp->agu_block__DOT__tlb_data0 
                                      >> 0x23U)) & (IData)(
                                                           (vlTOPp->agu_block__DOT__tlb_data1 
                                                            >> 0x23U))) 
                            & (IData)((vlTOPp->agu_block__DOT__tlb_data2 
                                       >> 0x23U))) 
                           << 0x14U)));
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xffefffffU & this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x100000U & ((((IData)((vlTOPp->agu_block__DOT__tlb_data0 
                                      >> 0x23U)) & (IData)(
                                                           (vlTOPp->agu_block__DOT__tlb_data1 
                                                            >> 0x23U))) 
                            & (IData)((vlTOPp->agu_block__DOT__tlb_data2 
                                       >> 0x23U))) 
                           << 0x14U)));
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xffefffffU & this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x100000U & ((((IData)((vlTOPp->agu_block__DOT__tlb_data0 
                                      >> 0x23U)) & (IData)(
                                                           (vlTOPp->agu_block__DOT__tlb_data1 
                                                            >> 0x23U))) 
                            & (IData)((vlTOPp->agu_block__DOT__tlb_data2 
                                       >> 0x23U))) 
                           << 0x14U)));
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xffefffffU & this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x100000U & ((((IData)((vlTOPp->agu_block__DOT__tlb_data0 
                                      >> 0x23U)) & (IData)(
                                                           (vlTOPp->agu_block__DOT__tlb_data1 
                                                            >> 0x23U))) 
                            & (IData)((vlTOPp->agu_block__DOT__tlb_data2 
                                       >> 0x23U))) 
                           << 0x14U)));
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xffefffffU & this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x100000U & ((((IData)((vlTOPp->agu_block__DOT__tlb_data0 
                                      >> 0x23U)) & (IData)(
                                                           (vlTOPp->agu_block__DOT__tlb_data1 
                                                            >> 0x23U))) 
                            & (IData)((vlTOPp->agu_block__DOT__tlb_data2 
                                       >> 0x23U))) 
                           << 0x14U)));
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xffefffffU & this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x100000U & ((((IData)((vlTOPp->agu_block__DOT__tlb_data0 
                                      >> 0x23U)) & (IData)(
                                                           (vlTOPp->agu_block__DOT__tlb_data1 
                                                            >> 0x23U))) 
                            & (IData)((vlTOPp->agu_block__DOT__tlb_data2 
                                       >> 0x23U))) 
                           << 0x14U)));
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xffefffffU & this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x100000U & ((((IData)((vlTOPp->agu_block__DOT__tlb_data0 
                                      >> 0x23U)) & (IData)(
                                                           (vlTOPp->agu_block__DOT__tlb_data1 
                                                            >> 0x23U))) 
                            & (IData)((vlTOPp->agu_block__DOT__tlb_data2 
                                       >> 0x23U))) 
                           << 0x14U)));
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xffefffffU & this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x100000U & ((((IData)((vlTOPp->agu_block__DOT__tlb_data0 
                                      >> 0x23U)) & (IData)(
                                                           (vlTOPp->agu_block__DOT__tlb_data1 
                                                            >> 0x23U))) 
                            & (IData)((vlTOPp->agu_block__DOT__tlb_data2 
                                       >> 0x23U))) 
                           << 0x14U)));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__31(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__31\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__initAdd_mod__DOT__P2 = ((0xcU & ((~ 
                                                   (((IData)(this->__PVT__initAdd_mod__DOT__nP1) 
                                                     >> 2U) 
                                                    | (IData)(this->__PVT__initAdd_mod__DOT__nP1))) 
                                                  << 2U)) 
                                         | (3U & (~ (IData)(this->__PVT__initAdd_mod__DOT__nP1))));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__37(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__37\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                          >> 1U)))][5U];
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__42(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__42\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__lru_way = ((0xfffff8U & this->__PVT__lru_way) 
                            | this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                            [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                              >> 1U)))]);
    this->__PVT__lru_way = ((0xffffc7U & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 3U));
    this->__PVT__lru_way = ((0xfffe3fU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 6U));
    this->__PVT__lru_way = ((0xfff1ffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 9U));
    this->__PVT__lru_way = ((0xff8fffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 0xcU));
    this->__PVT__lru_way = ((0xfc7fffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 0xfU));
    this->__PVT__lru_way = ((0xe3ffffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 0x12U));
    this->__PVT__lru_way = ((0x1fffffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 0x15U));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__47(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__47\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_lru 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram
        [(0xfU & (IData)(vlTOPp->agu_block__DOT__tlb_addr))];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_lru 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram
        [(0xfU & (IData)(vlTOPp->agu_block__DOT__tlb_addr))];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_lru 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram
        [(0xfU & (IData)(vlTOPp->agu_block__DOT__tlb_addr))];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_lru 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram
        [(0xfU & (IData)(vlTOPp->agu_block__DOT__tlb_addr))];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_lru 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram
        [(0xfU & (IData)(vlTOPp->agu_block__DOT__tlb_addr))];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_lru 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram
        [(0xfU & (IData)(vlTOPp->agu_block__DOT__tlb_addr))];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_lru 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram
        [(0xfU & (IData)(vlTOPp->agu_block__DOT__tlb_addr))];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_lru 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram
        [(0xfU & (IData)(vlTOPp->agu_block__DOT__tlb_addr))];
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__53(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__53\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->initAdd_mod__DOT__out__out__out2 = ((0xdU 
                                               & (IData)(this->initAdd_mod__DOT__out__out__out2)) 
                                              | (2U 
                                                 & ((IData)(this->__PVT__initCount) 
                                                    & ((~ (IData)(this->__PVT__initAdd_mod__DOT__P2)) 
                                                       << 1U))));
    this->initAdd_mod__DOT__out__out__out3 = ((0xdU 
                                               & (IData)(this->initAdd_mod__DOT__out__out__out3)) 
                                              | (2U 
                                                 & (((~ 
                                                      ((IData)(this->__PVT__initCount) 
                                                       >> 1U)) 
                                                     & (IData)(this->__PVT__initAdd_mod__DOT__P2)) 
                                                    << 1U)));
    this->initAdd_mod__DOT__out__out__out4 = ((0xbU 
                                               & (IData)(this->initAdd_mod__DOT__out__out__out4)) 
                                              | (4U 
                                                 & ((IData)(this->__PVT__initCount) 
                                                    & ((~ 
                                                        ((IData)(this->__PVT__initAdd_mod__DOT__P2) 
                                                         >> 1U)) 
                                                       << 2U))));
    this->initAdd_mod__DOT__out__out__out5 = ((0xbU 
                                               & (IData)(this->initAdd_mod__DOT__out__out__out5)) 
                                              | (4U 
                                                 & (((~ 
                                                      ((IData)(this->__PVT__initCount) 
                                                       >> 2U)) 
                                                     << 2U) 
                                                    & ((IData)(this->__PVT__initAdd_mod__DOT__P2) 
                                                       << 1U))));
    this->initAdd_mod__DOT__out__out__out6 = ((7U & (IData)(this->initAdd_mod__DOT__out__out__out6)) 
                                              | (8U 
                                                 & ((IData)(this->__PVT__initCount) 
                                                    & ((~ 
                                                        ((IData)(this->__PVT__initAdd_mod__DOT__P2) 
                                                         >> 2U)) 
                                                       << 3U))));
    this->initAdd_mod__DOT__out__out__out7 = ((7U & (IData)(this->initAdd_mod__DOT__out__out__out7)) 
                                              | (8U 
                                                 & (((~ 
                                                      ((IData)(this->__PVT__initCount) 
                                                       >> 3U)) 
                                                     << 3U) 
                                                    & ((IData)(this->__PVT__initAdd_mod__DOT__P2) 
                                                       << 1U))));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__59(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__59\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__65(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__65\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__lru_wayW = ((0xfffff8U & this->__PVT__lru_wayW) 
                             | (IData)(this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_lru));
    this->__PVT__lru_wayW = ((0xffffc7U & this->__PVT__lru_wayW) 
                             | ((IData)(this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_lru) 
                                << 3U));
    this->__PVT__lru_wayW = ((0xfffe3fU & this->__PVT__lru_wayW) 
                             | ((IData)(this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_lru) 
                                << 6U));
    this->__PVT__lru_wayW = ((0xfff1ffU & this->__PVT__lru_wayW) 
                             | ((IData)(this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_lru) 
                                << 9U));
    this->__PVT__lru_wayW = ((0xff8fffU & this->__PVT__lru_wayW) 
                             | ((IData)(this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_lru) 
                                << 0xcU));
    this->__PVT__lru_wayW = ((0xfc7fffU & this->__PVT__lru_wayW) 
                             | ((IData)(this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_lru) 
                                << 0xfU));
    this->__PVT__lru_wayW = ((0xe3ffffU & this->__PVT__lru_wayW) 
                             | ((IData)(this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_lru) 
                                << 0x12U));
    this->__PVT__lru_wayW = ((0x1fffffU & this->__PVT__lru_wayW) 
                             | ((IData)(this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_lru) 
                                << 0x15U));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__71(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__71\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__wrAddrNxt = ((((((((1U & (((IData)(this->initAdd_mod__DOT__out__out__out0) 
                                            & (IData)(this->__PVT__initCount)) 
                                           | ((IData)(this->initAdd_mod__DOT__out__out__out1) 
                                              & (~ (IData)(this->__PVT__initCount))))) 
                                    | (2U & ((IData)(this->initAdd_mod__DOT__out__out__out2) 
                                             & (IData)(this->__PVT__initCount)))) 
                                   | (2U & ((IData)(this->initAdd_mod__DOT__out__out__out3) 
                                            & ((~ ((IData)(this->__PVT__initCount) 
                                                   >> 1U)) 
                                               << 1U)))) 
                                  | (4U & ((IData)(this->initAdd_mod__DOT__out__out__out4) 
                                           & (IData)(this->__PVT__initCount)))) 
                                 | (4U & ((IData)(this->initAdd_mod__DOT__out__out__out5) 
                                          & ((~ ((IData)(this->__PVT__initCount) 
                                                 >> 2U)) 
                                             << 2U)))) 
                                | (8U & ((IData)(this->initAdd_mod__DOT__out__out__out6) 
                                         & (IData)(this->__PVT__initCount)))) 
                               | (8U & ((IData)(this->initAdd_mod__DOT__out__out__out7) 
                                        & ((~ ((IData)(this->__PVT__initCount) 
                                               >> 3U)) 
                                           << 3U)))) 
                              & (((((((1U & ((IData)(this->__PVT__initCount) 
                                             | (~ (IData)(this->__PVT__initCount)))) 
                                      | (2U & (IData)(this->__PVT__initCount))) 
                                     | (2U & ((~ ((IData)(this->__PVT__initCount) 
                                                  >> 1U)) 
                                              << 1U))) 
                                    | (4U & (IData)(this->__PVT__initCount))) 
                                   | (4U & ((~ ((IData)(this->__PVT__initCount) 
                                                >> 2U)) 
                                            << 2U))) 
                                  | (8U & (IData)(this->__PVT__initCount))) 
                                 | (8U & ((~ ((IData)(this->__PVT__initCount) 
                                              >> 3U)) 
                                          << 3U))));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__77(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__77\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff7ffffU & this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x80000U & (((~ (IData)(this->__PVT__init)) 
                           & (~ (IData)(vlTOPp->agu_block__DOT__tlb_frc_en))) 
                          << 0x13U)));
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff7ffffU & this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x80000U & (((~ (IData)(this->__PVT__init)) 
                           & (~ (IData)(vlTOPp->agu_block__DOT__tlb_frc_en))) 
                          << 0x13U)));
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff7ffffU & this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x80000U & (((~ (IData)(this->__PVT__init)) 
                           & (~ (IData)(vlTOPp->agu_block__DOT__tlb_frc_en))) 
                          << 0x13U)));
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff7ffffU & this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x80000U & (((~ (IData)(this->__PVT__init)) 
                           & (~ (IData)(vlTOPp->agu_block__DOT__tlb_frc_en))) 
                          << 0x13U)));
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff7ffffU & this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x80000U & (((~ (IData)(this->__PVT__init)) 
                           & (~ (IData)(vlTOPp->agu_block__DOT__tlb_frc_en))) 
                          << 0x13U)));
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff7ffffU & this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x80000U & (((~ (IData)(this->__PVT__init)) 
                           & (~ (IData)(vlTOPp->agu_block__DOT__tlb_frc_en))) 
                          << 0x13U)));
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff7ffffU & this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x80000U & (((~ (IData)(this->__PVT__init)) 
                           & (~ (IData)(vlTOPp->agu_block__DOT__tlb_frc_en))) 
                          << 0x13U)));
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff7ffffU & this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x80000U & (((~ (IData)(this->__PVT__init)) 
                           & (~ (IData)(vlTOPp->agu_block__DOT__tlb_frc_en))) 
                          << 0x13U)));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__83(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__83\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__read_hit_way = ((0xfeU & (IData)(this->__PVT__read_hit_way)) 
                                 | (IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL));
    this->__PVT__read_hit_way = ((0xfdU & (IData)(this->__PVT__read_hit_way)) 
                                 | ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL) 
                                    << 1U));
    this->__PVT__read_hit_way = ((0xfbU & (IData)(this->__PVT__read_hit_way)) 
                                 | ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL) 
                                    << 2U));
    this->__PVT__read_hit_way = ((0xf7U & (IData)(this->__PVT__read_hit_way)) 
                                 | ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL) 
                                    << 3U));
    this->__PVT__read_hit_way = ((0xefU & (IData)(this->__PVT__read_hit_way)) 
                                 | ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL) 
                                    << 4U));
    this->__PVT__read_hit_way = ((0xdfU & (IData)(this->__PVT__read_hit_way)) 
                                 | ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL) 
                                    << 5U));
    this->__PVT__read_hit_way = ((0xbfU & (IData)(this->__PVT__read_hit_way)) 
                                 | ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL) 
                                    << 6U));
    this->__PVT__read_hit_way = ((0x7fU & (IData)(this->__PVT__read_hit_way)) 
                                 | ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL) 
                                    << 7U));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__85(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__85\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__read_data1 = (((((((((((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                         ? (((QData)((IData)(
                                                             this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                             << 0x22U) 
                                            | (((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                                << 2U) 
                                               | ((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                  >> 0x1eU)))
                                         : VL_ULL(0)) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0))) 
                                      & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                          ? VL_ULL(0x1ffffffffff)
                                          : VL_ULL(0))) 
                                     | ((((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                           ? (((QData)((IData)(
                                                               this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                               << 0x22U) 
                                              | (((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                                  << 2U) 
                                                 | ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                    >> 0x1eU)))
                                           : VL_ULL(0)) 
                                         & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                             ? VL_ULL(0x1ffffffffff)
                                             : VL_ULL(0))) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0)))) 
                                    | ((((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                          ? (((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                              << 0x22U) 
                                             | (((QData)((IData)(
                                                                 this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                                 << 2U) 
                                                | ((QData)((IData)(
                                                                   this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                   >> 0x1eU)))
                                          : VL_ULL(0)) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0))) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0)))) 
                                   | ((((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                         ? (((QData)((IData)(
                                                             this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                             << 0x22U) 
                                            | (((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                                << 2U) 
                                               | ((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                  >> 0x1eU)))
                                         : VL_ULL(0)) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0))) 
                                      & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                          ? VL_ULL(0x1ffffffffff)
                                          : VL_ULL(0)))) 
                                  | ((((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                        ? (((QData)((IData)(
                                                            this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                            << 0x22U) 
                                           | (((QData)((IData)(
                                                               this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                               << 2U) 
                                              | ((QData)((IData)(
                                                                 this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                 >> 0x1eU)))
                                        : VL_ULL(0)) 
                                      & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                          ? VL_ULL(0x1ffffffffff)
                                          : VL_ULL(0))) 
                                     & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                         ? VL_ULL(0x1ffffffffff)
                                         : VL_ULL(0)))) 
                                 | ((((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                       ? (((QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                           << 0x22U) 
                                          | (((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                              << 2U) 
                                             | ((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                >> 0x1eU)))
                                       : VL_ULL(0)) 
                                     & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                         ? VL_ULL(0x1ffffffffff)
                                         : VL_ULL(0))) 
                                    & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                        ? VL_ULL(0x1ffffffffff)
                                        : VL_ULL(0)))) 
                                | ((((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                      ? (((QData)((IData)(
                                                          this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                          << 0x22U) 
                                         | (((QData)((IData)(
                                                             this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                             << 2U) 
                                            | ((QData)((IData)(
                                                               this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                               >> 0x1eU)))
                                      : VL_ULL(0)) 
                                    & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                        ? VL_ULL(0x1ffffffffff)
                                        : VL_ULL(0))) 
                                   & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                       ? VL_ULL(0x1ffffffffff)
                                       : VL_ULL(0)))) 
                               | ((((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                     ? (((QData)((IData)(
                                                         this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                         << 0x22U) 
                                        | (((QData)((IData)(
                                                            this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                            << 2U) 
                                           | ((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                              >> 0x1eU)))
                                     : VL_ULL(0)) & 
                                   ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                     ? VL_ULL(0x1ffffffffff)
                                     : VL_ULL(0))) 
                                  & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                      ? VL_ULL(0x1ffffffffff)
                                      : VL_ULL(0))));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__90(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__90\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__read_hitL_way = ((0xfeU & (IData)(this->__PVT__read_hitL_way)) 
                                  | (IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL));
    this->__PVT__read_hitL_way = ((0xfdU & (IData)(this->__PVT__read_hitL_way)) 
                                  | ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL) 
                                     << 1U));
    this->__PVT__read_hitL_way = ((0xfbU & (IData)(this->__PVT__read_hitL_way)) 
                                  | ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL) 
                                     << 2U));
    this->__PVT__read_hitL_way = ((0xf7U & (IData)(this->__PVT__read_hitL_way)) 
                                  | ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL) 
                                     << 3U));
    this->__PVT__read_hitL_way = ((0xefU & (IData)(this->__PVT__read_hitL_way)) 
                                  | ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL) 
                                     << 4U));
    this->__PVT__read_hitL_way = ((0xdfU & (IData)(this->__PVT__read_hitL_way)) 
                                  | ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL) 
                                     << 5U));
    this->__PVT__read_hitL_way = ((0xbfU & (IData)(this->__PVT__read_hitL_way)) 
                                  | ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL) 
                                     << 6U));
    this->__PVT__read_hitL_way = ((0x7fU & (IData)(this->__PVT__read_hitL_way)) 
                                  | ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL) 
                                     << 7U));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__98(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__98\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en 
        = ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__tlb_clkEn) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__101(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__101\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru 
        = (7U & ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
                  ? this->__PVT__lru_wayW : this->__PVT__lru_way));
    this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru 
        = (7U & ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
                  ? (this->__PVT__lru_wayW >> 3U) : 
                 (this->__PVT__lru_way >> 3U)));
    this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru 
        = (7U & ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
                  ? (this->__PVT__lru_wayW >> 6U) : 
                 (this->__PVT__lru_way >> 6U)));
    this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru 
        = (7U & ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
                  ? (this->__PVT__lru_wayW >> 9U) : 
                 (this->__PVT__lru_way >> 9U)));
    this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru 
        = (7U & ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
                  ? (this->__PVT__lru_wayW >> 0xcU)
                  : (this->__PVT__lru_way >> 0xcU)));
    this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru 
        = (7U & ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
                  ? (this->__PVT__lru_wayW >> 0xfU)
                  : (this->__PVT__lru_way >> 0xfU)));
    this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru 
        = (7U & ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
                  ? (this->__PVT__lru_wayW >> 0x12U)
                  : (this->__PVT__lru_way >> 0x12U)));
    this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru 
        = (7U & ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
                  ? (this->__PVT__lru_wayW >> 0x15U)
                  : (this->__PVT__lru_way >> 0x15U)));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__107(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__107\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->read_hit = ((0U != (IData)(this->__PVT__read_hit_way)) 
                      & (~ (IData)(this->__PVT__init)));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__109(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__109\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->read_data_next = ((1U & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb))
                             ? (((((((((((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                          ? (((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                              << 0x19U) 
                                             | ((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                >> 7U))
                                          : VL_ULL(0)) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0))) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0))) 
                                      | ((((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                            ? (((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                                << 0x19U) 
                                               | ((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                  >> 7U))
                                            : VL_ULL(0)) 
                                          & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                              ? VL_ULL(0x1ffffffffff)
                                              : VL_ULL(0))) 
                                         & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                             ? VL_ULL(0x1ffffffffff)
                                             : VL_ULL(0)))) 
                                     | ((((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                           ? (((QData)((IData)(
                                                               this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                               << 0x19U) 
                                              | ((QData)((IData)(
                                                                 this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                 >> 7U))
                                           : VL_ULL(0)) 
                                         & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                             ? VL_ULL(0x1ffffffffff)
                                             : VL_ULL(0))) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0)))) 
                                    | ((((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                          ? (((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                              << 0x19U) 
                                             | ((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                >> 7U))
                                          : VL_ULL(0)) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0))) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0)))) 
                                   | ((((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                         ? (((QData)((IData)(
                                                             this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                             << 0x19U) 
                                            | ((QData)((IData)(
                                                               this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                               >> 7U))
                                         : VL_ULL(0)) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0))) 
                                      & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                          ? VL_ULL(0x1ffffffffff)
                                          : VL_ULL(0)))) 
                                  | ((((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                        ? (((QData)((IData)(
                                                            this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                            << 0x19U) 
                                           | ((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                              >> 7U))
                                        : VL_ULL(0)) 
                                      & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                          ? VL_ULL(0x1ffffffffff)
                                          : VL_ULL(0))) 
                                     & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                         ? VL_ULL(0x1ffffffffff)
                                         : VL_ULL(0)))) 
                                 | ((((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                       ? (((QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                           << 0x19U) 
                                          | ((QData)((IData)(
                                                             this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                             >> 7U))
                                       : VL_ULL(0)) 
                                     & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                         ? VL_ULL(0x1ffffffffff)
                                         : VL_ULL(0))) 
                                    & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                        ? VL_ULL(0x1ffffffffff)
                                        : VL_ULL(0)))) 
                                | ((((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                      ? (((QData)((IData)(
                                                          this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                          << 0x19U) 
                                         | ((QData)((IData)(
                                                            this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                            >> 7U))
                                      : VL_ULL(0)) 
                                    & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                        ? VL_ULL(0x1ffffffffff)
                                        : VL_ULL(0))) 
                                   & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                       ? VL_ULL(0x1ffffffffff)
                                       : VL_ULL(0))))
                             : this->__PVT__read_data1);
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__114(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__114\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->read_data = ((1U & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu_mod.__PVT__addrTlb))
                        ? this->__PVT__read_data1 : 
                       (((((((((((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                  ? (((QData)((IData)(
                                                      this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                      << 0x2bU) | (
                                                   ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                    << 0xbU) 
                                                   | ((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      >> 0x15U)))
                                  : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                                   ? VL_ULL(0x1ffffffffff)
                                                   : VL_ULL(0))) 
                               & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                   ? VL_ULL(0x1ffffffffff)
                                   : VL_ULL(0))) | 
                              ((((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                  ? (((QData)((IData)(
                                                      this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                      << 0x2bU) | (
                                                   ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                    << 0xbU) 
                                                   | ((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      >> 0x15U)))
                                  : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                                   ? VL_ULL(0x1ffffffffff)
                                                   : VL_ULL(0))) 
                               & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                   ? VL_ULL(0x1ffffffffff)
                                   : VL_ULL(0)))) | 
                             ((((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                 ? (((QData)((IData)(
                                                     this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                     << 0x2bU) | (((QData)((IData)(
                                                                   this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                   << 0xbU) 
                                                  | ((QData)((IData)(
                                                                     this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                     >> 0x15U)))
                                 : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                                  ? VL_ULL(0x1ffffffffff)
                                                  : VL_ULL(0))) 
                              & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                  ? VL_ULL(0x1ffffffffff)
                                  : VL_ULL(0)))) | 
                            ((((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                ? (((QData)((IData)(
                                                    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                    << 0x2bU) | (((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                  << 0xbU) 
                                                 | ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                    >> 0x15U)))
                                : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                                 ? VL_ULL(0x1ffffffffff)
                                                 : VL_ULL(0))) 
                             & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                 ? VL_ULL(0x1ffffffffff)
                                 : VL_ULL(0)))) | (
                                                   (((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                                      ? 
                                                     (((QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                                       << 0x2bU) 
                                                      | (((QData)((IData)(
                                                                          this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                          << 0xbU) 
                                                         | ((QData)((IData)(
                                                                            this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                            >> 0x15U)))
                                                      : VL_ULL(0)) 
                                                    & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                                        ? VL_ULL(0x1ffffffffff)
                                                        : VL_ULL(0))) 
                                                   & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                                       ? VL_ULL(0x1ffffffffff)
                                                       : VL_ULL(0)))) 
                          | ((((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                ? (((QData)((IData)(
                                                    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                    << 0x2bU) | (((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                  << 0xbU) 
                                                 | ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                    >> 0x15U)))
                                : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                                 ? VL_ULL(0x1ffffffffff)
                                                 : VL_ULL(0))) 
                             & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                 ? VL_ULL(0x1ffffffffff)
                                 : VL_ULL(0)))) | (
                                                   (((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                                      ? 
                                                     (((QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                                       << 0x2bU) 
                                                      | (((QData)((IData)(
                                                                          this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                          << 0xbU) 
                                                         | ((QData)((IData)(
                                                                            this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                            >> 0x15U)))
                                                      : VL_ULL(0)) 
                                                    & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                                        ? VL_ULL(0x1ffffffffff)
                                                        : VL_ULL(0))) 
                                                   & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                                       ? VL_ULL(0x1ffffffffff)
                                                       : VL_ULL(0)))) 
                        | ((((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                              ? (((QData)((IData)(this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                  << 0x2bU) | (((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                << 0xbU) 
                                               | ((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                  >> 0x15U)))
                              : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                               ? VL_ULL(0x1ffffffffff)
                                               : VL_ULL(0))) 
                           & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                               ? VL_ULL(0x1ffffffffff)
                               : VL_ULL(0)))));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__119(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__119\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__hitLru = ((((((((((1U & (IData)(this->__PVT__read_hitL_way))
                                    ? this->__PVT__lru_way
                                    : 0U) & ((1U & (IData)(this->__PVT__read_hitL_way))
                                              ? 7U : 0U)) 
                                 | (((2U & (IData)(this->__PVT__read_hitL_way))
                                      ? (this->__PVT__lru_way 
                                         >> 3U) : 0U) 
                                    & ((2U & (IData)(this->__PVT__read_hitL_way))
                                        ? 7U : 0U))) 
                                | (((4U & (IData)(this->__PVT__read_hitL_way))
                                     ? (this->__PVT__lru_way 
                                        >> 6U) : 0U) 
                                   & ((4U & (IData)(this->__PVT__read_hitL_way))
                                       ? 7U : 0U))) 
                               | (((8U & (IData)(this->__PVT__read_hitL_way))
                                    ? (this->__PVT__lru_way 
                                       >> 9U) : 0U) 
                                  & ((8U & (IData)(this->__PVT__read_hitL_way))
                                      ? 7U : 0U))) 
                              | (((0x10U & (IData)(this->__PVT__read_hitL_way))
                                   ? (this->__PVT__lru_way 
                                      >> 0xcU) : 0U) 
                                 & ((0x10U & (IData)(this->__PVT__read_hitL_way))
                                     ? 7U : 0U))) | 
                             (((0x20U & (IData)(this->__PVT__read_hitL_way))
                                ? (this->__PVT__lru_way 
                                   >> 0xfU) : 0U) & 
                              ((0x20U & (IData)(this->__PVT__read_hitL_way))
                                ? 7U : 0U))) | (((0x40U 
                                                  & (IData)(this->__PVT__read_hitL_way))
                                                  ? 
                                                 (this->__PVT__lru_way 
                                                  >> 0x12U)
                                                  : 0U) 
                                                & ((0x40U 
                                                    & (IData)(this->__PVT__read_hitL_way))
                                                    ? 7U
                                                    : 0U))) 
                           | (((0x80U & (IData)(this->__PVT__read_hitL_way))
                                ? (this->__PVT__lru_way 
                                   >> 0x15U) : 0U) 
                              & ((0x80U & (IData)(this->__PVT__read_hitL_way))
                                  ? 7U : 0U)));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__132(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__132\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(this->__PVT__hitLru));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__143(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__143\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | ((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                  & (~ (IData)(this->__PVT__init))) 
                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                 ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                 : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
              | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                         & (~ (IData)(this->__PVT__init))))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | (((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                   & (~ (IData)(this->__PVT__init))) 
                  & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                  ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
               | (((IData)(this->__PVT__init) ? 1U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 1U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 1U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 1U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 1U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 1U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 1U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 1U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | (((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                   & (~ (IData)(this->__PVT__init))) 
                  & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                  ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
               | (((IData)(this->__PVT__init) ? 2U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | (((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                   & (~ (IData)(this->__PVT__init))) 
                  & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                  ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
               | (((IData)(this->__PVT__init) ? 3U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | (((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                   & (~ (IData)(this->__PVT__init))) 
                  & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                  ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
               | (((IData)(this->__PVT__init) ? 4U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 4U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 4U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 4U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 4U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 4U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 4U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 4U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | (((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                   & (~ (IData)(this->__PVT__init))) 
                  & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                  ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
               | (((IData)(this->__PVT__init) ? 5U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | (((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                   & (~ (IData)(this->__PVT__init))) 
                  & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                  ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
               | (((IData)(this->__PVT__init) ? 6U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 6U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 6U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 6U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 6U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 6U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 6U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 6U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | (((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                   & (~ (IData)(this->__PVT__init))) 
                  & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                  ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
               | (((IData)(this->__PVT__init) ? 7U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__149(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__149\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__155(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__155\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
}

VL_INLINE_OPT void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__161(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__161\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__167(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__167\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->newLru__out59 = ((0xfffff8U & this->newLru__out59) 
                           | (((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa
                                       : 0U) & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                    | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 3U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                   | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 6U) : 0U) 
                                      & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                  | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 9U) : 0U) 
                                     & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                 | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0xcU) : 0U) 
                                    & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0xfU) : 0U) 
                                   & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                               | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                    & (~ (IData)(this->__PVT__init)))
                                    ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                       >> 0x12U) : 0U) 
                                  & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                              | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                   & (~ (IData)(this->__PVT__init)))
                                   ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                      >> 0x15U) : 0U) 
                                 & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en15))));
    this->newLru__out60 = ((0xffffc7U & this->newLru__out60) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 1U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 3U));
    this->newLru__out61 = ((0xfffe3fU & this->newLru__out61) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 2U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 6U));
    this->newLru__out62 = ((0xfff1ffU & this->newLru__out62) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 3U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 9U));
    this->newLru__out63 = ((0xff8fffU & this->newLru__out63) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 4U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 0xcU));
    this->newLru__out64 = ((0xfc7fffU & this->newLru__out64) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 5U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 0xfU));
    this->newLru__out65 = ((0xe3ffffU & this->newLru__out65) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 6U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 0x12U));
    this->newLru__out66 = ((0x1fffffU & this->newLru__out66) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 7U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 0x15U));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__173(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu_mod__tlb_mod__173\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__newLru = ((((((((this->newLru__out59 
                                  & (((((((((IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                            | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                           | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                          | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                         | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                        | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                       | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                      | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                     | ((IData)(this->__PVT__init)
                                         ? 7U : 0U))) 
                                 | (this->newLru__out60 
                                    & ((((((((((IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                               | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                              | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                             | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                            | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                           | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                          | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                         | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                        | ((IData)(this->__PVT__init)
                                            ? 7U : 0U)) 
                                       << 3U))) | (this->newLru__out61 
                                                   & ((((((((((IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                              | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                             | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                            | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                           | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                          | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                                         | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                                        | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                                       | ((IData)(this->__PVT__init)
                                                           ? 7U
                                                           : 0U)) 
                                                      << 6U))) 
                               | (this->newLru__out62 
                                  & ((((((((((IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                             | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                            | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                           | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                          | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                         | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                        | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                       | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                      | ((IData)(this->__PVT__init)
                                          ? 7U : 0U)) 
                                     << 9U))) | (this->newLru__out63 
                                                 & ((((((((((IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                            | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                           | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                          | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                         | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                        | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                                       | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                                      | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                                     | ((IData)(this->__PVT__init)
                                                         ? 7U
                                                         : 0U)) 
                                                    << 0xcU))) 
                             | (this->newLru__out64 
                                & ((((((((((IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                           | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                          | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                         | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                        | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                       | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                      | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                     | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                    | ((IData)(this->__PVT__init)
                                        ? 7U : 0U)) 
                                   << 0xfU))) | (this->newLru__out65 
                                                 & ((((((((((IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                            | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                           | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                          | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                         | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                        | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                                       | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                                      | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                                     | ((IData)(this->__PVT__init)
                                                         ? 7U
                                                         : 0U)) 
                                                    << 0x12U))) 
                           | (this->newLru__out66 & 
                              ((((((((((IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                       | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                      | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                     | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                    | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                   | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                  | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                 | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                | ((IData)(this->__PVT__init)
                                    ? 7U : 0U)) << 0x15U)));
}

VL_INLINE_OPT void Vagu_block_dtlb::_sequent__TOP__agu_block__DOT__Wagu_mod__tlb_mod__179(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_sequent__TOP__agu_block__DOT__Wagu_mod__tlb_mod__179\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | ((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((IData)(this->__PVT__init) ? 3U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | ((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((IData)(this->__PVT__init) ? 4U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 4U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 4U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 4U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | ((((((((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.__PVT__hitAfter) 
                    & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                   & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.newLRU__out__en2)) 
                | (((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                     & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.__pinNumber2__en0))
                     : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.newLRU__out__en3))) 
               | (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                    ? 3U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                                   ? 7U : 0U))) | (
                                                   ((1U 
                                                     & ((~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))))
                                                     ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                     : 0U) 
                                                   & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.newLRU__out__en5))));
    vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.__PVT__hitAfter) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                    & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.newLRU__out__en2)) 
                 | (((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.__pinNumber2__en0))
                      : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.newLRU__out__en3))) 
                | (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                     ? 3U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                                    ? 7U : 0U))) | 
               (((1U & ((~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))))
                  ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.newLRU__out__en5))) 
              << 3U));
    vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.__PVT__hitAfter) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                    & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.newLRU__out__en2)) 
                 | (((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.__pinNumber2__en0))
                      : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.newLRU__out__en3))) 
                | (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                     ? 3U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                                    ? 7U : 0U))) | 
               (((1U & ((~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))))
                  ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.newLRU__out__en5))) 
              << 6U));
    vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.__PVT__hitAfter) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                    & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.newLRU__out__en2)) 
                 | (((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.__pinNumber2__en0))
                      : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.newLRU__out__en3))) 
                | (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                     ? 3U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                                    ? 7U : 0U))) | 
               (((1U & ((~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))))
                  ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.newLRU__out__en5))) 
              << 9U));
    vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.__PVT__hitAfter) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                    & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.newLRU__out__en2)) 
                 | (((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.__pinNumber2__en0))
                      : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.newLRU__out__en3))) 
                | (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                     ? 3U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                                    ? 7U : 0U))) | 
               (((1U & ((~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))))
                  ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.newLRU__out__en5))) 
              << 0xcU));
    vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.__PVT__hitAfter) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                    & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.newLRU__out__en2)) 
                 | (((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.__pinNumber2__en0))
                      : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.newLRU__out__en3))) 
                | (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                     ? 3U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                                    ? 7U : 0U))) | 
               (((1U & ((~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))))
                  ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.newLRU__out__en5))) 
              << 0xfU));
    vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.__PVT__hitAfter) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                    & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.newLRU__out__en2)) 
                 | (((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.__pinNumber2__en0))
                      : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.newLRU__out__en3))) 
                | (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                     ? 3U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                                    ? 7U : 0U))) | 
               (((1U & ((~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))))
                  ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.newLRU__out__en5))) 
              << 0x12U));
    vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.__PVT__hitAfter) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                    & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.newLRU__out__en2)) 
                 | (((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.__pinNumber2__en0))
                      : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.newLRU__out__en3))) 
                | (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                     ? 3U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                                    ? 7U : 0U))) | 
               (((1U & ((~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))))
                  ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.newLRU__out__en5))) 
              << 0x15U));
    vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | ((((((((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.__PVT__hitAfter) 
                    & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                   & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.newLRU__out__en2)) 
                | (((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                     & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.__pinNumber2__en0))
                     : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.newLRU__out__en3))) 
               | (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                    ? 4U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                                   ? 7U : 0U))) | (
                                                   ((1U 
                                                     & ((~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))))
                                                     ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                                     : 0U) 
                                                   & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.newLRU__out__en5))));
    vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.__PVT__hitAfter) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                    & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.newLRU__out__en2)) 
                 | (((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.__pinNumber2__en0))
                      : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.newLRU__out__en3))) 
                | (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                     ? 4U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                                    ? 7U : 0U))) | 
               (((1U & ((~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))))
                  ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.newLRU__out__en5))) 
              << 3U));
    vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.__PVT__hitAfter) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                    & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.newLRU__out__en2)) 
                 | (((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.__pinNumber2__en0))
                      : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.newLRU__out__en3))) 
                | (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                     ? 4U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                                    ? 7U : 0U))) | 
               (((1U & ((~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))))
                  ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.newLRU__out__en5))) 
              << 6U));
    vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.__PVT__hitAfter) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                    & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.newLRU__out__en2)) 
                 | (((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.__pinNumber2__en0))
                      : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.newLRU__out__en3))) 
                | (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                     ? 4U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                                    ? 7U : 0U))) | 
               (((1U & ((~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))))
                  ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.newLRU__out__en5))) 
              << 9U));
    vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.__PVT__hitAfter) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                    & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.newLRU__out__en2)) 
                 | (((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.__pinNumber2__en0))
                      : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.newLRU__out__en3))) 
                | (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                     ? 4U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                                    ? 7U : 0U))) | 
               (((1U & ((~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))))
                  ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.newLRU__out__en5))) 
              << 0xcU));
    vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.__PVT__hitAfter) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                    & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.newLRU__out__en2)) 
                 | (((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.__pinNumber2__en0))
                      : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.newLRU__out__en3))) 
                | (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                     ? 4U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                                    ? 7U : 0U))) | 
               (((1U & ((~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))))
                  ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.newLRU__out__en5))) 
              << 0xfU));
    vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.__PVT__hitAfter) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                    & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.newLRU__out__en2)) 
                 | (((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.__pinNumber2__en0))
                      : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.newLRU__out__en3))) 
                | (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                     ? 4U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                                    ? 7U : 0U))) | 
               (((1U & ((~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))))
                  ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.newLRU__out__en5))) 
              << 0x12U));
    vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.__PVT__hitAfter) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                    & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.newLRU__out__en2)) 
                 | (((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))) 
                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.__pinNumber2__en0))
                      : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.newLRU__out__en3))) 
                | (((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                     ? 4U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init)
                                    ? 7U : 0U))) | 
               (((1U & ((~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__PVT__init))))
                  ? (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod__tlb_mod__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.newLRU__out__en5))) 
              << 0x15U));
    vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__nG4 
        = ((VL_ULL(0xfffffffff00) & ((~ (((vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__P3 
                                           >> 8U) & vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__G3) 
                                         | (vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__G3 
                                            >> 8U))) 
                                     << 8U)) | (QData)((IData)(
                                                               (0xffU 
                                                                & (~ (IData)(vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__G3))))));
    vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__nP4 
        = ((VL_ULL(0xfffffffff00) & ((~ ((vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__P3 
                                          >> 8U) & vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__P3)) 
                                     << 8U)) | (QData)((IData)(
                                                               (0xffU 
                                                                & (~ (IData)(vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__P3))))));
    vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__nG4 
        = ((VL_ULL(0xfffffffff00) & ((~ (((vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__P3 
                                           >> 8U) & vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__G3) 
                                         | (vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__G3 
                                            >> 8U))) 
                                     << 8U)) | (QData)((IData)(
                                                               (0xffU 
                                                                & (~ (IData)(vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__G3))))));
    vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__nP4 
        = ((VL_ULL(0xfffffffff00) & ((~ ((vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__P3 
                                          >> 8U) & vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__P3)) 
                                     << 8U)) | (QData)((IData)(
                                                               (0xffU 
                                                                & (~ (IData)(vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__P3))))));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__P5 
        = (((QData)((IData)((0xfffffffU & (~ ((IData)(
                                                      (vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__nP4 
                                                       >> 0x10U)) 
                                              | (IData)(vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__nP4)))))) 
            << 0x10U) | (QData)((IData)((0xffffU & 
                                         (~ (IData)(vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__nP4))))));
    vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__G5 
        = (((QData)((IData)((0xfffffffU & (~ (((IData)(
                                                       (vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__nP4 
                                                        >> 0x10U)) 
                                               | (IData)(vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__nG4)) 
                                              & (IData)(
                                                        (vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__nG4 
                                                         >> 0x10U))))))) 
            << 0x10U) | (QData)((IData)((0xffffU & 
                                         (~ (IData)(vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__nG4))))));
    vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__P5 
        = (((QData)((IData)((0xfffffffU & (~ ((IData)(
                                                      (vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__nP4 
                                                       >> 0x10U)) 
                                              | (IData)(vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__nP4)))))) 
            << 0x10U) | (QData)((IData)((0xffffU & 
                                         (~ (IData)(vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__nP4))))));
    vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__G5 
        = (((QData)((IData)((0xfffffffU & (~ (((IData)(
                                                       (vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__nP4 
                                                        >> 0x10U)) 
                                               | (IData)(vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__nG4)) 
                                              & (IData)(
                                                        (vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__nG4 
                                                         >> 0x10U))))))) 
            << 0x10U) | (QData)((IData)((0xffffU & 
                                         (~ (IData)(vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__nG4))))));
    vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__nG6 
        = (((QData)((IData)((0xfffU & (~ (((IData)(
                                                   (vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__P5 
                                                    >> 0x20U)) 
                                           & (IData)(vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__G5)) 
                                          | (IData)(
                                                    (vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__G5 
                                                     >> 0x20U))))))) 
            << 0x20U) | (QData)((IData)((~ (IData)(vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__G5)))));
    vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__nG6 
        = (((QData)((IData)((0xfffU & (~ (((IData)(
                                                   (vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__P5 
                                                    >> 0x20U)) 
                                           & (IData)(vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__G5)) 
                                          | (IData)(
                                                    (vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__G5 
                                                     >> 0x20U))))))) 
            << 0x20U) | (QData)((IData)((~ (IData)(vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__G5)))));
    vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__nC1 
        = (VL_ULL(1) | (VL_ULL(0xffffffffffe) & (vlSymsp->TOP__agu_block__DOT__aadd5.__PVT__add_mod__DOT__nG6 
                                                 << 1U)));
    vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__nC1 
        = (VL_ULL(1) | (VL_ULL(0xffffffffffe) & (vlSymsp->TOP__agu_block__DOT__aadd4.__PVT__add_mod__DOT__nG6 
                                                 << 1U)));
}

VL_INLINE_OPT void Vagu_block_dtlb::_sequent__TOP__agu_block__DOT__Wagu_mod__tlb_mod__183(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_sequent__TOP__agu_block__DOT__Wagu_mod__tlb_mod__183\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->newLru__out59 = ((0xfffff8U & this->newLru__out59) 
                           | (((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa
                                       : 0U) & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                    | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 3U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                   | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 6U) : 0U) 
                                      & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                  | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 9U) : 0U) 
                                     & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                 | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0xcU) : 0U) 
                                    & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0xfU) : 0U) 
                                   & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                               | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                    & (~ (IData)(this->__PVT__init)))
                                    ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                       >> 0x12U) : 0U) 
                                  & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                              | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                   & (~ (IData)(this->__PVT__init)))
                                   ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                      >> 0x15U) : 0U) 
                                 & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en15))));
    this->newLru__out60 = ((0xffffc7U & this->newLru__out60) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 1U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 3U));
    this->newLru__out61 = ((0xfffe3fU & this->newLru__out61) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 2U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 6U));
    this->newLru__out62 = ((0xfff1ffU & this->newLru__out62) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 3U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 9U));
    this->newLru__out63 = ((0xff8fffU & this->newLru__out63) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 4U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 0xcU));
    this->newLru__out64 = ((0xfc7fffU & this->newLru__out64) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 5U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 0xfU));
    this->newLru__out65 = ((0xe3ffffU & this->newLru__out65) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 6U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 0x12U));
    this->newLru__out66 = ((0x1fffffU & this->newLru__out66) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 7U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 0x15U));
    this->__PVT__newLru = ((((((((this->newLru__out59 
                                  & (((((((((IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                            | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                           | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                          | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                         | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                        | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                       | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                      | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                     | ((IData)(this->__PVT__init)
                                         ? 7U : 0U))) 
                                 | (this->newLru__out60 
                                    & ((((((((((IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                               | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                              | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                             | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                            | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                           | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                          | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                         | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                        | ((IData)(this->__PVT__init)
                                            ? 7U : 0U)) 
                                       << 3U))) | (this->newLru__out61 
                                                   & ((((((((((IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                              | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                             | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                            | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                           | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                          | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                                         | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                                        | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                                       | ((IData)(this->__PVT__init)
                                                           ? 7U
                                                           : 0U)) 
                                                      << 6U))) 
                               | (this->newLru__out62 
                                  & ((((((((((IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                             | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                            | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                           | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                          | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                         | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                        | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                       | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                      | ((IData)(this->__PVT__init)
                                          ? 7U : 0U)) 
                                     << 9U))) | (this->newLru__out63 
                                                 & ((((((((((IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                            | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                           | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                          | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                         | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                        | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                                       | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                                      | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                                     | ((IData)(this->__PVT__init)
                                                         ? 7U
                                                         : 0U)) 
                                                    << 0xcU))) 
                             | (this->newLru__out64 
                                & ((((((((((IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                           | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                          | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                         | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                        | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                       | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                      | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                     | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                    | ((IData)(this->__PVT__init)
                                        ? 7U : 0U)) 
                                   << 0xfU))) | (this->newLru__out65 
                                                 & ((((((((((IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                            | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                           | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                          | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                         | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                        | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                                       | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                                      | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                                     | ((IData)(this->__PVT__init)
                                                         ? 7U
                                                         : 0U)) 
                                                    << 0x12U))) 
                           | (this->newLru__out66 & 
                              ((((((((((IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                       | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                      | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                     | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                    | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                   | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                  | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                 | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                | ((IData)(this->__PVT__init)
                                    ? 7U : 0U)) << 0x15U)));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu2_mod__tlb_mod__38(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu2_mod__tlb_mod__38\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                          >> 1U)))][5U];
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu2_mod__tlb_mod__43(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu2_mod__tlb_mod__43\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__lru_way = ((0xfffff8U & this->__PVT__lru_way) 
                            | this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                            [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                              >> 1U)))]);
    this->__PVT__lru_way = ((0xffffc7U & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 3U));
    this->__PVT__lru_way = ((0xfffe3fU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 6U));
    this->__PVT__lru_way = ((0xfff1ffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 9U));
    this->__PVT__lru_way = ((0xff8fffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 0xcU));
    this->__PVT__lru_way = ((0xfc7fffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 0xfU));
    this->__PVT__lru_way = ((0xe3ffffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 0x12U));
    this->__PVT__lru_way = ((0x1fffffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 0x15U));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu2_mod__tlb_mod__60(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu2_mod__tlb_mod__60\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu2_mod__tlb_mod__99(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu2_mod__tlb_mod__99\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en 
        = ((IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__tlb_clkEn) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu2_mod__tlb_mod__110(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu2_mod__tlb_mod__110\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->read_data_next = ((1U & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb))
                             ? (((((((((((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                          ? (((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                              << 0x19U) 
                                             | ((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                >> 7U))
                                          : VL_ULL(0)) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0))) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0))) 
                                      | ((((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                            ? (((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                                << 0x19U) 
                                               | ((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                  >> 7U))
                                            : VL_ULL(0)) 
                                          & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                              ? VL_ULL(0x1ffffffffff)
                                              : VL_ULL(0))) 
                                         & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                             ? VL_ULL(0x1ffffffffff)
                                             : VL_ULL(0)))) 
                                     | ((((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                           ? (((QData)((IData)(
                                                               this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                               << 0x19U) 
                                              | ((QData)((IData)(
                                                                 this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                 >> 7U))
                                           : VL_ULL(0)) 
                                         & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                             ? VL_ULL(0x1ffffffffff)
                                             : VL_ULL(0))) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0)))) 
                                    | ((((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                          ? (((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                              << 0x19U) 
                                             | ((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                >> 7U))
                                          : VL_ULL(0)) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0))) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0)))) 
                                   | ((((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                         ? (((QData)((IData)(
                                                             this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                             << 0x19U) 
                                            | ((QData)((IData)(
                                                               this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                               >> 7U))
                                         : VL_ULL(0)) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0))) 
                                      & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                          ? VL_ULL(0x1ffffffffff)
                                          : VL_ULL(0)))) 
                                  | ((((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                        ? (((QData)((IData)(
                                                            this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                            << 0x19U) 
                                           | ((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                              >> 7U))
                                        : VL_ULL(0)) 
                                      & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                          ? VL_ULL(0x1ffffffffff)
                                          : VL_ULL(0))) 
                                     & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                         ? VL_ULL(0x1ffffffffff)
                                         : VL_ULL(0)))) 
                                 | ((((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                       ? (((QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                           << 0x19U) 
                                          | ((QData)((IData)(
                                                             this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                             >> 7U))
                                       : VL_ULL(0)) 
                                     & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                         ? VL_ULL(0x1ffffffffff)
                                         : VL_ULL(0))) 
                                    & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                        ? VL_ULL(0x1ffffffffff)
                                        : VL_ULL(0)))) 
                                | ((((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                      ? (((QData)((IData)(
                                                          this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                          << 0x19U) 
                                         | ((QData)((IData)(
                                                            this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                            >> 7U))
                                      : VL_ULL(0)) 
                                    & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                        ? VL_ULL(0x1ffffffffff)
                                        : VL_ULL(0))) 
                                   & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                       ? VL_ULL(0x1ffffffffff)
                                       : VL_ULL(0))))
                             : this->__PVT__read_data1);
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu2_mod__tlb_mod__115(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__Wagu2_mod__tlb_mod__115\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->read_data = ((1U & (IData)(vlSymsp->TOP__agu_block__DOT__Wagu2_mod.__PVT__addrTlb))
                        ? this->__PVT__read_data1 : 
                       (((((((((((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                  ? (((QData)((IData)(
                                                      this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                      << 0x2bU) | (
                                                   ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                    << 0xbU) 
                                                   | ((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      >> 0x15U)))
                                  : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                                   ? VL_ULL(0x1ffffffffff)
                                                   : VL_ULL(0))) 
                               & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                   ? VL_ULL(0x1ffffffffff)
                                   : VL_ULL(0))) | 
                              ((((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                  ? (((QData)((IData)(
                                                      this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                      << 0x2bU) | (
                                                   ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                    << 0xbU) 
                                                   | ((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      >> 0x15U)))
                                  : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                                   ? VL_ULL(0x1ffffffffff)
                                                   : VL_ULL(0))) 
                               & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                   ? VL_ULL(0x1ffffffffff)
                                   : VL_ULL(0)))) | 
                             ((((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                 ? (((QData)((IData)(
                                                     this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                     << 0x2bU) | (((QData)((IData)(
                                                                   this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                   << 0xbU) 
                                                  | ((QData)((IData)(
                                                                     this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                     >> 0x15U)))
                                 : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                                  ? VL_ULL(0x1ffffffffff)
                                                  : VL_ULL(0))) 
                              & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                  ? VL_ULL(0x1ffffffffff)
                                  : VL_ULL(0)))) | 
                            ((((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                ? (((QData)((IData)(
                                                    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                    << 0x2bU) | (((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                  << 0xbU) 
                                                 | ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                    >> 0x15U)))
                                : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                                 ? VL_ULL(0x1ffffffffff)
                                                 : VL_ULL(0))) 
                             & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                 ? VL_ULL(0x1ffffffffff)
                                 : VL_ULL(0)))) | (
                                                   (((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                                      ? 
                                                     (((QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                                       << 0x2bU) 
                                                      | (((QData)((IData)(
                                                                          this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                          << 0xbU) 
                                                         | ((QData)((IData)(
                                                                            this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                            >> 0x15U)))
                                                      : VL_ULL(0)) 
                                                    & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                                        ? VL_ULL(0x1ffffffffff)
                                                        : VL_ULL(0))) 
                                                   & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                                       ? VL_ULL(0x1ffffffffff)
                                                       : VL_ULL(0)))) 
                          | ((((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                ? (((QData)((IData)(
                                                    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                    << 0x2bU) | (((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                  << 0xbU) 
                                                 | ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                    >> 0x15U)))
                                : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                                 ? VL_ULL(0x1ffffffffff)
                                                 : VL_ULL(0))) 
                             & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                 ? VL_ULL(0x1ffffffffff)
                                 : VL_ULL(0)))) | (
                                                   (((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                                      ? 
                                                     (((QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                                       << 0x2bU) 
                                                      | (((QData)((IData)(
                                                                          this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                          << 0xbU) 
                                                         | ((QData)((IData)(
                                                                            this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                            >> 0x15U)))
                                                      : VL_ULL(0)) 
                                                    & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                                        ? VL_ULL(0x1ffffffffff)
                                                        : VL_ULL(0))) 
                                                   & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                                       ? VL_ULL(0x1ffffffffff)
                                                       : VL_ULL(0)))) 
                        | ((((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                              ? (((QData)((IData)(this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                  << 0x2bU) | (((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                << 0xbU) 
                                               | ((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                  >> 0x15U)))
                              : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                               ? VL_ULL(0x1ffffffffff)
                                               : VL_ULL(0))) 
                           & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                               ? VL_ULL(0x1ffffffffff)
                               : VL_ULL(0)))));
}

VL_INLINE_OPT void Vagu_block_dtlb::_sequent__TOP__agu_block__DOT__Wagu2_mod__tlb_mod__180(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_sequent__TOP__agu_block__DOT__Wagu2_mod__tlb_mod__180\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(this->__PVT__hitLru));
    __PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en 
        = ((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                 & (~ (IData)(this->__PVT__init))) 
                & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                ? 7U : 0U) | (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
             | (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en3)) 
            | ((IData)(this->__PVT__init) ? 7U : 0U)) 
           | (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5));
    __PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en 
        = ((((((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                 & (~ (IData)(this->__PVT__init))) 
                & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                ? 7U : 0U) | (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
             | (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3)) 
            | ((IData)(this->__PVT__init) ? 7U : 0U)) 
           | (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5));
    __PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en 
        = ((((((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                 & (~ (IData)(this->__PVT__init))) 
                & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                ? 7U : 0U) | (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
             | (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3)) 
            | ((IData)(this->__PVT__init) ? 7U : 0U)) 
           | (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5));
    __PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en 
        = ((((((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                 & (~ (IData)(this->__PVT__init))) 
                & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                ? 7U : 0U) | (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
             | (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3)) 
            | ((IData)(this->__PVT__init) ? 7U : 0U)) 
           | (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5));
    __PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en 
        = ((((((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                 & (~ (IData)(this->__PVT__init))) 
                & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                ? 7U : 0U) | (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
             | (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3)) 
            | ((IData)(this->__PVT__init) ? 7U : 0U)) 
           | (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5));
    __PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en 
        = ((((((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                 & (~ (IData)(this->__PVT__init))) 
                & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                ? 7U : 0U) | (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
             | (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3)) 
            | ((IData)(this->__PVT__init) ? 7U : 0U)) 
           | (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5));
    __PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en 
        = ((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                 & (~ (IData)(this->__PVT__init))) 
                & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                ? 7U : 0U) | (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
             | (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en3)) 
            | ((IData)(this->__PVT__init) ? 7U : 0U)) 
           | (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5));
    __PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en 
        = ((((((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                 & (~ (IData)(this->__PVT__init))) 
                & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                ? 7U : 0U) | (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
             | (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3)) 
            | ((IData)(this->__PVT__init) ? 7U : 0U)) 
           | (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5));
    __PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en 
        = ((((((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                 & (~ (IData)(this->__PVT__init))) 
                & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                ? 7U : 0U) | (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
             | (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3)) 
            | ((IData)(this->__PVT__init) ? 7U : 0U)) 
           | (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5));
    __PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en 
        = ((((((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                 & (~ (IData)(this->__PVT__init))) 
                & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                ? 7U : 0U) | (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
             | (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3)) 
            | ((IData)(this->__PVT__init) ? 7U : 0U)) 
           | (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | (((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                   & (~ (IData)(this->__PVT__init))) 
                  & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                  ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
               | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                         >> 2U)) & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                  | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                     & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                          | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                          >> 1U)) << 1U)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                        | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                 & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                        >> 2U)) << 2U)))) 
                       & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__pinNumber2__en0))
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en3))) 
              | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                         & (~ (IData)(this->__PVT__init))))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | ((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((IData)(this->__PVT__init) ? 1U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 1U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 1U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 1U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 1U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 1U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | ((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((IData)(this->__PVT__init) ? 2U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | ((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((IData)(this->__PVT__init) ? 5U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 6U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 6U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | ((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((IData)(this->__PVT__init) ? 7U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->newLru__out59 = ((0xfffff8U & this->newLru__out59) 
                           | (((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa
                                       : 0U) & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                    | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 3U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                   | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 6U) : 0U) 
                                      & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                  | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 9U) : 0U) 
                                     & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                 | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0xcU) : 0U) 
                                    & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0xfU) : 0U) 
                                   & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                               | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                    & (~ (IData)(this->__PVT__init)))
                                    ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                       >> 0x12U) : 0U) 
                                  & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                              | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                   & (~ (IData)(this->__PVT__init)))
                                   ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                      >> 0x15U) : 0U) 
                                 & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en15))));
    this->newLru__out60 = ((0xffffc7U & this->newLru__out60) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 1U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 3U));
    this->newLru__out61 = ((0xfffe3fU & this->newLru__out61) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 2U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 6U));
    this->newLru__out62 = ((0xfff1ffU & this->newLru__out62) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 3U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 9U));
    this->newLru__out63 = ((0xff8fffU & this->newLru__out63) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 4U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 0xcU));
    this->newLru__out64 = ((0xfc7fffU & this->newLru__out64) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 5U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 0xfU));
    this->newLru__out65 = ((0xe3ffffU & this->newLru__out65) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 6U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 0x12U));
    this->newLru__out66 = ((0x1fffffU & this->newLru__out66) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 7U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 0x15U));
    this->__PVT__newLru = ((((((((this->newLru__out59 
                                  & (((((((((IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                            | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                           | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                          | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                         | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                        | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                       | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                      | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                     | ((IData)(this->__PVT__init)
                                         ? 7U : 0U))) 
                                 | (this->newLru__out60 
                                    & ((((((((((IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                               | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                              | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                             | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                            | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                           | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                          | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                         | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                        | ((IData)(this->__PVT__init)
                                            ? 7U : 0U)) 
                                       << 3U))) | (this->newLru__out61 
                                                   & ((((((((((IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                              | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                             | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                            | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                           | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                          | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                                         | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                                        | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                                       | ((IData)(this->__PVT__init)
                                                           ? 7U
                                                           : 0U)) 
                                                      << 6U))) 
                               | (this->newLru__out62 
                                  & ((((((((((IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                             | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                            | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                           | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                          | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                         | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                        | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                       | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                      | ((IData)(this->__PVT__init)
                                          ? 7U : 0U)) 
                                     << 9U))) | (this->newLru__out63 
                                                 & ((((((((((IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                            | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                           | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                          | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                         | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                        | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                                       | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                                      | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                                     | ((IData)(this->__PVT__init)
                                                         ? 7U
                                                         : 0U)) 
                                                    << 0xcU))) 
                             | (this->newLru__out64 
                                & ((((((((((IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                           | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                          | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                         | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                        | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                       | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                      | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                     | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                    | ((IData)(this->__PVT__init)
                                        ? 7U : 0U)) 
                                   << 0xfU))) | (this->newLru__out65 
                                                 & ((((((((((IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                            | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                           | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                          | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                         | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                        | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                                       | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                                      | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                                     | ((IData)(this->__PVT__init)
                                                         ? 7U
                                                         : 0U)) 
                                                    << 0x12U))) 
                           | (this->newLru__out66 & 
                              ((((((((((IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                       | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                      | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                     | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                    | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                   | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                  | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                 | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                | ((IData)(this->__PVT__init)
                                    ? 7U : 0U)) << 0x15U)));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__39(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__39\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                          >> 1U)))][5U];
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__44(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__44\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__lru_way = ((0xfffff8U & this->__PVT__lru_way) 
                            | this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                            [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                              >> 1U)))]);
    this->__PVT__lru_way = ((0xffffc7U & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 3U));
    this->__PVT__lru_way = ((0xfffe3fU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 6U));
    this->__PVT__lru_way = ((0xfff1ffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 9U));
    this->__PVT__lru_way = ((0xff8fffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 0xcU));
    this->__PVT__lru_way = ((0xfc7fffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 0xfU));
    this->__PVT__lru_way = ((0xe3ffffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 0x12U));
    this->__PVT__lru_way = ((0x1fffffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 0x15U));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__61(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__61\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__agu0.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__agu0.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__agu0.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__agu0.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__agu0.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__agu0.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__agu0.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__agu0.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__111(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__111\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->read_data_next = ((1U & (IData)(vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb))
                             ? (((((((((((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                          ? (((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                              << 0x19U) 
                                             | ((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                >> 7U))
                                          : VL_ULL(0)) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0))) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0))) 
                                      | ((((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                            ? (((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                                << 0x19U) 
                                               | ((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                  >> 7U))
                                            : VL_ULL(0)) 
                                          & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                              ? VL_ULL(0x1ffffffffff)
                                              : VL_ULL(0))) 
                                         & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                             ? VL_ULL(0x1ffffffffff)
                                             : VL_ULL(0)))) 
                                     | ((((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                           ? (((QData)((IData)(
                                                               this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                               << 0x19U) 
                                              | ((QData)((IData)(
                                                                 this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                 >> 7U))
                                           : VL_ULL(0)) 
                                         & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                             ? VL_ULL(0x1ffffffffff)
                                             : VL_ULL(0))) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0)))) 
                                    | ((((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                          ? (((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                              << 0x19U) 
                                             | ((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                >> 7U))
                                          : VL_ULL(0)) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0))) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0)))) 
                                   | ((((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                         ? (((QData)((IData)(
                                                             this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                             << 0x19U) 
                                            | ((QData)((IData)(
                                                               this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                               >> 7U))
                                         : VL_ULL(0)) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0))) 
                                      & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                          ? VL_ULL(0x1ffffffffff)
                                          : VL_ULL(0)))) 
                                  | ((((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                        ? (((QData)((IData)(
                                                            this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                            << 0x19U) 
                                           | ((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                              >> 7U))
                                        : VL_ULL(0)) 
                                      & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                          ? VL_ULL(0x1ffffffffff)
                                          : VL_ULL(0))) 
                                     & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                         ? VL_ULL(0x1ffffffffff)
                                         : VL_ULL(0)))) 
                                 | ((((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                       ? (((QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                           << 0x19U) 
                                          | ((QData)((IData)(
                                                             this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                             >> 7U))
                                       : VL_ULL(0)) 
                                     & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                         ? VL_ULL(0x1ffffffffff)
                                         : VL_ULL(0))) 
                                    & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                        ? VL_ULL(0x1ffffffffff)
                                        : VL_ULL(0)))) 
                                | ((((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                      ? (((QData)((IData)(
                                                          this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                          << 0x19U) 
                                         | ((QData)((IData)(
                                                            this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                            >> 7U))
                                      : VL_ULL(0)) 
                                    & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                        ? VL_ULL(0x1ffffffffff)
                                        : VL_ULL(0))) 
                                   & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                       ? VL_ULL(0x1ffffffffff)
                                       : VL_ULL(0))))
                             : this->__PVT__read_data1);
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__116(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__116\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->read_data = ((1U & (IData)(vlSymsp->TOP__agu_block__DOT__agu0.__PVT__addrTlb))
                        ? this->__PVT__read_data1 : 
                       (((((((((((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                  ? (((QData)((IData)(
                                                      this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                      << 0x2bU) | (
                                                   ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                    << 0xbU) 
                                                   | ((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      >> 0x15U)))
                                  : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                                   ? VL_ULL(0x1ffffffffff)
                                                   : VL_ULL(0))) 
                               & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                   ? VL_ULL(0x1ffffffffff)
                                   : VL_ULL(0))) | 
                              ((((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                  ? (((QData)((IData)(
                                                      this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                      << 0x2bU) | (
                                                   ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                    << 0xbU) 
                                                   | ((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      >> 0x15U)))
                                  : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                                   ? VL_ULL(0x1ffffffffff)
                                                   : VL_ULL(0))) 
                               & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                   ? VL_ULL(0x1ffffffffff)
                                   : VL_ULL(0)))) | 
                             ((((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                 ? (((QData)((IData)(
                                                     this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                     << 0x2bU) | (((QData)((IData)(
                                                                   this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                   << 0xbU) 
                                                  | ((QData)((IData)(
                                                                     this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                     >> 0x15U)))
                                 : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                                  ? VL_ULL(0x1ffffffffff)
                                                  : VL_ULL(0))) 
                              & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                  ? VL_ULL(0x1ffffffffff)
                                  : VL_ULL(0)))) | 
                            ((((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                ? (((QData)((IData)(
                                                    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                    << 0x2bU) | (((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                  << 0xbU) 
                                                 | ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                    >> 0x15U)))
                                : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                                 ? VL_ULL(0x1ffffffffff)
                                                 : VL_ULL(0))) 
                             & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                 ? VL_ULL(0x1ffffffffff)
                                 : VL_ULL(0)))) | (
                                                   (((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                                      ? 
                                                     (((QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                                       << 0x2bU) 
                                                      | (((QData)((IData)(
                                                                          this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                          << 0xbU) 
                                                         | ((QData)((IData)(
                                                                            this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                            >> 0x15U)))
                                                      : VL_ULL(0)) 
                                                    & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                                        ? VL_ULL(0x1ffffffffff)
                                                        : VL_ULL(0))) 
                                                   & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                                       ? VL_ULL(0x1ffffffffff)
                                                       : VL_ULL(0)))) 
                          | ((((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                ? (((QData)((IData)(
                                                    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                    << 0x2bU) | (((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                  << 0xbU) 
                                                 | ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                    >> 0x15U)))
                                : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                                 ? VL_ULL(0x1ffffffffff)
                                                 : VL_ULL(0))) 
                             & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                 ? VL_ULL(0x1ffffffffff)
                                 : VL_ULL(0)))) | (
                                                   (((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                                      ? 
                                                     (((QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                                       << 0x2bU) 
                                                      | (((QData)((IData)(
                                                                          this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                          << 0xbU) 
                                                         | ((QData)((IData)(
                                                                            this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                            >> 0x15U)))
                                                      : VL_ULL(0)) 
                                                    & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                                        ? VL_ULL(0x1ffffffffff)
                                                        : VL_ULL(0))) 
                                                   & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                                       ? VL_ULL(0x1ffffffffff)
                                                       : VL_ULL(0)))) 
                        | ((((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                              ? (((QData)((IData)(this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                  << 0x2bU) | (((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                << 0xbU) 
                                               | ((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                  >> 0x15U)))
                              : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                               ? VL_ULL(0x1ffffffffff)
                                               : VL_ULL(0))) 
                           & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                               ? VL_ULL(0x1ffffffffff)
                               : VL_ULL(0)))));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__129(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__129\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(this->__PVT__hitLru));
    this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(this->__PVT__hitLru));
    this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(this->__PVT__hitLru));
    this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(this->__PVT__hitLru));
    this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(this->__PVT__hitLru));
    this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(this->__PVT__hitLru));
    this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(this->__PVT__hitLru));
    this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(this->__PVT__hitLru));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__138(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__138\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en 
        = ((IData)(vlSymsp->TOP__agu_block__DOT__agu0.__PVT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en 
        = ((IData)(vlSymsp->TOP__agu_block__DOT__agu0.__PVT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en 
        = ((IData)(vlSymsp->TOP__agu_block__DOT__agu0.__PVT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en 
        = ((IData)(vlSymsp->TOP__agu_block__DOT__agu0.__PVT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en 
        = ((IData)(vlSymsp->TOP__agu_block__DOT__agu0.__PVT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en 
        = ((IData)(vlSymsp->TOP__agu_block__DOT__agu0.__PVT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en 
        = ((IData)(vlSymsp->TOP__agu_block__DOT__agu0.__PVT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en 
        = ((IData)(vlSymsp->TOP__agu_block__DOT__agu0.__PVT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__145(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__145\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | ((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                  & (~ (IData)(this->__PVT__init))) 
                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                 ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                 : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
              | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                         & (~ (IData)(this->__PVT__init))))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en)) 
                          & (~ (IData)(this->__PVT__init))))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | (((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                   & (~ (IData)(this->__PVT__init))) 
                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
                  ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
               | (((IData)(this->__PVT__init) ? 1U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 1U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 1U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 1U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 1U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 1U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 1U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 1U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | (((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                   & (~ (IData)(this->__PVT__init))) 
                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
                  ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
               | (((IData)(this->__PVT__init) ? 2U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 2U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | (((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                   & (~ (IData)(this->__PVT__init))) 
                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en))
                  ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
               | (((IData)(this->__PVT__init) ? 3U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 3U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | (((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                   & (~ (IData)(this->__PVT__init))) 
                  & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en))
                  ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
               | (((IData)(this->__PVT__init) ? 4U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 4U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 4U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 4U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 4U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 4U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 4U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 4U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | (((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                   & (~ (IData)(this->__PVT__init))) 
                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                  ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
               | (((IData)(this->__PVT__init) ? 5U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | (((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                   & (~ (IData)(this->__PVT__init))) 
                  & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en))
                  ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
               | (((IData)(this->__PVT__init) ? 6U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 6U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 6U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 6U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 6U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 6U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 6U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 6U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | (((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                   & (~ (IData)(this->__PVT__init))) 
                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
                  ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                  : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
               | (((IData)(this->__PVT__init) ? 7U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 7U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__163(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__163\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en8 
        = (((0U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en)
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en9 
        = (((1U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 3U))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en10 
        = (((2U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 6U))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en11 
        = (((3U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 9U))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en12 
        = (((4U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xcU))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en13 
        = (((5U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0xfU))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__169(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu0__tlb_mod__169\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->newLru__out59 = ((0xfffff8U & this->newLru__out59) 
                           | (((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa
                                       : 0U) & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                    | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 3U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                   | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 6U) : 0U) 
                                      & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                  | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 9U) : 0U) 
                                     & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                 | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0xcU) : 0U) 
                                    & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0xfU) : 0U) 
                                   & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                               | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                    & (~ (IData)(this->__PVT__init)))
                                    ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                       >> 0x12U) : 0U) 
                                  & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                              | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                   & (~ (IData)(this->__PVT__init)))
                                   ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                      >> 0x15U) : 0U) 
                                 & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en15))));
    this->newLru__out60 = ((0xffffc7U & this->newLru__out60) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 1U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 3U));
    this->newLru__out61 = ((0xfffe3fU & this->newLru__out61) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 2U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 6U));
    this->newLru__out62 = ((0xfff1ffU & this->newLru__out62) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 3U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 9U));
    this->newLru__out63 = ((0xff8fffU & this->newLru__out63) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 4U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 0xcU));
    this->newLru__out64 = ((0xfc7fffU & this->newLru__out64) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 5U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 0xfU));
    this->newLru__out65 = ((0xe3ffffU & this->newLru__out65) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 6U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 0x12U));
    this->newLru__out66 = ((0x1fffffU & this->newLru__out66) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 7U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 0x15U));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu2__tlb_mod__40(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu2__tlb_mod__40\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                          >> 1U)))][5U];
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu2__tlb_mod__45(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu2__tlb_mod__45\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__lru_way = ((0xfffff8U & this->__PVT__lru_way) 
                            | this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                            [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                              >> 1U)))]);
    this->__PVT__lru_way = ((0xffffc7U & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 3U));
    this->__PVT__lru_way = ((0xfffe3fU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 6U));
    this->__PVT__lru_way = ((0xfff1ffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 9U));
    this->__PVT__lru_way = ((0xff8fffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 0xcU));
    this->__PVT__lru_way = ((0xfc7fffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 0xfU));
    this->__PVT__lru_way = ((0xe3ffffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 0x12U));
    this->__PVT__lru_way = ((0x1fffffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                                 >> 1U)))] 
                               << 0x15U));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu2__tlb_mod__62(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu2__tlb_mod__62\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__agu2.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__agu2.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__agu2.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__agu2.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__agu2.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__agu2.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__agu2.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlSymsp->TOP__agu_block__DOT__agu2.__PVT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu2__tlb_mod__112(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu2__tlb_mod__112\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->read_data_next = ((1U & (IData)(vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb))
                             ? (((((((((((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                          ? (((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                              << 0x19U) 
                                             | ((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                >> 7U))
                                          : VL_ULL(0)) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0))) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0))) 
                                      | ((((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                            ? (((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                                << 0x19U) 
                                               | ((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                  >> 7U))
                                            : VL_ULL(0)) 
                                          & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                              ? VL_ULL(0x1ffffffffff)
                                              : VL_ULL(0))) 
                                         & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                             ? VL_ULL(0x1ffffffffff)
                                             : VL_ULL(0)))) 
                                     | ((((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                           ? (((QData)((IData)(
                                                               this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                               << 0x19U) 
                                              | ((QData)((IData)(
                                                                 this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                 >> 7U))
                                           : VL_ULL(0)) 
                                         & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                             ? VL_ULL(0x1ffffffffff)
                                             : VL_ULL(0))) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0)))) 
                                    | ((((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                          ? (((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                              << 0x19U) 
                                             | ((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                >> 7U))
                                          : VL_ULL(0)) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0))) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0)))) 
                                   | ((((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                         ? (((QData)((IData)(
                                                             this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                             << 0x19U) 
                                            | ((QData)((IData)(
                                                               this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                               >> 7U))
                                         : VL_ULL(0)) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0))) 
                                      & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                          ? VL_ULL(0x1ffffffffff)
                                          : VL_ULL(0)))) 
                                  | ((((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                        ? (((QData)((IData)(
                                                            this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                            << 0x19U) 
                                           | ((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                              >> 7U))
                                        : VL_ULL(0)) 
                                      & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                          ? VL_ULL(0x1ffffffffff)
                                          : VL_ULL(0))) 
                                     & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                         ? VL_ULL(0x1ffffffffff)
                                         : VL_ULL(0)))) 
                                 | ((((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                       ? (((QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                           << 0x19U) 
                                          | ((QData)((IData)(
                                                             this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                             >> 7U))
                                       : VL_ULL(0)) 
                                     & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                         ? VL_ULL(0x1ffffffffff)
                                         : VL_ULL(0))) 
                                    & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                        ? VL_ULL(0x1ffffffffff)
                                        : VL_ULL(0)))) 
                                | ((((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                      ? (((QData)((IData)(
                                                          this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                          << 0x19U) 
                                         | ((QData)((IData)(
                                                            this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                            >> 7U))
                                      : VL_ULL(0)) 
                                    & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                        ? VL_ULL(0x1ffffffffff)
                                        : VL_ULL(0))) 
                                   & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                       ? VL_ULL(0x1ffffffffff)
                                       : VL_ULL(0))))
                             : this->__PVT__read_data1);
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu2__tlb_mod__117(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu2__tlb_mod__117\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->read_data = ((1U & (IData)(vlSymsp->TOP__agu_block__DOT__agu2.__PVT__addrTlb))
                        ? this->__PVT__read_data1 : 
                       (((((((((((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                  ? (((QData)((IData)(
                                                      this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                      << 0x2bU) | (
                                                   ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                    << 0xbU) 
                                                   | ((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      >> 0x15U)))
                                  : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                                   ? VL_ULL(0x1ffffffffff)
                                                   : VL_ULL(0))) 
                               & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                   ? VL_ULL(0x1ffffffffff)
                                   : VL_ULL(0))) | 
                              ((((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                  ? (((QData)((IData)(
                                                      this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                      << 0x2bU) | (
                                                   ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                    << 0xbU) 
                                                   | ((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      >> 0x15U)))
                                  : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                                   ? VL_ULL(0x1ffffffffff)
                                                   : VL_ULL(0))) 
                               & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                   ? VL_ULL(0x1ffffffffff)
                                   : VL_ULL(0)))) | 
                             ((((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                 ? (((QData)((IData)(
                                                     this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                     << 0x2bU) | (((QData)((IData)(
                                                                   this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                   << 0xbU) 
                                                  | ((QData)((IData)(
                                                                     this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                     >> 0x15U)))
                                 : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                                  ? VL_ULL(0x1ffffffffff)
                                                  : VL_ULL(0))) 
                              & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                  ? VL_ULL(0x1ffffffffff)
                                  : VL_ULL(0)))) | 
                            ((((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                ? (((QData)((IData)(
                                                    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                    << 0x2bU) | (((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                  << 0xbU) 
                                                 | ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                    >> 0x15U)))
                                : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                                 ? VL_ULL(0x1ffffffffff)
                                                 : VL_ULL(0))) 
                             & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                 ? VL_ULL(0x1ffffffffff)
                                 : VL_ULL(0)))) | (
                                                   (((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                                      ? 
                                                     (((QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                                       << 0x2bU) 
                                                      | (((QData)((IData)(
                                                                          this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                          << 0xbU) 
                                                         | ((QData)((IData)(
                                                                            this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                            >> 0x15U)))
                                                      : VL_ULL(0)) 
                                                    & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                                        ? VL_ULL(0x1ffffffffff)
                                                        : VL_ULL(0))) 
                                                   & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                                       ? VL_ULL(0x1ffffffffff)
                                                       : VL_ULL(0)))) 
                          | ((((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                ? (((QData)((IData)(
                                                    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                    << 0x2bU) | (((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                  << 0xbU) 
                                                 | ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                    >> 0x15U)))
                                : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                                 ? VL_ULL(0x1ffffffffff)
                                                 : VL_ULL(0))) 
                             & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                 ? VL_ULL(0x1ffffffffff)
                                 : VL_ULL(0)))) | (
                                                   (((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                                      ? 
                                                     (((QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                                       << 0x2bU) 
                                                      | (((QData)((IData)(
                                                                          this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                          << 0xbU) 
                                                         | ((QData)((IData)(
                                                                            this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                            >> 0x15U)))
                                                      : VL_ULL(0)) 
                                                    & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                                        ? VL_ULL(0x1ffffffffff)
                                                        : VL_ULL(0))) 
                                                   & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                                       ? VL_ULL(0x1ffffffffff)
                                                       : VL_ULL(0)))) 
                        | ((((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                              ? (((QData)((IData)(this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                  << 0x2bU) | (((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                << 0xbU) 
                                               | ((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                  >> 0x15U)))
                              : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                               ? VL_ULL(0x1ffffffffff)
                                               : VL_ULL(0))) 
                           & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                               ? VL_ULL(0x1ffffffffff)
                               : VL_ULL(0)))));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu2__tlb_mod__139(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu2__tlb_mod__139\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en 
        = ((IData)(vlSymsp->TOP__agu_block__DOT__agu2.__PVT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en 
        = ((IData)(vlSymsp->TOP__agu_block__DOT__agu2.__PVT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en 
        = ((IData)(vlSymsp->TOP__agu_block__DOT__agu2.__PVT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en 
        = ((IData)(vlSymsp->TOP__agu_block__DOT__agu2.__PVT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en 
        = ((IData)(vlSymsp->TOP__agu_block__DOT__agu2.__PVT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en 
        = ((IData)(vlSymsp->TOP__agu_block__DOT__agu2.__PVT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en 
        = ((IData)(vlSymsp->TOP__agu_block__DOT__agu2.__PVT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en 
        = ((IData)(vlSymsp->TOP__agu_block__DOT__agu2.__PVT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
}

VL_INLINE_OPT void Vagu_block_dtlb::_sequent__TOP__agu_block__DOT__agu2__tlb_mod__187(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_sequent__TOP__agu_block__DOT__agu2__tlb_mod__187\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out17 
        = ((0xfffff8U & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out17) 
           | ((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__hitAfter) 
                    & (~ (IData)(this->__PVT__init))) 
                   & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                   ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                   : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en2)) 
                | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                          >> 2U)) & (~ (IData)(this->__PVT__init))) 
                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                     ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                    & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                   | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                      & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                           | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                    & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                           >> 1U)) 
                                       << 1U)))) | 
                          (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                 & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                         | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                  & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                         >> 2U)) << 2U)))) 
                        & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__pinNumber2__en0))
                     : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en3))) 
               | (((IData)(this->__PVT__init) ? 5U : 0U) 
                  & ((IData)(this->__PVT__init) ? 7U
                      : 0U))) | (((1U & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en)) 
                                         & (~ (IData)(this->__PVT__init))))
                                   ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                   : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en5))));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out18 
        = ((0xffffc7U & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out18) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 3U));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out19 
        = ((0xfffe3fU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out19) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 6U));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out20 
        = ((0xfff1ffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out20) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 9U));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out21 
        = ((0xff8fffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out21) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xcU));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out22 
        = ((0xfc7fffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out22) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0xfU));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out23 
        = ((0xe3ffffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out23) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x12U));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out24 
        = ((0x1fffffU & this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out24) 
           | (((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__hitAfter) 
                     & (~ (IData)(this->__PVT__init))) 
                    & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                    ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                    : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en2)) 
                 | (((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                           >> 2U)) & (~ (IData)(this->__PVT__init))) 
                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
                      ? ((((((1U & (((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out0) 
                                     & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)) 
                                    | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out1) 
                                       & (~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru))))) 
                             | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out2) 
                                      & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                            | (2U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out3) 
                                     & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                            >> 1U)) 
                                        << 1U)))) | 
                           (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out4) 
                                  & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)))) 
                          | (4U & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->adders_gen__DOT__inc_mod__DOT__out__out__out5) 
                                   & ((~ ((IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru) 
                                          >> 2U)) << 2U)))) 
                         & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0))
                      : 0U) & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3))) 
                | (((IData)(this->__PVT__init) ? 5U
                     : 0U) & ((IData)(this->__PVT__init)
                               ? 7U : 0U))) | (((1U 
                                                 & ((~ (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en)) 
                                                    & (~ (IData)(this->__PVT__init))))
                                                 ? (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru)
                                                 : 0U) 
                                               & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en5))) 
              << 0x15U));
    vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.newLRU__en)) 
                 | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.newLRU__en) 
                       << 3U))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.newLRU__en) 
                                      << 6U))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.newLRU__en) 
                                                     << 9U))) 
              | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.newLRU__en) 
                    << 0xcU))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.newLRU__en) 
                                     << 0xfU))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.newLRU__en) 
                                                      << 0x12U))) 
           | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.newLRU__en) 
                 << 0x15U)));
    vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.newLRU__en)) 
                 | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.newLRU__en) 
                       << 3U))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.newLRU__en) 
                                      << 6U))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.newLRU__en) 
                                                     << 9U))) 
              | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.newLRU__en) 
                    << 0xcU))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.newLRU__en) 
                                     << 0xfU))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.newLRU__en) 
                                                      << 0x12U))) 
           | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.newLRU__en) 
                 << 0x15U)));
    vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.newLRU__en)) 
                 | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.newLRU__en) 
                       << 3U))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.newLRU__en) 
                                      << 6U))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.newLRU__en) 
                                                     << 9U))) 
              | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.newLRU__en) 
                    << 0xcU))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.newLRU__en) 
                                     << 0xfU))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.newLRU__en) 
                                                      << 0x12U))) 
           | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.newLRU__en) 
                 << 0x15U)));
    vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.newLRU__en)) 
                 | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.newLRU__en) 
                       << 3U))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.newLRU__en) 
                                      << 6U))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.newLRU__en) 
                                                     << 9U))) 
              | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.newLRU__en) 
                    << 0xcU))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.newLRU__en) 
                                     << 0xfU))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.newLRU__en) 
                                                      << 0x12U))) 
           | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.newLRU__en)) 
                 | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.newLRU__en) 
                       << 3U))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.newLRU__en) 
                                      << 6U))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.newLRU__en) 
                                                     << 9U))) 
              | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.newLRU__en) 
                    << 0xcU))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.newLRU__en) 
                                     << 0xfU))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.newLRU__en) 
                                                      << 0x12U))) 
           | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.newLRU__en) 
                 << 0x15U)));
    vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.newLRU__en)) 
                 | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.newLRU__en) 
                       << 3U))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.newLRU__en) 
                                      << 6U))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.newLRU__en) 
                                                     << 9U))) 
              | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.newLRU__en) 
                    << 0xcU))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.newLRU__en) 
                                     << 0xfU))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.newLRU__en) 
                                                      << 0x12U))) 
           | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.newLRU__en) 
                 << 0x15U)));
    vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.newLRU__en)) 
                 | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.newLRU__en) 
                       << 3U))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.newLRU__en) 
                                      << 6U))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.newLRU__en) 
                                                     << 9U))) 
              | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.newLRU__en) 
                    << 0xcU))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.newLRU__en) 
                                     << 0xfU))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.newLRU__en) 
                                                      << 0x12U))) 
           | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.newLRU__en) 
                 << 0x15U)));
    vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.newLRU__en)) 
                 | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.newLRU__en) 
                       << 3U))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.newLRU__en) 
                                      << 6U))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.newLRU__en) 
                                                     << 9U))) 
              | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.newLRU__en) 
                    << 0xcU))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.newLRU__en) 
                                     << 0xfU))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.newLRU__en) 
                                                      << 0x12U))) 
           | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.newLRU__en) 
                 << 0x15U)));
    vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.newLRU__en)) 
                 | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.newLRU__en) 
                       << 3U))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.newLRU__en) 
                                      << 6U))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.newLRU__en) 
                                                     << 9U))) 
              | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.newLRU__en) 
                    << 0xcU))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.newLRU__en) 
                                     << 0xfU))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.newLRU__en) 
                                                      << 0x12U))) 
           | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.newLRU__en) 
                 << 0x15U)));
    vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
            ? (7U & (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                     >> 0x12U)) : 0U);
    vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
            ? (7U & (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
                     >> 0x15U)) : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x12U))
            : 0U);
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(this->__PVT__init))) ? (7U 
                                                 & (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                                                    >> 0x15U))
            : 0U);
    vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
            ? (7U & (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                     >> 0x12U)) : 0U);
    vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
            ? (7U & (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
                     >> 0x15U)) : 0U);
    vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
            ? (7U & (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                     >> 0x12U)) : 0U);
    vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
            ? (7U & (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
                     >> 0x15U)) : 0U);
    vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en14 
        = (((6U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
            ? (7U & (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                     >> 0x12U)) : 0U);
    vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en15 
        = (((7U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
            & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
            ? (7U & (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
                     >> 0x15U)) : 0U);
    vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.newLru__out59 
        = ((0xfffff8U & vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.newLru__out59) 
           | (((((((((((0U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                       ? vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa
                       : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                    | ((((1U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                         & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                         ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                            >> 3U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                   | ((((2U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                        ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                           >> 6U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                  | ((((3U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                       ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                          >> 9U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                 | ((((4U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                      & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                      ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                         >> 0xcU) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                | ((((5U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                     ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                        >> 0xfU) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
               | ((((6U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                    & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                    ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                       >> 0x12U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
              | ((((7U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                   & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                   ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                      >> 0x15U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en15))));
    vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.newLru__out60 
        = ((0xffffc7U & vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.newLru__out60) 
           | (((((((((((((0U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                         & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                         ? vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa
                         : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                      | ((((1U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                           & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                           ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                              >> 3U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                     | ((((2U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                          & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                          ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                             >> 6U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                    | ((((3U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                         & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                         ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                            >> 9U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                   | ((((4U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                        ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                           >> 0xcU) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                  | ((((5U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                       ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                          >> 0xfU) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                 | ((((6U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                      & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                      ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                         >> 0x12U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                | ((((7U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                     ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                        >> 0x15U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
               | (((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)
                    ? 1U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)
                                   ? 7U : 0U))) << 3U));
    vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.newLru__out61 
        = ((0xfffe3fU & vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.newLru__out61) 
           | (((((((((((((0U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                         & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                         ? vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa
                         : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                      | ((((1U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                           & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                           ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                              >> 3U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                     | ((((2U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                          & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                          ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                             >> 6U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                    | ((((3U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                         & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                         ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                            >> 9U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                   | ((((4U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                        ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                           >> 0xcU) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                  | ((((5U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                       ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                          >> 0xfU) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                 | ((((6U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                      & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                      ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                         >> 0x12U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                | ((((7U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                     ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                        >> 0x15U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
               | (((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)
                    ? 2U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)
                                   ? 7U : 0U))) << 6U));
    vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.newLru__out62 
        = ((0xfff1ffU & vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.newLru__out62) 
           | (((((((((((((0U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
                         & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                         ? vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa
                         : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                      | ((((1U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
                           & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                           ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                              >> 3U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                     | ((((2U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
                          & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                          ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                             >> 6U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                    | ((((3U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
                         & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                         ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                            >> 9U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                   | ((((4U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                        ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                           >> 0xcU) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                  | ((((5U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                       ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                          >> 0xfU) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                 | ((((6U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
                      & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                      ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                         >> 0x12U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                | ((((7U == (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU)) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)))
                     ? (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
                        >> 0x15U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
               | (((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)
                    ? 3U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)
                                   ? 7U : 0U))) << 9U));
    this->newLru__out59 = ((0xfffff8U & this->newLru__out59) 
                           | (((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa
                                       : 0U) & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                    | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 3U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                   | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 6U) : 0U) 
                                      & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                  | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 9U) : 0U) 
                                     & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                 | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0xcU) : 0U) 
                                    & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0xfU) : 0U) 
                                   & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                               | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                    & (~ (IData)(this->__PVT__init)))
                                    ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                       >> 0x12U) : 0U) 
                                  & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                              | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                                   & (~ (IData)(this->__PVT__init)))
                                   ? (this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                                      >> 0x15U) : 0U) 
                                 & (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en15))));
    this->newLru__out60 = ((0xffffc7U & this->newLru__out60) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 1U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 3U));
    this->newLru__out61 = ((0xfffe3fU & this->newLru__out61) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 2U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 6U));
    this->newLru__out64 = ((0xfc7fffU & this->newLru__out64) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 5U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 0xfU));
    this->newLru__out66 = ((0x1fffffU & this->newLru__out66) 
                           | (((((((((((((0U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa
                                         : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                                      | ((((1U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                                           & (~ (IData)(this->__PVT__init)))
                                           ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                              >> 3U)
                                           : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                                     | ((((2U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                                          & (~ (IData)(this->__PVT__init)))
                                          ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                             >> 6U)
                                          : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                                    | ((((3U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                                         & (~ (IData)(this->__PVT__init)))
                                         ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                            >> 9U) : 0U) 
                                       & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                                   | ((((4U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                                        & (~ (IData)(this->__PVT__init)))
                                        ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                           >> 0xcU)
                                        : 0U) & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                                  | ((((5U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                                       & (~ (IData)(this->__PVT__init)))
                                       ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                          >> 0xfU) : 0U) 
                                     & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                                 | ((((6U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                                      & (~ (IData)(this->__PVT__init)))
                                      ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                         >> 0x12U) : 0U) 
                                    & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                                | ((((7U == (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                                     & (~ (IData)(this->__PVT__init)))
                                     ? (this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                                        >> 0x15U) : 0U) 
                                   & (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
                               | (((IData)(this->__PVT__init)
                                    ? 7U : 0U) & ((IData)(this->__PVT__init)
                                                   ? 7U
                                                   : 0U))) 
                              << 0x15U));
    vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.newLru__out59 
        = ((0xfffff8U & vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.newLru__out59) 
           | (((((((((((0U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                       ? vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa
                       : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                    | ((((1U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                         & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                         ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                            >> 3U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                   | ((((2U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                        ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                           >> 6U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                  | ((((3U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                       ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                          >> 9U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                 | ((((4U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                      & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                      ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                         >> 0xcU) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                | ((((5U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                     ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                        >> 0xfU) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
               | ((((6U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                    & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                    ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                       >> 0x12U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
              | ((((7U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU)) 
                   & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                   ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
                      >> 0x15U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en15))));
    vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.newLru__out60 
        = ((0xffffc7U & vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.newLru__out60) 
           | (((((((((((((0U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                         & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                         ? vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa
                         : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                      | ((((1U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                           & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                           ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                              >> 3U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                     | ((((2U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                          & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                          ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                             >> 6U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                    | ((((3U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                         & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                         ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                            >> 9U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                   | ((((4U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                        ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                           >> 0xcU) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                  | ((((5U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                       ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                          >> 0xfU) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                 | ((((6U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                      & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                      ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                         >> 0x12U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                | ((((7U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU)) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                     ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
                        >> 0x15U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
               | (((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)
                    ? 1U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)
                                   ? 7U : 0U))) << 3U));
    vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.newLru__out61 
        = ((0xfffe3fU & vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.newLru__out61) 
           | (((((((((((((0U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                         & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                         ? vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa
                         : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                      | ((((1U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                           & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                           ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                              >> 3U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                     | ((((2U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                          & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                          ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                             >> 6U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                    | ((((3U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                         & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                         ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                            >> 9U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                   | ((((4U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                        ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                           >> 0xcU) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                  | ((((5U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                       ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                          >> 0xfU) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                 | ((((6U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                      & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                      ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                         >> 0x12U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                | ((((7U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU)) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                     ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
                        >> 0x15U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
               | (((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)
                    ? 2U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)
                                   ? 7U : 0U))) << 6U));
    vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.newLru__out64 
        = ((0xfc7fffU & vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.newLru__out64) 
           | (((((((((((((0U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                         & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                         ? vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa
                         : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                      | ((((1U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                           & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                           ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                              >> 3U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                     | ((((2U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                          & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                          ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                             >> 6U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                    | ((((3U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                         & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                         ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                            >> 9U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                   | ((((4U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                        ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                           >> 0xcU) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                  | ((((5U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                       ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                          >> 0xfU) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                 | ((((6U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                      & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                      ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                         >> 0x12U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                | ((((7U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU)) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                     ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
                        >> 0x15U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
               | (((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)
                    ? 5U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)
                                   ? 7U : 0U))) << 0xfU));
    vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.newLru__out66 
        = ((0x1fffffU & vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.newLru__out66) 
           | (((((((((((((0U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                         & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                         ? vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa
                         : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en8)) 
                      | ((((1U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                           & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                           ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                              >> 3U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en9))) 
                     | ((((2U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                          & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                          ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                             >> 6U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en10))) 
                    | ((((3U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                         & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                         ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                            >> 9U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en11))) 
                   | ((((4U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                        & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                        ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                           >> 0xcU) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en12))) 
                  | ((((5U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                       & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                       ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                          >> 0xfU) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en13))) 
                 | ((((6U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                      & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                      ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                         >> 0x12U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en14))) 
                | ((((7U == (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU)) 
                     & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)))
                     ? (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
                        >> 0x15U) : 0U) & (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en15))) 
               | (((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)
                    ? 7U : 0U) & ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)
                                   ? 7U : 0U))) << 0x15U));
    vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__newLru 
        = ((((((((vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.newLru__out59 
                  & (((((((((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                            | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                           | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                          | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                         | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                        | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                       | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                      | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                     | ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)
                         ? 7U : 0U))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.newLru__out60 
                                         & ((((((((((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                    | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                   | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                  | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                 | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                               | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                              | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                             | ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)
                                                 ? 7U
                                                 : 0U)) 
                                            << 3U))) 
                | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.newLru__out61 
                   & ((((((((((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                              | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                             | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                            | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                           | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                          | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                         | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                        | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                       | ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)
                           ? 7U : 0U)) << 6U))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.newLru__out62 
                                                   & ((((((((((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                              | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                             | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                            | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                           | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                          | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                                         | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                                        | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                                       | ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)
                                                           ? 7U
                                                           : 0U)) 
                                                      << 9U))) 
              | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.newLru__out63 
                 & ((((((((((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                            | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                           | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                          | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                         | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                        | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                       | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                      | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                     | ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)
                         ? 7U : 0U)) << 0xcU))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.newLru__out64 
                                                   & ((((((((((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                              | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                             | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                            | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                           | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                          | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                                         | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                                        | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                                       | ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)
                                                           ? 7U
                                                           : 0U)) 
                                                      << 0xfU))) 
            | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.newLru__out65 
               & ((((((((((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                          | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                         | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                        | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                       | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                      | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                     | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                    | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                   | ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)
                       ? 7U : 0U)) << 0x12U))) | (vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.newLru__out66 
                                                  & ((((((((((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                             | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                            | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                           | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                          | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                         | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                                        | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                                       | (IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                                      | ((IData)(vlSymsp->TOP__agu_block__DOT__agu0__tlb_mod.__PVT__init)
                                                          ? 7U
                                                          : 0U)) 
                                                     << 0x15U)));
    this->__PVT__newLru = ((((((((this->newLru__out59 
                                  & (((((((((IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                            | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                           | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                          | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                         | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                        | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                       | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                      | (IData)(this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                     | ((IData)(this->__PVT__init)
                                         ? 7U : 0U))) 
                                 | (this->newLru__out60 
                                    & ((((((((((IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                               | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                              | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                             | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                            | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                           | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                          | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                         | (IData)(this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                        | ((IData)(this->__PVT__init)
                                            ? 7U : 0U)) 
                                       << 3U))) | (this->newLru__out61 
                                                   & ((((((((((IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                              | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                             | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                            | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                           | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                          | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                                         | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                                        | (IData)(this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                                       | ((IData)(this->__PVT__init)
                                                           ? 7U
                                                           : 0U)) 
                                                      << 6U))) 
                               | (this->newLru__out62 
                                  & ((((((((((IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                             | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                            | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                           | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                          | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                         | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                        | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                       | (IData)(this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                      | ((IData)(this->__PVT__init)
                                          ? 7U : 0U)) 
                                     << 9U))) | (this->newLru__out63 
                                                 & ((((((((((IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                            | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                           | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                          | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                         | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                        | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                                       | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                                      | (IData)(this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                                     | ((IData)(this->__PVT__init)
                                                         ? 7U
                                                         : 0U)) 
                                                    << 0xcU))) 
                             | (this->newLru__out64 
                                & ((((((((((IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                           | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                          | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                         | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                        | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                       | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                      | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                     | (IData)(this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                    | ((IData)(this->__PVT__init)
                                        ? 7U : 0U)) 
                                   << 0xfU))) | (this->newLru__out65 
                                                 & ((((((((((IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                            | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                           | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                          | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                         | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                        | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                                       | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                                      | (IData)(this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                                     | ((IData)(this->__PVT__init)
                                                         ? 7U
                                                         : 0U)) 
                                                    << 0x12U))) 
                           | (this->newLru__out66 & 
                              ((((((((((IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                       | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                      | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                     | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                    | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                   | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                  | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                 | (IData)(this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                | ((IData)(this->__PVT__init)
                                    ? 7U : 0U)) << 0x15U)));
    vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__newLru 
        = ((((((((vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.newLru__out59 
                  & (((((((((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                            | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                           | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                          | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                         | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                        | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                       | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                      | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                     | ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)
                         ? 7U : 0U))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.newLru__out60 
                                         & ((((((((((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                    | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                   | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                  | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                 | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                               | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                              | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                             | ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)
                                                 ? 7U
                                                 : 0U)) 
                                            << 3U))) 
                | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.newLru__out61 
                   & ((((((((((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                              | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                             | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                            | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                           | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                          | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                         | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                        | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                       | ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)
                           ? 7U : 0U)) << 6U))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.newLru__out62 
                                                   & ((((((((((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                              | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                             | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                            | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                           | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                          | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                                         | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                                        | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                                       | ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)
                                                           ? 7U
                                                           : 0U)) 
                                                      << 9U))) 
              | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.newLru__out63 
                 & ((((((((((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                            | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                           | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                          | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                         | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                        | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                       | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                      | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                     | ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)
                         ? 7U : 0U)) << 0xcU))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.newLru__out64 
                                                   & ((((((((((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                              | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                             | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                            | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                           | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                          | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                                         | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                                        | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                                       | ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)
                                                           ? 7U
                                                           : 0U)) 
                                                      << 0xfU))) 
            | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.newLru__out65 
               & ((((((((((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                          | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                         | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                        | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                       | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                      | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                     | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                    | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                   | ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)
                       ? 7U : 0U)) << 0x12U))) | (vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.newLru__out66 
                                                  & ((((((((((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en8) 
                                                             | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en9)) 
                                                            | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en10)) 
                                                           | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en11)) 
                                                          | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en12)) 
                                                         | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en13)) 
                                                        | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en14)) 
                                                       | (IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en15)) 
                                                      | ((IData)(vlSymsp->TOP__agu_block__DOT__agu1__DOT__tlb_mod.__PVT__init)
                                                          ? 7U
                                                          : 0U)) 
                                                     << 0x15U)));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu1__DOT__tlb_mod__41(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu1__DOT__tlb_mod__41\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][5U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][0U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][1U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][2U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][3U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][4U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                          >> 1U)))][5U];
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu1__DOT__tlb_mod__46(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu1__DOT__tlb_mod__46\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__lru_way = ((0xfffff8U & this->__PVT__lru_way) 
                            | this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                            [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                              >> 1U)))]);
    this->__PVT__lru_way = ((0xffffc7U & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                                 >> 1U)))] 
                               << 3U));
    this->__PVT__lru_way = ((0xfffe3fU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                                 >> 1U)))] 
                               << 6U));
    this->__PVT__lru_way = ((0xfff1ffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                                 >> 1U)))] 
                               << 9U));
    this->__PVT__lru_way = ((0xff8fffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                                 >> 1U)))] 
                               << 0xcU));
    this->__PVT__lru_way = ((0xfc7fffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                                 >> 1U)))] 
                               << 0xfU));
    this->__PVT__lru_way = ((0xe3ffffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                                 >> 1U)))] 
                               << 0x12U));
    this->__PVT__lru_way = ((0x1fffffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & (IData)((vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                                 >> 1U)))] 
                               << 0x15U));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu1__DOT__tlb_mod__63(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu1__DOT__tlb_mod__63\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlTOPp->agu_block__DOT__agu1__DOT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlTOPp->agu_block__DOT__agu1__DOT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlTOPp->agu_block__DOT__agu1__DOT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlTOPp->agu_block__DOT__agu1__DOT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlTOPp->agu_block__DOT__agu1__DOT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlTOPp->agu_block__DOT__agu1__DOT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlTOPp->agu_block__DOT__agu1__DOT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                 >> 1U))) | (((((QData)((IData)(
                                                                (0x1fffffU 
                                                                 & vlTOPp->agu_block__DOT__agu1__DOT__sproc))) 
                                                << 0x1eU) 
                                               | (QData)((IData)(
                                                                 (0x3fffffffU 
                                                                  & (IData)(
                                                                            (vlTOPp->agu_block__DOT__agu1__DOT__addrTlb 
                                                                             >> 1U)))))) 
                                              == (VL_ULL(0x7ffffffffffff) 
                                                  & (((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      << 0x20U) 
                                                     | (QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                                             & (this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                                                >> 0x14U))));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu1__DOT__tlb_mod__113(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu1__DOT__tlb_mod__113\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->read_data_next = ((1U & (IData)(vlTOPp->agu_block__DOT__agu1__DOT__addrTlb))
                             ? (((((((((((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                          ? (((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                              << 0x19U) 
                                             | ((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                >> 7U))
                                          : VL_ULL(0)) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0))) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0))) 
                                      | ((((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                            ? (((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                                << 0x19U) 
                                               | ((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                  >> 7U))
                                            : VL_ULL(0)) 
                                          & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                              ? VL_ULL(0x1ffffffffff)
                                              : VL_ULL(0))) 
                                         & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                             ? VL_ULL(0x1ffffffffff)
                                             : VL_ULL(0)))) 
                                     | ((((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                           ? (((QData)((IData)(
                                                               this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                               << 0x19U) 
                                              | ((QData)((IData)(
                                                                 this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                 >> 7U))
                                           : VL_ULL(0)) 
                                         & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                             ? VL_ULL(0x1ffffffffff)
                                             : VL_ULL(0))) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0)))) 
                                    | ((((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                          ? (((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                              << 0x19U) 
                                             | ((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                >> 7U))
                                          : VL_ULL(0)) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0))) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0)))) 
                                   | ((((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                         ? (((QData)((IData)(
                                                             this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                             << 0x19U) 
                                            | ((QData)((IData)(
                                                               this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                               >> 7U))
                                         : VL_ULL(0)) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0))) 
                                      & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                          ? VL_ULL(0x1ffffffffff)
                                          : VL_ULL(0)))) 
                                  | ((((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                        ? (((QData)((IData)(
                                                            this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                            << 0x19U) 
                                           | ((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                              >> 7U))
                                        : VL_ULL(0)) 
                                      & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                          ? VL_ULL(0x1ffffffffff)
                                          : VL_ULL(0))) 
                                     & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                         ? VL_ULL(0x1ffffffffff)
                                         : VL_ULL(0)))) 
                                 | ((((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                       ? (((QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                           << 0x19U) 
                                          | ((QData)((IData)(
                                                             this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                             >> 7U))
                                       : VL_ULL(0)) 
                                     & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                         ? VL_ULL(0x1ffffffffff)
                                         : VL_ULL(0))) 
                                    & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                        ? VL_ULL(0x1ffffffffff)
                                        : VL_ULL(0)))) 
                                | ((((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                      ? (((QData)((IData)(
                                                          this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                          << 0x19U) 
                                         | ((QData)((IData)(
                                                            this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                            >> 7U))
                                      : VL_ULL(0)) 
                                    & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                        ? VL_ULL(0x1ffffffffff)
                                        : VL_ULL(0))) 
                                   & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                       ? VL_ULL(0x1ffffffffff)
                                       : VL_ULL(0))))
                             : this->__PVT__read_data1);
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu1__DOT__tlb_mod__118(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu1__DOT__tlb_mod__118\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->read_data = ((1U & (IData)(vlTOPp->agu_block__DOT__agu1__DOT__addrTlb))
                        ? this->__PVT__read_data1 : 
                       (((((((((((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                  ? (((QData)((IData)(
                                                      this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                      << 0x2bU) | (
                                                   ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                    << 0xbU) 
                                                   | ((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      >> 0x15U)))
                                  : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                                   ? VL_ULL(0x1ffffffffff)
                                                   : VL_ULL(0))) 
                               & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                   ? VL_ULL(0x1ffffffffff)
                                   : VL_ULL(0))) | 
                              ((((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                  ? (((QData)((IData)(
                                                      this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                      << 0x2bU) | (
                                                   ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                    << 0xbU) 
                                                   | ((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      >> 0x15U)))
                                  : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                                   ? VL_ULL(0x1ffffffffff)
                                                   : VL_ULL(0))) 
                               & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                   ? VL_ULL(0x1ffffffffff)
                                   : VL_ULL(0)))) | 
                             ((((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                 ? (((QData)((IData)(
                                                     this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                     << 0x2bU) | (((QData)((IData)(
                                                                   this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                   << 0xbU) 
                                                  | ((QData)((IData)(
                                                                     this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                     >> 0x15U)))
                                 : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                                  ? VL_ULL(0x1ffffffffff)
                                                  : VL_ULL(0))) 
                              & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                  ? VL_ULL(0x1ffffffffff)
                                  : VL_ULL(0)))) | 
                            ((((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                ? (((QData)((IData)(
                                                    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                    << 0x2bU) | (((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                  << 0xbU) 
                                                 | ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                    >> 0x15U)))
                                : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                                 ? VL_ULL(0x1ffffffffff)
                                                 : VL_ULL(0))) 
                             & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                 ? VL_ULL(0x1ffffffffff)
                                 : VL_ULL(0)))) | (
                                                   (((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                                      ? 
                                                     (((QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                                       << 0x2bU) 
                                                      | (((QData)((IData)(
                                                                          this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                          << 0xbU) 
                                                         | ((QData)((IData)(
                                                                            this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                            >> 0x15U)))
                                                      : VL_ULL(0)) 
                                                    & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                                        ? VL_ULL(0x1ffffffffff)
                                                        : VL_ULL(0))) 
                                                   & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                                       ? VL_ULL(0x1ffffffffff)
                                                       : VL_ULL(0)))) 
                          | ((((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                ? (((QData)((IData)(
                                                    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                    << 0x2bU) | (((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                  << 0xbU) 
                                                 | ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                    >> 0x15U)))
                                : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                                 ? VL_ULL(0x1ffffffffff)
                                                 : VL_ULL(0))) 
                             & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                 ? VL_ULL(0x1ffffffffff)
                                 : VL_ULL(0)))) | (
                                                   (((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                                      ? 
                                                     (((QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                                       << 0x2bU) 
                                                      | (((QData)((IData)(
                                                                          this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                          << 0xbU) 
                                                         | ((QData)((IData)(
                                                                            this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                            >> 0x15U)))
                                                      : VL_ULL(0)) 
                                                    & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                                        ? VL_ULL(0x1ffffffffff)
                                                        : VL_ULL(0))) 
                                                   & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                                       ? VL_ULL(0x1ffffffffff)
                                                       : VL_ULL(0)))) 
                        | ((((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                              ? (((QData)((IData)(this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                  << 0x2bU) | (((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                << 0xbU) 
                                               | ((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                  >> 0x15U)))
                              : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                               ? VL_ULL(0x1ffffffffff)
                                               : VL_ULL(0))) 
                           & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                               ? VL_ULL(0x1ffffffffff)
                               : VL_ULL(0)))));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu1__DOT__tlb_mod__140(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__agu1__DOT__tlb_mod__140\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en 
        = ((IData)(vlTOPp->agu_block__DOT__agu1__DOT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en 
        = ((IData)(vlTOPp->agu_block__DOT__agu1__DOT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en 
        = ((IData)(vlTOPp->agu_block__DOT__agu1__DOT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en 
        = ((IData)(vlTOPp->agu_block__DOT__agu1__DOT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en 
        = ((IData)(vlTOPp->agu_block__DOT__agu1__DOT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en 
        = ((IData)(vlTOPp->agu_block__DOT__agu1__DOT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en 
        = ((IData)(vlTOPp->agu_block__DOT__agu1__DOT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
    this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en 
        = ((IData)(vlTOPp->agu_block__DOT__agu1__DOT__read_clkEn_reg) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
}

VL_INLINE_OPT void Vagu_block_dtlb::_sequent__TOP__agu_block__DOT__agu1__DOT__tlb_mod__181(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_sequent__TOP__agu_block__DOT__agu1__DOT__tlb_mod__181\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(this->__PVT__hitLru));
    this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(this->__PVT__hitLru));
    this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(this->__PVT__hitLru));
    this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(this->__PVT__hitLru));
    this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(this->__PVT__hitLru));
    this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(this->__PVT__hitLru));
    this->__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(this->__PVT__hitLru));
    this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(this->__PVT__hitLru));
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__hitLru));
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__hitLru));
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__hitLru));
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__hitLru));
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__hitLru));
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__hitLru));
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__hitLru));
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU 
        = ((IData)(vlTOPp->agu_block__DOT__tlb_wen)
            ? 7U : (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__hitLru));
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.newLRU__out__en3 
        = ((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__init))) 
            & (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
            ? (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.__pinNumber2__en0)
            : 0U);
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.newLRU__out__en3 
        = ((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__init))) 
            & (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
            ? (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.__pinNumber2__en0)
            : 0U);
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.newLRU__out__en3 
        = ((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__init))) 
            & (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
            ? (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.__pinNumber2__en0)
            : 0U);
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.newLRU__out__en3 
        = ((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__init))) 
            & (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
            ? (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.__pinNumber2__en0)
            : 0U);
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.newLRU__out__en3 
        = ((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__init))) 
            & (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
            ? (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.__pinNumber2__en0)
            : 0U);
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.newLRU__out__en3 
        = ((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__init))) 
            & (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
            ? (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.__pinNumber2__en0)
            : 0U);
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.newLRU__out__en3 
        = ((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__init))) 
            & (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
            ? (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod.__pinNumber2__en0)
            : 0U);
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.newLRU__out__en3 
        = ((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__init))) 
            & (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
            ? (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod.__pinNumber2__en0)
            : 0U);
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.newLRU__out__en3 
        = ((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__init))) 
            & (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
            ? (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod.__pinNumber2__en0)
            : 0U);
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.newLRU__out__en3 
        = ((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__init))) 
            & (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
            ? (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod.__pinNumber2__en0)
            : 0U);
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.newLRU__out__en3 
        = ((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__init))) 
            & (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
            ? (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod.__pinNumber2__en0)
            : 0U);
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.newLRU__out__en3 
        = ((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__init))) 
            & (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
            ? (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod.__pinNumber2__en0)
            : 0U);
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.newLRU__out__en3 
        = ((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__init))) 
            & (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
            ? (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod.__pinNumber2__en0)
            : 0U);
    vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.newLRU__out__en3 
        = ((((~ ((IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__PVT__init))) 
            & (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod.__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
            ? (IData)(vlSymsp->TOP__agu_block__DOT__agu2__tlb_mod__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod.__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
    __PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__out__en3 
        = ((((~ ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__PVT__adders_gen__DOT__cmp_mod__DOT__C) 
                 >> 2U)) & (~ (IData)(this->__PVT__init))) 
            & (IData)(this->__Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en))
            ? (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->__pinNumber2__en0)
            : 0U);
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__rec_agu_mod__DOT__tlb_mod__64(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__rec_agu_mod__DOT__tlb_mod__64\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][0U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][1U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][2U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][3U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][4U];
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][5U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][0U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][1U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][2U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][3U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][4U];
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][5U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][0U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][1U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][2U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][3U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][4U];
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][5U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][0U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][1U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][2U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][3U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][4U];
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][5U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][0U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][1U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][2U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][3U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][4U];
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][5U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][0U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][1U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][2U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][3U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][4U];
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][5U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][0U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][1U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][2U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][3U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][4U];
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][5U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[0U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][0U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][1U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[2U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][2U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[3U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][3U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[4U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][4U];
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[5U] 
        = this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram
        [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                   << 0x12U) | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                >> 0xeU)))][5U];
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__rec_agu_mod__DOT__tlb_mod__70(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__rec_agu_mod__DOT__tlb_mod__70\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__lru_wayW = ((0xfffff8U & this->__PVT__lru_wayW) 
                             | (IData)(this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_lru));
    this->__PVT__lru_wayW = ((0xffffc7U & this->__PVT__lru_wayW) 
                             | ((IData)(this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_lru) 
                                << 3U));
    this->__PVT__lru_wayW = ((0xfffe3fU & this->__PVT__lru_wayW) 
                             | ((IData)(this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_lru) 
                                << 6U));
    this->__PVT__lru_wayW = ((0xfff1ffU & this->__PVT__lru_wayW) 
                             | ((IData)(this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_lru) 
                                << 9U));
    this->__PVT__lru_wayW = ((0xff8fffU & this->__PVT__lru_wayW) 
                             | ((IData)(this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_lru) 
                                << 0xcU));
    this->__PVT__lru_wayW = ((0xfc7fffU & this->__PVT__lru_wayW) 
                             | ((IData)(this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_lru) 
                                << 0xfU));
    this->__PVT__lru_wayW = ((0xe3ffffU & this->__PVT__lru_wayW) 
                             | ((IData)(this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_lru) 
                                << 0x12U));
    this->__PVT__lru_wayW = ((0x1fffffU & this->__PVT__lru_wayW) 
                             | ((IData)(this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_lru) 
                                << 0x15U));
    this->__PVT__lru_way = ((0xfffff8U & this->__PVT__lru_way) 
                            | this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                            [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                                       << 0x12U) | 
                                      (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                       >> 0xeU)))]);
    this->__PVT__lru_way = ((0xffffc7U & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                                          << 0x12U) 
                                         | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                            >> 0xeU)))] 
                               << 3U));
    this->__PVT__lru_way = ((0xfffe3fU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                                          << 0x12U) 
                                         | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                            >> 0xeU)))] 
                               << 6U));
    this->__PVT__lru_way = ((0xfff1ffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                                          << 0x12U) 
                                         | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                            >> 0xeU)))] 
                               << 9U));
    this->__PVT__lru_way = ((0xff8fffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                                          << 0x12U) 
                                         | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                            >> 0xeU)))] 
                               << 0xcU));
    this->__PVT__lru_way = ((0xfc7fffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                                          << 0x12U) 
                                         | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                            >> 0xeU)))] 
                               << 0xfU));
    this->__PVT__lru_way = ((0xe3ffffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                                          << 0x12U) 
                                         | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                            >> 0xeU)))] 
                               << 0x12U));
    this->__PVT__lru_way = ((0x1fffffU & this->__PVT__lru_way) 
                            | (this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram
                               [(0xfU & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                                          << 0x12U) 
                                         | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                            >> 0xeU)))] 
                               << 0x15U));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__rec_agu_mod__DOT__tlb_mod__82(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__rec_agu_mod__DOT__tlb_mod__82\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff7ffffU & this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x80000U & (((~ (IData)(this->__PVT__init)) 
                           & (~ (IData)(vlTOPp->agu_block__DOT__rec_agu_mod__DOT____Vcellinp__tlb_mod__write_invl))) 
                          << 0x13U)));
    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff7ffffU & this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x80000U & (((~ (IData)(this->__PVT__init)) 
                           & (~ (IData)(vlTOPp->agu_block__DOT__rec_agu_mod__DOT____Vcellinp__tlb_mod__write_invl))) 
                          << 0x13U)));
    this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff7ffffU & this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x80000U & (((~ (IData)(this->__PVT__init)) 
                           & (~ (IData)(vlTOPp->agu_block__DOT__rec_agu_mod__DOT____Vcellinp__tlb_mod__write_invl))) 
                          << 0x13U)));
    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff7ffffU & this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x80000U & (((~ (IData)(this->__PVT__init)) 
                           & (~ (IData)(vlTOPp->agu_block__DOT__rec_agu_mod__DOT____Vcellinp__tlb_mod__write_invl))) 
                          << 0x13U)));
    this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff7ffffU & this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x80000U & (((~ (IData)(this->__PVT__init)) 
                           & (~ (IData)(vlTOPp->agu_block__DOT__rec_agu_mod__DOT____Vcellinp__tlb_mod__write_invl))) 
                          << 0x13U)));
    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff7ffffU & this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x80000U & (((~ (IData)(this->__PVT__init)) 
                           & (~ (IData)(vlTOPp->agu_block__DOT__rec_agu_mod__DOT____Vcellinp__tlb_mod__write_invl))) 
                          << 0x13U)));
    this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff7ffffU & this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x80000U & (((~ (IData)(this->__PVT__init)) 
                           & (~ (IData)(vlTOPp->agu_block__DOT__rec_agu_mod__DOT____Vcellinp__tlb_mod__write_invl))) 
                          << 0x13U)));
    this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[1U] 
        = ((0xfff7ffffU & this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new[1U]) 
           | (0x80000U & (((~ (IData)(this->__PVT__init)) 
                           & (~ (IData)(vlTOPp->agu_block__DOT__rec_agu_mod__DOT____Vcellinp__tlb_mod__write_invl))) 
                          << 0x13U)));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__rec_agu_mod__DOT__tlb_mod__100(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__rec_agu_mod__DOT__tlb_mod__100\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en 
        = ((IData)(vlTOPp->agu_block__DOT__rec_agu_mod__DOT____Vcellinp__tlb_mod__read_clkEn) 
           | (IData)(vlTOPp->agu_block__DOT__tlb_wen));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__rec_agu_mod__DOT__tlb_mod__127(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__rec_agu_mod__DOT__tlb_mod__127\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (((QData)((IData)(vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[2U])) 
                                  << 0x32U) | (((QData)((IData)(
                                                                vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U])) 
                                                << 0x12U) 
                                               | ((QData)((IData)(
                                                                  vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U])) 
                                                  >> 0xeU))))) 
                         | (((((QData)((IData)((0x1fffffU 
                                                & vlTOPp->agu_block__DOT__rec_agu_mod__DOT__sproc))) 
                               << 0x1eU) | (QData)((IData)(
                                                           (0x3fffffffU 
                                                            & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                                                                << 0x12U) 
                                                               | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                                                  >> 0xeU)))))) 
                             == (VL_ULL(0x7ffffffffffff) 
                                 & (((QData)((IData)(
                                                     this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                            & (this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                               >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (((QData)((IData)(vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[2U])) 
                                  << 0x32U) | (((QData)((IData)(
                                                                vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U])) 
                                                << 0x12U) 
                                               | ((QData)((IData)(
                                                                  vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U])) 
                                                  >> 0xeU))))) 
                         | (((((QData)((IData)((0x1fffffU 
                                                & vlTOPp->agu_block__DOT__rec_agu_mod__DOT__sproc))) 
                               << 0x1eU) | (QData)((IData)(
                                                           (0x3fffffffU 
                                                            & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                                                                << 0x12U) 
                                                               | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                                                  >> 0xeU)))))) 
                             == (VL_ULL(0x7ffffffffffff) 
                                 & (((QData)((IData)(
                                                     this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                            & (this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                               >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (((QData)((IData)(vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[2U])) 
                                  << 0x32U) | (((QData)((IData)(
                                                                vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U])) 
                                                << 0x12U) 
                                               | ((QData)((IData)(
                                                                  vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U])) 
                                                  >> 0xeU))))) 
                         | (((((QData)((IData)((0x1fffffU 
                                                & vlTOPp->agu_block__DOT__rec_agu_mod__DOT__sproc))) 
                               << 0x1eU) | (QData)((IData)(
                                                           (0x3fffffffU 
                                                            & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                                                                << 0x12U) 
                                                               | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                                                  >> 0xeU)))))) 
                             == (VL_ULL(0x7ffffffffffff) 
                                 & (((QData)((IData)(
                                                     this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                            & (this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                               >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (((QData)((IData)(vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[2U])) 
                                  << 0x32U) | (((QData)((IData)(
                                                                vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U])) 
                                                << 0x12U) 
                                               | ((QData)((IData)(
                                                                  vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U])) 
                                                  >> 0xeU))))) 
                         | (((((QData)((IData)((0x1fffffU 
                                                & vlTOPp->agu_block__DOT__rec_agu_mod__DOT__sproc))) 
                               << 0x1eU) | (QData)((IData)(
                                                           (0x3fffffffU 
                                                            & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                                                                << 0x12U) 
                                                               | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                                                  >> 0xeU)))))) 
                             == (VL_ULL(0x7ffffffffffff) 
                                 & (((QData)((IData)(
                                                     this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                            & (this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                               >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (((QData)((IData)(vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[2U])) 
                                  << 0x32U) | (((QData)((IData)(
                                                                vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U])) 
                                                << 0x12U) 
                                               | ((QData)((IData)(
                                                                  vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U])) 
                                                  >> 0xeU))))) 
                         | (((((QData)((IData)((0x1fffffU 
                                                & vlTOPp->agu_block__DOT__rec_agu_mod__DOT__sproc))) 
                               << 0x1eU) | (QData)((IData)(
                                                           (0x3fffffffU 
                                                            & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                                                                << 0x12U) 
                                                               | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                                                  >> 0xeU)))))) 
                             == (VL_ULL(0x7ffffffffffff) 
                                 & (((QData)((IData)(
                                                     this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                            & (this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                               >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (((QData)((IData)(vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[2U])) 
                                  << 0x32U) | (((QData)((IData)(
                                                                vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U])) 
                                                << 0x12U) 
                                               | ((QData)((IData)(
                                                                  vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U])) 
                                                  >> 0xeU))))) 
                         | (((((QData)((IData)((0x1fffffU 
                                                & vlTOPp->agu_block__DOT__rec_agu_mod__DOT__sproc))) 
                               << 0x1eU) | (QData)((IData)(
                                                           (0x3fffffffU 
                                                            & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                                                                << 0x12U) 
                                                               | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                                                  >> 0xeU)))))) 
                             == (VL_ULL(0x7ffffffffffff) 
                                 & (((QData)((IData)(
                                                     this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                            & (this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                               >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (((QData)((IData)(vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[2U])) 
                                  << 0x32U) | (((QData)((IData)(
                                                                vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U])) 
                                                << 0x12U) 
                                               | ((QData)((IData)(
                                                                  vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U])) 
                                                  >> 0xeU))))) 
                         | (((((QData)((IData)((0x1fffffU 
                                                & vlTOPp->agu_block__DOT__rec_agu_mod__DOT__sproc))) 
                               << 0x1eU) | (QData)((IData)(
                                                           (0x3fffffffU 
                                                            & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                                                                << 0x12U) 
                                                               | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                                                  >> 0xeU)))))) 
                             == (VL_ULL(0x7ffffffffffff) 
                                 & (((QData)((IData)(
                                                     this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                            & (this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                               >> 0x14U))));
    this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL 
        = ((this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U] 
            >> 0x13U) & (((VL_ULL(0x7ffffffffffff) 
                           & (((QData)((IData)(this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[0U])))) 
                          == (VL_ULL(0x7ffffffffffff) 
                              & (((QData)((IData)(vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[2U])) 
                                  << 0x32U) | (((QData)((IData)(
                                                                vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U])) 
                                                << 0x12U) 
                                               | ((QData)((IData)(
                                                                  vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U])) 
                                                  >> 0xeU))))) 
                         | (((((QData)((IData)((0x1fffffU 
                                                & vlTOPp->agu_block__DOT__rec_agu_mod__DOT__sproc))) 
                               << 0x1eU) | (QData)((IData)(
                                                           (0x3fffffffU 
                                                            & ((vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[1U] 
                                                                << 0x12U) 
                                                               | (vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U] 
                                                                  >> 0xeU)))))) 
                             == (VL_ULL(0x7ffffffffffff) 
                                 & (((QData)((IData)(
                                                     this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[0U]))))) 
                            & (this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U] 
                               >> 0x14U))));
}

void Vagu_block_dtlb::_settle__TOP__agu_block__DOT__rec_agu_mod__DOT__tlb_mod__136(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_settle__TOP__agu_block__DOT__rec_agu_mod__DOT__tlb_mod__136\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->read_data_next = ((0x2000U & vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U])
                             ? (((((((((((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                          ? (((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                              << 0x19U) 
                                             | ((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                >> 7U))
                                          : VL_ULL(0)) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0))) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0))) 
                                      | ((((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                            ? (((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                                << 0x19U) 
                                               | ((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                  >> 7U))
                                            : VL_ULL(0)) 
                                          & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                              ? VL_ULL(0x1ffffffffff)
                                              : VL_ULL(0))) 
                                         & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                             ? VL_ULL(0x1ffffffffff)
                                             : VL_ULL(0)))) 
                                     | ((((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                           ? (((QData)((IData)(
                                                               this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                               << 0x19U) 
                                              | ((QData)((IData)(
                                                                 this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                 >> 7U))
                                           : VL_ULL(0)) 
                                         & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                             ? VL_ULL(0x1ffffffffff)
                                             : VL_ULL(0))) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0)))) 
                                    | ((((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                          ? (((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                              << 0x19U) 
                                             | ((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                                >> 7U))
                                          : VL_ULL(0)) 
                                        & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                            ? VL_ULL(0x1ffffffffff)
                                            : VL_ULL(0))) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0)))) 
                                   | ((((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                         ? (((QData)((IData)(
                                                             this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                             << 0x19U) 
                                            | ((QData)((IData)(
                                                               this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                               >> 7U))
                                         : VL_ULL(0)) 
                                       & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                           ? VL_ULL(0x1ffffffffff)
                                           : VL_ULL(0))) 
                                      & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                          ? VL_ULL(0x1ffffffffff)
                                          : VL_ULL(0)))) 
                                  | ((((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                        ? (((QData)((IData)(
                                                            this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                            << 0x19U) 
                                           | ((QData)((IData)(
                                                              this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                              >> 7U))
                                        : VL_ULL(0)) 
                                      & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                          ? VL_ULL(0x1ffffffffff)
                                          : VL_ULL(0))) 
                                     & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                         ? VL_ULL(0x1ffffffffff)
                                         : VL_ULL(0)))) 
                                 | ((((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                       ? (((QData)((IData)(
                                                           this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                           << 0x19U) 
                                          | ((QData)((IData)(
                                                             this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                             >> 7U))
                                       : VL_ULL(0)) 
                                     & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                         ? VL_ULL(0x1ffffffffff)
                                         : VL_ULL(0))) 
                                    & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                        ? VL_ULL(0x1ffffffffff)
                                        : VL_ULL(0)))) 
                                | ((((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                      ? (((QData)((IData)(
                                                          this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[5U])) 
                                          << 0x19U) 
                                         | ((QData)((IData)(
                                                            this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[4U])) 
                                            >> 7U))
                                      : VL_ULL(0)) 
                                    & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                        ? VL_ULL(0x1ffffffffff)
                                        : VL_ULL(0))) 
                                   & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                       ? VL_ULL(0x1ffffffffff)
                                       : VL_ULL(0))))
                             : this->__PVT__read_data1);
    this->read_data = ((0x2000U & vlTOPp->agu_block__DOT__rec_agu_mod__DOT__addrMain_tlb[0U])
                        ? this->__PVT__read_data1 : 
                       (((((((((((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                  ? (((QData)((IData)(
                                                      this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                      << 0x2bU) | (
                                                   ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                    << 0xbU) 
                                                   | ((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      >> 0x15U)))
                                  : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                                   ? VL_ULL(0x1ffffffffff)
                                                   : VL_ULL(0))) 
                               & ((IData)(this->__Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL)
                                   ? VL_ULL(0x1ffffffffff)
                                   : VL_ULL(0))) | 
                              ((((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                  ? (((QData)((IData)(
                                                      this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                      << 0x2bU) | (
                                                   ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                    << 0xbU) 
                                                   | ((QData)((IData)(
                                                                      this->__PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                      >> 0x15U)))
                                  : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                                   ? VL_ULL(0x1ffffffffff)
                                                   : VL_ULL(0))) 
                               & ((IData)(this->__Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL)
                                   ? VL_ULL(0x1ffffffffff)
                                   : VL_ULL(0)))) | 
                             ((((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                 ? (((QData)((IData)(
                                                     this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                     << 0x2bU) | (((QData)((IData)(
                                                                   this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                   << 0xbU) 
                                                  | ((QData)((IData)(
                                                                     this->__PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                     >> 0x15U)))
                                 : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                                  ? VL_ULL(0x1ffffffffff)
                                                  : VL_ULL(0))) 
                              & ((IData)(this->__Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL)
                                  ? VL_ULL(0x1ffffffffff)
                                  : VL_ULL(0)))) | 
                            ((((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                ? (((QData)((IData)(
                                                    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                    << 0x2bU) | (((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                  << 0xbU) 
                                                 | ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                    >> 0x15U)))
                                : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                                 ? VL_ULL(0x1ffffffffff)
                                                 : VL_ULL(0))) 
                             & ((IData)(this->__Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL)
                                 ? VL_ULL(0x1ffffffffff)
                                 : VL_ULL(0)))) | (
                                                   (((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                                      ? 
                                                     (((QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                                       << 0x2bU) 
                                                      | (((QData)((IData)(
                                                                          this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                          << 0xbU) 
                                                         | ((QData)((IData)(
                                                                            this->__PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                            >> 0x15U)))
                                                      : VL_ULL(0)) 
                                                    & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                                        ? VL_ULL(0x1ffffffffff)
                                                        : VL_ULL(0))) 
                                                   & ((IData)(this->__Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL)
                                                       ? VL_ULL(0x1ffffffffff)
                                                       : VL_ULL(0)))) 
                          | ((((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                ? (((QData)((IData)(
                                                    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                    << 0x2bU) | (((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                  << 0xbU) 
                                                 | ((QData)((IData)(
                                                                    this->__PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                    >> 0x15U)))
                                : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                                 ? VL_ULL(0x1ffffffffff)
                                                 : VL_ULL(0))) 
                             & ((IData)(this->__Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL)
                                 ? VL_ULL(0x1ffffffffff)
                                 : VL_ULL(0)))) | (
                                                   (((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                                      ? 
                                                     (((QData)((IData)(
                                                                       this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                                       << 0x2bU) 
                                                      | (((QData)((IData)(
                                                                          this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                          << 0xbU) 
                                                         | ((QData)((IData)(
                                                                            this->__PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                            >> 0x15U)))
                                                      : VL_ULL(0)) 
                                                    & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                                        ? VL_ULL(0x1ffffffffff)
                                                        : VL_ULL(0))) 
                                                   & ((IData)(this->__Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL)
                                                       ? VL_ULL(0x1ffffffffff)
                                                       : VL_ULL(0)))) 
                        | ((((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                              ? (((QData)((IData)(this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[3U])) 
                                  << 0x2bU) | (((QData)((IData)(
                                                                this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[2U])) 
                                                << 0xbU) 
                                               | ((QData)((IData)(
                                                                  this->__PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram[1U])) 
                                                  >> 0x15U)))
                              : VL_ULL(0)) & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                                               ? VL_ULL(0x1ffffffffff)
                                               : VL_ULL(0))) 
                           & ((IData)(this->__Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL)
                               ? VL_ULL(0x1ffffffffff)
                               : VL_ULL(0)))));
}

VL_INLINE_OPT void Vagu_block_dtlb::_sequent__TOP__agu_block__DOT__rec_agu_mod__DOT__tlb_mod__184(Vagu_block__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_sequent__TOP__agu_block__DOT__rec_agu_mod__DOT__tlb_mod__184\n"); );
    Vagu_block* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa 
        = ((((((((this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out17 
                  & (IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en)) 
                 | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out18 
                    & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                       << 3U))) | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out19 
                                   & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                      << 6U))) | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out20 
                                                  & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                                                     << 9U))) 
              | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out21 
                 & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                    << 0xcU))) | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out22 
                                  & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                                     << 0xfU))) | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out23 
                                                   & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                                      << 0x12U))) 
           | (this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out24 
              & ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                 << 0x15U)));
    this->ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
    this->ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en 
        = (0xffffffU & ((((((((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__0__KET____DOT__lru_mod->newLRU__en) 
                              | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__1__KET____DOT__lru_mod->newLRU__en) 
                                 << 3U)) | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__2__KET____DOT__lru_mod->newLRU__en) 
                                            << 6U)) 
                            | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__3__KET____DOT__lru_mod->newLRU__en) 
                               << 9U)) | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__4__KET____DOT__lru_mod->newLRU__en) 
                                          << 0xcU)) 
                          | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__5__KET____DOT__lru_mod->newLRU__en) 
                             << 0xfU)) | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__6__KET____DOT__lru_mod->newLRU__en) 
                                          << 0x12U)) 
                        | ((IData)(__PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__lru_gen__BRA__7__KET____DOT__lru_mod->newLRU__en) 
                           << 0x15U)));
}

void Vagu_block_dtlb::_ctor_var_reset() {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vagu_block_dtlb::_ctor_var_reset\n"); );
    // Body
    clk = VL_RAND_RESET_I(1);
    rst = VL_RAND_RESET_I(1);
    read_clkEn = VL_RAND_RESET_I(1);
    sec_wren = VL_RAND_RESET_I(1);
    addr = VL_RAND_RESET_Q(52);
    sproc = VL_RAND_RESET_I(21);
    read_data = VL_RAND_RESET_Q(41);
    read_data_next = VL_RAND_RESET_Q(41);
    read_way = VL_RAND_RESET_I(3);
    read_hit = VL_RAND_RESET_I(1);
    write_addr = VL_RAND_RESET_Q(51);
    write_data0 = VL_RAND_RESET_Q(41);
    write_data1 = VL_RAND_RESET_Q(41);
    write_data2 = VL_RAND_RESET_Q(41);
    write_wen = VL_RAND_RESET_I(1);
    write_xstant = VL_RAND_RESET_I(1);
    write_invl = VL_RAND_RESET_I(1);
    force_way_en = VL_RAND_RESET_I(1);
    force_way = VL_RAND_RESET_I(3);
    __PVT__hitLru = VL_RAND_RESET_I(3);
    __PVT__lru_way = VL_RAND_RESET_I(24);
    __PVT__newLru = VL_RAND_RESET_I(24);
    __PVT__lru_wayW = VL_RAND_RESET_I(24);
    __PVT__read_hit_way = VL_RAND_RESET_I(8);
    __PVT__read_hitL_way = VL_RAND_RESET_I(8);
    __PVT__read_data1 = VL_RAND_RESET_Q(41);
    __PVT__wrAddrNxt = VL_RAND_RESET_I(4);
    __PVT__initCount = VL_RAND_RESET_I(4);
    __PVT__init = VL_RAND_RESET_I(1);
    __Vcellout__ways_gen__BRA__0__KET____DOT__way_mod__read_hitL = VL_RAND_RESET_I(1);
    __Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__en = VL_RAND_RESET_I(1);
    __Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__hitLRU = VL_RAND_RESET_I(3);
    __Vcellinp__ways_gen__BRA__0__KET____DOT__lru_mod__lru = VL_RAND_RESET_I(3);
    __Vcellout__ways_gen__BRA__1__KET____DOT__way_mod__read_hitL = VL_RAND_RESET_I(1);
    __Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__en = VL_RAND_RESET_I(1);
    __Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__hitLRU = VL_RAND_RESET_I(3);
    __Vcellinp__ways_gen__BRA__1__KET____DOT__lru_mod__lru = VL_RAND_RESET_I(3);
    __Vcellout__ways_gen__BRA__2__KET____DOT__way_mod__read_hitL = VL_RAND_RESET_I(1);
    __Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__en = VL_RAND_RESET_I(1);
    __Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__hitLRU = VL_RAND_RESET_I(3);
    __Vcellinp__ways_gen__BRA__2__KET____DOT__lru_mod__lru = VL_RAND_RESET_I(3);
    __Vcellout__ways_gen__BRA__3__KET____DOT__way_mod__read_hitL = VL_RAND_RESET_I(1);
    __Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__en = VL_RAND_RESET_I(1);
    __Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__hitLRU = VL_RAND_RESET_I(3);
    __Vcellinp__ways_gen__BRA__3__KET____DOT__lru_mod__lru = VL_RAND_RESET_I(3);
    __Vcellout__ways_gen__BRA__4__KET____DOT__way_mod__read_hitL = VL_RAND_RESET_I(1);
    __Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__en = VL_RAND_RESET_I(1);
    __Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__hitLRU = VL_RAND_RESET_I(3);
    __Vcellinp__ways_gen__BRA__4__KET____DOT__lru_mod__lru = VL_RAND_RESET_I(3);
    __Vcellout__ways_gen__BRA__5__KET____DOT__way_mod__read_hitL = VL_RAND_RESET_I(1);
    __Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__en = VL_RAND_RESET_I(1);
    __Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__hitLRU = VL_RAND_RESET_I(3);
    __Vcellinp__ways_gen__BRA__5__KET____DOT__lru_mod__lru = VL_RAND_RESET_I(3);
    __Vcellout__ways_gen__BRA__6__KET____DOT__way_mod__read_hitL = VL_RAND_RESET_I(1);
    __Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__en = VL_RAND_RESET_I(1);
    __Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__hitLRU = VL_RAND_RESET_I(3);
    __Vcellinp__ways_gen__BRA__6__KET____DOT__lru_mod__lru = VL_RAND_RESET_I(3);
    __Vcellout__ways_gen__BRA__7__KET____DOT__way_mod__read_hitL = VL_RAND_RESET_I(1);
    __Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__en = VL_RAND_RESET_I(1);
    __Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__hitLRU = VL_RAND_RESET_I(3);
    __Vcellinp__ways_gen__BRA__7__KET____DOT__lru_mod__lru = VL_RAND_RESET_I(3);
    read_way__out = VL_RAND_RESET_I(3);
    read_way__en = VL_RAND_RESET_I(3);
    newLru__out59 = 0;
    newLru__out60 = 0;
    newLru__out61 = 0;
    newLru__out62 = 0;
    newLru__out63 = 0;
    newLru__out64 = 0;
    newLru__out65 = 0;
    newLru__out66 = 0;
    __PVT__initAdd_mod__DOT__nP1 = VL_RAND_RESET_I(4);
    __PVT__initAdd_mod__DOT__P2 = VL_RAND_RESET_I(4);
    initAdd_mod__DOT__out__out__out0 = 0;
    initAdd_mod__DOT__out__out__out1 = 0;
    initAdd_mod__DOT__out__out__out2 = 0;
    initAdd_mod__DOT__out__out__out3 = 0;
    initAdd_mod__DOT__out__out__out4 = 0;
    initAdd_mod__DOT__out__out__out5 = 0;
    initAdd_mod__DOT__out__out__out6 = 0;
    initAdd_mod__DOT__out__out__out7 = 0;
    VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__read_data_ram);
    VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_data_new);
    __PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__write_lru = VL_RAND_RESET_I(3);
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram[__Vi0]);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            __PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            __PVT__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram[__Vi0] = VL_RAND_RESET_I(3);
    }}
    __PVT__ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa = VL_RAND_RESET_I(24);
    ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__en = VL_RAND_RESET_I(24);
    ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en8 = 0;
    ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en9 = 0;
    ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en10 = 0;
    ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en11 = 0;
    ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en12 = 0;
    ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en13 = 0;
    ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en14 = 0;
    ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRU__out__en15 = 0;
    ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out17 = 0;
    ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out18 = 0;
    ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out19 = 0;
    ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out20 = 0;
    ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out21 = 0;
    ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out22 = 0;
    ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out23 = 0;
    ways_gen__BRA__0__KET____DOT__lru_mod__DOT__newLRUa__out24 = 0;
    VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__read_data_ram);
    VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_data_new);
    __PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__write_lru = VL_RAND_RESET_I(3);
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram[__Vi0]);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            __PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            __PVT__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram[__Vi0] = VL_RAND_RESET_I(3);
    }}
    __PVT__ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa = VL_RAND_RESET_I(24);
    ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__en = VL_RAND_RESET_I(24);
    ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en8 = 0;
    ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en9 = 0;
    ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en10 = 0;
    ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en11 = 0;
    ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en12 = 0;
    ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en13 = 0;
    ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en14 = 0;
    ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRU__out__en15 = 0;
    ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out17 = 0;
    ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out18 = 0;
    ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out19 = 0;
    ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out20 = 0;
    ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out21 = 0;
    ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out22 = 0;
    ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out23 = 0;
    ways_gen__BRA__1__KET____DOT__lru_mod__DOT__newLRUa__out24 = 0;
    VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__read_data_ram);
    VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_data_new);
    __PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__write_lru = VL_RAND_RESET_I(3);
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram[__Vi0]);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            __PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            __PVT__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram[__Vi0] = VL_RAND_RESET_I(3);
    }}
    __PVT__ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa = VL_RAND_RESET_I(24);
    ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__en = VL_RAND_RESET_I(24);
    ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en8 = 0;
    ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en9 = 0;
    ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en10 = 0;
    ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en11 = 0;
    ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en12 = 0;
    ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en13 = 0;
    ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en14 = 0;
    ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRU__out__en15 = 0;
    ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out17 = 0;
    ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out18 = 0;
    ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out19 = 0;
    ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out20 = 0;
    ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out21 = 0;
    ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out22 = 0;
    ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out23 = 0;
    ways_gen__BRA__2__KET____DOT__lru_mod__DOT__newLRUa__out24 = 0;
    VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__read_data_ram);
    VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_data_new);
    __PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__write_lru = VL_RAND_RESET_I(3);
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram[__Vi0]);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            __PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            __PVT__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram[__Vi0] = VL_RAND_RESET_I(3);
    }}
    __PVT__ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa = VL_RAND_RESET_I(24);
    ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__en = VL_RAND_RESET_I(24);
    ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en8 = 0;
    ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en9 = 0;
    ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en10 = 0;
    ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en11 = 0;
    ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en12 = 0;
    ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en13 = 0;
    ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en14 = 0;
    ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRU__out__en15 = 0;
    ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out17 = 0;
    ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out18 = 0;
    ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out19 = 0;
    ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out20 = 0;
    ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out21 = 0;
    ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out22 = 0;
    ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out23 = 0;
    ways_gen__BRA__3__KET____DOT__lru_mod__DOT__newLRUa__out24 = 0;
    VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__read_data_ram);
    VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_data_new);
    __PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__write_lru = VL_RAND_RESET_I(3);
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram[__Vi0]);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            __PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            __PVT__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram[__Vi0] = VL_RAND_RESET_I(3);
    }}
    __PVT__ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa = VL_RAND_RESET_I(24);
    ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__en = VL_RAND_RESET_I(24);
    ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en8 = 0;
    ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en9 = 0;
    ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en10 = 0;
    ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en11 = 0;
    ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en12 = 0;
    ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en13 = 0;
    ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en14 = 0;
    ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRU__out__en15 = 0;
    ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out17 = 0;
    ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out18 = 0;
    ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out19 = 0;
    ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out20 = 0;
    ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out21 = 0;
    ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out22 = 0;
    ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out23 = 0;
    ways_gen__BRA__4__KET____DOT__lru_mod__DOT__newLRUa__out24 = 0;
    VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__read_data_ram);
    VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_data_new);
    __PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__write_lru = VL_RAND_RESET_I(3);
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram[__Vi0]);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            __PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            __PVT__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram[__Vi0] = VL_RAND_RESET_I(3);
    }}
    __PVT__ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa = VL_RAND_RESET_I(24);
    ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__en = VL_RAND_RESET_I(24);
    ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en8 = 0;
    ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en9 = 0;
    ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en10 = 0;
    ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en11 = 0;
    ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en12 = 0;
    ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en13 = 0;
    ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en14 = 0;
    ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRU__out__en15 = 0;
    ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out17 = 0;
    ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out18 = 0;
    ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out19 = 0;
    ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out20 = 0;
    ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out21 = 0;
    ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out22 = 0;
    ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out23 = 0;
    ways_gen__BRA__5__KET____DOT__lru_mod__DOT__newLRUa__out24 = 0;
    VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__read_data_ram);
    VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_data_new);
    __PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__write_lru = VL_RAND_RESET_I(3);
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram[__Vi0]);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            __PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            __PVT__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram[__Vi0] = VL_RAND_RESET_I(3);
    }}
    __PVT__ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa = VL_RAND_RESET_I(24);
    ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__en = VL_RAND_RESET_I(24);
    ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en8 = 0;
    ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en9 = 0;
    ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en10 = 0;
    ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en11 = 0;
    ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en12 = 0;
    ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en13 = 0;
    ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en14 = 0;
    ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRU__out__en15 = 0;
    ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out17 = 0;
    ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out18 = 0;
    ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out19 = 0;
    ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out20 = 0;
    ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out21 = 0;
    ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out22 = 0;
    ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out23 = 0;
    ways_gen__BRA__6__KET____DOT__lru_mod__DOT__newLRUa__out24 = 0;
    VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__read_data_ram);
    VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_data_new);
    __PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__write_lru = VL_RAND_RESET_I(3);
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            VL_RAND_RESET_W(176, __PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram[__Vi0]);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            __PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            __PVT__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram[__Vi0] = VL_RAND_RESET_I(3);
    }}
    __PVT__ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa = VL_RAND_RESET_I(24);
    ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__en = VL_RAND_RESET_I(24);
    ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en8 = 0;
    ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en9 = 0;
    ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en10 = 0;
    ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en11 = 0;
    ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en12 = 0;
    ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en13 = 0;
    ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en14 = 0;
    ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRU__out__en15 = 0;
    ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out17 = 0;
    ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out18 = 0;
    ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out19 = 0;
    ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out20 = 0;
    ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out21 = 0;
    ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out22 = 0;
    ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out23 = 0;
    ways_gen__BRA__7__KET____DOT__lru_mod__DOT__newLRUa__out24 = 0;
    __Vdly__init = VL_RAND_RESET_I(1);
    __Vdly__initCount = VL_RAND_RESET_I(4);
    __Vdlyvdim0__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0 = 0;
    VL_RAND_RESET_W(176, __Vdlyvval__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0);
    __Vdlyvset__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = 0;
    __Vdlyvval__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = VL_RAND_RESET_I(3);
    __Vdlyvset__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = 0;
    __Vdlyvval__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = VL_RAND_RESET_I(3);
    __Vdlyvset__ways_gen__BRA__0__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0 = 0;
    VL_RAND_RESET_W(176, __Vdlyvval__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0);
    __Vdlyvset__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = 0;
    __Vdlyvval__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = VL_RAND_RESET_I(3);
    __Vdlyvset__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = 0;
    __Vdlyvval__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = VL_RAND_RESET_I(3);
    __Vdlyvset__ways_gen__BRA__1__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0 = 0;
    VL_RAND_RESET_W(176, __Vdlyvval__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0);
    __Vdlyvset__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = 0;
    __Vdlyvval__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = VL_RAND_RESET_I(3);
    __Vdlyvset__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = 0;
    __Vdlyvval__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = VL_RAND_RESET_I(3);
    __Vdlyvset__ways_gen__BRA__2__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0 = 0;
    VL_RAND_RESET_W(176, __Vdlyvval__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0);
    __Vdlyvset__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = 0;
    __Vdlyvval__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = VL_RAND_RESET_I(3);
    __Vdlyvset__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = 0;
    __Vdlyvval__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = VL_RAND_RESET_I(3);
    __Vdlyvset__ways_gen__BRA__3__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0 = 0;
    VL_RAND_RESET_W(176, __Vdlyvval__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0);
    __Vdlyvset__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = 0;
    __Vdlyvval__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = VL_RAND_RESET_I(3);
    __Vdlyvset__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = 0;
    __Vdlyvval__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = VL_RAND_RESET_I(3);
    __Vdlyvset__ways_gen__BRA__4__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0 = 0;
    VL_RAND_RESET_W(176, __Vdlyvval__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0);
    __Vdlyvset__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = 0;
    __Vdlyvval__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = VL_RAND_RESET_I(3);
    __Vdlyvset__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = 0;
    __Vdlyvval__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = VL_RAND_RESET_I(3);
    __Vdlyvset__ways_gen__BRA__5__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0 = 0;
    VL_RAND_RESET_W(176, __Vdlyvval__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0);
    __Vdlyvset__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = 0;
    __Vdlyvval__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = VL_RAND_RESET_I(3);
    __Vdlyvset__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = 0;
    __Vdlyvval__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = VL_RAND_RESET_I(3);
    __Vdlyvset__ways_gen__BRA__6__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0 = 0;
    VL_RAND_RESET_W(176, __Vdlyvval__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0);
    __Vdlyvset__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ram_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = 0;
    __Vdlyvval__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = VL_RAND_RESET_I(3);
    __Vdlyvset__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ramr_mod__DOT__ram__v0 = 0;
    __Vdlyvdim0__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = 0;
    __Vdlyvval__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = VL_RAND_RESET_I(3);
    __Vdlyvset__ways_gen__BRA__7__KET____DOT__way_mod__DOT__ramw_mod__DOT__ram__v0 = 0;
}
