(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param15 = ((((8'h9f) ^~ ((8'hb0) ? (8'ha4) : (8'hae))) ? (&{(8'ha2)}) : {((8'h9d) ~^ (8'ha9))}) >> (~&(((8'haf) ? (8'ha3) : (8'hae)) ? (^~(8'ha7)) : (!(8'hab))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h31):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire3;
  input wire [(4'h9):(1'h0)] wire2;
  input wire signed [(4'hb):(1'h0)] wire1;
  input wire signed [(3'h4):(1'h0)] wire0;
  wire [(2'h2):(1'h0)] wire14;
  wire [(2'h3):(1'h0)] wire12;
  wire [(3'h6):(1'h0)] wire11;
  wire [(3'h6):(1'h0)] wire10;
  wire [(3'h6):(1'h0)] wire9;
  wire signed [(2'h3):(1'h0)] wire8;
  wire signed [(3'h4):(1'h0)] wire7;
  wire [(3'h6):(1'h0)] wire6;
  wire [(3'h6):(1'h0)] wire5;
  wire [(2'h2):(1'h0)] wire4;
  reg [(3'h4):(1'h0)] reg13 = (1'h0);
  assign y = {wire14,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg13,
                 (1'h0)};
  assign wire4 = ((^~(wire2[(3'h6):(1'h0)] << wire3[(1'h1):(1'h1)])) != (((~wire0) ?
                         wire3[(1'h0):(1'h0)] : wire0) ?
                     (wire1[(3'h4):(1'h1)] < (~|wire1)) : $unsigned((^~wire1))));
  assign wire5 = $unsigned(($signed((wire4 >= wire3)) >>> $unsigned($unsigned(wire1))));
  assign wire6 = wire4;
  assign wire7 = (+{$signed($signed(wire3))});
  assign wire8 = ((~|wire6) <<< wire6[(3'h6):(1'h0)]);
  assign wire9 = (wire8 ? wire7 : $unsigned({(wire6 <= wire2)}));
  assign wire10 = ($unsigned($unsigned($unsigned(wire8))) ?
                      {{(8'ha0)}} : {$unsigned((|wire8))});
  assign wire11 = $unsigned((($unsigned(wire2) ?
                      {wire8} : wire6[(2'h3):(1'h1)]) ^~ (+$signed(wire1))));
  assign wire12 = wire6[(1'h0):(1'h0)];
  always
    @(posedge clk) begin
      reg13 <= {$signed((wire8 ? wire6[(2'h2):(1'h0)] : $unsigned(wire6)))};
    end
  assign wire14 = wire12;
endmodule