
Osciloscope.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000006  00800200  0000097e  00000a12  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000097e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000a0f  00800206  00800206  00000a18  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000a18  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000a48  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000e8  00000000  00000000  00000a88  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000015ec  00000000  00000000  00000b70  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ee8  00000000  00000000  0000215c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000b44  00000000  00000000  00003044  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000240  00000000  00000000  00003b88  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000823  00000000  00000000  00003dc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000005b5  00000000  00000000  000045eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a8  00000000  00000000  00004ba0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	8e c0       	rjmp	.+284    	; 0x122 <__bad_interrupt>
   6:	00 00       	nop
   8:	8c c0       	rjmp	.+280    	; 0x122 <__bad_interrupt>
   a:	00 00       	nop
   c:	8a c0       	rjmp	.+276    	; 0x122 <__bad_interrupt>
   e:	00 00       	nop
  10:	88 c0       	rjmp	.+272    	; 0x122 <__bad_interrupt>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	84 c0       	rjmp	.+264    	; 0x122 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__bad_interrupt>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	72 c0       	rjmp	.+228    	; 0x122 <__bad_interrupt>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	db c2       	rjmp	.+1462   	; 0x5fc <__vector_17>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	68 c0       	rjmp	.+208    	; 0x122 <__bad_interrupt>
  52:	00 00       	nop
  54:	66 c0       	rjmp	.+204    	; 0x122 <__bad_interrupt>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	60 c0       	rjmp	.+192    	; 0x122 <__bad_interrupt>
  62:	00 00       	nop
  64:	5e c0       	rjmp	.+188    	; 0x122 <__bad_interrupt>
  66:	00 00       	nop
  68:	5c c0       	rjmp	.+184    	; 0x122 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	5a c0       	rjmp	.+180    	; 0x122 <__bad_interrupt>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	dc c2       	rjmp	.+1464   	; 0x62e <__vector_29>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	50 c0       	rjmp	.+160    	; 0x122 <__bad_interrupt>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	36 c3       	rjmp	.+1644   	; 0x6fe <__vector_36>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	3c c0       	rjmp	.+120    	; 0x122 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	ee e7       	ldi	r30, 0x7E	; 126
  fc:	f9 e0       	ldi	r31, 0x09	; 9
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	a6 30       	cpi	r26, 0x06	; 6
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	2c e0       	ldi	r18, 0x0C	; 12
 110:	a6 e0       	ldi	r26, 0x06	; 6
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	a5 31       	cpi	r26, 0x15	; 21
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	b0 d0       	rcall	.+352    	; 0x280 <main>
 120:	2c c4       	rjmp	.+2136   	; 0x97a <_exit>

00000122 <__bad_interrupt>:
 122:	6e cf       	rjmp	.-292    	; 0x0 <__vectors>

00000124 <init_adc>:
 124:	ea e7       	ldi	r30, 0x7A	; 122
 126:	f0 e0       	ldi	r31, 0x00	; 0
 128:	90 81       	ld	r25, Z
 12a:	9c 68       	ori	r25, 0x8C	; 140
 12c:	90 83       	st	Z, r25
 12e:	ec e7       	ldi	r30, 0x7C	; 124
 130:	f0 e0       	ldi	r31, 0x00	; 0
 132:	80 83       	st	Z, r24
 134:	90 81       	ld	r25, Z
 136:	90 62       	ori	r25, 0x20	; 32
 138:	90 83       	st	Z, r25
 13a:	21 e0       	ldi	r18, 0x01	; 1
 13c:	30 e0       	ldi	r19, 0x00	; 0
 13e:	a9 01       	movw	r20, r18
 140:	02 c0       	rjmp	.+4      	; 0x146 <init_adc+0x22>
 142:	44 0f       	add	r20, r20
 144:	55 1f       	adc	r21, r21
 146:	8a 95       	dec	r24
 148:	e2 f7       	brpl	.-8      	; 0x142 <init_adc+0x1e>
 14a:	ee e7       	ldi	r30, 0x7E	; 126
 14c:	f0 e0       	ldi	r31, 0x00	; 0
 14e:	40 83       	st	Z, r20
 150:	80 81       	ld	r24, Z
 152:	80 95       	com	r24
 154:	80 83       	st	Z, r24
 156:	8f ef       	ldi	r24, 0xFF	; 255
 158:	80 93 7d 00 	sts	0x007D, r24	; 0x80007d <__TEXT_REGION_LENGTH__+0x70007d>
 15c:	08 95       	ret

0000015e <init_timer1>:
unsigned char Amplitude_ref;
unsigned int x;
volatile char SampleReady = 0;

void init_timer1(unsigned int sps){
	TCCR1A = 0;
 15e:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
	TCCR1B = 0;
 162:	e1 e8       	ldi	r30, 0x81	; 129
 164:	f0 e0       	ldi	r31, 0x00	; 0
 166:	10 82       	st	Z, r1
	TCNT1 = 0;
 168:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
 16c:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
	TCCR1B |=(1<<WGM12)|(1<<CS11)|(1<<CS10); //CTC mode
 170:	20 81       	ld	r18, Z
 172:	2b 60       	ori	r18, 0x0B	; 11
 174:	20 83       	st	Z, r18
	
	OCR1A = (250000/sps)-1; //=(16.000.000*(1/sps)-64)/64
 176:	9c 01       	movw	r18, r24
 178:	40 e0       	ldi	r20, 0x00	; 0
 17a:	50 e0       	ldi	r21, 0x00	; 0
 17c:	60 e9       	ldi	r22, 0x90	; 144
 17e:	70 ed       	ldi	r23, 0xD0	; 208
 180:	83 e0       	ldi	r24, 0x03	; 3
 182:	90 e0       	ldi	r25, 0x00	; 0
 184:	a8 d3       	rcall	.+1872   	; 0x8d6 <__divmodsi4>
 186:	21 50       	subi	r18, 0x01	; 1
 188:	31 09       	sbc	r19, r1
 18a:	30 93 89 00 	sts	0x0089, r19	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
 18e:	20 93 88 00 	sts	0x0088, r18	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
	TIMSK1 |=(1<<OCIE1A); //interrupt when TCNNT1=OCR1A value
 192:	ef e6       	ldi	r30, 0x6F	; 111
 194:	f0 e0       	ldi	r31, 0x00	; 0
 196:	80 81       	ld	r24, Z
 198:	82 60       	ori	r24, 0x02	; 2
 19a:	80 83       	st	Z, r24
 19c:	08 95       	ret

0000019e <adc_packet_send>:
}

void adc_packet_send(volatile char *ptr){
 19e:	ef 92       	push	r14
 1a0:	ff 92       	push	r15
 1a2:	0f 93       	push	r16
 1a4:	1f 93       	push	r17
 1a6:	cf 93       	push	r28
 1a8:	df 93       	push	r29
 1aa:	cd b7       	in	r28, 0x3d	; 61
 1ac:	de b7       	in	r29, 0x3e	; 62
 1ae:	fc 01       	movw	r30, r24
		adc_send[j] = *ptr;
		ptr++;
		j++;
	}
	putsUSART1(adc_send, record_length3+6);
}
 1b0:	0d b7       	in	r16, 0x3d	; 61
 1b2:	1e b7       	in	r17, 0x3e	; 62
	TIMSK1 |=(1<<OCIE1A); //interrupt when TCNNT1=OCR1A value
}

void adc_packet_send(volatile char *ptr){
	int j = 5;
	char adc_send[record_length3 + 7];
 1b4:	80 91 04 07 	lds	r24, 0x0704	; 0x800704 <record_length3>
 1b8:	90 91 05 07 	lds	r25, 0x0705	; 0x800705 <record_length3+0x1>
 1bc:	07 96       	adiw	r24, 0x07	; 7
 1be:	2d b7       	in	r18, 0x3d	; 61
 1c0:	3e b7       	in	r19, 0x3e	; 62
 1c2:	28 1b       	sub	r18, r24
 1c4:	39 0b       	sbc	r19, r25
 1c6:	0f b6       	in	r0, 0x3f	; 63
 1c8:	f8 94       	cli
 1ca:	3e bf       	out	0x3e, r19	; 62
 1cc:	0f be       	out	0x3f, r0	; 63
 1ce:	2d bf       	out	0x3d, r18	; 61
 1d0:	8d b7       	in	r24, 0x3d	; 61
 1d2:	9e b7       	in	r25, 0x3e	; 62
 1d4:	01 96       	adiw	r24, 0x01	; 1
 1d6:	7c 01       	movw	r14, r24
	int totlen = record_length3+7;
 1d8:	80 91 04 07 	lds	r24, 0x0704	; 0x800704 <record_length3>
 1dc:	90 91 05 07 	lds	r25, 0x0705	; 0x800705 <record_length3+0x1>
 1e0:	07 96       	adiw	r24, 0x07	; 7
	char len2 = totlen;
	char len1 = (totlen >> 8);
	adc_send[0] = 0x55;
 1e2:	25 e5       	ldi	r18, 0x55	; 85
 1e4:	ad b7       	in	r26, 0x3d	; 61
 1e6:	be b7       	in	r27, 0x3e	; 62
 1e8:	11 96       	adiw	r26, 0x01	; 1
 1ea:	2c 93       	st	X, r18
	adc_send[1] = 0xAA;
 1ec:	2a ea       	ldi	r18, 0xAA	; 170
 1ee:	d7 01       	movw	r26, r14
 1f0:	11 96       	adiw	r26, 0x01	; 1
 1f2:	2c 93       	st	X, r18
 1f4:	11 97       	sbiw	r26, 0x01	; 1
	adc_send[2] = len1;
 1f6:	12 96       	adiw	r26, 0x02	; 2
 1f8:	9c 93       	st	X, r25
 1fa:	12 97       	sbiw	r26, 0x02	; 2
	adc_send[3] = len2;
 1fc:	13 96       	adiw	r26, 0x03	; 3
 1fe:	8c 93       	st	X, r24
 200:	13 97       	sbiw	r26, 0x03	; 3
	adc_send[4] = 0x02;
 202:	82 e0       	ldi	r24, 0x02	; 2
 204:	14 96       	adiw	r26, 0x04	; 4
 206:	8c 93       	st	X, r24
	char check = 0;
	adc_send[record_length3 + 5] = check;
 208:	a0 91 04 07 	lds	r26, 0x0704	; 0x800704 <record_length3>
 20c:	b0 91 05 07 	lds	r27, 0x0705	; 0x800705 <record_length3+0x1>
 210:	ae 0d       	add	r26, r14
 212:	bf 1d       	adc	r27, r15
 214:	15 96       	adiw	r26, 0x05	; 5
 216:	1c 92       	st	X, r1
	adc_send[record_length3 + 6] = check;
 218:	a0 91 04 07 	lds	r26, 0x0704	; 0x800704 <record_length3>
 21c:	b0 91 05 07 	lds	r27, 0x0705	; 0x800705 <record_length3+0x1>
 220:	ae 0d       	add	r26, r14
 222:	bf 1d       	adc	r27, r15
 224:	16 96       	adiw	r26, 0x06	; 6
 226:	1c 92       	st	X, r1
	
	while(j < record_length3+5){
 228:	80 91 04 07 	lds	r24, 0x0704	; 0x800704 <record_length3>
 22c:	90 91 05 07 	lds	r25, 0x0705	; 0x800705 <record_length3+0x1>
 230:	05 96       	adiw	r24, 0x05	; 5
 232:	06 97       	sbiw	r24, 0x06	; 6
 234:	8c f0       	brlt	.+34     	; 0x258 <adc_packet_send+0xba>
 236:	d7 01       	movw	r26, r14
 238:	15 96       	adiw	r26, 0x05	; 5
 23a:	45 e0       	ldi	r20, 0x05	; 5
 23c:	50 e0       	ldi	r21, 0x00	; 0
		adc_send[j] = *ptr;
 23e:	91 91       	ld	r25, Z+
 240:	9d 93       	st	X+, r25
		ptr++;
		j++;
 242:	4f 5f       	subi	r20, 0xFF	; 255
 244:	5f 4f       	sbci	r21, 0xFF	; 255
	adc_send[4] = 0x02;
	char check = 0;
	adc_send[record_length3 + 5] = check;
	adc_send[record_length3 + 6] = check;
	
	while(j < record_length3+5){
 246:	20 91 04 07 	lds	r18, 0x0704	; 0x800704 <record_length3>
 24a:	30 91 05 07 	lds	r19, 0x0705	; 0x800705 <record_length3+0x1>
 24e:	2b 5f       	subi	r18, 0xFB	; 251
 250:	3f 4f       	sbci	r19, 0xFF	; 255
 252:	42 17       	cp	r20, r18
 254:	53 07       	cpc	r21, r19
 256:	9c f3       	brlt	.-26     	; 0x23e <adc_packet_send+0xa0>
		adc_send[j] = *ptr;
		ptr++;
		j++;
	}
	putsUSART1(adc_send, record_length3+6);
 258:	60 91 04 07 	lds	r22, 0x0704	; 0x800704 <record_length3>
 25c:	70 91 05 07 	lds	r23, 0x0705	; 0x800705 <record_length3+0x1>
 260:	6a 5f       	subi	r22, 0xFA	; 250
 262:	7f 4f       	sbci	r23, 0xFF	; 255
 264:	c7 01       	movw	r24, r14
 266:	09 d3       	rcall	.+1554   	; 0x87a <putsUSART1>
}
 268:	0f b6       	in	r0, 0x3f	; 63
 26a:	f8 94       	cli
 26c:	1e bf       	out	0x3e, r17	; 62
 26e:	0f be       	out	0x3f, r0	; 63
 270:	0d bf       	out	0x3d, r16	; 61
 272:	df 91       	pop	r29
 274:	cf 91       	pop	r28
 276:	1f 91       	pop	r17
 278:	0f 91       	pop	r16
 27a:	ff 90       	pop	r15
 27c:	ef 90       	pop	r14
 27e:	08 95       	ret

00000280 <main>:

int main(void)
{
	init_adc(0x00);
 280:	80 e0       	ldi	r24, 0x00	; 0
 282:	50 df       	rcall	.-352    	; 0x124 <init_adc>
	uart_Init(16);
 284:	80 e1       	ldi	r24, 0x10	; 16
 286:	90 e0       	ldi	r25, 0x00	; 0
 288:	cc d2       	rcall	.+1432   	; 0x822 <uart_Init>
	uart0_Init(16);
 28a:	80 e1       	ldi	r24, 0x10	; 16
 28c:	90 e0       	ldi	r25, 0x00	; 0
	SPI_MasterInit();
 28e:	db d2       	rcall	.+1462   	; 0x846 <uart0_Init>
	sei();
 290:	90 d2       	rcall	.+1312   	; 0x7b2 <SPI_MasterInit>
	init_timer1(100);
 292:	78 94       	sei
 294:	84 e6       	ldi	r24, 0x64	; 100
 296:	90 e0       	ldi	r25, 0x00	; 0
 298:	62 df       	rcall	.-316    	; 0x15e <init_timer1>
					}	
					}
				else if(sample_flag == 0){
					if(adc_send_done == 2){
						adc_packet_send(adc_buffer1);
						adc_send_done = 1;	
 29a:	d1 e0       	ldi	r29, 0x01	; 1
			break;
			
			case 2:

			if (flagUART == 0){
				sample_rate = data_buffer[5];
 29c:	0f 2e       	mov	r0, r31
 29e:	f9 e0       	ldi	r31, 0x09	; 9
 2a0:	cf 2e       	mov	r12, r31
 2a2:	fc e0       	ldi	r31, 0x0C	; 12
 2a4:	df 2e       	mov	r13, r31
 2a6:	f0 2d       	mov	r31, r0
				if(record_length3 < record_length_min){
					record_length3 = record_length_min + 1;
				}
				
				//init_timer1(sample_rate3);
				OCR1A = (250000/sample_rate3)-1;
 2a8:	0f 2e       	mov	r0, r31
 2aa:	f8 e8       	ldi	r31, 0x88	; 136
 2ac:	af 2e       	mov	r10, r31
 2ae:	b1 2c       	mov	r11, r1
 2b0:	f0 2d       	mov	r31, r0
			
			break;
		
			case 3:
			if(flagUART == 0){
				OCR1A = 24; // sample rate 10000 sps
 2b2:	0f 2e       	mov	r0, r31
 2b4:	f8 e1       	ldi	r31, 0x18	; 24
 2b6:	6f 2e       	mov	r6, r31
 2b8:	71 2c       	mov	r7, r1
 2ba:	f0 2d       	mov	r31, r0
				Shape = 3; //sinus
 2bc:	0f 2e       	mov	r0, r31
 2be:	f3 e0       	ldi	r31, 0x03	; 3
 2c0:	8f 2e       	mov	r8, r31
 2c2:	f0 2d       	mov	r31, r0
				Amplitude = 0xff; //3,3V
 2c4:	cf ef       	ldi	r28, 0xFF	; 255
				
					Bodeplot_Send[0] = 0x55;
 2c6:	0f 2e       	mov	r0, r31
 2c8:	f3 e1       	ldi	r31, 0x13	; 19
 2ca:	ef 2e       	mov	r14, r31
 2cc:	f2 e0       	ldi	r31, 0x02	; 2
 2ce:	ff 2e       	mov	r15, r31
 2d0:	f0 2d       	mov	r31, r0
 2d2:	0f 2e       	mov	r0, r31
 2d4:	f5 e5       	ldi	r31, 0x55	; 85
 2d6:	9f 2e       	mov	r9, r31
 2d8:	f0 2d       	mov	r31, r0

					Amplitude_Bodeplot = (Amplitude_max - Amplitude_min);
					Bodeplot_Send[j+6] = Amplitude_Bodeplot;
				}
			
				Bodeplot_Send[260] = 0x00;
 2da:	0f 2e       	mov	r0, r31
 2dc:	f7 e1       	ldi	r31, 0x17	; 23
 2de:	4f 2e       	mov	r4, r31
 2e0:	f3 e0       	ldi	r31, 0x03	; 3
 2e2:	5f 2e       	mov	r5, r31
 2e4:	f0 2d       	mov	r31, r0
				Bodeplot_Send[261] = 0x00;
 2e6:	0f 2e       	mov	r0, r31
 2e8:	f8 e1       	ldi	r31, 0x18	; 24
 2ea:	2f 2e       	mov	r2, r31
 2ec:	f3 e0       	ldi	r31, 0x03	; 3
 2ee:	3f 2e       	mov	r3, r31
 2f0:	f0 2d       	mov	r31, r0
				Shape = 0;
				Amplitude = 0;
				Frequency = 0;
			}
			
			data_return[0] = 0x55; //sync
 2f2:	0d e0       	ldi	r16, 0x0D	; 13
 2f4:	17 e0       	ldi	r17, 0x07	; 7
	sei();
	init_timer1(100);

	while (1)
	{	
		switch(type){
 2f6:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <type>
 2fa:	82 30       	cpi	r24, 0x02	; 2
 2fc:	09 f4       	brne	.+2      	; 0x300 <main+0x80>
 2fe:	7d c0       	rjmp	.+250    	; 0x3fa <main+0x17a>
 300:	83 30       	cpi	r24, 0x03	; 3
 302:	09 f4       	brne	.+2      	; 0x306 <main+0x86>
 304:	12 c1       	rjmp	.+548    	; 0x52a <__LOCK_REGION_LENGTH__+0x12a>
 306:	81 30       	cpi	r24, 0x01	; 1
 308:	b1 f7       	brne	.-20     	; 0x2f6 <main+0x76>
			
			case 1:
			if(flagUART == 0){
 30a:	80 91 04 02 	lds	r24, 0x0204	; 0x800204 <flagUART>
 30e:	81 11       	cpse	r24, r1
 310:	f2 cf       	rjmp	.-28     	; 0x2f6 <main+0x76>
			flagUART = 1;
 312:	d0 93 04 02 	sts	0x0204, r29	; 0x800204 <flagUART>
		
			BTN = data_buffer[5];
 316:	f6 01       	movw	r30, r12
 318:	85 81       	ldd	r24, Z+5	; 0x05
 31a:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <BTN>
			SW = data_buffer[6];
 31e:	96 81       	ldd	r25, Z+6	; 0x06
 320:	90 93 10 02 	sts	0x0210, r25	; 0x800210 <SW>
			
			if (BTN==0){
 324:	81 11       	cpse	r24, r1
 326:	17 c0       	rjmp	.+46     	; 0x356 <main+0xd6>
				if (ActiveIndicator == 0){
 328:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <ActiveIndicator>
 32c:	81 11       	cpse	r24, r1
 32e:	03 c0       	rjmp	.+6      	; 0x336 <main+0xb6>
					Shape = SW;
 330:	90 93 0e 02 	sts	0x020E, r25	; 0x80020e <Shape>
 334:	09 c0       	rjmp	.+18     	; 0x348 <main+0xc8>
				}
				if (ActiveIndicator == 1){
 336:	81 30       	cpi	r24, 0x01	; 1
 338:	19 f4       	brne	.+6      	; 0x340 <main+0xc0>
					Amplitude = SW;
 33a:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <Amplitude>
 33e:	04 c0       	rjmp	.+8      	; 0x348 <main+0xc8>
				}
				if (ActiveIndicator == 2){
 340:	82 30       	cpi	r24, 0x02	; 2
 342:	11 f4       	brne	.+4      	; 0x348 <main+0xc8>
					Frequency = SW;
 344:	90 93 0c 02 	sts	0x020C, r25	; 0x80020c <Frequency>
				}
				
				MCU_to_FPGA(Shape,Amplitude,Frequency);
 348:	40 91 0c 02 	lds	r20, 0x020C	; 0x80020c <Frequency>
 34c:	60 91 0d 02 	lds	r22, 0x020D	; 0x80020d <Amplitude>
 350:	80 91 0e 02 	lds	r24, 0x020E	; 0x80020e <Shape>
 354:	38 d2       	rcall	.+1136   	; 0x7c6 <MCU_to_FPGA>
			}
			
			if (BTN==1){
 356:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <BTN>
 35a:	81 30       	cpi	r24, 0x01	; 1
 35c:	91 f4       	brne	.+36     	; 0x382 <main+0x102>
				if (ActiveIndicator == 2){
 35e:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <ActiveIndicator>
 362:	82 30       	cpi	r24, 0x02	; 2
 364:	19 f4       	brne	.+6      	; 0x36c <main+0xec>
					ActiveIndicator = 0;
 366:	10 92 0f 02 	sts	0x020F, r1	; 0x80020f <ActiveIndicator>
 36a:	2a c0       	rjmp	.+84     	; 0x3c0 <main+0x140>
				}
				else if (ActiveIndicator == 0){
 36c:	81 11       	cpse	r24, r1
 36e:	03 c0       	rjmp	.+6      	; 0x376 <main+0xf6>
					ActiveIndicator = 1;
 370:	d0 93 0f 02 	sts	0x020F, r29	; 0x80020f <ActiveIndicator>
 374:	25 c0       	rjmp	.+74     	; 0x3c0 <main+0x140>
				}
				else if (ActiveIndicator == 1){
 376:	81 30       	cpi	r24, 0x01	; 1
 378:	19 f5       	brne	.+70     	; 0x3c0 <main+0x140>
					ActiveIndicator = 2;
 37a:	f2 e0       	ldi	r31, 0x02	; 2
 37c:	f0 93 0f 02 	sts	0x020F, r31	; 0x80020f <ActiveIndicator>
 380:	1f c0       	rjmp	.+62     	; 0x3c0 <main+0x140>
				}
			}
			
			if (BTN==2){
 382:	82 30       	cpi	r24, 0x02	; 2
 384:	99 f4       	brne	.+38     	; 0x3ac <main+0x12c>
				if (start_stop == 0){
 386:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <start_stop>
 38a:	81 11       	cpse	r24, r1
 38c:	33 c1       	rjmp	.+614    	; 0x5f4 <__LOCK_REGION_LENGTH__+0x1f4>
					MCU_to_FPGA(Shape,Amplitude,Frequency); //start generator
 38e:	40 91 0c 02 	lds	r20, 0x020C	; 0x80020c <Frequency>
 392:	60 91 0d 02 	lds	r22, 0x020D	; 0x80020d <Amplitude>
 396:	80 91 0e 02 	lds	r24, 0x020E	; 0x80020e <Shape>
					start_stop = 1;
 39a:	15 d2       	rcall	.+1066   	; 0x7c6 <MCU_to_FPGA>
 39c:	d0 93 0b 02 	sts	0x020B, r29	; 0x80020b <start_stop>
				}
				if (start_stop == 1){
					MCU_to_FPGA(0,0,0); //stop generator
 3a0:	40 e0       	ldi	r20, 0x00	; 0
 3a2:	60 e0       	ldi	r22, 0x00	; 0
 3a4:	80 e0       	ldi	r24, 0x00	; 0
 3a6:	0f d2       	rcall	.+1054   	; 0x7c6 <MCU_to_FPGA>
					start_stop = 0;
 3a8:	10 92 0b 02 	sts	0x020B, r1	; 0x80020b <start_stop>
				}
			}

			if (BTN==3){
 3ac:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <BTN>
 3b0:	83 30       	cpi	r24, 0x03	; 3
 3b2:	31 f4       	brne	.+12     	; 0x3c0 <main+0x140>
				Shape = 0;
 3b4:	10 92 0e 02 	sts	0x020E, r1	; 0x80020e <Shape>
				Amplitude = 0;
 3b8:	10 92 0d 02 	sts	0x020D, r1	; 0x80020d <Amplitude>
				Frequency = 0;
 3bc:	10 92 0c 02 	sts	0x020C, r1	; 0x80020c <Frequency>
			}
			
			data_return[0] = 0x55; //sync
 3c0:	f8 01       	movw	r30, r16
 3c2:	90 82       	st	Z, r9
			data_return[1] = 0xAA; //sync
 3c4:	8a ea       	ldi	r24, 0xAA	; 170
 3c6:	81 83       	std	Z+1, r24	; 0x01
			data_return[2] = 0x00; //length
 3c8:	12 82       	std	Z+2, r1	; 0x02
			data_return[3] = 0x0b; //length
 3ca:	8b e0       	ldi	r24, 0x0B	; 11
 3cc:	83 83       	std	Z+3, r24	; 0x03
			data_return[4] = 0x01; //type
 3ce:	d4 83       	std	Z+4, r29	; 0x04
			data_return[5] = ActiveIndicator; // indicator
 3d0:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <ActiveIndicator>
 3d4:	85 83       	std	Z+5, r24	; 0x05
			data_return[6] = Shape; // shape
 3d6:	80 91 0e 02 	lds	r24, 0x020E	; 0x80020e <Shape>
 3da:	86 83       	std	Z+6, r24	; 0x06
			data_return[7] = Amplitude; // amplitude
 3dc:	80 91 0d 02 	lds	r24, 0x020D	; 0x80020d <Amplitude>
 3e0:	87 83       	std	Z+7, r24	; 0x07
			data_return[8] = Frequency; // frequency
 3e2:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <Frequency>
			data_return[9] = 0x00; //checksum
 3e6:	80 87       	std	Z+8, r24	; 0x08
			data_return[10] = 0x00; //checksum
 3e8:	11 86       	std	Z+9, r1	; 0x09
			
			putsUSART1(data_return,10);
 3ea:	12 86       	std	Z+10, r1	; 0x0a
 3ec:	6a e0       	ldi	r22, 0x0A	; 10
 3ee:	70 e0       	ldi	r23, 0x00	; 0
 3f0:	c8 01       	movw	r24, r16
 3f2:	43 d2       	rcall	.+1158   	; 0x87a <putsUSART1>
			type = 0; // Reset type, s? knapper kun registreres 1 gang
 3f4:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <type>
 3f8:	7e cf       	rjmp	.-260    	; 0x2f6 <main+0x76>
			case 0:
			break;
			
			case 2:

			if (flagUART == 0){
 3fa:	80 91 04 02 	lds	r24, 0x0204	; 0x800204 <flagUART>
 3fe:	81 11       	cpse	r24, r1
 400:	70 c0       	rjmp	.+224    	; 0x4e2 <__LOCK_REGION_LENGTH__+0xe2>
				sample_rate = data_buffer[5];
 402:	f6 01       	movw	r30, r12
 404:	85 81       	ldd	r24, Z+5	; 0x05
 406:	80 93 06 07 	sts	0x0706, r24	; 0x800706 <sample_rate>
				sample_rate2 = data_buffer[6];
 40a:	86 81       	ldd	r24, Z+6	; 0x06
 40c:	80 93 1a 07 	sts	0x071A, r24	; 0x80071a <sample_rate2>
				sample_rate3 = (sample_rate<<8)|sample_rate2;
 410:	20 91 06 07 	lds	r18, 0x0706	; 0x800706 <sample_rate>
 414:	80 91 1a 07 	lds	r24, 0x071A	; 0x80071a <sample_rate2>
 418:	90 e0       	ldi	r25, 0x00	; 0
 41a:	92 2b       	or	r25, r18
 41c:	90 93 07 0c 	sts	0x0C07, r25	; 0x800c07 <sample_rate3+0x1>
 420:	80 93 06 0c 	sts	0x0C06, r24	; 0x800c06 <sample_rate3>
				
				record_length = data_buffer[7];
 424:	87 81       	ldd	r24, Z+7	; 0x07
 426:	90 e0       	ldi	r25, 0x00	; 0
 428:	90 93 04 0b 	sts	0x0B04, r25	; 0x800b04 <record_length+0x1>
 42c:	80 93 03 0b 	sts	0x0B03, r24	; 0x800b03 <record_length>
				record_length2 = data_buffer[8];
 430:	80 85       	ldd	r24, Z+8	; 0x08
 432:	90 e0       	ldi	r25, 0x00	; 0
 434:	90 93 06 0b 	sts	0x0B06, r25	; 0x800b06 <record_length2+0x1>
 438:	80 93 05 0b 	sts	0x0B05, r24	; 0x800b05 <record_length2>
				record_length3 = (record_length<<8)|record_length2;
 43c:	80 91 03 0b 	lds	r24, 0x0B03	; 0x800b03 <record_length>
 440:	90 91 04 0b 	lds	r25, 0x0B04	; 0x800b04 <record_length+0x1>
 444:	20 91 05 0b 	lds	r18, 0x0B05	; 0x800b05 <record_length2>
 448:	30 91 06 0b 	lds	r19, 0x0B06	; 0x800b06 <record_length2+0x1>
 44c:	98 2f       	mov	r25, r24
 44e:	88 27       	eor	r24, r24
 450:	82 2b       	or	r24, r18
 452:	93 2b       	or	r25, r19
 454:	90 93 05 07 	sts	0x0705, r25	; 0x800705 <record_length3+0x1>
 458:	80 93 04 07 	sts	0x0704, r24	; 0x800704 <record_length3>
				record_length_min = ((7 * sample_rate3)/(-11520 + sample_rate3))*(-1);
 45c:	20 91 06 0c 	lds	r18, 0x0C06	; 0x800c06 <sample_rate3>
 460:	30 91 07 0c 	lds	r19, 0x0C07	; 0x800c07 <sample_rate3+0x1>
 464:	60 91 06 0c 	lds	r22, 0x0C06	; 0x800c06 <sample_rate3>
 468:	70 91 07 0c 	lds	r23, 0x0C07	; 0x800c07 <sample_rate3+0x1>
 46c:	c9 01       	movw	r24, r18
 46e:	88 0f       	add	r24, r24
 470:	99 1f       	adc	r25, r25
 472:	88 0f       	add	r24, r24
 474:	99 1f       	adc	r25, r25
 476:	88 0f       	add	r24, r24
 478:	99 1f       	adc	r25, r25
 47a:	82 1b       	sub	r24, r18
 47c:	93 0b       	sbc	r25, r19
 47e:	7d 52       	subi	r23, 0x2D	; 45
 480:	17 d2       	rcall	.+1070   	; 0x8b0 <__divmodhi4>
 482:	88 27       	eor	r24, r24
 484:	99 27       	eor	r25, r25
 486:	86 1b       	sub	r24, r22
 488:	97 0b       	sbc	r25, r23
 48a:	90 93 19 07 	sts	0x0719, r25	; 0x800719 <record_length_min+0x1>
 48e:	80 93 18 07 	sts	0x0718, r24	; 0x800718 <record_length_min>
				if(record_length3 < record_length_min){
 492:	20 91 04 07 	lds	r18, 0x0704	; 0x800704 <record_length3>
 496:	30 91 05 07 	lds	r19, 0x0705	; 0x800705 <record_length3+0x1>
 49a:	80 91 18 07 	lds	r24, 0x0718	; 0x800718 <record_length_min>
 49e:	90 91 19 07 	lds	r25, 0x0719	; 0x800719 <record_length_min+0x1>
 4a2:	28 17       	cp	r18, r24
 4a4:	39 07       	cpc	r19, r25
 4a6:	4c f4       	brge	.+18     	; 0x4ba <__LOCK_REGION_LENGTH__+0xba>
					record_length3 = record_length_min + 1;
 4a8:	80 91 18 07 	lds	r24, 0x0718	; 0x800718 <record_length_min>
 4ac:	90 91 19 07 	lds	r25, 0x0719	; 0x800719 <record_length_min+0x1>
 4b0:	01 96       	adiw	r24, 0x01	; 1
 4b2:	90 93 05 07 	sts	0x0705, r25	; 0x800705 <record_length3+0x1>
 4b6:	80 93 04 07 	sts	0x0704, r24	; 0x800704 <record_length3>
				}
				
				//init_timer1(sample_rate3);
				OCR1A = (250000/sample_rate3)-1;
 4ba:	20 91 06 0c 	lds	r18, 0x0C06	; 0x800c06 <sample_rate3>
 4be:	30 91 07 0c 	lds	r19, 0x0C07	; 0x800c07 <sample_rate3+0x1>
 4c2:	03 2e       	mov	r0, r19
 4c4:	00 0c       	add	r0, r0
 4c6:	44 0b       	sbc	r20, r20
 4c8:	55 0b       	sbc	r21, r21
 4ca:	60 e9       	ldi	r22, 0x90	; 144
 4cc:	70 ed       	ldi	r23, 0xD0	; 208
 4ce:	83 e0       	ldi	r24, 0x03	; 3
 4d0:	90 e0       	ldi	r25, 0x00	; 0
 4d2:	01 d2       	rcall	.+1026   	; 0x8d6 <__divmodsi4>
 4d4:	21 50       	subi	r18, 0x01	; 1
 4d6:	31 09       	sbc	r19, r1
 4d8:	f5 01       	movw	r30, r10
 4da:	31 83       	std	Z+1, r19	; 0x01
 4dc:	20 83       	st	Z, r18
				flagUART = 1;
 4de:	d0 93 04 02 	sts	0x0204, r29	; 0x800204 <flagUART>
			}
			//if(record_length3 > 0){
			if (flagADC == 1){
 4e2:	80 91 0c 07 	lds	r24, 0x070C	; 0x80070c <flagADC>
 4e6:	81 30       	cpi	r24, 0x01	; 1
 4e8:	09 f0       	breq	.+2      	; 0x4ec <__LOCK_REGION_LENGTH__+0xec>
				if(sample_flag == 1){
 4ea:	05 cf       	rjmp	.-502    	; 0x2f6 <main+0x76>
 4ec:	80 91 03 02 	lds	r24, 0x0203	; 0x800203 <sample_flag>
 4f0:	81 30       	cpi	r24, 0x01	; 1
					if(adc_send_done == 1){
 4f2:	59 f4       	brne	.+22     	; 0x50a <__LOCK_REGION_LENGTH__+0x10a>
 4f4:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <adc_send_done>
 4f8:	81 30       	cpi	r24, 0x01	; 1
						adc_packet_send(adc_buffer2);
 4fa:	a1 f4       	brne	.+40     	; 0x524 <__LOCK_REGION_LENGTH__+0x124>
 4fc:	8b e1       	ldi	r24, 0x1B	; 27
 4fe:	97 e0       	ldi	r25, 0x07	; 7
 500:	4e de       	rcall	.-868    	; 0x19e <adc_packet_send>
						adc_send_done = 2;
 502:	f2 e0       	ldi	r31, 0x02	; 2
 504:	f0 93 02 02 	sts	0x0202, r31	; 0x800202 <adc_send_done>
					}	
					}
				else if(sample_flag == 0){
 508:	0d c0       	rjmp	.+26     	; 0x524 <__LOCK_REGION_LENGTH__+0x124>
 50a:	80 91 03 02 	lds	r24, 0x0203	; 0x800203 <sample_flag>
 50e:	81 11       	cpse	r24, r1
					if(adc_send_done == 2){
 510:	09 c0       	rjmp	.+18     	; 0x524 <__LOCK_REGION_LENGTH__+0x124>
 512:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <adc_send_done>
 516:	82 30       	cpi	r24, 0x02	; 2
						adc_packet_send(adc_buffer1);
 518:	29 f4       	brne	.+10     	; 0x524 <__LOCK_REGION_LENGTH__+0x124>
 51a:	8c e1       	ldi	r24, 0x1C	; 28
 51c:	93 e0       	ldi	r25, 0x03	; 3
 51e:	3f de       	rcall	.-898    	; 0x19e <adc_packet_send>
						adc_send_done = 1;	
 520:	d0 93 02 02 	sts	0x0202, r29	; 0x800202 <adc_send_done>
					}
				}
				flagADC = 0;
 524:	10 92 0c 07 	sts	0x070C, r1	; 0x80070c <flagADC>
 528:	e6 ce       	rjmp	.-564    	; 0x2f6 <main+0x76>
			
			
			break;
		
			case 3:
			if(flagUART == 0){
 52a:	80 91 04 02 	lds	r24, 0x0204	; 0x800204 <flagUART>
 52e:	81 11       	cpse	r24, r1
 530:	e2 ce       	rjmp	.-572    	; 0x2f6 <main+0x76>
				OCR1A = 24; // sample rate 10000 sps
 532:	f5 01       	movw	r30, r10
 534:	71 82       	std	Z+1, r7	; 0x01
 536:	60 82       	st	Z, r6
				Shape = 3; //sinus
 538:	80 92 0e 02 	sts	0x020E, r8	; 0x80020e <Shape>
				Amplitude = 0xff; //3,3V
 53c:	c0 93 0d 02 	sts	0x020D, r28	; 0x80020d <Amplitude>
				
					Bodeplot_Send[0] = 0x55;
 540:	f7 01       	movw	r30, r14
 542:	90 82       	st	Z, r9
					Bodeplot_Send[1] = 0xAA;
 544:	8a ea       	ldi	r24, 0xAA	; 170
 546:	81 83       	std	Z+1, r24	; 0x01
					Bodeplot_Send[2] = 0x01;
					Bodeplot_Send[3] = 0x06;
 548:	d2 83       	std	Z+2, r29	; 0x02
 54a:	86 e0       	ldi	r24, 0x06	; 6
					Bodeplot_Send[4] = 0x03;
 54c:	83 83       	std	Z+3, r24	; 0x03
				
				for(j=0; j<255; j++){
 54e:	84 82       	std	Z+4, r8	; 0x04
 550:	10 92 19 03 	sts	0x0319, r1	; 0x800319 <j>
					Frequency = (j);
 554:	40 e0       	ldi	r20, 0x00	; 0
 556:	40 93 0c 02 	sts	0x020C, r20	; 0x80020c <Frequency>

					MCU_to_FPGA(Shape,Amplitude,Frequency);
 55a:	60 91 0d 02 	lds	r22, 0x020D	; 0x80020d <Amplitude>
 55e:	80 91 0e 02 	lds	r24, 0x020E	; 0x80020e <Shape>
 562:	31 d1       	rcall	.+610    	; 0x7c6 <MCU_to_FPGA>

					Amplitude_min = 0xff; // sikre at sample er mindre første gang
 564:	c0 93 09 07 	sts	0x0709, r28	; 0x800709 <Amplitude_min>
					Amplitude_max = 0x00; // sikre at sample er større første gang
 568:	10 92 0a 07 	sts	0x070A, r1	; 0x80070a <Amplitude_max>

					for(x=0; x<=10000; x++){
 56c:	10 92 1b 03 	sts	0x031B, r1	; 0x80031b <x+0x1>
 570:	10 92 1a 03 	sts	0x031A, r1	; 0x80031a <x>
 574:	4c 2f       	mov	r20, r28
 576:	30 e0       	ldi	r19, 0x00	; 0
 578:	80 e0       	ldi	r24, 0x00	; 0
 57a:	90 e0       	ldi	r25, 0x00	; 0
						if (SampleReady == 1){
 57c:	20 91 0a 02 	lds	r18, 0x020A	; 0x80020a <SampleReady>
 580:	21 30       	cpi	r18, 0x01	; 1
 582:	79 f4       	brne	.+30     	; 0x5a2 <__LOCK_REGION_LENGTH__+0x1a2>
							SampleReady = 0;
 584:	10 92 0a 02 	sts	0x020A, r1	; 0x80020a <SampleReady>
							if (Sample < Amplitude_min){
 588:	20 91 14 0c 	lds	r18, 0x0C14	; 0x800c14 <Sample>
 58c:	24 17       	cp	r18, r20
 58e:	10 f4       	brcc	.+4      	; 0x594 <__LOCK_REGION_LENGTH__+0x194>
								Amplitude_min = Sample;
 590:	40 91 14 0c 	lds	r20, 0x0C14	; 0x800c14 <Sample>
							}
							if (Sample > Amplitude_max){
 594:	20 91 14 0c 	lds	r18, 0x0C14	; 0x800c14 <Sample>
 598:	32 17       	cp	r19, r18
 59a:	20 f4       	brcc	.+8      	; 0x5a4 <__LOCK_REGION_LENGTH__+0x1a4>
								Amplitude_max = Sample;
 59c:	30 91 14 0c 	lds	r19, 0x0C14	; 0x800c14 <Sample>
 5a0:	01 c0       	rjmp	.+2      	; 0x5a4 <__LOCK_REGION_LENGTH__+0x1a4>
							}
						}
						else{
							x--;
 5a2:	01 97       	sbiw	r24, 0x01	; 1
					MCU_to_FPGA(Shape,Amplitude,Frequency);

					Amplitude_min = 0xff; // sikre at sample er mindre første gang
					Amplitude_max = 0x00; // sikre at sample er større første gang

					for(x=0; x<=10000; x++){
 5a4:	01 96       	adiw	r24, 0x01	; 1
 5a6:	81 31       	cpi	r24, 0x11	; 17
 5a8:	f7 e2       	ldi	r31, 0x27	; 39
 5aa:	9f 07       	cpc	r25, r31
 5ac:	38 f3       	brcs	.-50     	; 0x57c <__LOCK_REGION_LENGTH__+0x17c>
 5ae:	90 93 1b 03 	sts	0x031B, r25	; 0x80031b <x+0x1>
 5b2:	80 93 1a 03 	sts	0x031A, r24	; 0x80031a <x>
 5b6:	30 93 0a 07 	sts	0x070A, r19	; 0x80070a <Amplitude_max>
 5ba:	40 93 09 07 	sts	0x0709, r20	; 0x800709 <Amplitude_min>
						else{
							x--;
						}
					}

					Amplitude_Bodeplot = (Amplitude_max - Amplitude_min);
 5be:	34 1b       	sub	r19, r20
 5c0:	30 93 0b 07 	sts	0x070B, r19	; 0x80070b <Amplitude_Bodeplot>
					Bodeplot_Send[j+6] = Amplitude_Bodeplot;
 5c4:	40 91 19 03 	lds	r20, 0x0319	; 0x800319 <j>
 5c8:	e4 2f       	mov	r30, r20
 5ca:	f0 e0       	ldi	r31, 0x00	; 0
 5cc:	ed 5e       	subi	r30, 0xED	; 237
 5ce:	fd 4f       	sbci	r31, 0xFD	; 253
					Bodeplot_Send[1] = 0xAA;
					Bodeplot_Send[2] = 0x01;
					Bodeplot_Send[3] = 0x06;
					Bodeplot_Send[4] = 0x03;
				
				for(j=0; j<255; j++){
 5d0:	36 83       	std	Z+6, r19	; 0x06
 5d2:	4f 5f       	subi	r20, 0xFF	; 255
 5d4:	40 93 19 03 	sts	0x0319, r20	; 0x800319 <j>
 5d8:	4f 3f       	cpi	r20, 0xFF	; 255
 5da:	09 f0       	breq	.+2      	; 0x5de <__LOCK_REGION_LENGTH__+0x1de>

					Amplitude_Bodeplot = (Amplitude_max - Amplitude_min);
					Bodeplot_Send[j+6] = Amplitude_Bodeplot;
				}
			
				Bodeplot_Send[260] = 0x00;
 5dc:	bc cf       	rjmp	.-136    	; 0x556 <__LOCK_REGION_LENGTH__+0x156>
 5de:	f2 01       	movw	r30, r4
				Bodeplot_Send[261] = 0x00;
 5e0:	10 82       	st	Z, r1
 5e2:	f1 01       	movw	r30, r2

				putsUSART1(Bodeplot_Send, 261);
 5e4:	10 82       	st	Z, r1
 5e6:	65 e0       	ldi	r22, 0x05	; 5
 5e8:	71 e0       	ldi	r23, 0x01	; 1
 5ea:	c7 01       	movw	r24, r14
 5ec:	46 d1       	rcall	.+652    	; 0x87a <putsUSART1>
				flagUART = 1;
 5ee:	d0 93 04 02 	sts	0x0204, r29	; 0x800204 <flagUART>
 5f2:	81 ce       	rjmp	.-766    	; 0x2f6 <main+0x76>
			if (BTN==2){
				if (start_stop == 0){
					MCU_to_FPGA(Shape,Amplitude,Frequency); //start generator
					start_stop = 1;
				}
				if (start_stop == 1){
 5f4:	81 30       	cpi	r24, 0x01	; 1
 5f6:	09 f0       	breq	.+2      	; 0x5fa <__LOCK_REGION_LENGTH__+0x1fa>
 5f8:	e3 ce       	rjmp	.-570    	; 0x3c0 <main+0x140>
 5fa:	d2 ce       	rjmp	.-604    	; 0x3a0 <main+0x120>

000005fc <__vector_17>:
			}
		}
	}


ISR(TIMER1_COMPA_vect){
 5fc:	1f 92       	push	r1
 5fe:	0f 92       	push	r0
 600:	0f b6       	in	r0, 0x3f	; 63
 602:	0f 92       	push	r0
 604:	11 24       	eor	r1, r1
 606:	0b b6       	in	r0, 0x3b	; 59
 608:	0f 92       	push	r0
 60a:	8f 93       	push	r24
 60c:	ef 93       	push	r30
 60e:	ff 93       	push	r31
	ADCSRA |= (1<<ADSC);
 610:	ea e7       	ldi	r30, 0x7A	; 122
 612:	f0 e0       	ldi	r31, 0x00	; 0
 614:	80 81       	ld	r24, Z
 616:	80 64       	ori	r24, 0x40	; 64
 618:	80 83       	st	Z, r24
	
}
 61a:	ff 91       	pop	r31
 61c:	ef 91       	pop	r30
 61e:	8f 91       	pop	r24
 620:	0f 90       	pop	r0
 622:	0b be       	out	0x3b, r0	; 59
 624:	0f 90       	pop	r0
 626:	0f be       	out	0x3f, r0	; 63
 628:	0f 90       	pop	r0
 62a:	1f 90       	pop	r1
 62c:	18 95       	reti

0000062e <__vector_29>:

ISR(ADC_vect){
 62e:	1f 92       	push	r1
 630:	0f 92       	push	r0
 632:	0f b6       	in	r0, 0x3f	; 63
 634:	0f 92       	push	r0
 636:	11 24       	eor	r1, r1
 638:	0b b6       	in	r0, 0x3b	; 59
 63a:	0f 92       	push	r0
 63c:	2f 93       	push	r18
 63e:	3f 93       	push	r19
 640:	8f 93       	push	r24
 642:	9f 93       	push	r25
 644:	ef 93       	push	r30
 646:	ff 93       	push	r31
	static int i = 0;
	Sample = ADCH;
 648:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
 64c:	80 93 14 0c 	sts	0x0C14, r24	; 0x800c14 <Sample>
	SampleReady = 1;
 650:	81 e0       	ldi	r24, 0x01	; 1
 652:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <SampleReady>
	if(sample_flag == 1){
 656:	80 91 03 02 	lds	r24, 0x0203	; 0x800203 <sample_flag>
 65a:	81 30       	cpi	r24, 0x01	; 1
 65c:	11 f5       	brne	.+68     	; 0x6a2 <__vector_29+0x74>
		adc_buffer1[i] = ADCH;
 65e:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <i.2479>
 662:	90 91 09 02 	lds	r25, 0x0209	; 0x800209 <i.2479+0x1>
 666:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
 66a:	fc 01       	movw	r30, r24
 66c:	e4 5e       	subi	r30, 0xE4	; 228
 66e:	fc 4f       	sbci	r31, 0xFC	; 252
 670:	20 83       	st	Z, r18
		i++;
 672:	01 96       	adiw	r24, 0x01	; 1
 674:	90 93 09 02 	sts	0x0209, r25	; 0x800209 <i.2479+0x1>
 678:	80 93 08 02 	sts	0x0208, r24	; 0x800208 <i.2479>
		//	adc_buffer1[250] = 0xff;
		if(i > record_length3-1){
 67c:	20 91 04 07 	lds	r18, 0x0704	; 0x800704 <record_length3>
 680:	30 91 05 07 	lds	r19, 0x0705	; 0x800705 <record_length3+0x1>
 684:	21 50       	subi	r18, 0x01	; 1
 686:	31 09       	sbc	r19, r1
 688:	28 17       	cp	r18, r24
 68a:	39 07       	cpc	r19, r25
 68c:	5c f5       	brge	.+86     	; 0x6e4 <__vector_29+0xb6>
			i = 0;
 68e:	10 92 09 02 	sts	0x0209, r1	; 0x800209 <i.2479+0x1>
 692:	10 92 08 02 	sts	0x0208, r1	; 0x800208 <i.2479>
			sample_flag = 0;
 696:	10 92 03 02 	sts	0x0203, r1	; 0x800203 <sample_flag>
			flagADC = 1;
 69a:	81 e0       	ldi	r24, 0x01	; 1
 69c:	80 93 0c 07 	sts	0x070C, r24	; 0x80070c <flagADC>
 6a0:	21 c0       	rjmp	.+66     	; 0x6e4 <__vector_29+0xb6>
		}
	}
	else{
		adc_buffer2[i] = ADCH;
 6a2:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <i.2479>
 6a6:	90 91 09 02 	lds	r25, 0x0209	; 0x800209 <i.2479+0x1>
 6aa:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
 6ae:	fc 01       	movw	r30, r24
 6b0:	e5 5e       	subi	r30, 0xE5	; 229
 6b2:	f8 4f       	sbci	r31, 0xF8	; 248
 6b4:	20 83       	st	Z, r18
		i++;
 6b6:	01 96       	adiw	r24, 0x01	; 1
 6b8:	90 93 09 02 	sts	0x0209, r25	; 0x800209 <i.2479+0x1>
 6bc:	80 93 08 02 	sts	0x0208, r24	; 0x800208 <i.2479>
		//adc_buffer2[250] = 0x00;
		if(i > record_length3-1){
 6c0:	20 91 04 07 	lds	r18, 0x0704	; 0x800704 <record_length3>
 6c4:	30 91 05 07 	lds	r19, 0x0705	; 0x800705 <record_length3+0x1>
 6c8:	21 50       	subi	r18, 0x01	; 1
 6ca:	31 09       	sbc	r19, r1
 6cc:	28 17       	cp	r18, r24
 6ce:	39 07       	cpc	r19, r25
 6d0:	4c f4       	brge	.+18     	; 0x6e4 <__vector_29+0xb6>
			i = 0;
 6d2:	10 92 09 02 	sts	0x0209, r1	; 0x800209 <i.2479+0x1>
 6d6:	10 92 08 02 	sts	0x0208, r1	; 0x800208 <i.2479>
			sample_flag = 1;
 6da:	81 e0       	ldi	r24, 0x01	; 1
 6dc:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <sample_flag>
			flagADC = 1;
 6e0:	80 93 0c 07 	sts	0x070C, r24	; 0x80070c <flagADC>
		}
	}
}
 6e4:	ff 91       	pop	r31
 6e6:	ef 91       	pop	r30
 6e8:	9f 91       	pop	r25
 6ea:	8f 91       	pop	r24
 6ec:	3f 91       	pop	r19
 6ee:	2f 91       	pop	r18
 6f0:	0f 90       	pop	r0
 6f2:	0b be       	out	0x3b, r0	; 59
 6f4:	0f 90       	pop	r0
 6f6:	0f be       	out	0x3f, r0	; 63
 6f8:	0f 90       	pop	r0
 6fa:	1f 90       	pop	r1
 6fc:	18 95       	reti

000006fe <__vector_36>:

ISR(USART1_RX_vect){
 6fe:	1f 92       	push	r1
 700:	0f 92       	push	r0
 702:	0f b6       	in	r0, 0x3f	; 63
 704:	0f 92       	push	r0
 706:	11 24       	eor	r1, r1
 708:	0b b6       	in	r0, 0x3b	; 59
 70a:	0f 92       	push	r0
 70c:	2f 93       	push	r18
 70e:	3f 93       	push	r19
 710:	8f 93       	push	r24
 712:	9f 93       	push	r25
 714:	ef 93       	push	r30
 716:	ff 93       	push	r31
	static int i;
	static int max_len = 11;
	data_buffer[i] = UDR1;
 718:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <__data_end>
 71c:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <__data_end+0x1>
 720:	20 91 ce 00 	lds	r18, 0x00CE	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7000ce>
 724:	fc 01       	movw	r30, r24
 726:	e7 5f       	subi	r30, 0xF7	; 247
 728:	f3 4f       	sbci	r31, 0xF3	; 243
 72a:	20 83       	st	Z, r18
	i++;
 72c:	01 96       	adiw	r24, 0x01	; 1
 72e:	90 93 07 02 	sts	0x0207, r25	; 0x800207 <__data_end+0x1>
 732:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <__data_end>
	if(data_buffer[4] == 1){
 736:	20 91 0d 0c 	lds	r18, 0x0C0D	; 0x800c0d <data_buffer+0x4>
 73a:	21 30       	cpi	r18, 0x01	; 1
 73c:	41 f4       	brne	.+16     	; 0x74e <__vector_36+0x50>
		type = 1;
 73e:	20 93 12 02 	sts	0x0212, r18	; 0x800212 <type>
		max_len = 9;
 742:	29 e0       	ldi	r18, 0x09	; 9
 744:	30 e0       	ldi	r19, 0x00	; 0
 746:	30 93 01 02 	sts	0x0201, r19	; 0x800201 <__data_start+0x1>
 74a:	20 93 00 02 	sts	0x0200, r18	; 0x800200 <__data_start>
	}
	if(data_buffer[4] == 2){
 74e:	20 91 0d 0c 	lds	r18, 0x0C0D	; 0x800c0d <data_buffer+0x4>
 752:	22 30       	cpi	r18, 0x02	; 2
 754:	41 f4       	brne	.+16     	; 0x766 <__vector_36+0x68>
		type = 2;
 756:	20 93 12 02 	sts	0x0212, r18	; 0x800212 <type>
		max_len = 11;
 75a:	2b e0       	ldi	r18, 0x0B	; 11
 75c:	30 e0       	ldi	r19, 0x00	; 0
 75e:	30 93 01 02 	sts	0x0201, r19	; 0x800201 <__data_start+0x1>
 762:	20 93 00 02 	sts	0x0200, r18	; 0x800200 <__data_start>
	}
	if(data_buffer[4] == 3){
 766:	20 91 0d 0c 	lds	r18, 0x0C0D	; 0x800c0d <data_buffer+0x4>
 76a:	23 30       	cpi	r18, 0x03	; 3
 76c:	41 f4       	brne	.+16     	; 0x77e <__vector_36+0x80>
		type = 3;
 76e:	20 93 12 02 	sts	0x0212, r18	; 0x800212 <type>
		max_len = 7;
 772:	27 e0       	ldi	r18, 0x07	; 7
 774:	30 e0       	ldi	r19, 0x00	; 0
 776:	30 93 01 02 	sts	0x0201, r19	; 0x800201 <__data_start+0x1>
 77a:	20 93 00 02 	sts	0x0200, r18	; 0x800200 <__data_start>
	}
	if(i == max_len){
 77e:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
 782:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
 786:	82 17       	cp	r24, r18
 788:	93 07       	cpc	r25, r19
 78a:	31 f4       	brne	.+12     	; 0x798 <__vector_36+0x9a>
		i = 0;
 78c:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <__data_end+0x1>
 790:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <__data_end>
		flagUART = 0;
 794:	10 92 04 02 	sts	0x0204, r1	; 0x800204 <flagUART>
	}

 798:	ff 91       	pop	r31
 79a:	ef 91       	pop	r30
 79c:	9f 91       	pop	r25
 79e:	8f 91       	pop	r24
 7a0:	3f 91       	pop	r19
 7a2:	2f 91       	pop	r18
 7a4:	0f 90       	pop	r0
 7a6:	0b be       	out	0x3b, r0	; 59
 7a8:	0f 90       	pop	r0
 7aa:	0f be       	out	0x3f, r0	; 63
 7ac:	0f 90       	pop	r0
 7ae:	1f 90       	pop	r1
 7b0:	18 95       	reti

000007b2 <SPI_MasterInit>:
 7b2:	84 b1       	in	r24, 0x04	; 4
 7b4:	87 60       	ori	r24, 0x07	; 7
 7b6:	84 b9       	out	0x04, r24	; 4
 7b8:	8c b5       	in	r24, 0x2c	; 44
 7ba:	80 65       	ori	r24, 0x50	; 80
 7bc:	8c bd       	out	0x2c, r24	; 44
 7be:	8c b5       	in	r24, 0x2c	; 44
 7c0:	83 60       	ori	r24, 0x03	; 3
 7c2:	8c bd       	out	0x2c, r24	; 44
 7c4:	08 95       	ret

000007c6 <MCU_to_FPGA>:
 7c6:	7a e5       	ldi	r23, 0x5A	; 90
 7c8:	54 2f       	mov	r21, r20
 7ca:	57 27       	eor	r21, r23
 7cc:	56 27       	eor	r21, r22
 7ce:	58 27       	eor	r21, r24
 7d0:	21 e0       	ldi	r18, 0x01	; 1
 7d2:	28 98       	cbi	0x05, 0	; 5
 7d4:	7e bd       	out	0x2e, r23	; 46
 7d6:	0d b4       	in	r0, 0x2d	; 45
 7d8:	07 fe       	sbrs	r0, 7
 7da:	fd cf       	rjmp	.-6      	; 0x7d6 <MCU_to_FPGA+0x10>
 7dc:	3e b5       	in	r19, 0x2e	; 46
 7de:	25 b9       	out	0x05, r18	; 5
 7e0:	28 98       	cbi	0x05, 0	; 5
 7e2:	8e bd       	out	0x2e, r24	; 46
 7e4:	0d b4       	in	r0, 0x2d	; 45
 7e6:	07 fe       	sbrs	r0, 7
 7e8:	fd cf       	rjmp	.-6      	; 0x7e4 <MCU_to_FPGA+0x1e>
 7ea:	9e b5       	in	r25, 0x2e	; 46
 7ec:	25 b9       	out	0x05, r18	; 5
 7ee:	28 98       	cbi	0x05, 0	; 5
 7f0:	6e bd       	out	0x2e, r22	; 46
 7f2:	0d b4       	in	r0, 0x2d	; 45
 7f4:	07 fe       	sbrs	r0, 7
 7f6:	fd cf       	rjmp	.-6      	; 0x7f2 <MCU_to_FPGA+0x2c>
 7f8:	25 b9       	out	0x05, r18	; 5
 7fa:	28 98       	cbi	0x05, 0	; 5
 7fc:	4e bd       	out	0x2e, r20	; 46
 7fe:	0d b4       	in	r0, 0x2d	; 45
 800:	07 fe       	sbrs	r0, 7
 802:	fd cf       	rjmp	.-6      	; 0x7fe <MCU_to_FPGA+0x38>
 804:	25 b9       	out	0x05, r18	; 5
 806:	28 98       	cbi	0x05, 0	; 5
 808:	5e bd       	out	0x2e, r21	; 46
 80a:	0d b4       	in	r0, 0x2d	; 45
 80c:	07 fe       	sbrs	r0, 7
 80e:	fd cf       	rjmp	.-6      	; 0x80a <MCU_to_FPGA+0x44>
 810:	25 b9       	out	0x05, r18	; 5
 812:	33 0f       	add	r19, r19
 814:	99 1f       	adc	r25, r25
 816:	99 27       	eor	r25, r25
 818:	99 1f       	adc	r25, r25
 81a:	93 2b       	or	r25, r19
 81c:	59 13       	cpse	r21, r25
 81e:	d9 cf       	rjmp	.-78     	; 0x7d2 <MCU_to_FPGA+0xc>
 820:	08 95       	ret

00000822 <uart_Init>:
 822:	22 e0       	ldi	r18, 0x02	; 2
 824:	20 93 c8 00 	sts	0x00C8, r18	; 0x8000c8 <__TEXT_REGION_LENGTH__+0x7000c8>
 828:	e9 ec       	ldi	r30, 0xC9	; 201
 82a:	f0 e0       	ldi	r31, 0x00	; 0
 82c:	20 81       	ld	r18, Z
 82e:	28 69       	ori	r18, 0x98	; 152
 830:	20 83       	st	Z, r18
 832:	ea ec       	ldi	r30, 0xCA	; 202
 834:	f0 e0       	ldi	r31, 0x00	; 0
 836:	20 81       	ld	r18, Z
 838:	26 60       	ori	r18, 0x06	; 6
 83a:	20 83       	st	Z, r18
 83c:	90 93 cd 00 	sts	0x00CD, r25	; 0x8000cd <__TEXT_REGION_LENGTH__+0x7000cd>
 840:	80 93 cc 00 	sts	0x00CC, r24	; 0x8000cc <__TEXT_REGION_LENGTH__+0x7000cc>
 844:	08 95       	ret

00000846 <uart0_Init>:
 846:	22 e0       	ldi	r18, 0x02	; 2
 848:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7000c0>
 84c:	e1 ec       	ldi	r30, 0xC1	; 193
 84e:	f0 e0       	ldi	r31, 0x00	; 0
 850:	20 81       	ld	r18, Z
 852:	28 61       	ori	r18, 0x18	; 24
 854:	20 83       	st	Z, r18
 856:	e2 ec       	ldi	r30, 0xC2	; 194
 858:	f0 e0       	ldi	r31, 0x00	; 0
 85a:	20 81       	ld	r18, Z
 85c:	26 60       	ori	r18, 0x06	; 6
 85e:	20 83       	st	Z, r18
 860:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
 864:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
 868:	08 95       	ret

0000086a <putchUSART1>:
 86a:	e8 ec       	ldi	r30, 0xC8	; 200
 86c:	f0 e0       	ldi	r31, 0x00	; 0
 86e:	90 81       	ld	r25, Z
 870:	95 ff       	sbrs	r25, 5
 872:	fd cf       	rjmp	.-6      	; 0x86e <putchUSART1+0x4>
 874:	80 93 ce 00 	sts	0x00CE, r24	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7000ce>
 878:	08 95       	ret

0000087a <putsUSART1>:
 87a:	ef 92       	push	r14
 87c:	ff 92       	push	r15
 87e:	0f 93       	push	r16
 880:	1f 93       	push	r17
 882:	cf 93       	push	r28
 884:	df 93       	push	r29
 886:	8c 01       	movw	r16, r24
 888:	7b 01       	movw	r14, r22
 88a:	77 23       	and	r23, r23
 88c:	54 f0       	brlt	.+20     	; 0x8a2 <putsUSART1+0x28>
 88e:	c0 e0       	ldi	r28, 0x00	; 0
 890:	d0 e0       	ldi	r29, 0x00	; 0
 892:	f8 01       	movw	r30, r16
 894:	81 91       	ld	r24, Z+
 896:	8f 01       	movw	r16, r30
 898:	e8 df       	rcall	.-48     	; 0x86a <putchUSART1>
 89a:	21 96       	adiw	r28, 0x01	; 1
 89c:	ec 16       	cp	r14, r28
 89e:	fd 06       	cpc	r15, r29
 8a0:	c4 f7       	brge	.-16     	; 0x892 <putsUSART1+0x18>
 8a2:	df 91       	pop	r29
 8a4:	cf 91       	pop	r28
 8a6:	1f 91       	pop	r17
 8a8:	0f 91       	pop	r16
 8aa:	ff 90       	pop	r15
 8ac:	ef 90       	pop	r14
 8ae:	08 95       	ret

000008b0 <__divmodhi4>:
 8b0:	97 fb       	bst	r25, 7
 8b2:	07 2e       	mov	r0, r23
 8b4:	16 f4       	brtc	.+4      	; 0x8ba <__divmodhi4+0xa>
 8b6:	00 94       	com	r0
 8b8:	06 d0       	rcall	.+12     	; 0x8c6 <__divmodhi4_neg1>
 8ba:	77 fd       	sbrc	r23, 7
 8bc:	08 d0       	rcall	.+16     	; 0x8ce <__divmodhi4_neg2>
 8be:	27 d0       	rcall	.+78     	; 0x90e <__udivmodhi4>
 8c0:	07 fc       	sbrc	r0, 7
 8c2:	05 d0       	rcall	.+10     	; 0x8ce <__divmodhi4_neg2>
 8c4:	3e f4       	brtc	.+14     	; 0x8d4 <__divmodhi4_exit>

000008c6 <__divmodhi4_neg1>:
 8c6:	90 95       	com	r25
 8c8:	81 95       	neg	r24
 8ca:	9f 4f       	sbci	r25, 0xFF	; 255
 8cc:	08 95       	ret

000008ce <__divmodhi4_neg2>:
 8ce:	70 95       	com	r23
 8d0:	61 95       	neg	r22
 8d2:	7f 4f       	sbci	r23, 0xFF	; 255

000008d4 <__divmodhi4_exit>:
 8d4:	08 95       	ret

000008d6 <__divmodsi4>:
 8d6:	05 2e       	mov	r0, r21
 8d8:	97 fb       	bst	r25, 7
 8da:	16 f4       	brtc	.+4      	; 0x8e0 <__divmodsi4+0xa>
 8dc:	00 94       	com	r0
 8de:	0f d0       	rcall	.+30     	; 0x8fe <__negsi2>
 8e0:	57 fd       	sbrc	r21, 7
 8e2:	05 d0       	rcall	.+10     	; 0x8ee <__divmodsi4_neg2>
 8e4:	28 d0       	rcall	.+80     	; 0x936 <__udivmodsi4>
 8e6:	07 fc       	sbrc	r0, 7
 8e8:	02 d0       	rcall	.+4      	; 0x8ee <__divmodsi4_neg2>
 8ea:	46 f4       	brtc	.+16     	; 0x8fc <__divmodsi4_exit>
 8ec:	08 c0       	rjmp	.+16     	; 0x8fe <__negsi2>

000008ee <__divmodsi4_neg2>:
 8ee:	50 95       	com	r21
 8f0:	40 95       	com	r20
 8f2:	30 95       	com	r19
 8f4:	21 95       	neg	r18
 8f6:	3f 4f       	sbci	r19, 0xFF	; 255
 8f8:	4f 4f       	sbci	r20, 0xFF	; 255
 8fa:	5f 4f       	sbci	r21, 0xFF	; 255

000008fc <__divmodsi4_exit>:
 8fc:	08 95       	ret

000008fe <__negsi2>:
 8fe:	90 95       	com	r25
 900:	80 95       	com	r24
 902:	70 95       	com	r23
 904:	61 95       	neg	r22
 906:	7f 4f       	sbci	r23, 0xFF	; 255
 908:	8f 4f       	sbci	r24, 0xFF	; 255
 90a:	9f 4f       	sbci	r25, 0xFF	; 255
 90c:	08 95       	ret

0000090e <__udivmodhi4>:
 90e:	aa 1b       	sub	r26, r26
 910:	bb 1b       	sub	r27, r27
 912:	51 e1       	ldi	r21, 0x11	; 17
 914:	07 c0       	rjmp	.+14     	; 0x924 <__udivmodhi4_ep>

00000916 <__udivmodhi4_loop>:
 916:	aa 1f       	adc	r26, r26
 918:	bb 1f       	adc	r27, r27
 91a:	a6 17       	cp	r26, r22
 91c:	b7 07       	cpc	r27, r23
 91e:	10 f0       	brcs	.+4      	; 0x924 <__udivmodhi4_ep>
 920:	a6 1b       	sub	r26, r22
 922:	b7 0b       	sbc	r27, r23

00000924 <__udivmodhi4_ep>:
 924:	88 1f       	adc	r24, r24
 926:	99 1f       	adc	r25, r25
 928:	5a 95       	dec	r21
 92a:	a9 f7       	brne	.-22     	; 0x916 <__udivmodhi4_loop>
 92c:	80 95       	com	r24
 92e:	90 95       	com	r25
 930:	bc 01       	movw	r22, r24
 932:	cd 01       	movw	r24, r26
 934:	08 95       	ret

00000936 <__udivmodsi4>:
 936:	a1 e2       	ldi	r26, 0x21	; 33
 938:	1a 2e       	mov	r1, r26
 93a:	aa 1b       	sub	r26, r26
 93c:	bb 1b       	sub	r27, r27
 93e:	fd 01       	movw	r30, r26
 940:	0d c0       	rjmp	.+26     	; 0x95c <__udivmodsi4_ep>

00000942 <__udivmodsi4_loop>:
 942:	aa 1f       	adc	r26, r26
 944:	bb 1f       	adc	r27, r27
 946:	ee 1f       	adc	r30, r30
 948:	ff 1f       	adc	r31, r31
 94a:	a2 17       	cp	r26, r18
 94c:	b3 07       	cpc	r27, r19
 94e:	e4 07       	cpc	r30, r20
 950:	f5 07       	cpc	r31, r21
 952:	20 f0       	brcs	.+8      	; 0x95c <__udivmodsi4_ep>
 954:	a2 1b       	sub	r26, r18
 956:	b3 0b       	sbc	r27, r19
 958:	e4 0b       	sbc	r30, r20
 95a:	f5 0b       	sbc	r31, r21

0000095c <__udivmodsi4_ep>:
 95c:	66 1f       	adc	r22, r22
 95e:	77 1f       	adc	r23, r23
 960:	88 1f       	adc	r24, r24
 962:	99 1f       	adc	r25, r25
 964:	1a 94       	dec	r1
 966:	69 f7       	brne	.-38     	; 0x942 <__udivmodsi4_loop>
 968:	60 95       	com	r22
 96a:	70 95       	com	r23
 96c:	80 95       	com	r24
 96e:	90 95       	com	r25
 970:	9b 01       	movw	r18, r22
 972:	ac 01       	movw	r20, r24
 974:	bd 01       	movw	r22, r26
 976:	cf 01       	movw	r24, r30
 978:	08 95       	ret

0000097a <_exit>:
 97a:	f8 94       	cli

0000097c <__stop_program>:
 97c:	ff cf       	rjmp	.-2      	; 0x97c <__stop_program>
