#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffcd6c5070 .scope module, "BCDAdder_TestBench" "BCDAdder_TestBench" 2 2;
 .timescale 0 0;
v0x7fffcd6f6580_0 .var/i "i", 31 0;
v0x7fffcd6f6660_0 .var/i "j", 31 0;
v0x7fffcd6f6740_0 .var "n1", 3 0;
v0x7fffcd6f6810_0 .var "n2", 3 0;
v0x7fffcd6f68e0_0 .net "result", 7 0, v0x7fffcd6f6420_0;  1 drivers
S_0x7fffcd6cdb10 .scope module, "DUT" "BCDAdder" 2 7, 3 1 0, S_0x7fffcd6c5070;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "n1"
    .port_info 1 /INPUT 4 "n2"
    .port_info 2 /OUTPUT 8 "s"
v0x7fffcd6f5bf0_0 .net "CC", 4 0, L_0x7fffcd6f8cc0;  1 drivers
v0x7fffcd6f5cf0_0 .net "Result", 7 0, L_0x7fffcd6f8a10;  1 drivers
v0x7fffcd6f5dd0_0 .net *"_s31", 0 0, L_0x7fffcd6f8970;  1 drivers
L_0x7f7282570018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffcd6f5e90_0 .net/2s *"_s34", 0 0, L_0x7f7282570018;  1 drivers
L_0x7f7282570060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffcd6f5f70_0 .net/2s *"_s38", 0 0, L_0x7f7282570060;  1 drivers
L_0x7f72825700a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffcd6f60a0_0 .net/2s *"_s43", 0 0, L_0x7f72825700a8;  1 drivers
L_0x7f72825700f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffcd6f6180_0 .net/2s *"_s48", 0 0, L_0x7f72825700f0;  1 drivers
v0x7fffcd6f6260_0 .net "n1", 3 0, v0x7fffcd6f6740_0;  1 drivers
v0x7fffcd6f6340_0 .net "n2", 3 0, v0x7fffcd6f6810_0;  1 drivers
v0x7fffcd6f6420_0 .var "s", 7 0;
E_0x7fffcd6be020 .event edge, v0x7fffcd6f6340_0, v0x7fffcd6f6260_0;
E_0x7fffcd6bbd40 .event edge, v0x7fffcd6f5cf0_0;
L_0x7fffcd6f6e70 .part v0x7fffcd6f6740_0, 0, 1;
L_0x7fffcd6f6f10 .part v0x7fffcd6f6810_0, 0, 1;
L_0x7fffcd6f7040 .part L_0x7fffcd6f8cc0, 0, 1;
L_0x7fffcd6f7580 .part v0x7fffcd6f6740_0, 1, 1;
L_0x7fffcd6f76e0 .part v0x7fffcd6f6810_0, 1, 1;
L_0x7fffcd6f7810 .part L_0x7fffcd6f8cc0, 1, 1;
L_0x7fffcd6f7d10 .part v0x7fffcd6f6740_0, 2, 1;
L_0x7fffcd6f7ed0 .part v0x7fffcd6f6810_0, 2, 1;
L_0x7fffcd6f80e0 .part L_0x7fffcd6f8cc0, 2, 1;
L_0x7fffcd6f8510 .part v0x7fffcd6f6740_0, 3, 1;
L_0x7fffcd6f86a0 .part v0x7fffcd6f6810_0, 3, 1;
L_0x7fffcd6f87d0 .part L_0x7fffcd6f8cc0, 3, 1;
L_0x7fffcd6f8970 .part L_0x7fffcd6f8cc0, 4, 1;
LS_0x7fffcd6f8a10_0_0 .concat8 [ 1 1 1 1], L_0x7fffcd6d4590, L_0x7fffcd6f70e0, L_0x7fffcd6f78f0, L_0x7fffcd6f8180;
LS_0x7fffcd6f8a10_0_4 .concat8 [ 1 1 1 1], L_0x7fffcd6f8970, L_0x7f7282570018, L_0x7f7282570060, L_0x7f72825700a8;
L_0x7fffcd6f8a10 .concat8 [ 4 4 0 0], LS_0x7fffcd6f8a10_0_0, LS_0x7fffcd6f8a10_0_4;
LS_0x7fffcd6f8cc0_0_0 .concat8 [ 1 1 1 1], L_0x7f72825700f0, L_0x7fffcd6f6d60, L_0x7fffcd6f7470, L_0x7fffcd6f7c00;
LS_0x7fffcd6f8cc0_0_4 .concat8 [ 1 0 0 0], L_0x7fffcd6f8400;
L_0x7fffcd6f8cc0 .concat8 [ 4 1 0 0], LS_0x7fffcd6f8cc0_0_0, LS_0x7fffcd6f8cc0_0_4;
S_0x7fffcd6c5410 .scope generate, "genblk1[0]" "genblk1[0]" 3 33, 3 33 0, S_0x7fffcd6cdb10;
 .timescale 0 0;
P_0x7fffcd6cdef0 .param/l "i" 0 3 33, +C4<00>;
S_0x7fffcd6c5230 .scope module, "U" "SimpleAdder" 3 34, 4 6 0, S_0x7fffcd6c5410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffcd6d4590 .functor XOR 1, L_0x7fffcd6f6e70, L_0x7fffcd6f6f10, L_0x7fffcd6f7040, C4<0>;
L_0x7fffcd6f6a70 .functor AND 1, L_0x7fffcd6f6e70, L_0x7fffcd6f6f10, C4<1>, C4<1>;
L_0x7fffcd6f6bb0 .functor OR 1, L_0x7fffcd6f6e70, L_0x7fffcd6f6f10, C4<0>, C4<0>;
L_0x7fffcd6f6c20 .functor AND 1, L_0x7fffcd6f7040, L_0x7fffcd6f6bb0, C4<1>, C4<1>;
L_0x7fffcd6f6d60 .functor OR 1, L_0x7fffcd6f6a70, L_0x7fffcd6f6c20, C4<0>, C4<0>;
v0x7fffcd6cde50_0 .net "a", 0 0, L_0x7fffcd6f6e70;  1 drivers
v0x7fffcd6cc5f0_0 .net "b", 0 0, L_0x7fffcd6f6f10;  1 drivers
v0x7fffcd6cadf0_0 .net "ci", 0 0, L_0x7fffcd6f7040;  1 drivers
v0x7fffcd6f3400_0 .net "co", 0 0, L_0x7fffcd6f6d60;  1 drivers
v0x7fffcd6f34c0_0 .net "d", 0 0, L_0x7fffcd6f6a70;  1 drivers
v0x7fffcd6f35d0_0 .net "e", 0 0, L_0x7fffcd6f6bb0;  1 drivers
v0x7fffcd6f3690_0 .net "f", 0 0, L_0x7fffcd6f6c20;  1 drivers
v0x7fffcd6f3750_0 .net "result", 0 0, L_0x7fffcd6d4590;  1 drivers
S_0x7fffcd6f38b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 33, 3 33 0, S_0x7fffcd6cdb10;
 .timescale 0 0;
P_0x7fffcd6f3ac0 .param/l "i" 0 3 33, +C4<01>;
S_0x7fffcd6f3b80 .scope module, "U" "SimpleAdder" 3 34, 4 6 0, S_0x7fffcd6f38b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffcd6f70e0 .functor XOR 1, L_0x7fffcd6f7580, L_0x7fffcd6f76e0, L_0x7fffcd6f7810, C4<0>;
L_0x7fffcd6f7180 .functor AND 1, L_0x7fffcd6f7580, L_0x7fffcd6f76e0, C4<1>, C4<1>;
L_0x7fffcd6f72c0 .functor OR 1, L_0x7fffcd6f7580, L_0x7fffcd6f76e0, C4<0>, C4<0>;
L_0x7fffcd6f7330 .functor AND 1, L_0x7fffcd6f7810, L_0x7fffcd6f72c0, C4<1>, C4<1>;
L_0x7fffcd6f7470 .functor OR 1, L_0x7fffcd6f7180, L_0x7fffcd6f7330, C4<0>, C4<0>;
v0x7fffcd6f3d50_0 .net "a", 0 0, L_0x7fffcd6f7580;  1 drivers
v0x7fffcd6f3e30_0 .net "b", 0 0, L_0x7fffcd6f76e0;  1 drivers
v0x7fffcd6f3ef0_0 .net "ci", 0 0, L_0x7fffcd6f7810;  1 drivers
v0x7fffcd6f3f90_0 .net "co", 0 0, L_0x7fffcd6f7470;  1 drivers
v0x7fffcd6f4050_0 .net "d", 0 0, L_0x7fffcd6f7180;  1 drivers
v0x7fffcd6f4160_0 .net "e", 0 0, L_0x7fffcd6f72c0;  1 drivers
v0x7fffcd6f4220_0 .net "f", 0 0, L_0x7fffcd6f7330;  1 drivers
v0x7fffcd6f42e0_0 .net "result", 0 0, L_0x7fffcd6f70e0;  1 drivers
S_0x7fffcd6f4440 .scope generate, "genblk1[2]" "genblk1[2]" 3 33, 3 33 0, S_0x7fffcd6cdb10;
 .timescale 0 0;
P_0x7fffcd6f4630 .param/l "i" 0 3 33, +C4<010>;
S_0x7fffcd6f46f0 .scope module, "U" "SimpleAdder" 3 34, 4 6 0, S_0x7fffcd6f4440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffcd6f78f0 .functor XOR 1, L_0x7fffcd6f7d10, L_0x7fffcd6f7ed0, L_0x7fffcd6f80e0, C4<0>;
L_0x7fffcd6f7960 .functor AND 1, L_0x7fffcd6f7d10, L_0x7fffcd6f7ed0, C4<1>, C4<1>;
L_0x7fffcd6f7a50 .functor OR 1, L_0x7fffcd6f7d10, L_0x7fffcd6f7ed0, C4<0>, C4<0>;
L_0x7fffcd6f7ac0 .functor AND 1, L_0x7fffcd6f80e0, L_0x7fffcd6f7a50, C4<1>, C4<1>;
L_0x7fffcd6f7c00 .functor OR 1, L_0x7fffcd6f7960, L_0x7fffcd6f7ac0, C4<0>, C4<0>;
v0x7fffcd6f48c0_0 .net "a", 0 0, L_0x7fffcd6f7d10;  1 drivers
v0x7fffcd6f49a0_0 .net "b", 0 0, L_0x7fffcd6f7ed0;  1 drivers
v0x7fffcd6f4a60_0 .net "ci", 0 0, L_0x7fffcd6f80e0;  1 drivers
v0x7fffcd6f4b00_0 .net "co", 0 0, L_0x7fffcd6f7c00;  1 drivers
v0x7fffcd6f4bc0_0 .net "d", 0 0, L_0x7fffcd6f7960;  1 drivers
v0x7fffcd6f4cd0_0 .net "e", 0 0, L_0x7fffcd6f7a50;  1 drivers
v0x7fffcd6f4d90_0 .net "f", 0 0, L_0x7fffcd6f7ac0;  1 drivers
v0x7fffcd6f4e50_0 .net "result", 0 0, L_0x7fffcd6f78f0;  1 drivers
S_0x7fffcd6f4fb0 .scope generate, "genblk1[3]" "genblk1[3]" 3 33, 3 33 0, S_0x7fffcd6cdb10;
 .timescale 0 0;
P_0x7fffcd6f51a0 .param/l "i" 0 3 33, +C4<011>;
S_0x7fffcd6f5280 .scope module, "U" "SimpleAdder" 3 34, 4 6 0, S_0x7fffcd6f4fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffcd6f8180 .functor XOR 1, L_0x7fffcd6f8510, L_0x7fffcd6f86a0, L_0x7fffcd6f87d0, C4<0>;
L_0x7fffcd6f8250 .functor AND 1, L_0x7fffcd6f8510, L_0x7fffcd6f86a0, C4<1>, C4<1>;
L_0x7fffcd6f82f0 .functor OR 1, L_0x7fffcd6f8510, L_0x7fffcd6f86a0, C4<0>, C4<0>;
L_0x7fffcd6f8360 .functor AND 1, L_0x7fffcd6f87d0, L_0x7fffcd6f82f0, C4<1>, C4<1>;
L_0x7fffcd6f8400 .functor OR 1, L_0x7fffcd6f8250, L_0x7fffcd6f8360, C4<0>, C4<0>;
v0x7fffcd6f54d0_0 .net "a", 0 0, L_0x7fffcd6f8510;  1 drivers
v0x7fffcd6f55b0_0 .net "b", 0 0, L_0x7fffcd6f86a0;  1 drivers
v0x7fffcd6f5670_0 .net "ci", 0 0, L_0x7fffcd6f87d0;  1 drivers
v0x7fffcd6f5740_0 .net "co", 0 0, L_0x7fffcd6f8400;  1 drivers
v0x7fffcd6f5800_0 .net "d", 0 0, L_0x7fffcd6f8250;  1 drivers
v0x7fffcd6f5910_0 .net "e", 0 0, L_0x7fffcd6f82f0;  1 drivers
v0x7fffcd6f59d0_0 .net "f", 0 0, L_0x7fffcd6f8360;  1 drivers
v0x7fffcd6f5a90_0 .net "result", 0 0, L_0x7fffcd6f8180;  1 drivers
    .scope S_0x7fffcd6cdb10;
T_0 ;
    %wait E_0x7fffcd6bbd40;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0x7fffcd6f5cf0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_0.0, 5;
    %load/vec4 v0x7fffcd6f5cf0_0;
    %addi 6, 0, 8;
    %store/vec4 v0x7fffcd6f6420_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffcd6f5cf0_0;
    %store/vec4 v0x7fffcd6f6420_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffcd6cdb10;
T_1 ;
    %wait E_0x7fffcd6be020;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0x7fffcd6f6260_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0x7fffcd6f6340_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 3 50 "$display", "Error Input Invalid Result" {0 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffcd6c5070;
T_2 ;
    %vpi_call 2 12 "$display", "N1    N2    RESULT   " {0 0 0};
    %vpi_call 2 13 "$monitor", "%b %b %b", v0x7fffcd6f6740_0, v0x7fffcd6f6810_0, v0x7fffcd6f68e0_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffcd6f6740_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffcd6f6810_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffcd6f6580_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fffcd6f6580_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_2.1, 5;
    %delay 5, 0;
    %load/vec4 v0x7fffcd6f6740_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffcd6f6740_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffcd6f6810_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffcd6f6660_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffcd6f6660_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_2.3, 5;
    %delay 5, 0;
    %load/vec4 v0x7fffcd6f6810_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffcd6f6810_0, 0, 4;
    %load/vec4 v0x7fffcd6f6660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffcd6f6660_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %load/vec4 v0x7fffcd6f6580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffcd6f6580_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %delay 10000000, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "src/TB_BCDAdder.v";
    "src/BCDAdder.v";
    "src/SimpleAdder.v";
