============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:28:32 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

  Instance   Cells  Cell Area  Net Area  
-----------------------------------------
square_root     74       1899       323  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:28:32 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

        Pin              Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock clock)          launch                                   0 R 
reg_number_reg[0]/CK                              0             0 R 
reg_number_reg[0]/Q    DFFRHQX4         1  4.1   96  +268     268 R 
p0013A/B                                               +0     268   
p0013A/Y               NOR2XL           1  5.4   93   +83     351 F 
p0006A4039/A                                           +0     351   
p0006A4039/Y           NAND2X1          2 12.5  219  +143     494 R 
p0011A/A                                               +0     494   
p0011A/Y               INVX2            2 16.3   90   +75     569 F 
p0010A/A0                                              +0     569   
p0010A/Y               AOI21X1          2 10.6  307  +219     788 R 
p0004D/A0                                              +0     788   
p0004D/Y               AOI21X1          2  9.4  165  +146     934 F 
p0003D/A                                               +0     934   
p0003D/Y               NOR2XL           1  4.9  217  +164    1098 R 
n0003D/B0                                              +0    1098   
n0003D/Y               AOI211XL         1  6.1  200  +103    1202 F 
n0001D4017/A                                           +0    1202   
n0001D4017/Y           NOR3X1           1  4.0  237  +168    1370 R 
n0002D4016/A                                           +0    1370   
n0002D4016/Y           INVXL            1  6.1  100   +86    1456 F 
n0001D/C0                                              +0    1456   
n0001D/Y               AOI221X1         1  4.6  345  +213    1669 R 
root_reg[0]/D          DFFRXL                          +0    1669   
root_reg[0]/CK         setup                      0  +130    1799 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)          capture                               2000 R 
                       uncertainty                   -200    1800 R 
--------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :       1ps 
Start-point  : reg_number_reg[0]/CK
End-point    : root_reg[0]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:28:32 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage   Internal     Net     Switching 
  Instance  Cells Power(nW)  Power(nW) Power(nW)  Power(nW) 
------------------------------------------------------------
square_root    74    62.646 543920.857 96230.843 640151.700 

