// Seed: 912122627
module module_0 (
    input  wand  id_0,
    output tri   id_1,
    output wire  id_2,
    output uwire id_3,
    input  uwire id_4,
    output tri1  id_5,
    output wor   id_6
    , id_9,
    input  tri0  id_7
);
  logic id_10;
  assign id_10 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd76
) (
    output supply1 id_0,
    output tri1 id_1,
    input wor _id_2,
    input tri0 id_3,
    output uwire id_4
);
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_4,
      id_3,
      id_1,
      id_0,
      id_3
  );
  assign id_4 = -1;
  logic [id_2  >=  1 : -1] id_7 = 1, id_8, id_9 = id_7;
  uwire [-1 : 1 'h0] id_10 = -1'b0;
  assign id_10 = id_7;
endmodule
