
AVRASM ver. 2.1.30  C:\Users\MHTrXz\Desktop\ATMEGA32\10 - lcd2\Debug\List\lcd02.asm Fri Jun 14 21:44:05 2024

C:\Users\MHTrXz\Desktop\ATMEGA32\10 - lcd2\Debug\List\lcd02.asm(1088): warning: Register r4 already defined by the .DEF directive
C:\Users\MHTrXz\Desktop\ATMEGA32\10 - lcd2\Debug\List\lcd02.asm(1089): warning: Register r5 already defined by the .DEF directive
C:\Users\MHTrXz\Desktop\ATMEGA32\10 - lcd2\Debug\List\lcd02.asm(1090): warning: Register r7 already defined by the .DEF directive
C:\Users\MHTrXz\Desktop\ATMEGA32\10 - lcd2\Debug\List\lcd02.asm(1091): warning: Register r6 already defined by the .DEF directive
C:\Users\MHTrXz\Desktop\ATMEGA32\10 - lcd2\Debug\List\lcd02.asm(1092): warning: Register r9 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.14 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega32
                 ;Program type           : Application
                 ;Clock frequency        : 11.059200 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _a=R4
                 	.DEF _a_msb=R5
                 	.DEF __lcd_x=R7
                 	.DEF __lcd_y=R6
                 	.DEF __lcd_maxx=R9
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0041 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G100:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000033 0064      	.DB  0x64,0x0
                 
                 _0x0:
000034 6f4e
000035 6920
000036 3a73
000037 2520      	.DB  0x4E,0x6F,0x20,0x69,0x73,0x3A,0x20,0x25
000038 0064      	.DB  0x64,0x0
                 _0x2020003:
000039 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
00003a 0002      	.DW  0x02
00003b 0004      	.DW  0x04
00003c 0066      	.DW  __REG_VARS*2
                 
00003d 0002      	.DW  0x02
00003e 0280      	.DW  __base_y_G101
00003f 0072      	.DW  _0x2020003*2
                 
                 _0xFFFFFFFF:
000040 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000041 94f8      	CLI
000042 27ee      	CLR  R30
000043 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000044 e0f1      	LDI  R31,1
000045 bffb      	OUT  GICR,R31
000046 bfeb      	OUT  GICR,R30
000047 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000048 e08d      	LDI  R24,(14-2)+1
000049 e0a2      	LDI  R26,2
00004a 27bb      	CLR  R27
                 __CLEAR_REG:
00004b 93ed      	ST   X+,R30
00004c 958a      	DEC  R24
00004d f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00004e e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00004f e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000050 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000051 93ed      	ST   X+,R30
000052 9701      	SBIW R24,1
000053 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000054 e7e4      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000055 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000056 9185      	LPM  R24,Z+
000057 9195      	LPM  R25,Z+
000058 9700      	SBIW R24,0
000059 f061      	BREQ __GLOBAL_INI_END
00005a 91a5      	LPM  R26,Z+
00005b 91b5      	LPM  R27,Z+
00005c 9005      	LPM  R0,Z+
00005d 9015      	LPM  R1,Z+
00005e 01bf      	MOVW R22,R30
00005f 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000060 9005      	LPM  R0,Z+
000061 920d      	ST   X+,R0
000062 9701      	SBIW R24,1
000063 f7e1      	BRNE __GLOBAL_INI_LOOP
000064 01fb      	MOVW R30,R22
000065 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000066 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000067 bfed      	OUT  SPL,R30
000068 e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000069 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00006a e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00006b e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00006c 940c 006e 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.14 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 6/14/2024
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 11.059200 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <stdio.h>
                 ;#include <delay.h>
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;
                 ;int a = 100;
                 ;char s[32];
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 0024 {
                 
                 	.CSEG
                 _main:
                 ; .FSTART _main
                 ; 0000 0025 // Declare your local variables here
                 ; 0000 0026 
                 ; 0000 0027 // Input/Output Ports initialization
                 ; 0000 0028 // Port A initialization
                 ; 0000 0029 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 002A DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
00006e e0e0      	LDI  R30,LOW(0)
00006f bbea      	OUT  0x1A,R30
                 ; 0000 002B // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 002C PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000070 bbeb      	OUT  0x1B,R30
                 ; 0000 002D 
                 ; 0000 002E // Port B initialization
                 ; 0000 002F // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0030 DDRB=(1<<DDB7) | (1<<DDB6) | (1<<DDB5) | (1<<DDB4) | (1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
000071 efef      	LDI  R30,LOW(255)
000072 bbe7      	OUT  0x17,R30
                 ; 0000 0031 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0032 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
000073 e0e0      	LDI  R30,LOW(0)
000074 bbe8      	OUT  0x18,R30
                 ; 0000 0033 
                 ; 0000 0034 // Port C initialization
                 ; 0000 0035 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0036 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
000075 bbe4      	OUT  0x14,R30
                 ; 0000 0037 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0038 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000076 bbe5      	OUT  0x15,R30
                 ; 0000 0039 
                 ; 0000 003A // Port D initialization
                 ; 0000 003B // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 003C DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
000077 bbe1      	OUT  0x11,R30
                 ; 0000 003D // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 003E PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000078 bbe2      	OUT  0x12,R30
                 ; 0000 003F 
                 ; 0000 0040 // Timer/Counter 0 initialization
                 ; 0000 0041 // Clock source: System Clock
                 ; 0000 0042 // Clock value: Timer 0 Stopped
                 ; 0000 0043 // Mode: Normal top=0xFF
                 ; 0000 0044 // OC0 output: Disconnected
                 ; 0000 0045 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
000079 bfe3      	OUT  0x33,R30
                 ; 0000 0046 TCNT0=0x00;
00007a bfe2      	OUT  0x32,R30
                 ; 0000 0047 OCR0=0x00;
00007b bfec      	OUT  0x3C,R30
                 ; 0000 0048 
                 ; 0000 0049 // Timer/Counter 1 initialization
                 ; 0000 004A // Clock source: System Clock
                 ; 0000 004B // Clock value: Timer1 Stopped
                 ; 0000 004C // Mode: Normal top=0xFFFF
                 ; 0000 004D // OC1A output: Disconnected
                 ; 0000 004E // OC1B output: Disconnected
                 ; 0000 004F // Noise Canceler: Off
                 ; 0000 0050 // Input Capture on Falling Edge
                 ; 0000 0051 // Timer1 Overflow Interrupt: Off
                 ; 0000 0052 // Input Capture Interrupt: Off
                 ; 0000 0053 // Compare A Match Interrupt: Off
                 ; 0000 0054 // Compare B Match Interrupt: Off
                 ; 0000 0055 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
00007c bdef      	OUT  0x2F,R30
                 ; 0000 0056 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
00007d bdee      	OUT  0x2E,R30
                 ; 0000 0057 TCNT1H=0x00;
00007e bded      	OUT  0x2D,R30
                 ; 0000 0058 TCNT1L=0x00;
00007f bdec      	OUT  0x2C,R30
                 ; 0000 0059 ICR1H=0x00;
000080 bde7      	OUT  0x27,R30
                 ; 0000 005A ICR1L=0x00;
000081 bde6      	OUT  0x26,R30
                 ; 0000 005B OCR1AH=0x00;
000082 bdeb      	OUT  0x2B,R30
                 ; 0000 005C OCR1AL=0x00;
000083 bdea      	OUT  0x2A,R30
                 ; 0000 005D OCR1BH=0x00;
000084 bde9      	OUT  0x29,R30
                 ; 0000 005E OCR1BL=0x00;
000085 bde8      	OUT  0x28,R30
                 ; 0000 005F 
                 ; 0000 0060 // Timer/Counter 2 initialization
                 ; 0000 0061 // Clock source: System Clock
                 ; 0000 0062 // Clock value: Timer2 Stopped
                 ; 0000 0063 // Mode: Normal top=0xFF
                 ; 0000 0064 // OC2 output: Disconnected
                 ; 0000 0065 ASSR=0<<AS2;
000086 bde2      	OUT  0x22,R30
                 ; 0000 0066 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
000087 bde5      	OUT  0x25,R30
                 ; 0000 0067 TCNT2=0x00;
000088 bde4      	OUT  0x24,R30
                 ; 0000 0068 OCR2=0x00;
000089 bde3      	OUT  0x23,R30
                 ; 0000 0069 
                 ; 0000 006A // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 006B TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
00008a bfe9      	OUT  0x39,R30
                 ; 0000 006C 
                 ; 0000 006D // External Interrupt(s) initialization
                 ; 0000 006E // INT0: Off
                 ; 0000 006F // INT1: Off
                 ; 0000 0070 // INT2: Off
                 ; 0000 0071 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
00008b bfe5      	OUT  0x35,R30
                 ; 0000 0072 MCUCSR=(0<<ISC2);
00008c bfe4      	OUT  0x34,R30
                 ; 0000 0073 
                 ; 0000 0074 // USART initialization
                 ; 0000 0075 // USART disabled
                 ; 0000 0076 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
00008d b9ea      	OUT  0xA,R30
                 ; 0000 0077 
                 ; 0000 0078 // Analog Comparator initialization
                 ; 0000 0079 // Analog Comparator: Off
                 ; 0000 007A // The Analog Comparator's positive input is
                 ; 0000 007B // connected to the AIN0 pin
                 ; 0000 007C // The Analog Comparator's negative input is
                 ; 0000 007D // connected to the AIN1 pin
                 ; 0000 007E ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
00008e e8e0      	LDI  R30,LOW(128)
00008f b9e8      	OUT  0x8,R30
                 ; 0000 007F SFIOR=(0<<ACME);
000090 e0e0      	LDI  R30,LOW(0)
000091 bfe0      	OUT  0x30,R30
                 ; 0000 0080 
                 ; 0000 0081 // ADC initialization
                 ; 0000 0082 // ADC disabled
                 ; 0000 0083 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
000092 b9e6      	OUT  0x6,R30
                 ; 0000 0084 
                 ; 0000 0085 // SPI initialization
                 ; 0000 0086 // SPI disabled
                 ; 0000 0087 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000093 b9ed      	OUT  0xD,R30
                 ; 0000 0088 
                 ; 0000 0089 // TWI initialization
                 ; 0000 008A // TWI disabled
                 ; 0000 008B TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000094 bfe6      	OUT  0x36,R30
                 ; 0000 008C 
                 ; 0000 008D // Alphanumeric LCD initialization
                 ; 0000 008E // Connections are specified in the
                 ; 0000 008F // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 0090 // RS - PORTB Bit 0
                 ; 0000 0091 // RD - PORTB Bit 2
                 ; 0000 0092 // EN - PORTB Bit 1
                 ; 0000 0093 // D4 - PORTB Bit 4
                 ; 0000 0094 // D5 - PORTB Bit 5
                 ; 0000 0095 // D6 - PORTB Bit 6
                 ; 0000 0096 // D7 - PORTB Bit 7
                 ; 0000 0097 // Characters/line: 8
                 ; 0000 0098 lcd_init(16);
000095 e1a0      	LDI  R26,LOW(16)
000096 940e 02c1 	CALL _lcd_init
                 ; 0000 0099 
                 ; 0000 009A while (1)
                 _0x3:
                 ; 0000 009B       {
                 ; 0000 009C       // Place your code here
                 ; 0000 009D       lcd_clear();
000098 940e 028f 	CALL _lcd_clear
                 ; 0000 009E 
                 ; 0000 009F       lcd_gotoxy(3, 0);
00009a e0e3      	LDI  R30,LOW(3)
00009b 93ea      	ST   -Y,R30
00009c e0a0      	LDI  R26,LOW(0)
00009d 940e 0282 	CALL _lcd_gotoxy
                 ; 0000 00A0       sprintf(s,"No is: %d" , a);
00009f e6e0      	LDI  R30,LOW(_s)
0000a0 e0f2      	LDI  R31,HIGH(_s)
0000a1 93fa      	ST   -Y,R31
0000a2 93ea      	ST   -Y,R30
                +
0000a3 e6e8     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
0000a4 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
0000a5 93fa      	ST   -Y,R31
0000a6 93ea      	ST   -Y,R30
0000a7 01f2      	MOVW R30,R4
0000a8 940e 0354 	CALL __CWD1
0000aa 940e 0361 	CALL __PUTPARD1
0000ac e084      	LDI  R24,4
0000ad 940e 022e 	CALL _sprintf
0000af 9628      	ADIW R28,8
                 ; 0000 00A1       lcd_puts(s);
0000b0 e6a0      	LDI  R26,LOW(_s)
0000b1 e0b2      	LDI  R27,HIGH(_s)
0000b2 940e 02b0 	CALL _lcd_puts
                 ; 0000 00A2       delay_ms(10000);
0000b4 e1a0      	LDI  R26,LOW(10000)
0000b5 e2b7      	LDI  R27,HIGH(10000)
0000b6 940e 0342 	CALL _delay_ms
                 ; 0000 00A3 /*
                 ; 0000 00A4       lcd_gotoxy(5, 0);
                 ; 0000 00A5       lcd_puts("MHTrXz!");
                 ; 0000 00A6       lcd_gotoxy(3, 1);
                 ; 0000 00A7       lcd_puts("Hello Dear!");
                 ; 0000 00A8       delay_ms(10000);
                 ; 0000 00A9 */
                 ; 0000 00AA      }
0000b8 cfdf      	RJMP _0x3
                 ; 0000 00AB }
                 _0x6:
0000b9 cfff      	RJMP _0x6
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_buff_G100:
                 ; .FSTART _put_buff_G100
0000ba 93ba      	ST   -Y,R27
0000bb 93aa      	ST   -Y,R26
0000bc 931a      	ST   -Y,R17
0000bd 930a      	ST   -Y,R16
0000be 81aa      	LDD  R26,Y+2
0000bf 81bb      	LDD  R27,Y+2+1
0000c0 9612      	ADIW R26,2
0000c1 940e 0359 	CALL __GETW1P
0000c3 9730      	SBIW R30,0
0000c4 f159      	BREQ _0x2000010
0000c5 81aa      	LDD  R26,Y+2
0000c6 81bb      	LDD  R27,Y+2+1
0000c7 9614      	ADIW R26,4
0000c8 940e 0359 	CALL __GETW1P
0000ca 018f      	MOVW R16,R30
0000cb 9730      	SBIW R30,0
0000cc f061      	BREQ _0x2000012
                +
0000cd 3002     +CPI R16 , LOW ( 2 )
0000ce e0e0     +LDI R30 , HIGH ( 2 )
0000cf 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
0000d0 f098      	BRLO _0x2000013
0000d1 01f8      	MOVW R30,R16
0000d2 9731      	SBIW R30,1
0000d3 018f      	MOVW R16,R30
                +
0000d4 81aa     +LDD R26 , Y + 2
0000d5 81bb     +LDD R27 , Y + 2 + 1
0000d6 9614     +ADIW R26 , 4
0000d7 93ed     +ST X + , R30
0000d8 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2000012:
0000d9 81aa      	LDD  R26,Y+2
0000da 81bb      	LDD  R27,Y+2+1
0000db 9612      	ADIW R26,2
0000dc 91ed      	LD   R30,X+
0000dd 91fd      	LD   R31,X+
0000de 9631      	ADIW R30,1
0000df 93fe      	ST   -X,R31
0000e0 93ee      	ST   -X,R30
0000e1 9731      	SBIW R30,1
0000e2 81ac      	LDD  R26,Y+4
0000e3 83a0      	STD  Z+0,R26
                 _0x2000013:
0000e4 81aa      	LDD  R26,Y+2
0000e5 81bb      	LDD  R27,Y+2+1
0000e6 940e 0359 	CALL __GETW1P
0000e8 23ff      	TST  R31
0000e9 f02a      	BRMI _0x2000014
0000ea 91ed      	LD   R30,X+
0000eb 91fd      	LD   R31,X+
0000ec 9631      	ADIW R30,1
0000ed 93fe      	ST   -X,R31
0000ee 93ee      	ST   -X,R30
                 _0x2000014:
0000ef c006      	RJMP _0x2000015
                 _0x2000010:
0000f0 81aa      	LDD  R26,Y+2
0000f1 81bb      	LDD  R27,Y+2+1
0000f2 efef      	LDI  R30,LOW(65535)
0000f3 efff      	LDI  R31,HIGH(65535)
0000f4 93ed      	ST   X+,R30
0000f5 93fc      	ST   X,R31
                 _0x2000015:
0000f6 8119      	LDD  R17,Y+1
0000f7 8108      	LDD  R16,Y+0
0000f8 9625      	ADIW R28,5
0000f9 9508      	RET
                 ; .FEND
                 __print_G100:
                 ; .FSTART __print_G100
0000fa 93ba      	ST   -Y,R27
0000fb 93aa      	ST   -Y,R26
0000fc 9726      	SBIW R28,6
0000fd 940e 0366 	CALL __SAVELOCR6
0000ff e010      	LDI  R17,0
000100 85ac      	LDD  R26,Y+12
000101 85bd      	LDD  R27,Y+12+1
000102 e0e0      	LDI  R30,LOW(0)
000103 e0f0      	LDI  R31,HIGH(0)
000104 93ed      	ST   X+,R30
000105 93fc      	ST   X,R31
                 _0x2000016:
000106 89ea      	LDD  R30,Y+18
000107 89fb      	LDD  R31,Y+18+1
000108 9631      	ADIW R30,1
000109 8bea      	STD  Y+18,R30
00010a 8bfb      	STD  Y+18+1,R31
00010b 9731      	SBIW R30,1
00010c 91e4      	LPM  R30,Z
00010d 2f2e      	MOV  R18,R30
00010e 30e0      	CPI  R30,0
00010f f409      	BRNE PC+2
000110 c115      	RJMP _0x2000018
000111 2fe1      	MOV  R30,R17
000112 30e0      	CPI  R30,0
000113 f439      	BRNE _0x200001C
000114 3225      	CPI  R18,37
000115 f411      	BRNE _0x200001D
000116 e011      	LDI  R17,LOW(1)
000117 c002      	RJMP _0x200001E
                 _0x200001D:
000118 940e 0308 	CALL SUBOPT_0x0
                 _0x200001E:
00011a c10a      	RJMP _0x200001B
                 _0x200001C:
00011b 30e1      	CPI  R30,LOW(0x1)
00011c f4a9      	BRNE _0x200001F
00011d 3225      	CPI  R18,37
00011e f419      	BRNE _0x2000020
00011f 940e 0308 	CALL SUBOPT_0x0
000121 c102      	RJMP _0x20000CC
                 _0x2000020:
000122 e012      	LDI  R17,LOW(2)
000123 e040      	LDI  R20,LOW(0)
000124 e000      	LDI  R16,LOW(0)
000125 322d      	CPI  R18,45
000126 f411      	BRNE _0x2000021
000127 e001      	LDI  R16,LOW(1)
000128 c0fc      	RJMP _0x200001B
                 _0x2000021:
000129 322b      	CPI  R18,43
00012a f411      	BRNE _0x2000022
00012b e24b      	LDI  R20,LOW(43)
00012c c0f8      	RJMP _0x200001B
                 _0x2000022:
00012d 3220      	CPI  R18,32
00012e f411      	BRNE _0x2000023
00012f e240      	LDI  R20,LOW(32)
000130 c0f4      	RJMP _0x200001B
                 _0x2000023:
000131 c002      	RJMP _0x2000024
                 _0x200001F:
000132 30e2      	CPI  R30,LOW(0x2)
000133 f439      	BRNE _0x2000025
                 _0x2000024:
000134 e050      	LDI  R21,LOW(0)
000135 e013      	LDI  R17,LOW(3)
000136 3320      	CPI  R18,48
000137 f411      	BRNE _0x2000026
000138 6800      	ORI  R16,LOW(128)
000139 c0eb      	RJMP _0x200001B
                 _0x2000026:
00013a c003      	RJMP _0x2000027
                 _0x2000025:
00013b 30e3      	CPI  R30,LOW(0x3)
00013c f009      	BREQ PC+2
00013d c0e7      	RJMP _0x200001B
                 _0x2000027:
00013e 3320      	CPI  R18,48
00013f f010      	BRLO _0x200002A
000140 332a      	CPI  R18,58
000141 f008      	BRLO _0x200002B
                 _0x200002A:
000142 c007      	RJMP _0x2000029
                 _0x200002B:
000143 e0aa      	LDI  R26,LOW(10)
000144 9f5a      	MUL  R21,R26
000145 2d50      	MOV  R21,R0
000146 2fe2      	MOV  R30,R18
000147 53e0      	SUBI R30,LOW(48)
000148 0f5e      	ADD  R21,R30
000149 c0db      	RJMP _0x200001B
                 _0x2000029:
00014a 2fe2      	MOV  R30,R18
00014b 36e3      	CPI  R30,LOW(0x63)
00014c f449      	BRNE _0x200002F
00014d 940e 030f 	CALL SUBOPT_0x1
00014f 89e8      	LDD  R30,Y+16
000150 89f9      	LDD  R31,Y+16+1
000151 81a4      	LDD  R26,Z+4
000152 93aa      	ST   -Y,R26
000153 940e 0315 	CALL SUBOPT_0x2
000155 c0ce      	RJMP _0x2000030
                 _0x200002F:
000156 37e3      	CPI  R30,LOW(0x73)
000157 f441      	BRNE _0x2000032
000158 940e 030f 	CALL SUBOPT_0x1
00015a 940e 031b 	CALL SUBOPT_0x3
00015c 940e 02ef 	CALL _strlen
00015e 2f1e      	MOV  R17,R30
00015f c00a      	RJMP _0x2000033
                 _0x2000032:
000160 37e0      	CPI  R30,LOW(0x70)
000161 f461      	BRNE _0x2000035
000162 940e 030f 	CALL SUBOPT_0x1
000164 940e 031b 	CALL SUBOPT_0x3
000166 940e 02fb 	CALL _strlenf
000168 2f1e      	MOV  R17,R30
000169 6008      	ORI  R16,LOW(8)
                 _0x2000033:
00016a 6002      	ORI  R16,LOW(2)
00016b 770f      	ANDI R16,LOW(127)
00016c e030      	LDI  R19,LOW(0)
00016d c034      	RJMP _0x2000036
                 _0x2000035:
00016e 36e4      	CPI  R30,LOW(0x64)
00016f f011      	BREQ _0x2000039
000170 36e9      	CPI  R30,LOW(0x69)
000171 f411      	BRNE _0x200003A
                 _0x2000039:
000172 6004      	ORI  R16,LOW(4)
000173 c002      	RJMP _0x200003B
                 _0x200003A:
000174 37e5      	CPI  R30,LOW(0x75)
000175 f431      	BRNE _0x200003C
                 _0x200003B:
000176 e5e4      	LDI  R30,LOW(_tbl10_G100*2)
000177 e0f0      	LDI  R31,HIGH(_tbl10_G100*2)
000178 83ee      	STD  Y+6,R30
000179 83ff      	STD  Y+6+1,R31
00017a e015      	LDI  R17,LOW(5)
00017b c00c      	RJMP _0x200003D
                 _0x200003C:
00017c 35e8      	CPI  R30,LOW(0x58)
00017d f411      	BRNE _0x200003F
00017e 6008      	ORI  R16,LOW(8)
00017f c003      	RJMP _0x2000040
                 _0x200003F:
000180 37e8      	CPI  R30,LOW(0x78)
000181 f009      	BREQ PC+2
000182 c0a1      	RJMP _0x2000071
                 _0x2000040:
000183 e5ee      	LDI  R30,LOW(_tbl16_G100*2)
000184 e0f0      	LDI  R31,HIGH(_tbl16_G100*2)
000185 83ee      	STD  Y+6,R30
000186 83ff      	STD  Y+6+1,R31
000187 e014      	LDI  R17,LOW(4)
                 _0x200003D:
000188 ff02      	SBRS R16,2
000189 c014      	RJMP _0x2000042
00018a 940e 030f 	CALL SUBOPT_0x1
00018c 940e 0325 	CALL SUBOPT_0x4
00018e 85ab      	LDD  R26,Y+11
00018f 23aa      	TST  R26
000190 f43a      	BRPL _0x2000043
000191 85ea      	LDD  R30,Y+10
000192 85fb      	LDD  R31,Y+10+1
000193 940e 0350 	CALL __ANEGW1
000195 87ea      	STD  Y+10,R30
000196 87fb      	STD  Y+10+1,R31
000197 e24d      	LDI  R20,LOW(45)
                 _0x2000043:
000198 3040      	CPI  R20,0
000199 f011      	BREQ _0x2000044
00019a 5f1f      	SUBI R17,-LOW(1)
00019b c001      	RJMP _0x2000045
                 _0x2000044:
00019c 7f0b      	ANDI R16,LOW(251)
                 _0x2000045:
00019d c004      	RJMP _0x2000046
                 _0x2000042:
00019e 940e 030f 	CALL SUBOPT_0x1
0001a0 940e 0325 	CALL SUBOPT_0x4
                 _0x2000046:
                 _0x2000036:
0001a2 fd00      	SBRC R16,0
0001a3 c011      	RJMP _0x2000047
                 _0x2000048:
0001a4 1715      	CP   R17,R21
0001a5 f478      	BRSH _0x200004A
0001a6 ff07      	SBRS R16,7
0001a7 c008      	RJMP _0x200004B
0001a8 ff02      	SBRS R16,2
0001a9 c004      	RJMP _0x200004C
0001aa 7f0b      	ANDI R16,LOW(251)
0001ab 2f24      	MOV  R18,R20
0001ac 5011      	SUBI R17,LOW(1)
0001ad c001      	RJMP _0x200004D
                 _0x200004C:
0001ae e320      	LDI  R18,LOW(48)
                 _0x200004D:
0001af c001      	RJMP _0x200004E
                 _0x200004B:
0001b0 e220      	LDI  R18,LOW(32)
                 _0x200004E:
0001b1 940e 0308 	CALL SUBOPT_0x0
0001b3 5051      	SUBI R21,LOW(1)
0001b4 cfef      	RJMP _0x2000048
                 _0x200004A:
                 _0x2000047:
0001b5 2f31      	MOV  R19,R17
0001b6 ff01      	SBRS R16,1
0001b7 c017      	RJMP _0x200004F
                 _0x2000050:
0001b8 3030      	CPI  R19,0
0001b9 f0a1      	BREQ _0x2000052
0001ba ff03      	SBRS R16,3
0001bb c006      	RJMP _0x2000053
0001bc 81ee      	LDD  R30,Y+6
0001bd 81ff      	LDD  R31,Y+6+1
0001be 9125      	LPM  R18,Z+
0001bf 83ee      	STD  Y+6,R30
0001c0 83ff      	STD  Y+6+1,R31
0001c1 c005      	RJMP _0x2000054
                 _0x2000053:
0001c2 81ae      	LDD  R26,Y+6
0001c3 81bf      	LDD  R27,Y+6+1
0001c4 912d      	LD   R18,X+
0001c5 83ae      	STD  Y+6,R26
0001c6 83bf      	STD  Y+6+1,R27
                 _0x2000054:
0001c7 940e 0308 	CALL SUBOPT_0x0
0001c9 3050      	CPI  R21,0
0001ca f009      	BREQ _0x2000055
0001cb 5051      	SUBI R21,LOW(1)
                 _0x2000055:
0001cc 5031      	SUBI R19,LOW(1)
0001cd cfea      	RJMP _0x2000050
                 _0x2000052:
0001ce c04b      	RJMP _0x2000056
                 _0x200004F:
                 _0x2000058:
0001cf e320      	LDI  R18,LOW(48)
0001d0 81ee      	LDD  R30,Y+6
0001d1 81ff      	LDD  R31,Y+6+1
0001d2 940e 035d 	CALL __GETW1PF
0001d4 87e8      	STD  Y+8,R30
0001d5 87f9      	STD  Y+8+1,R31
0001d6 81ee      	LDD  R30,Y+6
0001d7 81ff      	LDD  R31,Y+6+1
0001d8 9632      	ADIW R30,2
0001d9 83ee      	STD  Y+6,R30
0001da 83ff      	STD  Y+6+1,R31
                 _0x200005A:
0001db 85e8      	LDD  R30,Y+8
0001dc 85f9      	LDD  R31,Y+8+1
0001dd 85aa      	LDD  R26,Y+10
0001de 85bb      	LDD  R27,Y+10+1
0001df 17ae      	CP   R26,R30
0001e0 07bf      	CPC  R27,R31
0001e1 f050      	BRLO _0x200005C
0001e2 5f2f      	SUBI R18,-LOW(1)
0001e3 85a8      	LDD  R26,Y+8
0001e4 85b9      	LDD  R27,Y+8+1
0001e5 85ea      	LDD  R30,Y+10
0001e6 85fb      	LDD  R31,Y+10+1
0001e7 1bea      	SUB  R30,R26
0001e8 0bfb      	SBC  R31,R27
0001e9 87ea      	STD  Y+10,R30
0001ea 87fb      	STD  Y+10+1,R31
0001eb cfef      	RJMP _0x200005A
                 _0x200005C:
0001ec 332a      	CPI  R18,58
0001ed f028      	BRLO _0x200005D
0001ee ff03      	SBRS R16,3
0001ef c002      	RJMP _0x200005E
0001f0 5f29      	SUBI R18,-LOW(7)
0001f1 c001      	RJMP _0x200005F
                 _0x200005E:
0001f2 5d29      	SUBI R18,-LOW(39)
                 _0x200005F:
                 _0x200005D:
0001f3 fd04      	SBRC R16,4
0001f4 c01a      	RJMP _0x2000061
0001f5 3321      	CPI  R18,49
0001f6 f420      	BRSH _0x2000063
0001f7 85a8      	LDD  R26,Y+8
0001f8 85b9      	LDD  R27,Y+8+1
0001f9 9711      	SBIW R26,1
0001fa f409      	BRNE _0x2000062
                 _0x2000063:
0001fb c009      	RJMP _0x20000CD
                 _0x2000062:
0001fc 1753      	CP   R21,R19
0001fd f010      	BRLO _0x2000067
0001fe ff00      	SBRS R16,0
0001ff c001      	RJMP _0x2000068
                 _0x2000067:
000200 c013      	RJMP _0x2000066
                 _0x2000068:
000201 e220      	LDI  R18,LOW(32)
000202 ff07      	SBRS R16,7
000203 c00b      	RJMP _0x2000069
000204 e320      	LDI  R18,LOW(48)
                 _0x20000CD:
000205 6100      	ORI  R16,LOW(16)
000206 ff02      	SBRS R16,2
000207 c007      	RJMP _0x200006A
000208 7f0b      	ANDI R16,LOW(251)
000209 934a      	ST   -Y,R20
00020a 940e 0315 	CALL SUBOPT_0x2
00020c 3050      	CPI  R21,0
00020d f009      	BREQ _0x200006B
00020e 5051      	SUBI R21,LOW(1)
                 _0x200006B:
                 _0x200006A:
                 _0x2000069:
                 _0x2000061:
00020f 940e 0308 	CALL SUBOPT_0x0
000211 3050      	CPI  R21,0
000212 f009      	BREQ _0x200006C
000213 5051      	SUBI R21,LOW(1)
                 _0x200006C:
                 _0x2000066:
000214 5031      	SUBI R19,LOW(1)
000215 85a8      	LDD  R26,Y+8
000216 85b9      	LDD  R27,Y+8+1
000217 9712      	SBIW R26,2
000218 f008      	BRLO _0x2000059
000219 cfb5      	RJMP _0x2000058
                 _0x2000059:
                 _0x2000056:
00021a ff00      	SBRS R16,0
00021b c008      	RJMP _0x200006D
                 _0x200006E:
00021c 3050      	CPI  R21,0
00021d f031      	BREQ _0x2000070
00021e 5051      	SUBI R21,LOW(1)
00021f e2e0      	LDI  R30,LOW(32)
000220 93ea      	ST   -Y,R30
000221 940e 0315 	CALL SUBOPT_0x2
000223 cff8      	RJMP _0x200006E
                 _0x2000070:
                 _0x200006D:
                 _0x2000071:
                 _0x2000030:
                 _0x20000CC:
000224 e010      	LDI  R17,LOW(0)
                 _0x200001B:
000225 cee0      	RJMP _0x2000016
                 _0x2000018:
000226 85ac      	LDD  R26,Y+12
000227 85bd      	LDD  R27,Y+12+1
000228 940e 0359 	CALL __GETW1P
00022a 940e 036d 	CALL __LOADLOCR6
00022c 9664      	ADIW R28,20
00022d 9508      	RET
                 ; .FEND
                 _sprintf:
                 ; .FSTART _sprintf
00022e 92ff      	PUSH R15
00022f 2ef8      	MOV  R15,R24
000230 9726      	SBIW R28,6
000231 940e 0368 	CALL __SAVELOCR4
000233 940e 032d 	CALL SUBOPT_0x5
000235 9730      	SBIW R30,0
000236 f419      	BRNE _0x2000072
000237 efef      	LDI  R30,LOW(65535)
000238 efff      	LDI  R31,HIGH(65535)
000239 c023      	RJMP _0x2080002
                 _0x2000072:
00023a 01de      	MOVW R26,R28
00023b 9616      	ADIW R26,6
00023c 940e 034c 	CALL __ADDW2R15
00023e 018d      	MOVW R16,R26
00023f 940e 032d 	CALL SUBOPT_0x5
000241 83ee      	STD  Y+6,R30
000242 83ff      	STD  Y+6+1,R31
000243 e0e0      	LDI  R30,LOW(0)
000244 87e8      	STD  Y+8,R30
000245 87e9      	STD  Y+8+1,R30
000246 01de      	MOVW R26,R28
000247 961a      	ADIW R26,10
000248 940e 034c 	CALL __ADDW2R15
00024a 940e 0359 	CALL __GETW1P
00024c 93fa      	ST   -Y,R31
00024d 93ea      	ST   -Y,R30
00024e 931a      	ST   -Y,R17
00024f 930a      	ST   -Y,R16
000250 ebea      	LDI  R30,LOW(_put_buff_G100)
000251 e0f0      	LDI  R31,HIGH(_put_buff_G100)
000252 93fa      	ST   -Y,R31
000253 93ea      	ST   -Y,R30
000254 01de      	MOVW R26,R28
000255 961a      	ADIW R26,10
000256 dea3      	RCALL __print_G100
000257 019f      	MOVW R18,R30
000258 81ae      	LDD  R26,Y+6
000259 81bf      	LDD  R27,Y+6+1
00025a e0e0      	LDI  R30,LOW(0)
00025b 93ec      	ST   X,R30
00025c 01f9      	MOVW R30,R18
                 _0x2080002:
00025d 940e 036f 	CALL __LOADLOCR4
00025f 962a      	ADIW R28,10
000260 90ff      	POP  R15
000261 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G101:
                 ; .FSTART __lcd_write_nibble_G101
000262 93aa      	ST   -Y,R26
000263 b3e8      	IN   R30,0x18
000264 70ef      	ANDI R30,LOW(0xF)
000265 2fae      	MOV  R26,R30
000266 81e8      	LD   R30,Y
000267 7fe0      	ANDI R30,LOW(0xF0)
000268 2bea      	OR   R30,R26
000269 bbe8      	OUT  0x18,R30
                +
00026a e182     +LDI R24 , LOW ( 18 )
                +__DELAY_USB_LOOP :
00026b 958a     +DEC R24
00026c f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 18
00026d 9ac1      	SBI  0x18,1
                +
00026e e182     +LDI R24 , LOW ( 18 )
                +__DELAY_USB_LOOP :
00026f 958a     +DEC R24
000270 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 18
000271 98c1      	CBI  0x18,1
                +
000272 e182     +LDI R24 , LOW ( 18 )
                +__DELAY_USB_LOOP :
000273 958a     +DEC R24
000274 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 18
000275 c077      	RJMP _0x2080001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
000276 93aa      	ST   -Y,R26
000277 81a8      	LD   R26,Y
000278 dfe9      	RCALL __lcd_write_nibble_G101
000279 81e8          ld    r30,y
00027a 95e2          swap  r30
00027b 83e8          st    y,r30
00027c 81a8      	LD   R26,Y
00027d dfe4      	RCALL __lcd_write_nibble_G101
                +
00027e eb88     +LDI R24 , LOW ( 184 )
                +__DELAY_USB_LOOP :
00027f 958a     +DEC R24
000280 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 184
000281 c06b      	RJMP _0x2080001
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
000282 93aa      	ST   -Y,R26
000283 81e8      	LD   R30,Y
000284 e0f0      	LDI  R31,0
000285 58e0      	SUBI R30,LOW(-__base_y_G101)
000286 4ffd      	SBCI R31,HIGH(-__base_y_G101)
000287 81e0      	LD   R30,Z
000288 81a9      	LDD  R26,Y+1
000289 0fae      	ADD  R26,R30
00028a dfeb      	RCALL __lcd_write_data
00028b 8079      	LDD  R7,Y+1
00028c 8068      	LDD  R6,Y+0
00028d 9622      	ADIW R28,2
00028e 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
00028f e0a2      	LDI  R26,LOW(2)
000290 940e 0334 	CALL SUBOPT_0x6
000292 e0ac      	LDI  R26,LOW(12)
000293 dfe2      	RCALL __lcd_write_data
000294 e0a1      	LDI  R26,LOW(1)
000295 940e 0334 	CALL SUBOPT_0x6
000297 e0e0      	LDI  R30,LOW(0)
000298 2e6e      	MOV  R6,R30
000299 2e7e      	MOV  R7,R30
00029a 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
00029b 93aa      	ST   -Y,R26
00029c 81a8      	LD   R26,Y
00029d 30aa      	CPI  R26,LOW(0xA)
00029e f011      	BREQ _0x2020005
00029f 1479      	CP   R7,R9
0002a0 f048      	BRLO _0x2020004
                 _0x2020005:
0002a1 e0e0      	LDI  R30,LOW(0)
0002a2 93ea      	ST   -Y,R30
0002a3 9463      	INC  R6
0002a4 2da6      	MOV  R26,R6
0002a5 dfdc      	RCALL _lcd_gotoxy
0002a6 81a8      	LD   R26,Y
0002a7 30aa      	CPI  R26,LOW(0xA)
0002a8 f409      	BRNE _0x2020007
0002a9 c043      	RJMP _0x2080001
                 _0x2020007:
                 _0x2020004:
0002aa 9473      	INC  R7
0002ab 9ac0      	SBI  0x18,0
0002ac 81a8      	LD   R26,Y
0002ad dfc8      	RCALL __lcd_write_data
0002ae 98c0      	CBI  0x18,0
0002af c03d      	RJMP _0x2080001
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
0002b0 93ba      	ST   -Y,R27
0002b1 93aa      	ST   -Y,R26
0002b2 931a      	ST   -Y,R17
                 _0x2020008:
0002b3 81a9      	LDD  R26,Y+1
0002b4 81ba      	LDD  R27,Y+1+1
0002b5 91ed      	LD   R30,X+
0002b6 83a9      	STD  Y+1,R26
0002b7 83ba      	STD  Y+1+1,R27
0002b8 2f1e      	MOV  R17,R30
0002b9 30e0      	CPI  R30,0
0002ba f019      	BREQ _0x202000A
0002bb 2fa1      	MOV  R26,R17
0002bc dfde      	RCALL _lcd_putchar
0002bd cff5      	RJMP _0x2020008
                 _0x202000A:
0002be 8118      	LDD  R17,Y+0
0002bf 9623      	ADIW R28,3
0002c0 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
0002c1 93aa      	ST   -Y,R26
0002c2 b3e7      	IN   R30,0x17
0002c3 6fe0      	ORI  R30,LOW(0xF0)
0002c4 bbe7      	OUT  0x17,R30
0002c5 9ab9      	SBI  0x17,1
0002c6 9ab8      	SBI  0x17,0
0002c7 9aba      	SBI  0x17,2
0002c8 98c1      	CBI  0x18,1
0002c9 98c0      	CBI  0x18,0
0002ca 98c2      	CBI  0x18,2
0002cb 8098      	LDD  R9,Y+0
0002cc 81e8      	LD   R30,Y
0002cd 58e0      	SUBI R30,-LOW(128)
                +
0002ce 93e0 0282+STS __base_y_G101 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G101,2
0002d0 81e8      	LD   R30,Y
0002d1 54e0      	SUBI R30,-LOW(192)
                +
0002d2 93e0 0283+STS __base_y_G101 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G101,3
0002d4 e1a4      	LDI  R26,LOW(20)
0002d5 e0b0      	LDI  R27,0
0002d6 940e 0342 	CALL _delay_ms
0002d8 940e 033a 	CALL SUBOPT_0x7
0002da 940e 033a 	CALL SUBOPT_0x7
0002dc 940e 033a 	CALL SUBOPT_0x7
0002de e2a0      	LDI  R26,LOW(32)
0002df df82      	RCALL __lcd_write_nibble_G101
                +
0002e0 e184     +LDI R24 , LOW ( 276 )
0002e1 e091     +LDI R25 , HIGH ( 276 )
                +__DELAY_USW_LOOP :
0002e2 9701     +SBIW R24 , 1
0002e3 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 276
0002e4 e2a8      	LDI  R26,LOW(40)
0002e5 df90      	RCALL __lcd_write_data
0002e6 e0a4      	LDI  R26,LOW(4)
0002e7 df8e      	RCALL __lcd_write_data
0002e8 e8a5      	LDI  R26,LOW(133)
0002e9 df8c      	RCALL __lcd_write_data
0002ea e0a6      	LDI  R26,LOW(6)
0002eb df8a      	RCALL __lcd_write_data
0002ec dfa2      	RCALL _lcd_clear
                 _0x2080001:
0002ed 9621      	ADIW R28,1
0002ee 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
0002ef 93ba      	ST   -Y,R27
0002f0 93aa      	ST   -Y,R26
0002f1 91a9          ld   r26,y+
0002f2 91b9          ld   r27,y+
0002f3 27ee          clr  r30
0002f4 27ff          clr  r31
                 strlen0:
0002f5 916d          ld   r22,x+
0002f6 2366          tst  r22
0002f7 f011          breq strlen1
0002f8 9631          adiw r30,1
0002f9 cffb          rjmp strlen0
                 strlen1:
0002fa 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
0002fb 93ba      	ST   -Y,R27
0002fc 93aa      	ST   -Y,R26
0002fd 27aa          clr  r26
0002fe 27bb          clr  r27
0002ff 91e9          ld   r30,y+
000300 91f9          ld   r31,y+
                 strlenf0:
000301 9005      	lpm  r0,z+
000302 2000          tst  r0
000303 f011          breq strlenf1
000304 9611          adiw r26,1
000305 cffb          rjmp strlenf0
                 strlenf1:
000306 01fd          movw r30,r26
000307 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 _s:
000260           	.BYTE 0x20
                 __base_y_G101:
000280           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x0:
000308 932a      	ST   -Y,R18
000309 85ad      	LDD  R26,Y+13
00030a 85be      	LDD  R27,Y+13+1
00030b 85ef      	LDD  R30,Y+15
00030c 89f8      	LDD  R31,Y+15+1
00030d 9509      	ICALL
00030e 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x1:
00030f 89e8      	LDD  R30,Y+16
000310 89f9      	LDD  R31,Y+16+1
000311 9734      	SBIW R30,4
000312 8be8      	STD  Y+16,R30
000313 8bf9      	STD  Y+16+1,R31
000314 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x2:
000315 85ad      	LDD  R26,Y+13
000316 85be      	LDD  R27,Y+13+1
000317 85ef      	LDD  R30,Y+15
000318 89f8      	LDD  R31,Y+15+1
000319 9509      	ICALL
00031a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x3:
00031b 89a8      	LDD  R26,Y+16
00031c 89b9      	LDD  R27,Y+16+1
00031d 9614      	ADIW R26,4
00031e 940e 0359 	CALL __GETW1P
000320 83ee      	STD  Y+6,R30
000321 83ff      	STD  Y+6+1,R31
000322 81ae      	LDD  R26,Y+6
000323 81bf      	LDD  R27,Y+6+1
000324 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x4:
000325 89a8      	LDD  R26,Y+16
000326 89b9      	LDD  R27,Y+16+1
000327 9614      	ADIW R26,4
000328 940e 0359 	CALL __GETW1P
00032a 87ea      	STD  Y+10,R30
00032b 87fb      	STD  Y+10+1,R31
00032c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x5:
00032d 01de      	MOVW R26,R28
00032e 961c      	ADIW R26,12
00032f 940e 034c 	CALL __ADDW2R15
000331 940e 0359 	CALL __GETW1P
000333 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x6:
000334 940e 0276 	CALL __lcd_write_data
000336 e0a3      	LDI  R26,LOW(3)
000337 e0b0      	LDI  R27,0
000338 940c 0342 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x7:
00033a e3a0      	LDI  R26,LOW(48)
00033b 940e 0262 	CALL __lcd_write_nibble_G101
                +
00033d e184     +LDI R24 , LOW ( 276 )
00033e e091     +LDI R25 , HIGH ( 276 )
                +__DELAY_USW_LOOP :
00033f 9701     +SBIW R24 , 1
000340 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 276
000341 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000342 9610      	adiw r26,0
000343 f039      	breq __delay_ms1
                 __delay_ms0:
000344 95a8      	wdr
                +
000345 ec8d     +LDI R24 , LOW ( 0xACD )
000346 e09a     +LDI R25 , HIGH ( 0xACD )
                +__DELAY_USW_LOOP :
000347 9701     +SBIW R24 , 1
000348 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xACD
000349 9711      	sbiw r26,1
00034a f7c9      	brne __delay_ms0
                 __delay_ms1:
00034b 9508      	ret
                 
                 __ADDW2R15:
00034c 2400      	CLR  R0
00034d 0daf      	ADD  R26,R15
00034e 1db0      	ADC  R27,R0
00034f 9508      	RET
                 
                 __ANEGW1:
000350 95f1      	NEG  R31
000351 95e1      	NEG  R30
000352 40f0      	SBCI R31,0
000353 9508      	RET
                 
                 __CWD1:
000354 2f6f      	MOV  R22,R31
000355 0f66      	ADD  R22,R22
000356 0b66      	SBC  R22,R22
000357 2f76      	MOV  R23,R22
000358 9508      	RET
                 
                 __GETW1P:
000359 91ed      	LD   R30,X+
00035a 91fc      	LD   R31,X
00035b 9711      	SBIW R26,1
00035c 9508      	RET
                 
                 __GETW1PF:
00035d 9005      	LPM  R0,Z+
00035e 91f4      	LPM  R31,Z
00035f 2de0      	MOV  R30,R0
000360 9508      	RET
                 
                 __PUTPARD1:
000361 937a      	ST   -Y,R23
000362 936a      	ST   -Y,R22
000363 93fa      	ST   -Y,R31
000364 93ea      	ST   -Y,R30
000365 9508      	RET
                 
                 __SAVELOCR6:
000366 935a      	ST   -Y,R21
                 __SAVELOCR5:
000367 934a      	ST   -Y,R20
                 __SAVELOCR4:
000368 933a      	ST   -Y,R19
                 __SAVELOCR3:
000369 932a      	ST   -Y,R18
                 __SAVELOCR2:
00036a 931a      	ST   -Y,R17
00036b 930a      	ST   -Y,R16
00036c 9508      	RET
                 
                 __LOADLOCR6:
00036d 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
00036e 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
00036f 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000370 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000371 8119      	LDD  R17,Y+1
000372 8108      	LD   R16,Y
000373 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :  11 r1 :   1 r2 :   0 r3 :   0 r4 :   1 r5 :   0 r6 :   4 r7 :   4 
r8 :   0 r9 :   2 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   4 
r16:  34 r17:  24 r18:  29 r19:   8 r20:   9 r21:  17 r22:  11 r23:   2 
r24:  23 r25:   5 r26:  98 r27:  38 r28:  14 r29:   1 r30: 186 r31:  58 
x  :  23 y  : 166 z  :  15 
Registers used: 26 out of 35 (74.3%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   4 
adiw  :  24 and   :   0 andi  :   6 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :  17 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   8 
brlt  :   0 brmi  :   1 brne  :  30 brpl  :   1 brsh  :   2 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  54 
cbi   :   5 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   7 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   4 cpc   :   2 cpi   :  33 cpse  :   0 dec   :   5 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 
in    :   2 inc   :   2 jmp   :  23 ld    :  25 ldd   :  77 ldi   :  92 
lds   :   0 lpm   :  14 lsl   :   0 lsr   :   0 mov   :  19 movw  :  15 
mul   :   1 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   1 
ori   :   7 out   :  42 pop   :   1 push  :   1 rcall :  14 ret   :  25 
reti  :   0 rjmp  :  59 rol   :   0 ror   :   0 sbc   :   2 sbci  :   2 
sbi   :   5 sbic  :   0 sbis  :   0 sbiw  :  19 sbr   :   0 sbrc  :   2 
sbrs  :  10 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  59 std   :  31 sts   :   2 sub   :   1 subi  :  16 swap  :   1 
tst   :   4 wdr   :   1 
Instructions used: 52 out of 116 (44.8%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0006e8   1722     46   1768   32768   5.4%
[.dseg] 0x000060 0x000284      0     36     36    2048   1.8%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 5 warnings
