14:58:15 DEBUG : Logs will be stored at '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/IDE.log'.
14:58:47 INFO  : Launching XSCT server: xsct -n  -interactive /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/temp_xsdb_launch_script.tcl
14:58:47 INFO  : Registering command handlers for Vitis TCF services
14:58:47 INFO  : Platform repository initialization has completed.
14:58:50 INFO  : XSCT server has started successfully.
14:58:50 INFO  : plnx-install-location is set to ''
14:58:50 INFO  : Successfully done setting XSCT server connection channel  
14:58:50 INFO  : Successfully done query RDI_DATADIR 
14:58:50 INFO  : Successfully done setting workspace for the tool. 
14:59:31 INFO  : Result from executing command 'getProjects': axi_timer
14:59:31 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:59:55 INFO  : Result from executing command 'getProjects': axi_timer
14:59:55 INFO  : Result from executing command 'getPlatforms': axi_timer|/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/axi_timer.xpfm;xilinx_zcu102_base_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:03:24 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
15:05:20 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
15:08:18 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
15:08:30 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
15:17:32 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
15:18:42 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
15:19:51 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
15:20:25 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
15:21:12 INFO  : XRT server has started successfully on port '4351'
15:21:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
15:21:13 INFO  : 'jtag frequency' command is executed.
15:21:13 INFO  : Context for 'APU' is selected.
15:21:13 INFO  : System reset is completed.
15:21:16 INFO  : 'after 3000' command is executed.
15:21:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
15:21:17 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_sw/_ide/bitstream/subsystem_db_wrapper.bit"
15:21:18 INFO  : Context for 'APU' is selected.
15:21:18 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa'.
15:21:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:18 INFO  : Context for 'APU' is selected.
15:21:18 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_sw/_ide/psinit/ps7_init.tcl' is done.
15:21:18 INFO  : 'ps7_init' command is executed.
15:21:18 INFO  : 'ps7_post_config' command is executed.
15:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:18 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_sw/Debug/axi_timer_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_sw/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_sw/Debug/axi_timer_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:18 INFO  : 'con' command is executed.
15:21:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:21:18 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_sw_system/_ide/scripts/systemdebugger_axi_timer_sw_system_standalone.tcl'
15:55:52 INFO  : Disconnected from the channel tcfchan#8.
15:56:22 DEBUG : Logs will be stored at '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/IDE.log'.
15:56:23 INFO  : Launching XSCT server: xsct -n  -interactive /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/temp_xsdb_launch_script.tcl
15:56:25 INFO  : XSCT server has started successfully.
15:56:25 INFO  : Successfully done setting XSCT server connection channel  
15:56:25 INFO  : plnx-install-location is set to ''
15:56:25 INFO  : Successfully done setting workspace for the tool. 
15:56:25 INFO  : Platform repository initialization has completed.
15:56:26 INFO  : Successfully done query RDI_DATADIR 
15:56:26 INFO  : Registering command handlers for Vitis TCF services
15:57:30 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_autoreload'...
15:57:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

15:57:38 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
15:57:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

15:58:37 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_autoreload'...
15:58:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

15:58:44 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
15:58:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

15:58:57 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_autoreload'...
15:58:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

15:59:03 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
15:59:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:00:08 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_autoreload'...
16:00:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:00:15 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
16:00:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:00:24 INFO  : XRT server has started successfully on port '4355'
16:00:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
16:00:25 INFO  : 'jtag frequency' command is executed.
16:00:25 INFO  : Context for 'APU' is selected.
16:00:25 INFO  : System reset is completed.
16:00:28 INFO  : 'after 3000' command is executed.
16:00:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
16:00:30 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload/_ide/bitstream/subsystem_db_wrapper.bit"
16:00:30 INFO  : Context for 'APU' is selected.
16:00:30 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa'.
16:00:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:30 INFO  : Context for 'APU' is selected.
16:00:30 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload/_ide/psinit/ps7_init.tcl' is done.
16:00:30 INFO  : 'ps7_init' command is executed.
16:00:30 INFO  : 'ps7_post_config' command is executed.
16:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:30 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload/Debug/axi_timer_autoreload.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload/Debug/axi_timer_autoreload.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:30 INFO  : 'con' command is executed.
16:00:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:00:30 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload_system/_ide/scripts/systemdebugger_axi_timer_autoreload_system_standalone.tcl'
16:00:44 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_autoreload'...
16:00:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:00:51 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
16:00:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:01:04 INFO  : Disconnected from the channel tcfchan#9.
16:01:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
16:01:05 INFO  : 'jtag frequency' command is executed.
16:01:05 INFO  : Context for 'APU' is selected.
16:01:06 INFO  : System reset is completed.
16:01:09 INFO  : 'after 3000' command is executed.
16:01:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
16:01:10 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload/_ide/bitstream/subsystem_db_wrapper.bit"
16:01:10 INFO  : Context for 'APU' is selected.
16:01:11 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa'.
16:01:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:11 INFO  : Context for 'APU' is selected.
16:01:11 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload/_ide/psinit/ps7_init.tcl' is done.
16:01:12 INFO  : 'ps7_init' command is executed.
16:01:12 INFO  : 'ps7_post_config' command is executed.
16:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:12 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload/Debug/axi_timer_autoreload.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload/Debug/axi_timer_autoreload.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:12 INFO  : 'con' command is executed.
16:01:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:01:12 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload_system/_ide/scripts/systemdebugger_axi_timer_autoreload_system_standalone.tcl'
16:01:53 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_autoreload'...
16:01:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:02:00 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
16:02:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:02:10 INFO  : Disconnected from the channel tcfchan#12.
16:02:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
16:02:11 INFO  : 'jtag frequency' command is executed.
16:02:11 INFO  : Context for 'APU' is selected.
16:02:11 INFO  : System reset is completed.
16:02:14 INFO  : 'after 3000' command is executed.
16:02:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
16:02:15 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload/_ide/bitstream/subsystem_db_wrapper.bit"
16:02:15 INFO  : Context for 'APU' is selected.
16:02:17 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa'.
16:02:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:17 INFO  : Context for 'APU' is selected.
16:02:17 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload/_ide/psinit/ps7_init.tcl' is done.
16:02:17 INFO  : 'ps7_init' command is executed.
16:02:17 INFO  : 'ps7_post_config' command is executed.
16:02:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:17 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload/Debug/axi_timer_autoreload.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload/Debug/axi_timer_autoreload.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:17 INFO  : 'con' command is executed.
16:02:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:02:17 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_autoreload_system/_ide/scripts/systemdebugger_axi_timer_autoreload_system_standalone.tcl'
16:13:56 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_autoreload'...
16:13:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:14:02 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_dual_timers_sw'...
16:14:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:14:09 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
16:14:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:14:37 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_autoreload'...
16:14:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:14:43 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_dual_timers_sw'...
16:14:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:14:50 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
16:14:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:15:20 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_autoreload'...
16:15:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:15:27 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_dual_timers_sw'...
16:15:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:15:34 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
16:15:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:17:12 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_autoreload'...
16:17:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:17:18 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_dual_timers_sw'...
16:17:19 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
16:17:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:17:37 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_autoreload'...
16:17:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:17:44 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_dual_timers_sw'...
16:17:44 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
16:17:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:18:18 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_autoreload'...
16:18:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:18:25 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_dual_timers_sw'...
16:18:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:18:32 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
16:18:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:18:49 INFO  : Disconnected from the channel tcfchan#15.
16:18:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
16:18:50 INFO  : 'jtag frequency' command is executed.
16:18:50 INFO  : Context for 'APU' is selected.
16:18:50 INFO  : System reset is completed.
16:18:53 INFO  : 'after 3000' command is executed.
16:18:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
16:18:54 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_dual_timers_sw/_ide/bitstream/subsystem_db_wrapper.bit"
16:18:54 INFO  : Context for 'APU' is selected.
16:18:56 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa'.
16:18:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:56 INFO  : Context for 'APU' is selected.
16:18:56 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_dual_timers_sw/_ide/psinit/ps7_init.tcl' is done.
16:18:56 INFO  : 'ps7_init' command is executed.
16:18:56 INFO  : 'ps7_post_config' command is executed.
16:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:56 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_dual_timers_sw/Debug/axi_timer_dual_timers_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_dual_timers_sw/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_dual_timers_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_dual_timers_sw/Debug/axi_timer_dual_timers_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:56 INFO  : 'con' command is executed.
16:18:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:18:56 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer_dual_timers_sw_system/_ide/scripts/systemdebugger_axi_timer_dual_timers_sw_system_standalone.tcl'
16:21:18 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_autoreload'...
16:21:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:21:24 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_dual_timers_sw'...
16:21:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:21:31 INFO  : Checking for BSP changes to sync application flags for project 'axi_timer_sw'...
16:21:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_axi/software/axi_timer/export/axi_timer/hw/subsystem_db_wrapper.xsa is already opened

16:22:07 INFO  : Disconnected from the channel tcfchan#32.
