============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  03:04:47 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin out_q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) in2_q_reg[15]/CK
          Clock: (R) clock
       Endpoint: (F) out_q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     286            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     286            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     179                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  in2_q_reg[15]/CK -       -     R     (arrival)       56    -     0     0       0    (-,-) 
  in2_q_reg[15]/Q  -       CK->Q F     DFFRHQX1LVT      2  4.3    20    41      41    (-,-) 
  g75/Y            -       B->Y  R     NOR2X2LVT        3  5.0    28    20      60    (-,-) 
  g72/Y            -       AN->Y R     NAND2BX4LVT      5  8.5    17    23      83    (-,-) 
  g18371__6131/Y   -       A1->Y F     OAI22X2LVT       1  2.1    22    16      99    (-,-) 
  g18877/Y         -       B0->Y R     AOI21X1LVT       1  2.1    28    20     119    (-,-) 
  g18876/Y         -       B->Y  F     NAND2X1LVT       1  3.5    33    24     143    (-,-) 
  g64/Y            -       B0->Y R     AOI21X4LVT       1  3.9    19    15     158    (-,-) 
  g35/Y            -       B->Y  F     NAND4X4LVT       1  2.0    24    21     179    (-,-) 
  out_q_reg[15]/D  <<<     -     F     DFFRHQX1LVT      1    -     -     0     179    (-,-) 
#-------------------------------------------------------------------------------------------

