# Copyright (C) 2018  Intel Corporation. All rights reserved.,,,,,,,,,,,
# Your use of Intel Corporation's design tools, logic functions ,,,,,,,,,,
# and other software and tools, and its AMPP partner logic ,,,,,,,,,,
# functions, and any output files from any of the foregoing ,,,,,,,,,,
# (including device programming or simulation files), and any ,,,,,,,,,,
# associated documentation or information are expressly subject ,,,,,,,,,,,
# to the terms and conditions of the Intel Program License ,,,,,,,,,,,
# Subscription Agreement, the Intel Quartus Prime License Agreement,,,,,,,,,,
# the Intel FPGA IP License Agreement, or other applicable license,,,,,,,,,,
# agreement, including, without limitation, that your use is for,,,,,,,,
# the sole purpose of programming logic devices manufactured by,,,,,,,,,,,
# Intel and sold by Intel or its authorized distributors.  Please,,,,,,,,,,,
# refer to the applicable agreement for further details.,,,,,,,,,,,
,,,,,,,,,,,
# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition,,,,,,,,,,,
# File: C:\Users\FPGA\Desktop\SDRAM_test\prj\sdram_test.csv,,,,,,,,,,,
# Generated on: Thu Jul 22 15:58:32 2021,,,,,,,,,,,
,,,,,,,,,,,
# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.,,,,,,,,,,,
,,,,,,,,,,,
To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk,Input,PIN_E1,1,B1_N0,PIN_E1,3.3-V LVCMOS,,,,,
rst_n,Input,PIN_M16,5,B5_N0,PIN_M16,3.3-V LVCMOS,,,,,
sdram_addr[0],Output,PIN_T8,3,B3_N0,PIN_T8,2.5 V,,,,,
sdram_addr[1],Output,PIN_P9,4,B4_N0,PIN_P9,2.5 V,,,,,
sdram_addr[2],Output,PIN_T9,4,B4_N0,PIN_T9,2.5 V,,,,,
sdram_addr[3],Output,PIN_R9,4,B4_N0,PIN_R9,2.5 V,,,,,
sdram_addr[4],Output,PIN_L16,,,PIN_K9,,,,,,
sdram_addr[5],Output,PIN_L15,,,PIN_L9,,,,,,
sdram_addr[6],Output,PIN_N16,,,PIN_R8,,,,,,
sdram_addr[7],Output,PIN_N15,,,PIN_N8,,,,,,
sdram_addr[8],Output,PIN_P16,,,PIN_L10,,,,,,
sdram_addr[9],Output,PIN_P15,,,PIN_R5,,,,,,
sdram_addr[10],Output,PIN_R8,,,PIN_T12,,,,,,
sdram_addr[11],Output,PIN_R16,,,PIN_K10,,,,,,
sdram_addr[12],Output,PIN_T15,,,PIN_T5,,,,,,
sdram_ba[0],Output,PIN_R7,,,PIN_M9,,,,,,
sdram_ba[1],Output,PIN_T7,,,PIN_A9,,,,,,
sdram_cas_n,Output,PIN_T5,,,PIN_R12,,,,,,
sdram_cke,Output,PIN_R14,,,PIN_B8,,,,,,
sdram_cs_n,Output,PIN_T6,,,PIN_R16,,,,,,
sdram_dq[0],Bidir,PIN_R5,,,PIN_R7,,,,,,
sdram_dq[1],Bidir,PIN_T4,,,PIN_P8,,,,,,
sdram_dq[2],Bidir,PIN_T3,,,PIN_L7,,,,,,
sdram_dq[3],Bidir,PIN_R3,,,PIN_T6,,,,,,
sdram_dq[4],Bidir,PIN_T2,,,PIN_L8,,,,,,
sdram_dq[5],Bidir,PIN_R1,,,PIN_N9,,,,,,
sdram_dq[6],Bidir,PIN_P2,,,PIN_M8,,,,,,
sdram_dq[7],Bidir,PIN_P1,,,PIN_T11,,,,,,
sdram_dq[8],Bidir,PIN_R13,,,PIN_R11,,,,,,
sdram_dq[9],Bidir,PIN_T13,,,PIN_R10,,,,,,
sdram_dq[10],Bidir,PIN_R12,,,PIN_R6,,,,,,
sdram_dq[11],Bidir,PIN_T12,,,PIN_K8,,,,,,
sdram_dq[12],Bidir,PIN_T10,,,PIN_M7,,,,,,
sdram_dq[13],Bidir,PIN_R10,,,PIN_T10,,,,,,
sdram_dq[14],Bidir,PIN_T11,,,PIN_T7,,,,,,
sdram_dq[15],Bidir,PIN_R11,,,PIN_K5,,,,,,
sdram_dqm[0],Output,PIN_N2,,,PIN_R4,,,,,,
sdram_dqm[1],Output,PIN_T14,,,PIN_T4,,,,,,
sdram_ras_n,Output,PIN_R6,,,PIN_P15,,,,,,
sdram_we_n,Output,PIN_N1,,,PIN_N14,,,,,,
uart_rxd,Input,PIN_M2,2,B2_N0,PIN_M2,3.3-V LVTTL,,,,,
uart_txd,Output,PIN_G1,1,B1_N0,PIN_G1,3.3-V LVTTL,,,,,
