{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1654863797472 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DSP_FPGA_COMM EP4CE115F23I7 " "Selected device EP4CE115F23I7 for design \"DSP_FPGA_COMM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654863797527 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654863797583 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654863797583 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/pll_ip_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 447 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1654863797689 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[1\] 5 3 0 0 " "Implementing clock multiplication of 5, clock division of 3, and phase shift of 0 degrees (0 ps) for PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/pll_ip_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 448 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1654863797689 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/pll_ip_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 447 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1654863797689 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654863797896 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863798408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863798408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863798408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863798408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863798408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863798408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863798408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863798408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863798408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863798408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863798408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863798408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863798408 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863798408 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654863798408 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 9355 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654863798414 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 9357 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654863798414 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 9359 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654863798414 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 9361 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654863798414 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 9363 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654863798414 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654863798414 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654863798416 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1654863798434 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1654863799662 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1654863799666 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1654863799666 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1654863799666 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1654863799666 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DSP_FPGA_COMM.sdc " "Synopsys Design Constraints File file not found: 'DSP_FPGA_COMM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654863799680 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_30M " "Node: CLK_30M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1654863799686 "|PARA_COMM|CLK_30M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XWE " "Node: XWE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1654863799686 "|PARA_COMM|XWE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XRD " "Node: XRD was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1654863799686 "|PARA_COMM|XRD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7606_DRIVER:U5\|HIGN:U5\|CH_EN " "Node: AD7606_DRIVER:U5\|HIGN:U5\|CH_EN was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1654863799686 "|PARA_COMM|AD7606_DRIVER:U5|HIGN:U5|CH_EN"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333 " "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1654863799701 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333 " "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1654863799701 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1654863799701 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1654863799702 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1654863799702 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1654863799702 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1654863799703 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1654863799703 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1654863799703 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1654863799703 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1654863799703 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654863799790 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/pll_ip_altpll.v" 77 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_IP:U0|altpll:altpll_component|PLL_IP_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 447 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654863799790 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654863799790 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/pll_ip_altpll.v" 77 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_IP:U0|altpll:altpll_component|PLL_IP_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 447 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654863799790 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654863799790 ""}  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 1203 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654863799790 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DSPWR_FPGARE_CTRL:U3\|WREN_B  " "Automatically promoted node DSPWR_FPGARE_CTRL:U3\|WREN_B " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654863799790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a0 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 42 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 305 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a1 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 78 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 306 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a2 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 114 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 307 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a3 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 150 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 308 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a4 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 186 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 309 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a5 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 222 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 310 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a6 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 258 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 311 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a7 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 294 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 312 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a8 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 330 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 313 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a9 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 366 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 314 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1654863799790 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654863799790 ""}  } { { "../Rtl/DSPWR_FPGARE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DSPWR_FPGARE_CTRL.vhd" 13 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DSPWR_FPGARE_CTRL:U3|WREN_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 384 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654863799790 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGAWR_DSPRE_CTRL:U2\|WREN_A  " "Automatically promoted node FPGAWR_DSPRE_CTRL:U2\|WREN_A " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654863799791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a0 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 42 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 305 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a1 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 78 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 306 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a2 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 114 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 307 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a3 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 150 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 308 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a4 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 186 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 309 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a5 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 222 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 310 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a6 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 258 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 311 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a7 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 294 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 312 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a8 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 330 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 313 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a9 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 366 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 314 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1654863799791 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654863799791 ""}  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 12 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAWR_DSPRE_CTRL:U2|WREN_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 426 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654863799791 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AD7606_DRIVER:U5\|HIGN:U5\|CH_EN  " "Automatically promoted node AD7606_DRIVER:U5\|HIGN:U5\|CH_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654863799792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAWR_DSPRE_CTRL:U2\|WREN_A " "Destination node FPGAWR_DSPRE_CTRL:U2\|WREN_A" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 12 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAWR_DSPRE_CTRL:U2|WREN_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 426 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799792 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654863799792 ""}  } { { "../Rtl/HIGN.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/HIGN.vhd" 10 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD7606_DRIVER:U5|HIGN:U5|CH_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654863799792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654863799793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 4297 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 1805 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863799793 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654863799793 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 3029 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654863799793 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654863800431 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654863800435 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654863800436 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654863800440 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654863800446 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1654863800450 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1654863800450 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654863800454 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654863800519 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1654863800524 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654863800524 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|pll1 clk\[1\] CLK_DAC~output " "PLL \"PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"CLK_DAC~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/pll_ip_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/PLL/PLL_IP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/PLL/PLL_IP.vhd" 141 0 0 } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 127 0 0 } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 10 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1654863800574 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "XHOLD " "Node \"XHOLD\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XHOLD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1654863800686 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1654863800686 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654863800687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654863802873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654863803381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654863803399 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654863804947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654863804947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654863805542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X46_Y49 X57_Y60 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X46_Y49 to location X57_Y60" {  } { { "loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X46_Y49 to location X57_Y60"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X46_Y49 to location X57_Y60"} 46 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1654863808704 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654863808704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654863809166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1654863809168 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1654863809168 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654863809168 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1654863809257 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654863809327 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654863810117 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654863810188 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654863810696 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654863811491 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1654863812221 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/output_files/DSP_FPGA_COMM.fit.smsg " "Generated suppressed messages file D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/output_files/DSP_FPGA_COMM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654863812470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5634 " "Peak virtual memory: 5634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654863813412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 20:23:33 2022 " "Processing ended: Fri Jun 10 20:23:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654863813412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654863813412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654863813412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654863813412 ""}
