{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1962, "design__instance__area": 13329, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 15, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0005939087131991982, "power__switching__total": 0.00037768148467876017, "power__leakage__total": 1.605727284470504e-08, "power__total": 0.0009716062340885401, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.27658490169918526, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2767391116816671, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.33407677569908245, "timing__setup__ws__corner:nom_tt_025C_1v80": 14.021804558775708, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.334077, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 15, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.28587619192159514, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2860225193203792, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8902261402240585, "timing__setup__ws__corner:nom_ss_100C_1v60": 11.358073025809688, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.890226, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 12.021564, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 15, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.27088951293293284, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.27104649847305473, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11362927587144461, "timing__setup__ws__corner:nom_ff_n40C_1v95": 14.832579140307658, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.113629, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 12, "design__max_fanout_violation__count": 15, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2685522991109667, "clock__skew__worst_setup": 0.26867353546868455, "timing__hold__ws": 0.11091017307378243, "timing__setup__ws": 11.341392146437533, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.11091, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 11.864816, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 188.13 198.85", "design__core__bbox": "5.52 10.88 182.16 187.68", "design__io": 109, "design__die__area": 37409.7, "design__core__area": 31230, "design__instance__count__stdcell": 1962, "design__instance__area__stdcell": 13329, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.426803, "design__instance__utilization__stdcell": 0.426803, "design__rows": 65, "design__rows:unithd": 65, "design__sites": 24960, "design__sites:unithd": 24960, "design__instance__count__class:buffer": 120, "design__instance__count__class:inverter": 22, "design__instance__count__class:sequential_cell": 142, "design__instance__count__class:multi_input_combinational_cell": 894, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 6272278, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 35013.5, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 316, "design__instance__count__class:clock_buffer": 17, "design__instance__count__class:clock_inverter": 15, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 66, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 1, "design__instance__count__class:antenna_cell": 1, "route__net": 1579, "route__net__special": 2, "route__drc_errors__iter:1": 729, "route__wirelength__iter:1": 39828, "route__drc_errors__iter:2": 322, "route__wirelength__iter:2": 39367, "route__drc_errors__iter:3": 317, "route__wirelength__iter:3": 39278, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 39156, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 39155, "route__drc_errors": 0, "route__wirelength": 39155, "route__vias": 11075, "route__vias__singlecut": 11075, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 331.81, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 16, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 16, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 16, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 15, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.27368177942998706, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.27380073983044007, "timing__hold__ws__corner:min_tt_025C_1v80": 0.32764025753178094, "timing__setup__ws__corner:min_tt_025C_1v80": 14.027459590933875, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.32764, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 16, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 15, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2816272017527313, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.28173988939291783, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8798166888507737, "timing__setup__ws__corner:min_ss_100C_1v60": 11.36901094335764, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.879817, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 12.175464, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 16, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 15, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2685522991109667, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.26867353546868455, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11091017307378243, "timing__setup__ws__corner:min_ff_n40C_1v95": 14.833953152361794, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.11091, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 16, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 15, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2804696831945203, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.28069955487827014, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3395095967125851, "timing__setup__ws__corner:max_tt_025C_1v80": 14.013690160503836, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.33951, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 16, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 12, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 15, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.29106382017317484, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2912826451375172, "timing__hold__ws__corner:max_ss_100C_1v60": 0.902337230475312, "timing__setup__ws__corner:max_ss_100C_1v60": 11.341392146437533, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.902337, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 11.864816, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 16, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 15, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2741307813894197, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.27436381720887926, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11657747319671742, "timing__setup__ws__corner:max_ff_n40C_1v95": 14.81364406404255, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.116577, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 16, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 16, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79969, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79994, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000305733, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0002777, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 5.43084e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0002777, "design_powergrid__voltage__worst": 0.0002777, "design_powergrid__voltage__worst__net:VPWR": 1.79969, "design_powergrid__drop__worst": 0.000305733, "design_powergrid__drop__worst__net:VPWR": 0.000305733, "design_powergrid__voltage__worst__net:VGND": 0.0002777, "design_powergrid__drop__worst__net:VGND": 0.0002777, "ir__voltage__worst": 1.8, "ir__drop__avg": 5.54e-05, "ir__drop__worst": 0.000306, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}