#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Tue Mar 29 11:38:00 2022
# Process ID: 18624
# Current directory: C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24872 C:\Users\jones\Desktop\EE316-Lab5\xadc_example\vivado_proj\Cora-Z7-07S-XADC.xpr
# Log file: C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/vivado.log
# Journal file: C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.xpr
INFO: [Project 1-313] Project file moved from 'D:/Github/releases/in-work/Cora-Z7/Cora-Z7-07S-XADC/proj/temp/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.ip_user_files', nor could it be found using path 'D:/Github/releases/in-work/Cora-Z7/Cora-Z7-07S-XADC/proj/temp/PrjAr/_X_/Cora-Z7-07S-XADC.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.ipdefs/repo_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_axi_gpio_0_0
design_1_xbar_0
design_1_ps7_0_axi_periph_0
design_1_rst_ps7_0_50M_0
design_1_xadc_wiz_0_0

open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 934.293 ; gain = 208.449
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- digilentinc.com:IP:PWM:2.0 - PWM_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.srcs/sources_1/bd/design_1/design_1.bd>
upgrade_ip [get_ips  {design_1_xadc_wiz_0_0 design_1_axi_gpio_0_0 design_1_ps7_0_axi_periph_0 design_1_rst_ps7_0_50M_0}] -log ip_upgrade.log
Upgrading 'C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_gpio_0_0 (AXI GPIO 2.0) from revision 19 to revision 21
INFO: [IP_Flow 19-3422] Upgraded design_1_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 18 to revision 20
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded design_1_rst_ps7_0_50M_0 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [IP_Flow 19-3422] Upgraded design_1_xadc_wiz_0_0 (XADC Wizard 3.3) from revision 5 to revision 6
Wrote  : <C:\Users\jones\Desktop\EE316-Lab5\xadc_example\vivado_proj\Cora-Z7-07S-XADC.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [BD 41-2124] The block design file <C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.srcs/sources_1/bd/design_1/design_1.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_xadc_wiz_0_0 design_1_axi_gpio_0_0 design_1_ps7_0_axi_periph_0 design_1_rst_ps7_0_50M_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\jones\Desktop\EE316-Lab5\xadc_example\vivado_proj\Cora-Z7-07S-XADC.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1457.289 ; gain = 73.176
catch { config_ip_cache -export [get_ips -all design_1_PWM_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_xadc_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 14 {design_1_PWM_0_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_rst_ps7_0_50M_0_synth_1 design_1_xadc_wiz_0_0_synth_1 design_1_xbar_0_synth_1 design_1_auto_pc_0_synth_1}
[Tue Mar 29 11:39:21 2022] Launched design_1_PWM_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1, design_1_xadc_wiz_0_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_PWM_0_0_synth_1: C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.runs/design_1_PWM_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_xadc_wiz_0_0_synth_1: C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.runs/design_1_xadc_wiz_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
[Tue Mar 29 11:40:44 2022] Launched synth_1...
Run output will be captured here: C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.runs/synth_1/runme.log
[Tue Mar 29 11:40:44 2022] Launched impl_1...
Run output will be captured here: C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.runs/impl_1/runme.log
file mkdir C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.sdk
file copy -force C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.runs/impl_1/design_1_wrapper.sysdef C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.sdk -hwspec C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.sdk -hwspec C:/Users/jones/Desktop/EE316-Lab5/xadc_example/vivado_proj/Cora-Z7-07S-XADC.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 29 11:48:06 2022...
