Title,Authors,Platform,Cited_url,Cited_count,Year
Going deeper with embedded fpga platform for convolutional neural network,"J Qiu, J Wang, S Yao, K Guo, B Li, E Zhou, J Yu, T Tang, N Xu, S Song, ...",Proceedings of the 2016 ACM/SIGDA International Symposium on Field …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3041273266240552929,567,2016
PRIME: a novel processing-in-memory architecture for neural network computation in ReRAM-based main memory,"P Chi, S Li, C Xu, T Zhang, J Zhao, Y Liu, Y Wang, Y Xie","ACM SIGARCH Computer Architecture News 44 (3), 27-39",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14355403064535336527,498,2016
ESE: Efficient Speech Recognition Engine with Sparse LSTM on FPGA,"S Han, J Kang, H Mao, Y Hu, X Li, Y Li, D Xie, H Luo, S Yao, Y Wang, ...",Proceedings of the 2017 ACM/SIGDA International Symposium on Field …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15903539328988284917,253,2017
Deep gradient compression: Reducing the communication bandwidth for distributed training,"Y Lin, S Han, H Mao, Y Wang, WJ Dally",arXiv preprint arXiv:1712.01887,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2485379403852124678,196,2017
Fpmr: Mapreduce framework on fpga,"Y Shan, B Wang, J Yan, Y Wang, N Xu, H Yang",Proceedings of the 18th annual ACM/SIGDA international symposium on Field …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3467973109784755262,170,2010
Enabling FPGAs in the cloud,"F Chen, Y Shan, Y Zhang, Y Wang, H Franke, X Chang, K Wang","Proceedings of the 11th ACM Conference on Computing Frontiers, 3",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6821347830252210448,113,2014
Scaling-up resistive synaptic arrays for neuro-inspired architecture: Challenges and prospect,"S Yu, PY Chen, Y Cao, L Xia, Y Wang, H Wu","2015 IEEE International Electron Devices Meeting (IEDM), 17.3. 1-17.3. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6309574537307726562,102,2015
Coordinated static and dynamic cache bypassing for GPUs,"X Xie, Y Liang, Y Wang, G Sun, T Wang",2015 IEEE 21st International Symposium on High Performance Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1919447327896927907,102,2015
Temperature-aware NBTI modeling and the impact of input vector control on performance degradation,"Y Wang, H Luo, K He, R Luo, H Yang, Y Xie","Design, Automation & Test in Europe Conference & Exhibition, 2007. DATE'07, 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3107320649203528562,101,2007
Technological Exploration of RRAM Crossbar Array for Matrix-Vector Multiplication,"L Xia, P Gu, B Li, T Tang, X Yin, W Huangfu, S Yu, Y Cao, Y Wang, ...","Journal of Computer Science and Technology 31 (1), 3-19",,93,2016
Technological Exploration of RRAM Crossbar Array For Matrix-Vector Multiplication,"Peng Gu, Boxun Li, Tianqi Tang, Shimeng Yu, Yu Cao, Yu Wang, Huazhong Yang","Design Automation Conference (ASP-DAC), 2015 20th Asia and South Pacific …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9518624311113000520,93,2015
Angel-Eye: A Complete Design Flow for Mapping CNN onto Embedded FPGA,"K Guo, L Sui, J Qiu, J Yu, J Wang, S Yao, S Han, Y Wang, H Yang",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12159564959382690006,89,2018
Real-Time High-Quality Stereo Vision System in FPGA,"FHH Wenqiang Wang, Jing Yan, Ningyi Xu, Yu Wang","Circuits and Systems for Video Technology, IEEE Transactions on 25 (10 …",,81,2015
RENO: A high-efficient reconfigurable neuromorphic computing accelerator design,"X Liu, M Mao, B Liu, H Li, Y Chen, B Li, Y Wang, H Jiang, M Barnell, Q Wu, ...","2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7981587240030502983,81,2015
Real-time high-quality stereo vision system in FPGA,"W Wang, J Yan, N Xu, Y Wang, FH Hsu","Field-Programmable Technology (FPT), 2013 International Conference on, 358-361",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1234317755038229331,81,2013
Training Itself: Mixed-signal Training Acceleration for Memristor-based Neural Network,"B Li, Y Wang, Y Wang, Y Chen, H Yang","Design Automation Conference (ASP-DAC), 2014 19th Asia and South Pacific …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6301417303971906035,80,2014
On the efficacy of input Vector Control to mitigate NBTI effects and leakage power,"Y Wang, X Chen, W Wang, V Balakrishnan, Y Cao, Y Xie, H Yang","2009 10th International Symposium on Quality Electronic Design, 19-26",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11759151063762570998,80,2009
Binary convolutional neural network on RRAM,"T Tang, L Xia, B Li, Y Wang, H Yang","2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 782-787",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=884981880894928823,76,2017
Three-dimensional integrated circuits (3D IC) floorplan and power/ground network co-synthesis,"P Falkenstern, Y Xie, YW Chang, Y Wang",Proceedings of the 2010 Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9614924031931231362,74,2010
Memristor-based approximated computation,"B Li, Y Shan, M Hu, Y Wang, Y Chen, H Yang",Proceedings of the International Symposium on Low Power Electronics and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7748870733987021434,71,2013
4.7 A 65nm ReRAM-enabled nonvolatile processor with 6× reduction in restore time and 4× higher clock frequency using adaptive data retention and self-write-termination …,"Y Liu, Z Wang, A Lee, F Su, CP Lo, Z Yuan, CC Lin, Q Wei, Y Wang, ...","2016 IEEE International Solid-State Circuits Conference (ISSCC), 84-86","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1439393420802546188,6324431423939987980",70,2016
Leakage power and circuit aging cooptimization by gate replacement techniques,"Y Wang, X Chen, W Wang, Y Cao, Y Xie, H Yang","Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 1-14",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16396332408067220411,70,2010
Modeling of PMOS NBTI effect considering temperature variation,"H Luo, Y Wang, K He, R Luo, H Yang, Y Xie","8th International Symposium on Quality Electronic Design (ISQED'07), 139-144",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7535205089590104738,66,2007
FPGA Acceleration of Recurrent Neural Network based Language Model,"S Li, C Wu, H Li, B Li, Y Wang, Q Qiu","Field-Programmable Custom Computing Machines (FCCM), 2015 IEEE 23rd Annual …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9289749220713221311,63,2015
RRAM-based Analog Approximate Computing,"B Li, P Gu, Y Shan, Y Wang, Y Chen, H Yang",IEEE TCAD,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10834433824520068663,57,2015
Switched by input: Power efficient structure for RRAM-based convolutional neural network,"L Xia, T Tang, W Huangfu, M Cheng, X Yin, B Li, Y Wang, H Yang","Design Automation Conference (DAC), 2016 53nd ACM/EDAC/IEEE, 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13844085363210815820,53,2016
NICSLU: An adaptive sparse matrix solver for parallel circuit simulation,"X Chen, Y Wang, H Yang",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10990330226768547186,51,2013
MNSIM: Simulation platform for memristor-based neuromorphic computing system,"L Xia, B Li, T Tang, P Gu, X Yin, W Huangfu, PY Chen, S Yu, Y Cao, ...","2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 469-474","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17556615345281458989,8182771503015409531",50,2016
"Merging the interface: Power, area and accuracy co-optimization for rram crossbar-based mixed-signal computing system","B Li, L Xia, P Gu, Y Wang, H Yang","Proceedings of the 52nd Annual Design Automation Conference, 13",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11381262615255179618,50,2015
A Survey of FPGA Based Neural Network Accelerator,"K Guo, S Zeng, J Yu, Y Wang, H Yang",arXiv preprint arXiv:1712.08934,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14055172669357433930,49,2017
TIME: A Training-in-memory Architecture for Memristor-based Deep Neural Networks,"M Cheng, L Xia, Z Zhu, Y Cai, Y Xie, Y Wang, H Yang","Proceedings of the 54th Annual Design Automation Conference 2017, 26",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17274114526447510383,49,2017
GPU-Accelerated Sparse LU Factorization for Circuit Simulation with Performance Modeling,"X Chen, L Ren, Y Wang, H Yang",IEEE Transactions on Parallel and Distributed Systems,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14097266035282545381,49,2014
An EScheduler-Based Data Dependence Analysis and Task Scheduling for Parallel Circuit Simulation,"X Chen, W Wu, Y Wang, H Yu, H Yang","Circuits and Systems II: Express Briefs, IEEE Transactions on, 1-5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15898220091527219379,49,2011
A reconfigurable computing approach for efficient and scalable parallel graph exploration,"B Betkaoui, Y Wang, DB Thomas, W Luk",2012 IEEE 23rd International Conference on Application-Specific Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12624427813281690379,48,2012
Nxgraph: An efficient graph processing system on a single machine,"Y Chi, G Dai, Y Wang, G Sun, G Li, H Yang","2016 IEEE 32nd International Conference on Data Engineering (ICDE), 409-420",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10897493166613389294,47,2016
FPGP: Graph Processing Framework on FPGA A Case Study of Breadth-First Search,"G Dai, Y Chi, Y Wang, H Yang",Proceedings of the 2016 ACM/SIGDA International Symposium on Field …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6071414590155423619,47,2016
Large scale recurrent neural network on gpu,"B Li, E Zhou, B Huang, J Duan, Y Wang, N Xu, J Zhang, H Yang","2014 International Joint Conference on Neural Networks (IJCNN), 4062-4069",,45,2014
Large Scale Recurrent Neural Network on GPU,"Boxun Li, Erjin Zhou, Bo Huang, Jiayi Duan, Yu Wang, Ningyi Xu, Jiaxing ...",International Joint Conference on Neural Networks,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5837626727075190838,45,2014
ForeGraph: Exploring Large-scale Graph Processing on Multi-FPGA Architecture,"G Dai, T Huang, Y Chi, N Xu, Y Wang, H Yang",Proceedings of the 2017 ACM/SIGDA International Symposium on Field …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14637799815629786823,41,2017
Efficient pagerank and spmv computation on amd gpus,"T Wu, B Wang, Y Shan, F Yan, Y Wang, N Xu","Parallel Processing (ICPP), 2010 39th International Conference on, 81-89",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10444872272046405325,41,2010
Hi-fi playback: Tolerating position errors in shift operations of racetrack memory,"C Zhang, G Sun, X Zhang, W Zhang, W Zhao, T Wang, Y Liang, Y Liu, ...",2015 ACM/IEEE 42nd Annual International Symposium on Computer Architecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9132896051704453954,40,2015
All spin artificial neural networks based on compound spintronic synapse and neuron,"D Zhang, L Zeng, K Cao, M Wang, S Peng, Y Zhang, Y Zhang, JO Klein, ...","IEEE transactions on biomedical circuits and systems 10 (4), 828-836",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3307388134577890044,39,2016
PS3-RAM: a fast portable and scalable statistical STT-RAM reliability analysis method,"W Wen, Y Zhang, Y Chen, Y Wang, Y Xie","Proceedings of the 49th Annual Design Automation Conference, 1191-1196",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1864519284048691602,39,2012
A power gating scheme for ground bounce reduction during mode transition,"K He, R Luo, Y Wang","2007 25th International Conference on Computer Design, 388-394",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5196348163342591630,37,2007
Ice: inline calibration for memristor crossbar-based computing engine,"B Li, Y Wang, Y Chen, HH Li, H Yang","2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16643913202211169350,35,2014
Sparse LU factorization for parallel circuit simulation on GPU,"L Ren, X Chen, Y Wang, C Zhang, H Yang","Proceedings of the 49th Annual Design Automation Conference, 1125-1130",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3287724927707293390,35,2012
Accelerating subsequence similarity search based on dynamic time warping distance with FPGA,"Z Wang, S Huang, L Wang, H Li, Y Wang, H Yang",Proceedings of the ACM/SIGDA international symposium on Field programmable …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13327921576419185936,34,2013
FPGA and GPU implementation of large scale SpMV,"Y Shan, T Wu, Y Wang, B Wang, Z Wang, N Xu, H Yang","2010 IEEE 8th Symposium on Application Specific Processors (SASP), 64-70",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16862730214783719683,34,2010
Fault-tolerant training with on-line fault detection for RRAM-based neural computing systems,"L Xia, M Liu, X Ning, K Chakrabarty, Y Wang","Design Automation Conference (DAC), 2017 54th ACM/EDAC/IEEE, 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11926424403842788563,32,2017
Temperature-Aware NBTI Modeling and the Impact of Standby Leakage Reduction Techniques on Circuit Performance Degradation,"Y Wang, H Luo, K He, R Luo, H Yang, Y Xie","Dependable and Secure Computing, IEEE Transactions on, 1-1",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8264595225399638350,32,2011
Gate replacement techniques for simultaneous leakage and aging optimization,"Y Wang, X Chen, W Wang, Y Cao, Y Xie, H Yang","Design, Automation & Test in Europe Conference & Exhibition, 2009. DATE'09 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15045990779561088886,31,2009
A compact memristor-based dynamic synapse for spiking neural networks,"M Hu, Y Chen, JJ Yang, Y Wang, HH Li",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4155863828091748042,30,2017
Low power convolutional neural networks on a chip,"Y Wang, L Xia, T Tang, B Li, S Yao, M Cheng, H Yang","2016 IEEE International Symposium on Circuits and Systems (ISCAS), 129-132",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14318721961761592792,30,2016
Graphh: A processing-in-memory architecture for large-scale graph processing,"G Dai, T Huang, Y Chi, J Zhao, G Sun, Y Liu, Y Wang, Y Xie, H Yang",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16585286244533276029,29,2019
A 462GOPs/J RRAM-based nonvolatile intelligent processor for energy harvesting IoE system featuring nonvolatile logics and processing-in-memory,"F Su, WH Chen, L Xia, CP Lo, T Tang, Z Wang, KH Hsu, M Cheng, JY Li, ...","VLSI Circuits, 2017 Symposium on, C260-C261",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15333735154256706482,29,2017
A novel gate-level NBTI delay degradation model with stacking effect,"H Luo, Y Wang, K He, R Luo, H Yang, Y Xie","International Workshop on Power and Timing Modeling, Optimization and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11207828983278645375,29,2007
Harmonica: A framework of heterogeneous computing systems with memristor-based neuromorphic computing accelerators,"X Liu, M Mao, B Liu, B Li, Y Wang, H Jiang, M Barnell, Q Wu, J Yang, H Li, ...","IEEE Transactions on Circuits and Systems I: Regular Papers 63 (5), 617-628",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12207131606903696234,28,2016
Run-time technique for simultaneous aging and power optimization in GPGPUs,"X Chen, Y Wang, Y Liang, Y Xie, H Yang","2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11206396142503703089,28,2014
Energy efficient neural networks for big data analytics,"Y Wang, B Li, R Luo, Y Chen, N Xu, H Yang","Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6619401596097921096,28,2014
The Stochastic Modeling of TiO2 Memristor and Its Usage in Neuromorphic System Design,"M Hu, Y Wang, Q Qiu, Y Chen, H Li","Design Automation Conference (ASP-DAC), 2014 19th Asia and South Pacific …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13793819574393789373,28,2014
An efficient technique for analysis of minimal buffer requirements of synchronous dataflow graphs with model checking,"W Liu, Z Gu, J Xu, Y Wang, M Yuan",Proc. Int. Conf. Hardware/Software Codesign Syst. Synth,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12183933862089533127,28,2009
Hardware Acceleration for an Accurate Stereo Vision System Using Mini-Census Adaptive Support Region,"Yi Shan, Yuchen Hao, Wenqiang Wang, Yu Wang, Xu Chen, Huazhong Yang, Wayne Luk",ACM Transactions on Embedded Computing Systems,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2556939825463532165,27,2014
Improving energy efficiency of write-asymmetric memories by log style write,"G Sun, Y Zhang, Y Wang, Y Chen",Proceedings of the 2012 ACM/IEEE international symposium on Low power …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8562560608795998457,27,2012
Towards Real-Time Object Detection on Embedded Systems,"H Mao, S Yao, T Tang, B Li, J Yao, Y Wang",IEEE Transactions on Emerging Topics in Computing,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11767719578772501535,26,2017
Energy Efficient RRAM Spiking Neural Network for Real Time Classification,"Y Wang, T Tang, L Xia, B Li, P Gu, H Yang, H Li, Y Xie","Proceedings of the 25th edition on Great Lakes Symposium on VLSI, 189-194",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8190801432827809372,26,2015
ADAMS: asymmetric differential STT-RAM cell structure for reliable and high-performance applications,"Y Zhang, I Bayram, Y Wang, H Li, Y Chen","Proceedings of the International Conference on Computer-Aided Design, 9-16",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3507404602646064118,26,2013
An adaptive LU factorization algorithm for parallel circuit simulation,"X Chen, Y Wang, H Yang","17th Asia and South Pacific Design Automation Conference, 359-364",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3974203861142729548,26,2012
Integrated photonic reservoir computing based on hierarchical time-multiplexing structure,"Hong Zhang, Xue Feng, Boxun Li, Yu Wang, Kaiyu Cui, Fang Liu, Weibei Dou ...","Optical Express 22 (25), 31356-31370",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9796897299883868360,25,2014
Development of a neuromorphic computing system,"L Shi, J Pei, N Deng, D Wang, L Deng, Y Wang, Y Zhang, F Chen, M Zhao, ...","2015 IEEE International Electron Devices Meeting (IEDM), 4.3. 1-4.3. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10022982627063630560,24,2015
A Hybrid CPU-GPU Accelerated Framework for Fast Mapping of High-Resolution Human Brain Connectome,"Y Wang, H Du, M Xia, L Ren, M Xu, T Xie, G Gong, N Xu, H Yang, Y He","PLOS ONE 8 (5), e62789",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17653842788704782997,24,2013
Variation-aware supply voltage assignment for simultaneous power and aging optimization,"X Chen, Y Wang, Y Cao, Y Ma, H Yang",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20 (11 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15095532541858488515,24,2012
New-age: a negative bias temperature instability-estimation framework for microarchitectural components,"M DeBole, R Krishnan, V Balakrishnan, W Wang, H Luo, Y Wang, Y Xie, ...","International Journal of Parallel Programming 37 (4), 417-431",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10647305500054426756,23,2009
Exploring the granularity of sparsity in convolutional neural networks,"H Mao, S Han, J Pool, W Li, X Liu, Y Wang, WJ Dally",Proceedings of the IEEE Conference on Computer Vision and Pattern …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14499836588263425484,22,2017
Variation-aware supply voltage assignment for minimizing circuit degradation and leakage,"X Chen, Y Wang, Y Cao, Y Ma, H Yang",Proceedings of the 14th ACM/IEEE international symposium on Low power …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6283194125482631443,22,2009
Software-Hardware Codesign for Efficient Neural Network Acceleration,"K Guo, S Han, S Yao, Y Wang, Y Xie, H Yang","IEEE Micro 37 (2), 18-25",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10436120723807573757,21,2017
ESE: Efficient Speech Recognition Engine with Compressed LSTM on FPGA,"S Han, J Kang, H Mao, Y Hu, X Li, Y Li, D Xie, H Luo, S Yao, Y Wang, ...",arXiv preprint arXiv:1612.00694,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12377054114119219686,21,2016
Angel-eye: A complete design flow for mapping cnn onto customized hardware,"K Guo, L Sui, J Qiu, S Yao, S Han, Y Wang, H Yang","2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 24-29",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7726765996836062902,21,2016
Test–Retest Reliability of Graph Metrics in High‐resolution Functional Connectomics: A Resting‐State Functional MRI Study,"HX Du, XH Liao, QX Lin, GS Li, YZ Chi, X Liu, HZ Yang, Y Wang, MR Xia","CNS neuroscience & therapeutics 21 (10), 802-816",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9471375105889960913,21,2015
Power Gating Aware Task Scheduling in MPSoC,"Y Wang, J Xu, Y Xu, W Liu, H Yang","Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 1-12",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=72654384213629986,21,2010
A ReRAM-based nonvolatile flip-flop with self-write-termination scheme for frequent-OFF fast-wake-up nonvolatile processors,"A Lee, CP Lo, CC Lin, WH Chen, KH Hsu, Z Wang, F Su, Z Yuan, Q Wei, ...","IEEE Journal of Solid-State Circuits 52 (8), 2194-2207",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12408335343524627709,20,2017
A deep learning approach for blind drift calibration of sensor networks,"Y Wang, A Yang, X Chen, P Wang, Y Wang, H Yang","IEEE Sensors Journal 17 (13), 4158-4171",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11517754121713698900,20,2017
Thermal-aware power network design for IR drop reduction in 3D ICs,"Z Li, Y Ma, Q Zhou, Y Cai, Y Wang, T Huang, Y Xie","Design Automation Conference (ASP-DAC), 2012 17th Asia and South Pacific, 47-52",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1762500570726089098,20,2012
FPGA accelerated parallel sparse matrix factorization for circuit simulations,"W Wu, Y Shan, X Chen, Y Wang, H Yang","Reconfigurable Computing: Architectures, Tools and Applications, 302-315",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13614734458316650523,20,2011
A framework for estimating NBTI degradation of microarchitectural components,"M DeBole, K Ramakrishnan, V Balakrishnan, W Wang, H Luo, Y Wang, ...","2009 Asia and South Pacific Design Automation Conference, 455-460",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11195989579450467819,19,2009
Solar Power Prediction Assisted Intra-task Scheduling for Nonvolatile Sensor Nodes,"D Zhang, Y Liu, J Li, CJ Xue, X Li, Y Wang, H Yang",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10874447096319424126,18,2016
Rebooting Computing and Low-Power Image Recognition Challenge,"YH Lu, AM Kadin, AC Berg, TM Conte, EP DeBenedictis, R Garg, ...",Proceedings of the IEEE/ACM International Conference on Computer-Aided …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13680597553659434138,18,2015
Energy-efficient neuromorphic computation based on compound spin synapse with stochastic learning,"D Zhang, L Zeng, Y Qu, ZM Wang, W Zhao, T Tang, Y Wang","2015 IEEE International Symposium on Circuits and Systems (ISCAS), 1538-1541",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16509937765505131770,18,2015
Spiking neural network with RRAM: can we use it for real-world application?,"T Tang, L Xia, B Li, R Luo, Y Chen, Y Wang, H Yang","Proceedings of the 2015 Design, Automation & Test in Europe Conference …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1543575122547118320,18,2015
Assessment of circuit optimization techniques under NBTI,"X Chen, Y Wang, Y Cao, Y Xie, H Yang","IEEE Design & Test 30 (6), 40-49",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11858248812305898372,18,2013
From model to FPGA: Software-hardware co-design for efficient neural network acceleration,"K Guo, L Sui, J Qiu, S Yao, S Han, Y Wang, H Yang","2016 IEEE Hot Chips 28 Symposium (HCS), 1-27",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13882511832081748166,17,2016
FASTrust: Feature analysis for third-party IP trust verification,"S Yao, X Chen, J Zhang, Q Liu, J Wang, Q Xu, Y Wang, H Yang","2015 IEEE International Test Conference (ITC), 1-10",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12646857460781730354,17,2015
Circuit-level delay modeling considering both TDDB and NBTI,"H Luo, X Chen, J Velamala, Y Wang, Y Cao, V Chandra, Y Ma, H Yang","2011 12th International Symposium on Quality Electronic Design, 1-8",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1698243804660429758,17,2011
NBTI-aware statistical circuit delay assessment.,"B Vaidyanathan, AS Oates, Y Xie, Y Wang","ISQED, 13-18",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16174927072945154463,17,2009
A STT-RAM-based low-power hybrid register file for GPGPUs,"G Li, X Chen, G Sun, H Hoffmann, Y Liu, Y Wang, H Yang","2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6383354423751430395,16,2015
Fast-locking all-digital phase-locked loop with digitally controlled oscillator tuning word estimating and presetting,"G Yu, Y Wang, H Yang, H Wang","Circuits, Devices & Systems, IET 4 (3), 207-217",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3300179195185812000,16,2010
Computation-oriented fault-tolerance schemes for RRAM computing systems,"W Huangfu, L Xia, M Cheng, X Yin, T Tang, B Li, K Chakrabarty, Y Xie, ...","Design Automation Conference (ASP-DAC), 2017 22nd Asia and South Pacific …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12422988287836436338,15,2017
PS3-RAM: A Fast Portable and Scalable Statistical STT-RAM Reliability/Energy Analysis Method,"Wujie Wen, Yaojun Zhang, Yiran Chen, Yu Wang, Yuan Xie","Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4817383141143520473,15,2014
Parallel FPGA-based all pairs shortest paths for sparse networks: A human brain connectome case study,"B Betkaoui, Y Wang, DB Thomas, W Luk",22nd International Conference on Field Programmable Logic and Applications …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6978780888577587908,15,2012
Yield-aware time-efficient testing and self-fixing design for TSV-based 3D ICs,"J Xie, Y Wang, Y Xie","17th Asia and South Pacific Design Automation Conference, 738-743",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12085756547499517065,15,2012
Minimizing leakage power in aging-bounded high-level synthesis with design time multi-Vth assignment,"Y Chen, Y Xie, Y Wang, A Takach","Design Automation Conference (ASP-DAC), 2010 15th Asia and South Pacific …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11360870124724414915,15,2010
Hu-fu: Hardware and software collaborative attack framework against neural networks,"W Li, J Yu, X Ning, P Wang, Q Wei, Y Wang, H Yang","2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 482-487",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17714790536256286146,14,2018
Stuck-at Fault Tolerance in RRAM Computing Systems,"L Xia, W Huangfu, T Tang, X Yin, K Chakrabarty, Y Xie, Y Wang, H Yang",IEEE Journal on Emerging and Selected Topics in Circuits and Systems 8 (1 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2285555425938862687,14,2018
Modeling Random Telegraph Noise as a Randomness Source and its Application in True Random Number Generation,"X Chen, L Wang, B Li, Y Wang, X Li, Y Liu, H Yang",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11088335674623475072,14,2016
EURECA: On-Chip Configuration Generation for Effective Dynamic Data Access,"Xinyu Niu, Wayne Luk, Yu Wang",Proceedings of the 2015 ACM/SIGDA International Symposium on Field …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13011201043673523891,13,2015
Hardware computing for brain network analysis,"Y Wang, Y He, Y Shan, T Wu, D Wu, H Yang","2nd Asia Symposium on Quality Electronic Design (ASQED), 219-222",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3107649127912804922,13,2010
Energy efficient spiking neural network design with rram devices,"T Tang, R Luo, B Li, H Li, Y Wang, H Yang","2014 International Symposium on Integrated Circuits (ISIC), 268-271",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2473632585118280313,12,2014
RankBoost Acceleration on both NVIDIA CUDA and ATI Stream platforms,"B Wang, T Wu, F Yan, R Li, N Xu, Y Wang","2009 15th International Conference on Parallel and Distributed Systems, 284-291",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7700187264959495090,12,2009
Simultaneous fine-grain sleep transistor placement and sizing for leakage optimization,"W Yu, L Hai, Y Huazhong, L Rong, W Hui",Proceedings of the 7th International Symposium on Quality Electronic Design …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5323680351326440390,12,2006
Instruction driven cross-layer CNN accelerator with winograd transformation on FPGA,"J Yu, Y Hu, X Ning, J Qiu, K Guo, Y Wang, H Yang","2017 International Conference on Field Programmable Technology (ICFPT), 227-230",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11491091354947830051,11,2017
Leveraging Stochastic Memristor Devices in Neuromorphic Hardware Systems,"M Hu, Y Wang, W Wen, Y Wang, H Li",IEEE Journal on Emerging and Selected Topics in Circuits and Systems 6 (2 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11796264095236066490,11,2016
Accelerating frequent item counting with FPGA,"Y Sun, Z Wang, S Huang, L Wang, Y Wang, R Luo, H Yang",Proceedings of the 2014 ACM/SIGDA international symposium on Field …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14620720323261345252,11,2014
FPGA based memory efficient high resolution stereo vision system for video tolling,"Y Shan, Z Wang, W Wang, Y Hao, Y Wang, K Tsoi, W Luk, H Yang","2012 International Conference on Field-Programmable Technology, 29-32",,11,2012
FPGA based memory efficient high resolution stereo vision system for video tolling,"Y Shan, Z Wang, W Wang, Y Hao, Y Wang, K Tsoi, W Luk, H Yang","2012 International Conference on Field-Programmable Technology, 29-32",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12463060669358948080,11,2012
Temporal performance degradation under RTN: Evaluation and mitigation for nanoscale circuits,"H Luo, Y Wang, Y Cao, Y Xie, Y Ma, H Yang","2012 IEEE Computer Society Annual Symposium on VLSI, 183-188",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4748526070898496206,11,2012
Pub/Sub on stream: a multi-core based message broker with QoS support,"Z Wang, Y Zhang, X Chang, X Mi, Y Wang, K Wang, H Yang",Proceedings of the 6th ACM International Conference on Distributed Event …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6902319916897603528,11,2012
Rethinking thermal via planning with timing-power-temperature dependence for 3D ICs,"K Wang, Y Ma, S Dong, Y Wang, X Hong, J Cong",Proceedings of the 16th Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3903154616679714910,11,2011
On-line mpsoc scheduling considering power gating induced power/ground noise,"Y Xu, W Liu, Y Wang, J Xu, X Chen, H Yang","2009 IEEE Computer Society Annual Symposium on VLSI, 109-114",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17508419622982487848,11,2009
SIGNAL-PATH-LEVEL DUAL-Vt ASSIGNMENT FOR LEAKAGE POWER REDUCTION,"Y Wang, H Yang, H Wang","Journal of Circuits, Systems, and Computers 15 (02), 197-216",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10317013352309942595,11,2006
TSV-aware topology generation for 3D clock tree synthesis,"W Liu, H Du, Y Wang, Y Ma, Y Xie, J Quan, H Yang","International Symposium on Quality Electronic Design (ISQED), 300-307",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14476940874036846281,10,2013
Probabilistic brain fiber tractography on gpus,"M Xu, X Zhang, Y Wang, L Ren, Z Wen, Y Xu, G Gong, N Xu, H Yang",2012 IEEE 26th International Parallel and Distributed Processing Symposium …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11467370380767770022,10,2012
Dynamic TDM virtual circuit implementation for NoC,"Y Wang, K Zhou, Z Lu, H Yang","APCCAS 2008-2008 IEEE Asia Pacific Conference on Circuits and Systems, 1533-1536",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15085166859134822417,10,2008
Hardware Trojan Detection in Third-Party Digital Intellectual Property Cores by Multilevel Feature Analysis,"X Chen, Q Liu, S Yao, J Wang, Q Xu, Y Wang, Y Liu, H Yang",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17355726662518518193,9,2018
Design of fault-tolerant neuromorphic computing systems,"M Liu, L Xia, Y Wang, K Chakrabarty","2018 IEEE 23rd European Test Symposium (ETS), 1-9","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9669918926024061072,3685094420168299431",9,2018
HyVE: Hybrid vertex-edge memory hierarchy for energy-efficient graph processing,"T Huang, G Dai, Y Wang, H Yang","2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), 973-978",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5623177208978938356,9,2018
An accurate and low-cost PM 2.5 estimation method based on Artificial Neural Network,"Li-xue Xia, Rong Luo, Bin Zhao, Yu Wang, Huazhong Yang","Design Automation Conference (ASP-DAC), 2015 20th Asia and South Pacific …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5625834548144227436,9,2015
Exploration of Electrical and Novel Optical Chip-to-Chip Interconnects,"W Liu, G Chen, Y Wang, X Feng, Y Xie, Y Huang, H Yang",IEEE Design and Test,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2291420344689930640,9,2014
Design Methodologies for 3D Mixed Signal Integrated Circuits: a Practical 12-bit SAR ADC Design Case,"W Liu, G Chen, X Han, Y Wang, Y Xie, H Yang",Proceedings of the The 51st Annual Design Automation Conference on Design …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12138812926199871297,9,2014
Efficient region-aware P/G TSV planning for 3D ICs,"S Yao, X Chen, Y Wang, Y Ma, Y Xie, H Yang","Fifteenth International Symposium on Quality Electronic Design, 171-178",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=136424802091786222,9,2014
Making Human Connectome Faster: GPU Acceleration of Brain Network Analysis,"D Wu, T Wu, Y Shan, Y Wang, Y He, N Xu, H Yang","Parallel and Distributed Systems (ICPADS), 2010 IEEE 16th International …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1546391605948841221,9,2010
Output remapping technique for soft-error rate reduction in critical paths,"Q Ding, Y Wang, H Wang, R Luo, H Yang","Quality Electronic Design, 2008. ISQED 2008. 9th International Symposium on …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3084424014403384433,9,2008
A capacitive boosted buffer technique for high-speed process-variation-tolerant interconnect in UDVS application,"S Lin, Y Wang, R Luo, H Yang",Proceedings of the 2008 Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17659092171386355657,9,2008
Training low bitwidth convolutional neural network on RRAM,"Y Cai, T Tang, L Xia, M Cheng, Z Zhu, Y Wang, H Yang",Proceedings of the 23rd Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5509398296537984691,8,2018
A General Framework for Hardware Trojan Detection in Digital Circuits by Statistical Learning Algorithms,"X Chen, L Wang, Y Wang, Y Liu, H Yang",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4425650588379958134,8,2017
Exploring the Precision Limitation for RRAM-Based Analog Approximate Computing,"B Li, P Gu, Y Wang, H Yang","IEEE Design & Test 33 (1), 51-58",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2537829849519704894,8,2016
Online scheduling for FPGA computation in the Cloud,"G Dai, Y Shan, F Chen, Y Wang, K Wang, H Yang","Field-Programmable Technology (FPT), 2014 International Conference on, 330-333",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17893279300866574357,8,2014
Temperature-aware NBTI modeling techniques in digital circuits,"H Luo, Y Wang, R Luo, H Yang, Y Xie","IEICE transactions on electronics 92 (6), 875-886",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6477898332436951138,8,2009
Two-phase fine-grain sleep transistor insertion technique in leakage critical circuits,"Y Wang, K He, R Luo, H Wang, H Yang",IEEE transactions on very large scale integration (VLSI) systems 16 (9 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16528797829510078814,8,2008
Towards artificial general intelligence with hybrid Tianjic chip architecture,"J Pei, L Deng, S Song, M Zhao, Y Zhang, S Wu, G Wang, Z Zou, Z Wu, ...","Nature 572 (7767), 106-111",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1714992480049532988,7,2019
Long live TIME: improving lifetime for training-in-memory engines by structured gradient sparsification,"Y Cai, Y Lin, L Xia, X Chen, S Han, Y Wang, H Yang","Proceedings of the 55th Annual Design Automation Conference, 107",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3866491315552190669,7,2018
Energy-efficient SQL query exploiting RRAM-based process-in-memory structure,"Y Sun, Y Wang, H Yang",2017 IEEE 6th Non-Volatile Memory Systems and Applications Symposium (NVMSA …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17720237971383355512,7,2017
Circuit design for beyond von Neumann applications using emerging memory: From nonvolatile logics to neuromorphic computing,"WH Chen, WS Khwa, JY Li, WY Lin, HT Lin, Y Liu, Y Wang, H Wu, H Yang, ...","2017 18th International Symposium on Quality Electronic Design (ISQED), 23-28",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5374526800708475921,7,2017
Heterogeneous systems with reconfigurable neuromorphic computing accelerators,"S Li, X Liu, M Mao, HH Li, Y Chen, B Li, Y Wang","2016 IEEE International Symposium on Circuits and Systems (ISCAS), 125-128",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5856094986316545243,7,2016
Statistical Analysis of Random Telegraph Noise in Digital Circuits,"X Chen, Y Wang, Y Cao, H Yang","Design Automation Conference (ASP-DAC), 2014 19th Asia and South Pacific …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11617302131231438602,7,2014
On-chip hybrid power supply system for wireless sensor nodes,"Wulong Liu, Yu Wang, Yuchun Ma, Yuan Xie, Huazhong Yang","ACM Journal on Emerging Technologies in Computing Systems 10 (3), 23",,7,2014
An FPGA-based accelerator for LambdaRank in Web search engines,"J Yan, NYI Xu, XFEI Cai, R Gao, Y Wang, R Luo, FH Hsu","ACM Transactions on Reconfigurable Technology and Systems (TRETS) 4 (3), 25",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11522365268916007906,7,2011
On-chip hybrid power supply system for wireless sensor nodes,"W Liu, Y Wang, W Liu, Y Ma, Y Xie, H Yang","Design Automation Conference (ASP-DAC), 2011 16th Asia and South Pacific, 43-48",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17522016049959258751,7,2011
The NBTI Impact on RF Front End in Wireless Sensor Networks,"B Zhao, Y Wang, H Yang, H Wang","Testing and Diagnosis, 2009. ICTD 2009. IEEE Circuits and Systems …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18247608317572938747,7,2009
NBTI Impact on RF Front End in Wireless Sensor Networks,BZYWH Zhong Yang Hui Wang,"中国电子科技: 英文版 7 (004), 362-369",,7,2009
Rescuing memristor-based computing with non-linear resistance levels,"J Lin, L Xia, Z Zhu, H Sun, Y Cai, H Gao, M Cheng, X Chen, Y Wang, ...","2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), 407-412",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14192489303947371816,6,2018
Maximum energy efficiency tracking circuits for converter-less energy harvesting sensor nodes,"Y Sun, Z Yuan, Y Liu, X Li, Y Wang, Q Wei, Y Wang, V Narayanan, ...","IEEE Transactions on Circuits and Systems II: Express Briefs 64 (6), 670-674",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=57771587438320915,6,2017
An FPGA-based real-time simultaneous localization and mapping system,"M Gu, K Guo, W Wang, Y Wang, H Yang","2015 International Conference on Field Programmable Technology (FPT), 200-203",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6060672368964608526,6,2015
A fast parallel sparse solver for SPICE-based circuit simulators,"X Chen, Y Wang, H Yang","2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), 205-210",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13088203838726258424,6,2015
On-Chip Sensor Network for Efficient Management of Power Gating Induced Power/Ground Noise in Multiprocessor System-on-Chip,"W Liu, Y Wang, X Wang, J Xu, H Yang",IEEE,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12379403682469687043,6,2012
The impact of correlation between NBTI and TDDB on the performance of digital circuits,"H Luo, Y Wang, J Velamala, Y Cao, Y Xie, H Yang","Circuits and Systems (MWSCAS), 2011 IEEE 54th International Midwest …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17131123323093905589,6,2011
A hardware-software collaborated method for soft-error tolerant mpsoc,"W Liu, J Xu, X Wang, Y Wang, W Zhang, Y Ye, X Wu, M Nikdast, Z Wang","2011 IEEE Computer Society Annual Symposium on VLSI, 260-265",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17320292112567552684,6,2011
Simulation and Analysis of P/G Noise in TSV based 3D MPSoC,"S Tao, Y Wang, J Xu, Y Ma, Y Xie, H Yang","Green Circuits and Systems (ICGCS), 2010 International Conference on, 573-577",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5784161704372260359,6,2010
A case study of on-chip sensor network in multiprocessor system-on-chip,"Y Wang, J Xu, S Huang, W Liu, H Yang","Proceedings of the 2009 international conference on Compilers, architecture …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11737061414857963634,6,2009
A Unified Methodology for Designing Hardware Random Number Generators Based on Any Probability Distribution,"X Chen, B Li, Y Wang, Y Liu, H Yang","IEEE Transactions on Circuits and Systems II: Express Briefs 63 (8), 783-787",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3881257466392499342,5,2016
A universal FPGA-based floating-point matrix processor for mobile systems,"W Wang, K Guo, M Gu, Y Ma, Y Wang","2014 International Conference on Field-Programmable Technology (FPT), 139-146",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5566564255969174145,5,2014
DTW-Based Subsequence Similarity Search on AMD Heterogeneous Computing Platform,"S Huang, G Dai, Y Sun, Z Wang, Y Wang, H Yang",2013 IEEE 10th International Conference on High Performance Computing and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12028675798499423815,5,2013
Dynamic Stencil: Effective Exploitation of Run-time Resources in Reconfigurable Clusters,"Xinyu Niu, José Gabriel, F. Coutinho, Yu Wang, Wayne Luk","Field-Programmable Technology (FPT), 2013 International Conference on, 214-221",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5882309241526658761,5,2013
Parallel Circuit Simulation on Multi/Many-core Systems,"X Chen, Y Wang, H Yang",Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2226794786359746052,5,2012
PDPR: fine-grained placement for dynamic partially reconfigurable FPGAs,"R He, G Liang, Y Ma, Y Wang, J Bian","Reconfigurable Computing: Architectures, Tools and Applications, 350-356",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9993919677348772367,5,2012
A heterogeneous accelerator platform for multi-subject voxel-based brain network analysis,"Y Wang, M Xu, L Ren, X Zhang, D Wu, Y He, N Xu, H Yang","Computer-Aided Design (ICCAD), 2011 IEEE/ACM International Conference on …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8053872975545191675,5,2011
Simultaneous slack budgeting and retiming for synchronous circuits optimization,"S Liu, Y Ma, X Hong, Y Wang","2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC), 49-54",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13466276029558892872,5,2010
Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation,YMAXLIY WANG,,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13795574440796433680,5,2009
Leakage power reduction through dual Vth assignment considering threshold voltage variation,"X Shen, Y Wang, R Luo, H Yang","ASIC, 2007. ASICON'07. 7th International Conference on, 1122-1125",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11035645809830138687,5,2007
DNNVM: End-to-End Compiler Leveraging Heterogeneous Optimizations on FPGA-based CNN Accelerators,"Y Xing, S Liang, L Sui, X Jia, J Qiu, X Liu, Y Wang, Y Shan, Y Wang",IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4667173428820296785,4,2019
[DL] A Survey of FPGA-based Neural Network Inference Accelerators,"K Guo, S Zeng, J Yu, Y Wang, H Yang","ACM Transactions on Reconfigurable Technology and Systems (TRETS) 12 (1), 2",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5601438506410800470,4,2019
Mixed size crossbar based RRAM CNN accelerator with overlapped mapping method,"Z Zhu, J Lin, M Cheng, L Xia, H Sun, X Chen, Y Wang, H Yang","2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8972569596973830779,4,2018
Fault-Tolerant Training Enabled by On-Line Fault Detection for RRAM-Based Neural Computing Systems,"L Xia, M Liu, X Ning, K Chakrabarty, Y Wang",IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14430149034805276652,4,2018
Real-time object detection towards high power efficiency,"J Yu, K Guo, Y Hu, X Ning, J Qiu, H Mao, S Yao, T Tang, B Li, Y Wang, ...","Design, Automation & Test in Europe Conference & Exhibition (DATE), 2018 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4799201718842888047,4,2018
Sparsity-oriented sparse solver design for circuit simulation,"X Chen, L Xia, Y Wang, H Yang","2016 Design, Automation & Test in Europe Conference & Exhibition (DATE …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4229156825008309887,4,2016
Whitespace-Aware TSV Arrangement in 3-D Clock Tree Synthesis,"HY Wulong Liu, Yu Wang, GuoQing Chen, Yuchun Ma, Yuan Xie","Very Large Scale Integration (VLSI) Systems, IEEE Transactions on 23 (9 …",,4,2015
Leveraging emerging nonvolatile memory in high-level synthesis with loop transformations,"S Li, A Li, Y Zhe, Y Liu, P Li, G Sun, Y Wang, H Yang, Y Xie",2015 IEEE/ACM International Symposium on Low Power Electronics and Design …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12444302634781105219,4,2015
Whitespace-aware TSV arrangement in 3D clock tree synthesis,"X Li, W Liu, H Du, Y Wang, Y Ma, H Yang","VLSI (ISVLSI), 2013 IEEE Computer Society Annual Symposium on, 115-120",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6248574321609769162,4,2013
HS3DPG: Hierarchical simulation for 3D P/G network,"S Tao, X Chen, Y Wang, Y Ma, Y Shi, H Wang, H Yang","2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC), 509-514",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15403108635379619028,4,2013
Tree-Based Partitioning Approach for Network-on-Chip Synthesis,"B Song, S Zeng, Y Ma, N Xu, Y Wang","Computer-Aided Design and Computer Graphics (CAD/Graphics), 2011 12th …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18320090038244445726,4,2011
Parametric yield driven resource binding in behavioral synthesis with multi-V,"Y Chen, Y Xie, Y Wang, A Takach","Design Automation Conference (ASP-DAC), 2010 15th Asia and South Pacific …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6193230957374433954,4,2010
Floorplan and power/ground network Co-design using guided incremental floorplanning,"L Li, Y Ma, N Xu, Y Wang, X Hong","2009 IEEE 8th International Conference on ASIC, 747-750",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4183077788496604968,4,2009
FPGA-based acceleration of neural network for ranking in web search engine with a streaming architecture,"J Yan, NY Xu, XF Cai, R Gao, Y Wang, R Luo, FH Hsu",2009 International Conference on Field Programmable Logic and Applications …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14526676951045848276,4,2009
Cost-aware lifetime yield analysis of heterogeneous 3D on-chip cache,"B Vaidyanathan, Y Wang, Y Xie","2009 IEEE International Workshop on Memory Technology, Design, and Testing …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16272718092088041181,4,2009
Signal-path level assignment for dual-Vt technique,"Y Wang, H Yang, H Wang","Research in Microelectronics and Electronics, 2005 PhD 1, 78-81 vol. 1",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15709451913524033602,4,2005
Learning the sparsity for ReRAM: mapping and pruning sparse neural network for ReRAM based accelerator,"J Lin, Z Zhu, Y Wang, Y Xie",Proceedings of the 24th Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12583036508098208067,3,2019
Instruction Driven Cross-layer CNN Accelerator for Fast Detection on FPGA,"J Yu, G Ge, Y Hu, X Ning, J Qiu, K Guo, Y Wang, H Yang","ACM Transactions on Reconfigurable Technology and Systems (TRETS) 11 (3), 22",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7588479252513107375,3,2018
Fault tolerance for rram-based matrix operations,"M Liu, L Xia, Y Wang, K Chakrabarty","2018 IEEE International Test Conference (ITC), 1-10",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8078340444323961518,3,2018
Optimizing cache bypassing and warp scheduling for GPUs,"Y Liang, X Xie, Y Wang, G Sun, T Wang",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9179464955805910646,3,2018
PAGANI Toolkit: Parallel graph‐theoretical analysis package for brain network big data,"H Du, M Xia, K Zhao, X Liao, H Yang, Y Wang, Y He","Human brain mapping 39 (5), 1869-1885",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6829476665873310561,3,2018
Time: A training-in-memory architecture for rram-based deep neural networks,"M Cheng, L Xia, Z Zhu, Y Cai, Y Xie, Y Wang, H Yang",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1197648472882077331,3,2018
A peripheral circuit reuse structure integrated with a retimed data flow for low power RRAM crossbar-based CNN,"K Qiu, W Chen, Y Xu, L Xia, Y Wang, Z Shao","2018 Design, Automation & Test in Europe Conference & Exhibition (DATE …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11219742675142057367,3,2018
Bidirectional Database Storage and SQL Query Exploiting RRAM-Based Process-in-Memory Structure,"Y Sun, Y Wang, H Yang","ACM Transactions on Storage (TOS) 14 (1), 8",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14293675331103598796,3,2018
A data locality-aware design framework for reconfigurable sparse matrix-vector multiplication kernel,"S Li, Y Wang, W Wen, Y Wang, Y Chen, H Li","Computer-Aided Design (ICCAD), 2016 IEEE/ACM International Conference on, 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7644081489973117037,3,2016
Soft error generation analysis in combinational logic circuits,"D Qian, W Yu, L Rong, W Hui, Y Huazhong","Journal of Semiconductors 31, 095015",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16377887226123165220,3,2010
Thermal effects of leakage power in 3D ICs,"Y Ma, K Wang, S Dong, Y Wang, X Hong","The 2010 International Conference on Green Circuits and Systems, 578-583",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15824509179426519956,3,2010
Performance evaluation of on-chip sensor network (SENoC) in MPSoC,"Y Wang, Y Wang, J Xu, H Yang","The 2010 International Conference on Green Circuits and Systems, 323-327",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4344842325722293899,3,2010
A fast-locking all-digital phase-locked loop with a novel counter-based mode switching controller,"G Yu, Y Wang, H Yang, H Wang","TENCON 2009-2009 IEEE Region 10 Conference, 1-5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6968185466752428844,3,2009
GraphSAR: a sparsity-aware processing-in-memory architecture for large-scale graph processing on ReRAMs,"G Dai, T Huang, Y Wang, H Yang, J Wawrzynek",Proceedings of the 24th Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6215914423252989324,2,2019
Fault tolerance in neuromorphic computing systems,"M Liu, L Xia, Y Wang, K Chakrabarty",Proceedings of the 24th Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5541295523495469478,2,2019
Streaming sorting network based BWT acceleration on FPGA for lossless compression,"B Zhao, Y Li, Y Wang, H Yang","2017 International Conference on Field Programmable Technology (ICFPT), 247-250",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8075940790990568488,2,2017
Low-overhead implementation of logic encryption using gate replacement techniques,"X Chen, Q Liu, Y Wang, Q Xu, H Yang","2017 18th International Symposium on Quality Electronic Design (ISQED), 257-263",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1870334645343398188,2,2017
A GPU-accelerated framework for fast mapping of dense functional connectomes,"K Zhao, H Du, Y Wang",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10383372357817883467,2,2017
Real-time pedestrian detection and tracking on customized hardware,"J Wang, K Yan, K Guo, J Yu, L Sui, S Yao, S Han, Y Wang",Proceedings of the 14th ACM/IEEE Symposium on Embedded Systems for Real-Time …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=861537440421192369,2,2016
Approximate Frequent Itemset Mining for streaming data on FPGA,"Y Li, Y Sun, G Dai, Q Xu, Y Wang, H Yang",2016 26th International Conference on Field Programmable Logic and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9880331429327263095,2,2016
SRI-SURF: A better SURF powered by scaled-RAM interpolator on FPGA,"X Jia, K Guo, W Wang, Y Wang, H Yang",2016 26th International Conference on Field Programmable Logic and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10324587662886757890,2,2016
A self-aware data compression system on FPGA in Hadoop,"Y Li, Y Sun, G Dai, Y Wang, J Ni, Y Wang, G Li, H Yang","2015 International Conference on Field Programmable Technology (FPT), 196-199",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11355345227471831251,2,2015
Significant Papers from the First 25 Years of the FPL Conference,"PHW Leong, H Amano, J Anderson, K Bertels, JMP Cardoso, O Diessel, ...","Field Programmable Logic and Applications (FPL), 2015 25th International …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2282927208711745842,2,2015
A 1.9 GHz ADPLL with 130 reference cycles settling time in 0.18 μm CMOS technology,"B Zhao, G Yu, Y Lian, Y Wang, H Yang","Analog Integrated Circuits and Signal Processing 76 (1), 81-89",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16288543781851473129,2,2013
UNIFICATION OF PR REGION FLOORPLANNING AND FINE-GRAINED PLACEMENT FOR DYNAMIC PARTIALLY RECONFIGURABLE FPGAS,"R He, G Liang, Y Ma, Y Wang, J Bian","Journal of Circuits, Systems, and Computers 22 (04), 1350020",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16472784859461133810,2,2013
RALP: Reconvergence-aware layer partitioning for 3D FPGAs.,"Q Liu, Y Ma, Y Wang, W Luk, J Bian","ReConFig, 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4294235981403974589,2,2013
A low power time-to-digital converter for all-digital phase-locked loop,"G Yu, Y Wang, H Yang","Journal of Electronics (China) 28 (3), 402-408",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9938314616277359339,2,2011
Gemma in April: A matrix-like parallel programming architecture on OpenCL,"T Wu, D Wu, Y Wang, X Zhang, H Luo, N Xu, H Yang","Design, Automation & Test in Europe Conference & Exhibition (DATE), 2011, 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10905387975711775080,2,2011
Output remapping technique for critical paths soft-error rate reduction,"Q Ding, Y Wang, H Wang, R Luo, H Yang","Computers & Digital Techniques, IET 4 (4), 325-333",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=613082364130109663,2,2010
LambdaRank acceleration for relevance ranking in web search engines,"J Yan, NY Xu, XF Cai, R Gao, Y Wang, R Luo, FH Hsu",Proceedings of the 18th annual ACM/SIGDA international symposium on Field …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1795377635671242193,2,2010
Congestion-driven floorplanning based on two-stage optimization,"F Mao, Y Ma, N Xu, S Liu, Y Wang, X Hong","2009 IEEE 8th International Conference on ASIC, 1298-1301",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9371927653052556987,2,2009
Modern floorplanning with boundary clustering constraint,"L Li, Y Ma, N Xu, Y Wang, X Hong","2009 IEEE Computer Society Annual Symposium on VLSI, 79-84",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16029051110136205396,2,2009
IR-drop Reduction Through Combinational Circuit Partitioning,"H Lin, Y Wang, R Luo, H Yang, H Wang",Integrated Circuit and System Design. Power and Timing Modeling …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3427715351834646026,2,2006
深度神经网络的关键技术及其在自动驾驶领域的应用,李升波， 关阳， 侯廉， 高洪波， 段京良， 梁爽， 汪玉， 成波， 李克强， 任伟， ...,"汽车安全与节能学报 10 (2), 119-145",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15233558001127829505,1,2019
Memory-Bound Proof-of-Work Acceleration for Blockchain Applications,"K Wu, G Dai, X Hu, S Li, X Xie, Y Wang, Y Xie","Proceedings of the 56th Annual Design Automation Conference 2019, 177",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1229691984395344149,1,2019
A Configurable Multi-Precision CNN Computing Framework Based on Single Bit RRAM,"Z Zhu, H Sun, Y Lin, G Dai, L Xia, S Han, Y Wang, H Yang","Proceedings of the 56th Annual Design Automation Conference 2019, 56",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16174125648354449948,1,2019
Compressed CNN Training with FPGA-based Accelerator,"K Guo, S Liang, J Yu, X Ning, W Li, Y Wang, H Yang",Proceedings of the 2019 ACM/SIGDA International Symposium on Field …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14946764427766295716,1,2019
RRAM Based Buffer Design for Energy Efficient CNN Accelerator,"K Guo, J Yu, X Ning, Y Hu, Y Wang, H Yang","2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 435-440",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8598737924731266043,1,2018
The first 25 years of the FPL conference: Significant papers,"PHW Leong, H Amano, J Anderson, K Bertels, JMP Cardoso, O Diessel, ...","ACM Transactions on Reconfigurable Technology and Systems (TRETS) 10 (2), 15",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12594792192224073324,1,2017
RRAM based Learning acceleration,"Y Wang, L Xia, M Cheng, T Tang, B Li, H Yang","2016 International Conference on Compliers, Architectures, and Sythesis of …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1435728577651132189,1,2016
Modeling and Optimization of Low Power Resonant Clock Mesh,"Wulong Liu, Guoqing Chen, Yu Wang, Huazhong Yang","Design Automation Conference (ASP-DAC), 2015 20th Asia and South Pacific",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13112068910993905302,1,2015
Parametric yield-driven resource binding in high-level synthesis with multi-V th/V dd library and device sizing,"Y Chen, Y Wang, Y Xie, A Takach","Journal of Electrical and Computer Engineering 2012, 3",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11050687797586580983,1,2012
Network flow-based simultaneous retiming and slack budgeting for low power design,"B Yu, S Dong, Y Ma, T Lin, Y Wang, S Chen, S Goto","16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011), 473-478",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5946002613645356734,1,2011
On handling fixed blocks in incremental fixed-outline floorplanning,"Z He, Y Ma, N Xu, Y Wang, X Hong","2010 International Conference on Communications, Circuits and Systems …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6072018619874227084,1,2010
SERSim: a soft error rate simulator and a case study for a 32-bit OpenRisc 1200 microprocessor,"Q Ding, Y Wang, H Wang, R Luo, H Yang","International Journal of Electronics 97 (4), 441-455",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5006767548951486321,1,2010
PS-FPG: pattern selection based co-design of floorplan and power/ground network with wiring resource optimization,"L Li, Y Ma, N Xu, Y Wang, X Hong",Proceedings of the 2010 Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16974599512814683064,1,2010
LEAKAGE POWER REDUCTION THROUGH DUAL V th ASSIGNMENT CONSIDERING THRESHOLD VOLTAGE VARIATION,"Y Wang, X Shen, R Luo, H Yang","Journal of Circuits, Systems, and Computers 18 (07), 1243-1261",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2536089682730373028,1,2009
NBTI-aware Dual V th Assignment for Leakage Reduction and Lifetime Assurance,"Y WANG, H LUO, K HE, R LUO, H YANG, Y XIE",Chinese Journal of Electronics 18 (2),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6272095707851603480,1,2009
On-Chip Instruction Generation for Cross-Layer CNN Accelerator on FPGA,"Y Hu, S Liang, J Yu, Y Wang, H Yang","2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 7-12",,0,2019
An In-depth Comparison of Compilers for Deep Neural Networks on Hardware,"Y Xing, J Weng, Y Wang, L Sui, Y Shan, Y Wang","2019 IEEE International Conference on Embedded Software and Systems (ICESS), 1-8",,0,2019
Low Bit-width Convolutional Neural Network on RRAM,"Y Cai, T Tang, L Xia, B Li, Y Wang, H Yang",IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,,0,2019
Multi-task ADAS system on FPGA,"J Peng, L Tian, X Jia, H Guo, Y Xu, D Xie, H Luo, Y Shan, Y Wang",2019 IEEE International Conference on Artificial Intelligence Circuits and …,,0,2019
DNNVM: End-to-End Compiler Leveraging Operation Fusion on FPGA-based CNN Accelerators,"Y Xing, S Liang, L Sui, Z Zhang, J Qiu, X Jia, X Liu, Y Wang, Y Shan, ...",Proceedings of the 2019 ACM/SIGDA International Symposium on Field …,,0,2019
Memristor‐Based Efficient In‐Memory Logic for Cryptologic and Arithmetic Applications,"L Xu, R Yuan, Z Zhu, K Liu, Z Jing, Y Cai, Y Wang, Y Yang, R Huang","Advanced Materials Technologies, 1900212",,0,2019
Real-Time Object Detection and Semantic Segmentation Hardware System with Deep Learning Networks,"S Fang, L Tian, J Wang, S Liang, D Xie, Z Chen, L Sui, Q Yu, X Sun, ...","2018 International Conference on Field-Programmable Technology (FPT), 389-392",,0,2018
Low power driven loop tiling for RRAM crossbar-based CNN,"Y Ni, K Qiu, W Chen, L Xia, Y Wang","Proceedings of the 33rd Annual ACM Symposium on Applied Computing, 375-380",,0,2018
Exploiting Stable Data Dependency in Stream Processing Acceleration on FPGAs,"Y Sun, L Wang, C Wang, Y Wang","ACM Transactions on Embedded Computing Systems (TECS) 16 (4), 116",,0,2017
Image Captioning with Sparse LTSM,"Y Lin, S Han, Y Wang, WJ Dally",,,0,2017
Energy Efficient RRAM Crossbar-Based Approximate Computing for Smart Cameras,"Y Wang, B Li, L Xia, T Tang, H Yang","Smart Sensors and Systems, 109-133",,0,2017
Rebooting Computing and Low-Power Image Recognition Challenge.,"E Debenedictis, YH Lu, A Kadin, A Berg, T Conte, R Garg, G Gingade, ...","Sandia National Laboratories (SNL-NM), Albuquerque, NM (United States)",,0,2016
忆阻器阵列矩阵向量乘的设计空间优化,"L Xia, P Gu, B Li, T Tang, X Yin, W Huangfu, S Yu, Y Cao, Y Wang, ...","Journal of Computer Science and Technology 31, 3-19",,0,2016
HS3-DPG: Hierarchical Simulation for 3-DP/G Network,"Y Wang, S Yao, S Tao, X Chen, Y Ma, Y Shi, H Yang",IEEE TVLSI,,0,2015
Nonzero pattern analysis and memory access optimization in GPU-based sparse LU factorization for circuit simulation,"X Chen, D Su, Y Wang, H Yang",Proceedings of the 3rd Workshop on Irregular Applications: Architectures and …,,0,2013
Evaluation and mitigation of performance degradation under random telegraph noise for digital circuits,"X Chen, H Luo, Y Wang, Y Cao, Y Xie, Y Ma, H Yang","IET Circuits, Devices & Systems 7 (5), 273-282",,0,2013
Leakage-Aware TSV-Planning with Power-Temperature-Delay Dependence in 3D ICs,"K Wang, S Dong, Y Ma, Y Wang, X Hong, J Cong",IEICE Transactions on Fundamentals ElectronicsCommunications and Computer …,,0,2011
Node importance analysis in complex networks based on hardware computing,"SQ Shi, K Chen, Y Wang, R Luo",Dianzi Yu Xinxi Xuebao(Journal of Electronics and Information Technology) 33 …,,0,2011
基于 FPGA 的稀疏网络关键节点计算的硬件加速方法研究,史圣卿， 陈凯， 汪玉， 罗嵘,"电子与信息学报 33 (10), 2536-2540",,0,2011
基于多核异质系统的脑网络计 算加速平台,吴迪,,,0,2011
An ILP algorithm for voltage-island generation considering temperature in 3D-Ics,"S Tao, J Liu, Y Ma, Z He, N Xu, Y Wang, X Hong",2011 International Conference on Electric Information and Control …,,0,2011
Incremental I/O planning with white space redistribution for flip-chip design,"Z Wang, Y Ma, S Dong, Y Wang, X Hong","2010 International Conference on Communications, Circuits and Systems …",,0,2010
Software tools for analyzing NBTI-induced digital circuit degradation,"H Luo, Y Wang, R Luo, H Yang","Journal of Electronics (China) 26 (5), 715-719",,0,2009
Multi-objective floorplanning based on fuzzy logic,"F Mao, Y Ma, N Xu, X Hong, Y Wang",2009 Sixth International Conference on Fuzzy Systems and Knowledge Discovery …,,0,2009
A New Thermal-Conscious System-Level Methodology for Energy-Efficient Processor Voltage Selection,"Y Liu, Y Wang, F Zhang, R Luo, H Wang","Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference on …",,0,2006
Fine-grain Sleep Transistor Placement Considering Leakage Feedback Gate,"Y Wang, H Wang, H Yang","APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems, 964-967",,0,2006
Fine-Grain Sleep Transistor Insertion for Leakage Reduction,"Y Huazhong, W Yu, L Hai, L Rong, W Hui","Chinese Journal of Semiconductors, 11",,0,2006
Genetic Algorithm Based Fine-Grain Sleep Transistor Insertion Technique for Leakage Optimization,"Y Wang, Y Liu, R Luo, H Yang","Advances in Natural Computation, 716-725",,0,2006
Enabling Secure in-Memory Neural Network Computing by Sparse Fast Gradient Encryption,"Y Cai, X Chen, L Tian, Y Wang, H Yang",,,0,0
"(Department of Electronic Engineering, Tsinghua University, Beijing 100084, China)(TNList, Tsinghua University, Beijing 100084, China)","L Hong, W Yu, L Rong, Y Huazhong",,,0,0
Evaluation and mitigation of performance degradation under RTN for digital circuits,"X Chen, H Luo, Y Wang, Y Cao, Y Xie, Y Ma, H Yang","IET Circuits, Devices & Systems, 273-282",,0,0
Computation-oriented Fault-tolerance Schemes for RRAM-based Computing Systems,"W Huangfu, L Xia, M Cheng, X Yin, T Tang, B Li, K Chakrabarty, Y Xie, ...",,,0,0
PAGANI Toolkit: Parallel Software Package for Fast Mapping of High-Resolution Human Brain Connectome (Poster# 1878),"K Zhao, H Du, M Xia, H Yang, Y Wang, Y He",,,0,0
Line Propagation Based On FDT Probabilistic Tracking (LP-FPT),"H Du, M Ouyang, C Gao, B Hong, H Yang, Y Wang, H Huang",,,0,0
GPU-Accelerated Sparse LU Factorization for Circuit Simulation with Performance Modeling (Supplementary Material),"X Chen, L Ren, Y Wang, H Yang",,,0,0
