Instruction Memory state: 
[00000001, 00101010, 01000000, 00100000, 00000001, 00000011, 00010000, 00100010, 00010001, 01101101, 00000000, 00000101, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, 10001100, 00100011, 00000000, 00000100, 10101100, 00100011, 00000000, 00000100, 00000001, 10101110, 01100000, 00100100, 00000001, 10101011, 11000000, 00100101, 00000001, 00001111, 01110000, 00101010, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null]
-------------------------------------------------------------------------------
Register File State
[2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 15, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33]
-------------------------------------------------------------------------------
Data Memory state: 
[3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026]
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Clock Cycle 0
Instruction fetch stage:
Inputs of InstFetch: (A) PCaddress: 0
Outputs of InstFetch: (A) Instruction: 00000001001010100100000000100000 | (B) PC+by4: 4
-------------------------------------------------------------------------------
Instruction decode stage:
Inputs of ContUnit: (A) opcode: 000000
Outputs of ContUnit: (A) RegDst: 1 | (B) Branch: 0 | (C) MemRead: 0 | (D) MemToReg: 0 | (E) ALUOp: 10 | (F) MemWrite: 0 | (G) ALUSrc: 0 | (H) RegWrite: 1
-------------------------------------------------------------------------------
Inputs of SignExtend: (A) immediate (16 bits): 0100000000100000
Outputs of SignExtend: (A) immediate (32 bits): 00000000000000000100000000100000
-------------------------------------------------------------------------------
Inputs of InstDecode: (A) instruction: 00000001001010100100000000100000 | (B) PC+by4: 4
Outputs of InstDecode:(A) control signals: refer to contUnit output (the helper) | (B) ReadData1: 11 | (C) ReadData2: 12 | (D) PC: 4 | (E) for sign extension, check SignExtend. | (F) rt: 01010 (G) rd: 01000
-------------------------------------------------------------------------------
Execute Stage: 
Inputs of Execute: (A) ALUop: 10 | (B) ALUsrc: 0 | (C) readData1: 11 | (D) readData2: 12 | (E) signExtend: 00000000000000000100000000100000 | (F) PC+by4: 4 | (G) funct: 100000
Outputs of Execute: (A) ALUresult: 23 | (B) Zlfag: 0 | (C) branchAddressResult: 65668 | (D) PC+by4: 4
-------------------------------------------------------------------------------
Memory Access Stage: 
No data was read from or written to memory.
Inputs of MemAccess: (A) ALUResult: 23 | (B) readData2: 12 | (C) SignExtend: 00000000000000000100000000100000 | (D) ZeroFlag: 0 | (E) branchAddressResult: 65668 | (F) MemWrite: 0 | (G) MemRead: 0 | (H) Branch: 0
Outputs of MemAccess: (A) ALUresult: 23 | (B) readDataFromMem: -1
-------------------------------------------------------------------------------
Write Back Stage: 
regWrite set successfully to 1
Loaded value 23 to register 8.
Inputs of WriteBack: (A) ALUResult: 23 | (B) ReadDataFromMem: -1 | (C) memToReg: 0 | (D) regDst: 1 | (E) regWrite: 1
Outputs of WriteBack: (A) DataWritten: 23
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Clock Cycle 1
Instruction fetch stage:
Inputs of InstFetch: (A) PCaddress: 4
Outputs of InstFetch: (A) Instruction: 00000001000000110001000000100010 | (B) PC+by4: 8
-------------------------------------------------------------------------------
Instruction decode stage:
Inputs of ContUnit: (A) opcode: 000000
Outputs of ContUnit: (A) RegDst: 1 | (B) Branch: 0 | (C) MemRead: 0 | (D) MemToReg: 0 | (E) ALUOp: 10 | (F) MemWrite: 0 | (G) ALUSrc: 0 | (H) RegWrite: 1
-------------------------------------------------------------------------------
Inputs of SignExtend: (A) immediate (16 bits): 0001000000100010
Outputs of SignExtend: (A) immediate (32 bits): 00000000000000000001000000100010
-------------------------------------------------------------------------------
Inputs of InstDecode: (A) instruction: 00000001000000110001000000100010 | (B) PC+by4: 8
Outputs of InstDecode:(A) control signals: refer to contUnit output (the helper) | (B) ReadData1: 23 | (C) ReadData2: 5 | (D) PC: 8 | (E) for sign extension, check SignExtend. | (F) rt: 00011 (G) rd: 00010
-------------------------------------------------------------------------------
Execute Stage: 
Inputs of Execute: (A) ALUop: 10 | (B) ALUsrc: 0 | (C) readData1: 23 | (D) readData2: 5 | (E) signExtend: 00000000000000000001000000100010 | (F) PC+by4: 8 | (G) funct: 100010
Outputs of Execute: (A) ALUresult: 18 | (B) Zlfag: 0 | (C) branchAddressResult: 16528 | (D) PC+by4: 8
-------------------------------------------------------------------------------
Memory Access Stage: 
No data was read from or written to memory.
Inputs of MemAccess: (A) ALUResult: 18 | (B) readData2: 5 | (C) SignExtend: 00000000000000000001000000100010 | (D) ZeroFlag: 0 | (E) branchAddressResult: 16528 | (F) MemWrite: 0 | (G) MemRead: 0 | (H) Branch: 0
Outputs of MemAccess: (A) ALUresult: 18 | (B) readDataFromMem: -1
-------------------------------------------------------------------------------
Write Back Stage: 
regWrite set successfully to 1
Loaded value 18 to register 2.
Inputs of WriteBack: (A) ALUResult: 18 | (B) ReadDataFromMem: -1 | (C) memToReg: 0 | (D) regDst: 1 | (E) regWrite: 1
Outputs of WriteBack: (A) DataWritten: 18
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Clock Cycle 2
Instruction fetch stage:
Inputs of InstFetch: (A) PCaddress: 8
Outputs of InstFetch: (A) Instruction: 00010001011011010000000000000101 | (B) PC+by4: 12
-------------------------------------------------------------------------------
Instruction decode stage:
Inputs of ContUnit: (A) opcode: 000100
Outputs of ContUnit: (A) RegDst: x | (B) Branch: 1 | (C) MemRead: 0 | (D) MemToReg: x | (E) ALUOp: 01 | (F) MemWrite: 0 | (G) ALUSrc: 0 | (H) RegWrite: 0
-------------------------------------------------------------------------------
Inputs of SignExtend: (A) immediate (16 bits): 0000000000000101
Outputs of SignExtend: (A) immediate (32 bits): 00000000000000000000000000000101
-------------------------------------------------------------------------------
Inputs of InstDecode: (A) instruction: 00010001011011010000000000000101 | (B) PC+by4: 12
Outputs of InstDecode:(A) control signals: refer to contUnit output (the helper) | (B) ReadData1: 15 | (C) ReadData2: 15 | (D) PC: 12 | (E) for sign extension, check SignExtend. | (F) rt: 01101 (G) rd: 00000
-------------------------------------------------------------------------------
Execute Stage: 
Inputs of Execute: (A) ALUop: 01 | (B) ALUsrc: 0 | (C) readData1: 15 | (D) readData2: 15 | (E) signExtend: 00000000000000000000000000000101 | (F) PC+by4: 12 | (G) funct: 000101
Outputs of Execute: (A) ALUresult: 0 | (B) Zlfag: 1 | (C) branchAddressResult: 32 | (D) PC+by4: 12
-------------------------------------------------------------------------------
Memory Access Stage: 
No data was read from or written to memory.
Inputs of MemAccess: (A) ALUResult: 0 | (B) readData2: 15 | (C) SignExtend: 00000000000000000000000000000101 | (D) ZeroFlag: 1 | (E) branchAddressResult: 32 | (F) MemWrite: 0 | (G) MemRead: 0 | (H) Branch: 1
Outputs of MemAccess: (A) ALUresult: 0 | (B) readDataFromMem: -1
-------------------------------------------------------------------------------
Write Back Stage: 
No data was written back to the register file.
Inputs of WriteBack: (A) ALUResult: 0 | (B) ReadDataFromMem: -1 | (C) memToReg: x | (D) regDst: x | (E) regWrite: 0
Outputs of WriteBack: (A) DataWritten: -1
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Clock Cycle 3
Instruction fetch stage:
Inputs of InstFetch: (A) PCaddress: 32
Outputs of InstFetch: (A) Instruction: 10001100001000110000000000000100 | (B) PC+by4: 36
-------------------------------------------------------------------------------
Instruction decode stage:
Inputs of ContUnit: (A) opcode: 100011
Outputs of ContUnit: (A) RegDst: 0 | (B) Branch: 0 | (C) MemRead: 1 | (D) MemToReg: 1 | (E) ALUOp: 00 | (F) MemWrite: 0 | (G) ALUSrc: 1 | (H) RegWrite: 1
-------------------------------------------------------------------------------
Inputs of SignExtend: (A) immediate (16 bits): 0000000000000100
Outputs of SignExtend: (A) immediate (32 bits): 00000000000000000000000000000100
-------------------------------------------------------------------------------
Inputs of InstDecode: (A) instruction: 10001100001000110000000000000100 | (B) PC+by4: 36
Outputs of InstDecode:(A) control signals: refer to contUnit output (the helper) | (B) ReadData1: 3 | (C) ReadData2: 5 | (D) PC: 36 | (E) for sign extension, check SignExtend. | (F) rt: 00011 (G) rd: 00000
-------------------------------------------------------------------------------
Execute Stage: 
Inputs of Execute: (A) ALUop: 00 | (B) ALUsrc: 1 | (C) readData1: 3 | (D) readData2: 5 | (E) signExtend: 00000000000000000000000000000100 | (F) PC+by4: 36 | (G) funct: 000100
Outputs of Execute: (A) ALUresult: 7 | (B) Zlfag: 0 | (C) branchAddressResult: 52 | (D) PC+by4: 36
-------------------------------------------------------------------------------
Memory Access Stage: 
No data was written to memory but data was read.
Inputs of MemAccess: (A) ALUResult: 7 | (B) readData2: 5 | (C) SignExtend: 00000000000000000000000000000100 | (D) ZeroFlag: 0 | (E) branchAddressResult: 52 | (F) MemWrite: 0 | (G) MemRead: 1 | (H) Branch: 0
Outputs of MemAccess: (A) ALUresult: 7 | (B) readDataFromMem: 10
-------------------------------------------------------------------------------
Write Back Stage: 
regWrite set successfully to 1
Loaded value 10 to register 3.
Inputs of WriteBack: (A) ALUResult: 7 | (B) ReadDataFromMem: 10 | (C) memToReg: 1 | (D) regDst: 0 | (E) regWrite: 1
Outputs of WriteBack: (A) DataWritten: 10
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Clock Cycle 4
Instruction fetch stage:
Inputs of InstFetch: (A) PCaddress: 36
Outputs of InstFetch: (A) Instruction: 10101100001000110000000000000100 | (B) PC+by4: 40
-------------------------------------------------------------------------------
Instruction decode stage:
Inputs of ContUnit: (A) opcode: 101011
Outputs of ContUnit: (A) RegDst: x | (B) Branch: 0 | (C) MemRead: 0 | (D) MemToReg: x | (E) ALUOp: 00 | (F) MemWrite: 1 | (G) ALUSrc: 1 | (H) RegWrite: 0
-------------------------------------------------------------------------------
Inputs of SignExtend: (A) immediate (16 bits): 0000000000000100
Outputs of SignExtend: (A) immediate (32 bits): 00000000000000000000000000000100
-------------------------------------------------------------------------------
Inputs of InstDecode: (A) instruction: 10101100001000110000000000000100 | (B) PC+by4: 40
Outputs of InstDecode:(A) control signals: refer to contUnit output (the helper) | (B) ReadData1: 3 | (C) ReadData2: 10 | (D) PC: 40 | (E) for sign extension, check SignExtend. | (F) rt: 00011 (G) rd: 00000
-------------------------------------------------------------------------------
Execute Stage: 
Inputs of Execute: (A) ALUop: 00 | (B) ALUsrc: 1 | (C) readData1: 3 | (D) readData2: 10 | (E) signExtend: 00000000000000000000000000000100 | (F) PC+by4: 40 | (G) funct: 000100
Outputs of Execute: (A) ALUresult: 7 | (B) Zlfag: 0 | (C) branchAddressResult: 56 | (D) PC+by4: 40
-------------------------------------------------------------------------------
Memory Access Stage: 
Data 10 was successfully written to address 7.
No data was read from memory but data was written.
Inputs of MemAccess: (A) ALUResult: 7 | (B) readData2: 10 | (C) SignExtend: 00000000000000000000000000000100 | (D) ZeroFlag: 0 | (E) branchAddressResult: 56 | (F) MemWrite: 1 | (G) MemRead: 0 | (H) Branch: 0
Outputs of MemAccess: (A) ALUresult: 7 | (B) readDataFromMem: -1
-------------------------------------------------------------------------------
Write Back Stage: 
No data was written back to the register file.
Inputs of WriteBack: (A) ALUResult: 7 | (B) ReadDataFromMem: -1 | (C) memToReg: x | (D) regDst: x | (E) regWrite: 0
Outputs of WriteBack: (A) DataWritten: -1
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Clock Cycle 5
Instruction fetch stage:
Inputs of InstFetch: (A) PCaddress: 40
Outputs of InstFetch: (A) Instruction: 00000001101011100110000000100100 | (B) PC+by4: 44
-------------------------------------------------------------------------------
Instruction decode stage:
Inputs of ContUnit: (A) opcode: 000000
Outputs of ContUnit: (A) RegDst: 1 | (B) Branch: 0 | (C) MemRead: 0 | (D) MemToReg: 0 | (E) ALUOp: 10 | (F) MemWrite: 0 | (G) ALUSrc: 0 | (H) RegWrite: 1
-------------------------------------------------------------------------------
Inputs of SignExtend: (A) immediate (16 bits): 0110000000100100
Outputs of SignExtend: (A) immediate (32 bits): 00000000000000000110000000100100
-------------------------------------------------------------------------------
Inputs of InstDecode: (A) instruction: 00000001101011100110000000100100 | (B) PC+by4: 44
Outputs of InstDecode:(A) control signals: refer to contUnit output (the helper) | (B) ReadData1: 15 | (C) ReadData2: 16 | (D) PC: 44 | (E) for sign extension, check SignExtend. | (F) rt: 01110 (G) rd: 01100
-------------------------------------------------------------------------------
Execute Stage: 
Inputs of Execute: (A) ALUop: 10 | (B) ALUsrc: 0 | (C) readData1: 15 | (D) readData2: 16 | (E) signExtend: 00000000000000000110000000100100 | (F) PC+by4: 44 | (G) funct: 100100
Outputs of Execute: (A) ALUresult: 0 | (B) Zlfag: 1 | (C) branchAddressResult: 98492 | (D) PC+by4: 44
-------------------------------------------------------------------------------
Memory Access Stage: 
No data was read from or written to memory.
Inputs of MemAccess: (A) ALUResult: 0 | (B) readData2: 16 | (C) SignExtend: 00000000000000000110000000100100 | (D) ZeroFlag: 1 | (E) branchAddressResult: 98492 | (F) MemWrite: 0 | (G) MemRead: 0 | (H) Branch: 0
Outputs of MemAccess: (A) ALUresult: 0 | (B) readDataFromMem: -1
-------------------------------------------------------------------------------
Write Back Stage: 
regWrite set successfully to 1
Loaded value 0 to register 12.
Inputs of WriteBack: (A) ALUResult: 0 | (B) ReadDataFromMem: -1 | (C) memToReg: 0 | (D) regDst: 1 | (E) regWrite: 1
Outputs of WriteBack: (A) DataWritten: 0
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Clock Cycle 6
Instruction fetch stage:
Inputs of InstFetch: (A) PCaddress: 44
Outputs of InstFetch: (A) Instruction: 00000001101010111100000000100101 | (B) PC+by4: 48
-------------------------------------------------------------------------------
Instruction decode stage:
Inputs of ContUnit: (A) opcode: 000000
Outputs of ContUnit: (A) RegDst: 1 | (B) Branch: 0 | (C) MemRead: 0 | (D) MemToReg: 0 | (E) ALUOp: 10 | (F) MemWrite: 0 | (G) ALUSrc: 0 | (H) RegWrite: 1
-------------------------------------------------------------------------------
Inputs of SignExtend: (A) immediate (16 bits): 1100000000100101
Outputs of SignExtend: (A) immediate (32 bits): 11111111111111111100000000100101
-------------------------------------------------------------------------------
Inputs of InstDecode: (A) instruction: 00000001101010111100000000100101 | (B) PC+by4: 48
Outputs of InstDecode:(A) control signals: refer to contUnit output (the helper) | (B) ReadData1: 15 | (C) ReadData2: 15 | (D) PC: 48 | (E) for sign extension, check SignExtend. | (F) rt: 01011 (G) rd: 11000
-------------------------------------------------------------------------------
Execute Stage: 
Inputs of Execute: (A) ALUop: 10 | (B) ALUsrc: 0 | (C) readData1: 15 | (D) readData2: 15 | (E) signExtend: 11111111111111111100000000100101 | (F) PC+by4: 48 | (G) funct: 100101
Outputs of Execute: (A) ALUresult: 15 | (B) Zlfag: 0 | (C) branchAddressResult: -65340 | (D) PC+by4: 48
-------------------------------------------------------------------------------
Memory Access Stage: 
No data was read from or written to memory.
Inputs of MemAccess: (A) ALUResult: 15 | (B) readData2: 15 | (C) SignExtend: 11111111111111111100000000100101 | (D) ZeroFlag: 0 | (E) branchAddressResult: -65340 | (F) MemWrite: 0 | (G) MemRead: 0 | (H) Branch: 0
Outputs of MemAccess: (A) ALUresult: 15 | (B) readDataFromMem: -1
-------------------------------------------------------------------------------
Write Back Stage: 
regWrite set successfully to 1
Loaded value 15 to register 24.
Inputs of WriteBack: (A) ALUResult: 15 | (B) ReadDataFromMem: -1 | (C) memToReg: 0 | (D) regDst: 1 | (E) regWrite: 1
Outputs of WriteBack: (A) DataWritten: 15
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Clock Cycle 7
Instruction fetch stage:
Inputs of InstFetch: (A) PCaddress: 48
Outputs of InstFetch: (A) Instruction: 00000001000011110111000000101010 | (B) PC+by4: 52
-------------------------------------------------------------------------------
Instruction decode stage:
Inputs of ContUnit: (A) opcode: 000000
Outputs of ContUnit: (A) RegDst: 1 | (B) Branch: 0 | (C) MemRead: 0 | (D) MemToReg: 0 | (E) ALUOp: 10 | (F) MemWrite: 0 | (G) ALUSrc: 0 | (H) RegWrite: 1
-------------------------------------------------------------------------------
Inputs of SignExtend: (A) immediate (16 bits): 0111000000101010
Outputs of SignExtend: (A) immediate (32 bits): 00000000000000000111000000101010
-------------------------------------------------------------------------------
Inputs of InstDecode: (A) instruction: 00000001000011110111000000101010 | (B) PC+by4: 52
Outputs of InstDecode:(A) control signals: refer to contUnit output (the helper) | (B) ReadData1: 23 | (C) ReadData2: 17 | (D) PC: 52 | (E) for sign extension, check SignExtend. | (F) rt: 01111 (G) rd: 01110
-------------------------------------------------------------------------------
Execute Stage: 
Inputs of Execute: (A) ALUop: 10 | (B) ALUsrc: 0 | (C) readData1: 23 | (D) readData2: 17 | (E) signExtend: 00000000000000000111000000101010 | (F) PC+by4: 52 | (G) funct: 101010
Outputs of Execute: (A) ALUresult: 0 | (B) Zlfag: 1 | (C) branchAddressResult: 114908 | (D) PC+by4: 52
-------------------------------------------------------------------------------
Memory Access Stage: 
No data was read from or written to memory.
Inputs of MemAccess: (A) ALUResult: 0 | (B) readData2: 17 | (C) SignExtend: 00000000000000000111000000101010 | (D) ZeroFlag: 1 | (E) branchAddressResult: 114908 | (F) MemWrite: 0 | (G) MemRead: 0 | (H) Branch: 0
Outputs of MemAccess: (A) ALUresult: 0 | (B) readDataFromMem: -1
-------------------------------------------------------------------------------
Write Back Stage: 
regWrite set successfully to 1
Loaded value 0 to register 14.
Inputs of WriteBack: (A) ALUResult: 0 | (B) ReadDataFromMem: -1 | (C) memToReg: 0 | (D) regDst: 1 | (E) regWrite: 1
Outputs of WriteBack: (A) DataWritten: 0
-------------------------------------------------------------------------------
